<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (c) 2017 Microchip Technology Inc.

 SPDX-License-Identifier: Apache-2.0

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="0.6" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <file timestamp="2017-07-14T18:00:00Z"/>
  <variants>
    <variant ordercode="PIC32CZ2038CA70144-CB" package="TFBGA144" pinout="TFBGA_LFBGA_144" speedmax="300" tempmax="+105" tempmin="-40" vccmax="3.6" vccmin="1.62"/>
    <variant ordercode="PIC32CZ2038CA70144-AAB" package="LQFP144" pinout="LQFP144" speedmax="300" tempmax="+105" tempmin="-40" vccmax="3.6" vccmin="1.62"/>
  </variants>
  <devices>
    <device architecture="CORTEX-M7" family="PIC32CZ" name="PIC32CZ2038CA70144" series="CA70">
      <address-spaces>
        <address-space id="base" name="base" endianness="little" size="0x100000000" start="0">
          <memory-segment name="PERIPHERALS" start="0x40000000" size="0x20000000" type="io" rw="RW"/>
          <memory-segment name="SYSTEM" start="0xE0000000" size="0x10000000" type="io" rw="RW"/>
          <memory-segment name="QSPIMEM" start="0x80000000" size="0x20000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="AXIMX" start="0xA0000000" size="0x00100000" type="other" rw="RW"/>
          <memory-segment name="ITCM" start="0x00000000" size="0x00200000" type="other" rw="RW" exec="true"/>
          <memory-segment name="IFLASH" start="0x00400000" size="0x00200000" type="flash" pagesize="512" rw="RW" exec="true"/>
          <memory-segment name="IROM" start="0x00800000" size="0x00004000" type="rom" exec="true"/>
          <memory-segment name="DTCM" start="0x20000000" size="0x00020000" type="other" rw="RW" exec="true"/>
          <memory-segment name="IRAM" start="0x20400000" size="0x00060000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="EBI_CS0" start="0x60000000" size="0x01000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="EBI_CS1" start="0x61000000" size="0x01000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="EBI_CS2" start="0x62000000" size="0x01000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="EBI_CS3" start="0x63000000" size="0x01000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="SDRAM_CS" start="0x70000000" size="0x10000000" type="other" rw="RW" exec="true"/>
        </address-space>
        <address-space id="fuses" name="fuses" endianness="little" size="2" start="0"/>
        <address-space id="lockbits" name="lockbits" endianness="little" size="0x10" start="0"/>
      </address-spaces>
      <peripherals>
        <module name="ACC" id="6490" version="J">
          <instance name="ACC">
            <register-group address-space="base" name="ACC" name-in-module="ACC" offset="0x40044000"/>
            <parameters>
              <param name="INSTANCE_ID" value="33"/>
              <param name="CLOCK_ID" value="33"/>
            </parameters>
          </instance>
        </module>
        <module name="AES" id="6149" version="W">
          <instance name="AES">
            <register-group address-space="base" name="AES" name-in-module="AES" offset="0x4006C000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="37"/>
              <param name="DMAC_ID_RX" value="38"/>
              <param name="INSTANCE_ID" value="56"/>
              <param name="CLOCK_ID" value="56"/>
            </parameters>
          </instance>
        </module>
        <module name="AFEC" id="11147" version="S">
          <instance name="AFEC0">
            <register-group address-space="base" name="AFEC0" name-in-module="AFEC" offset="0x4003C000"/>
            <signals>
              <signal pad="PA8" function="B" group="AFEC0_ADTRG"/>
              <signal pad="PD30" function="X1" group="AFEC0_AD" index="0"/>
              <signal pad="PA21" function="X1" group="AFEC0_AD" index="1"/>
              <signal pad="PB3" function="X1" group="AFEC0_AD" index="2"/>
              <signal pad="PE5" function="X1" group="AFEC0_AD" index="3"/>
              <signal pad="PE4" function="X1" group="AFEC0_AD" index="4"/>
              <signal pad="PB2" function="X1" group="AFEC0_AD" index="5"/>
              <signal pad="PA17" function="X1" group="AFEC0_AD" index="6"/>
              <signal pad="PA18" function="X1" group="AFEC0_AD" index="7"/>
              <signal pad="PA19" function="X1" group="AFEC0_AD" index="8"/>
              <signal pad="PA20" function="X1" group="AFEC0_AD" index="9"/>
              <signal pad="PB0" function="X1" group="AFEC0_AD" index="10"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="35"/>
              <param name="INSTANCE_ID" value="29"/>
              <param name="CLOCK_ID" value="29"/>
            </parameters>
          </instance>
          <instance name="AFEC1">
            <register-group address-space="base" name="AFEC1" name-in-module="AFEC" offset="0x40064000"/>
            <signals>
              <signal pad="PD9" function="C" group="AFEC1_ADTRG"/>
              <signal pad="PB1" function="X1" group="AFEC1_AD" index="0"/>
              <signal pad="PC13" function="X1" group="AFEC1_AD" index="1"/>
              <signal pad="PC15" function="X1" group="AFEC1_AD" index="2"/>
              <signal pad="PC12" function="X1" group="AFEC1_AD" index="3"/>
              <signal pad="PC29" function="X1" group="AFEC1_AD" index="4"/>
              <signal pad="PC30" function="X1" group="AFEC1_AD" index="5"/>
              <signal pad="PC31" function="X1" group="AFEC1_AD" index="6"/>
              <signal pad="PC26" function="X1" group="AFEC1_AD" index="7"/>
              <signal pad="PC27" function="X1" group="AFEC1_AD" index="8"/>
              <signal pad="PC0" function="X1" group="AFEC1_AD" index="9"/>
              <signal pad="PE3" function="X1" group="AFEC1_AD" index="10"/>
              <signal pad="PE0" function="X1" group="AFEC1_AD" index="11"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="36"/>
              <param name="INSTANCE_ID" value="40"/>
              <param name="CLOCK_ID" value="40"/>
            </parameters>
          </instance>
        </module>
        <module name="CHIPID" id="6417" version="ZK">
          <instance name="CHIPID">
            <register-group address-space="base" name="CHIPID" name-in-module="CHIPID" offset="0x400E0940"/>
          </instance>
        </module>
        <module name="DACC" id="11246" version="E">
          <instance name="DACC">
            <register-group address-space="base" name="DACC" name-in-module="DACC" offset="0x40040000"/>
            <signals>
              <signal pad="PB13" function="X1" group="DAC" index="0"/>
              <signal pad="PD0" function="X1" group="DAC" index="1"/>
              <signal pad="PA2" function="C" group="DATRG"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_TX" value="30"/>
              <param name="INSTANCE_ID" value="30"/>
              <param name="CLOCK_ID" value="30"/>
            </parameters>
          </instance>
        </module>
        <module name="EFC" id="6450" version="Y">
          <instance name="EFC">
            <register-group address-space="base" name="EFC" name-in-module="EFC" offset="0x400E0C00"/>
            <parameters>
              <param name="FLASH_SIZE" value="2097152"/>
              <param name="PAGE_SIZE" value="512"/>
              <param name="INSTANCE_ID" value="6"/>
              <param name="PAGES_PR_REGION" value="32"/>
            </parameters>
          </instance>
        </module>
        <module name="GMAC" id="11046" version="S">
          <instance name="GMAC">
            <register-group address-space="base" name="GMAC" name-in-module="GMAC" offset="0x40050000"/>
            <signals>
              <signal pad="PD13" function="A" group="GCOL"/>
              <signal pad="PD10" function="A" group="GCRS"/>
              <signal pad="PD8" function="A" group="GMDC"/>
              <signal pad="PD9" function="A" group="GMDIO"/>
              <signal pad="PD14" function="A" group="GRXCK"/>
              <signal pad="PD4" function="A" group="GRXDV"/>
              <signal pad="PD7" function="A" group="GRXER"/>
              <signal pad="PD5" function="A" group="GRX" index="0"/>
              <signal pad="PD6" function="A" group="GRX" index="1"/>
              <signal pad="PD11" function="A" group="GRX" index="2"/>
              <signal pad="PD12" function="A" group="GRX" index="3"/>
              <signal pad="PB1" function="B" group="GTSUCOMP"/>
              <signal pad="PB12" function="B" group="GTSUCOMP"/>
              <signal pad="PD11" function="C" group="GTSUCOMP"/>
              <signal pad="PD20" function="C" group="GTSUCOMP"/>
              <signal pad="PD0" function="A" group="GTXCK"/>
              <signal pad="PD1" function="A" group="GTXEN"/>
              <signal pad="PD17" function="A" group="GTXER"/>
              <signal pad="PD2" function="A" group="GTX" index="0"/>
              <signal pad="PD3" function="A" group="GTX" index="1"/>
              <signal pad="PD15" function="A" group="GTX" index="2"/>
              <signal pad="PD16" function="A" group="GTX" index="3"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="39"/>
              <param name="CLOCK_ID" value="39"/>
            </parameters>
          </instance>
        </module>
        <module name="GPBR" id="6378" version="J">
          <instance name="GPBR">
            <register-group address-space="base" name="GPBR" name-in-module="GPBR" offset="0x400E1890"/>
          </instance>
        </module>
        <module name="HSMCI" id="6449" version="R">
          <instance name="HSMCI">
            <register-group address-space="base" name="HSMCI" name-in-module="HSMCI" offset="0x40000000"/>
            <signals>
              <signal pad="PA28" function="C" group="MCCDA"/>
              <signal pad="PA25" function="D" group="MCCK"/>
              <signal pad="PA30" function="C" group="MCDA" index="0"/>
              <signal pad="PA31" function="C" group="MCDA" index="1"/>
              <signal pad="PA26" function="C" group="MCDA" index="2"/>
              <signal pad="PA27" function="C" group="MCDA" index="3"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="0"/>
              <param name="DMAC_ID_TX" value="0"/>
              <param name="INSTANCE_ID" value="18"/>
              <param name="CLOCK_ID" value="18"/>
            </parameters>
          </instance>
        </module>
        <module name="I2SC" id="11241" version="N">
          <instance name="I2SC0">
            <register-group address-space="base" name="I2SC0" name-in-module="I2SC" offset="0x4008C000"/>
            <signals>
              <signal pad="PA1" function="D" group="I2SC0_CK"/>
              <signal pad="PA16" function="D" group="I2SC0_DI"/>
              <signal pad="PA30" function="D" group="I2SC0_DO"/>
              <signal pad="PA0" function="D" group="I2SC0_MCK"/>
              <signal pad="PA15" function="D" group="I2SC0_WS"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="69"/>
              <param name="CLOCK_ID" value="69"/>
            </parameters>
          </instance>
          <instance name="I2SC1">
            <register-group address-space="base" name="I2SC1" name-in-module="I2SC" offset="0x40090000"/>
            <signals>
              <signal pad="PA20" function="D" group="I2SC1_CK"/>
              <signal pad="PE2" function="C" group="I2SC1_DI"/>
              <signal pad="PE1" function="C" group="I2SC1_DO"/>
              <signal pad="PA19" function="D" group="I2SC1_MCK"/>
              <signal pad="PE0" function="C" group="I2SC1_WS"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="70"/>
              <param name="CLOCK_ID" value="70"/>
            </parameters>
          </instance>
        </module>
        <module name="ICM" id="11105" version="H">
          <instance name="ICM">
            <register-group address-space="base" name="ICM" name-in-module="ICM" offset="0x40048000"/>
            <parameters>
              <param name="INSTANCE_ID" value="32"/>
              <param name="CLOCK_ID" value="32"/>
            </parameters>
          </instance>
        </module>
        <module name="ISI" id="6350" version="K">
          <instance name="ISI">
            <register-group address-space="base" name="ISI" name-in-module="ISI" offset="0x4004C000"/>
            <signals>
              <signal pad="PD22" function="D" group="ISI_D" index="0"/>
              <signal pad="PD21" function="D" group="ISI_D" index="1"/>
              <signal pad="PB3" function="D" group="ISI_D" index="2"/>
              <signal pad="PA9" function="B" group="ISI_D" index="3"/>
              <signal pad="PA5" function="B" group="ISI_D" index="4"/>
              <signal pad="PD11" function="D" group="ISI_D" index="5"/>
              <signal pad="PD12" function="D" group="ISI_D" index="6"/>
              <signal pad="PA27" function="D" group="ISI_D" index="7"/>
              <signal pad="PD27" function="D" group="ISI_D" index="8"/>
              <signal pad="PD28" function="D" group="ISI_D" index="9"/>
              <signal pad="PD30" function="D" group="ISI_D" index="10"/>
              <signal pad="PD31" function="D" group="ISI_D" index="11"/>
              <signal pad="PD24" function="D" group="ISI_HSYNC"/>
              <signal pad="PA24" function="D" group="ISI_PCK"/>
              <signal pad="PD25" function="D" group="ISI_VSYNC"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="59"/>
              <param name="CLOCK_ID" value="59"/>
            </parameters>
          </instance>
        </module>
        <module name="MATRIX" id="11282" version="L">
          <instance name="MATRIX">
            <register-group address-space="base" name="MATRIX" name-in-module="MATRIX" offset="0x40088000"/>
          </instance>
        </module>
        <module name="MCAN" id="11273" version="N">
          <instance name="MCAN0">
            <register-group address-space="base" name="MCAN0" name-in-module="MCAN" offset="0x40030000"/>
            <signals>
              <signal pad="PB3" function="A" group="CANRX" index="0"/>
              <signal pad="PB2" function="A" group="CANTX" index="0"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="35"/>
              <param name="CLOCK_ID" value="35"/>
            </parameters>
          </instance>
          <instance name="MCAN1">
            <register-group address-space="base" name="MCAN1" name-in-module="MCAN" offset="0x40034000"/>
            <signals>
              <signal pad="PC12" function="C" group="CANRX" index="1"/>
              <signal pad="PD28" function="B" group="CANRX" index="1"/>
              <signal pad="PC14" function="C" group="CANTX" index="1"/>
              <signal pad="PD12" function="B" group="CANTX" index="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="37"/>
              <param name="CLOCK_ID" value="37"/>
            </parameters>
          </instance>
        </module>
        <module name="MLB" id="11287" version="E">
          <instance name="MLB">
            <register-group address-space="base" name="MLB" name-in-module="MLB" offset="0x40068000"/>
            <signals>
              <signal pad="PB4" function="C" group="MLBCLK"/>
              <signal pad="PB5" function="C" group="MLBDAT"/>
              <signal pad="PD10" function="D" group="MLBSIG"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="53"/>
              <param name="CLOCK_ID" value="53"/>
            </parameters>
          </instance>
        </module>
        <module name="PORT" id="11004" version="V">
          <instance name="PORTA">
            <register-group address-space="base" name="PORTA" name-in-module="PORT" offset="0x400E0E00"/>
            <signals>
              <signal group="P" index="0" function="default" pad="PA0"/>
              <signal group="P" index="1" function="default" pad="PA1"/>
              <signal group="P" index="2" function="default" pad="PA2"/>
              <signal group="P" index="3" function="default" pad="PA3"/>
              <signal group="P" index="4" function="default" pad="PA4"/>
              <signal group="P" index="5" function="default" pad="PA5"/>
              <signal group="P" index="6" function="default" pad="PA6"/>
              <signal group="P" index="7" function="default" pad="PA7"/>
              <signal group="P" index="8" function="default" pad="PA8"/>
              <signal group="P" index="9" function="default" pad="PA9"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
              <signal group="P" index="25" function="default" pad="PA25"/>
              <signal group="P" index="26" function="default" pad="PA26"/>
              <signal group="P" index="27" function="default" pad="PA27"/>
              <signal group="P" index="28" function="default" pad="PA28"/>
              <signal group="P" index="29" function="default" pad="PA29"/>
              <signal group="P" index="30" function="default" pad="PA30"/>
              <signal group="P" index="31" function="default" pad="PA31"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="34"/>
              <param name="INSTANCE_ID" value="10"/>
              <param name="CLOCK_ID" value="10"/>
            </parameters>
          </instance>
          <instance name="PORTB">
            <register-group address-space="base" name="PORTB" name-in-module="PORT" offset="0x400E1000"/>
            <signals>
              <signal group="P" index="32" function="default" pad="PB0"/>
              <signal group="P" index="33" function="default" pad="PB1"/>
              <signal group="P" index="34" function="default" pad="PB2"/>
              <signal group="P" index="35" function="default" pad="PB3"/>
              <signal group="P" index="36" function="default" pad="PB4"/>
              <signal group="P" index="37" function="default" pad="PB5"/>
              <signal group="P" index="38" function="default" pad="PB6"/>
              <signal group="P" index="39" function="default" pad="PB7"/>
              <signal group="P" index="40" function="default" pad="PB8"/>
              <signal group="P" index="41" function="default" pad="PB9"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="11"/>
              <param name="CLOCK_ID" value="11"/>
            </parameters>
          </instance>
          <instance name="PORTC">
            <register-group address-space="base" name="PORTC" name-in-module="PORT" offset="0x400E1200"/>
            <signals>
              <signal group="P" index="64" function="default" pad="PC0"/>
              <signal group="P" index="65" function="default" pad="PC1"/>
              <signal group="P" index="66" function="default" pad="PC2"/>
              <signal group="P" index="67" function="default" pad="PC3"/>
              <signal group="P" index="68" function="default" pad="PC4"/>
              <signal group="P" index="69" function="default" pad="PC5"/>
              <signal group="P" index="70" function="default" pad="PC6"/>
              <signal group="P" index="71" function="default" pad="PC7"/>
              <signal group="P" index="72" function="default" pad="PC8"/>
              <signal group="P" index="73" function="default" pad="PC9"/>
              <signal group="P" index="74" function="default" pad="PC10"/>
              <signal group="P" index="75" function="default" pad="PC11"/>
              <signal group="P" index="76" function="default" pad="PC12"/>
              <signal group="P" index="77" function="default" pad="PC13"/>
              <signal group="P" index="78" function="default" pad="PC14"/>
              <signal group="P" index="79" function="default" pad="PC15"/>
              <signal group="P" index="80" function="default" pad="PC16"/>
              <signal group="P" index="81" function="default" pad="PC17"/>
              <signal group="P" index="82" function="default" pad="PC18"/>
              <signal group="P" index="83" function="default" pad="PC19"/>
              <signal group="P" index="84" function="default" pad="PC20"/>
              <signal group="P" index="85" function="default" pad="PC21"/>
              <signal group="P" index="86" function="default" pad="PC22"/>
              <signal group="P" index="87" function="default" pad="PC23"/>
              <signal group="P" index="88" function="default" pad="PC24"/>
              <signal group="P" index="89" function="default" pad="PC25"/>
              <signal group="P" index="90" function="default" pad="PC26"/>
              <signal group="P" index="91" function="default" pad="PC27"/>
              <signal group="P" index="92" function="default" pad="PC28"/>
              <signal group="P" index="93" function="default" pad="PC29"/>
              <signal group="P" index="94" function="default" pad="PC30"/>
              <signal group="P" index="95" function="default" pad="PC31"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="12"/>
              <param name="CLOCK_ID" value="12"/>
            </parameters>
          </instance>
          <instance name="PORTD">
            <register-group address-space="base" name="PORTD" name-in-module="PORT" offset="0x400E1400"/>
            <signals>
              <signal group="P" index="96" function="default" pad="PD0"/>
              <signal group="P" index="97" function="default" pad="PD1"/>
              <signal group="P" index="98" function="default" pad="PD2"/>
              <signal group="P" index="99" function="default" pad="PD3"/>
              <signal group="P" index="100" function="default" pad="PD4"/>
              <signal group="P" index="101" function="default" pad="PD5"/>
              <signal group="P" index="102" function="default" pad="PD6"/>
              <signal group="P" index="103" function="default" pad="PD7"/>
              <signal group="P" index="104" function="default" pad="PD8"/>
              <signal group="P" index="105" function="default" pad="PD9"/>
              <signal group="P" index="106" function="default" pad="PD10"/>
              <signal group="P" index="107" function="default" pad="PD11"/>
              <signal group="P" index="108" function="default" pad="PD12"/>
              <signal group="P" index="109" function="default" pad="PD13"/>
              <signal group="P" index="110" function="default" pad="PD14"/>
              <signal group="P" index="111" function="default" pad="PD15"/>
              <signal group="P" index="112" function="default" pad="PD16"/>
              <signal group="P" index="113" function="default" pad="PD17"/>
              <signal group="P" index="114" function="default" pad="PD18"/>
              <signal group="P" index="115" function="default" pad="PD19"/>
              <signal group="P" index="116" function="default" pad="PD20"/>
              <signal group="P" index="117" function="default" pad="PD21"/>
              <signal group="P" index="118" function="default" pad="PD22"/>
              <signal group="P" index="119" function="default" pad="PD23"/>
              <signal group="P" index="120" function="default" pad="PD24"/>
              <signal group="P" index="121" function="default" pad="PD25"/>
              <signal group="P" index="122" function="default" pad="PD26"/>
              <signal group="P" index="123" function="default" pad="PD27"/>
              <signal group="P" index="124" function="default" pad="PD28"/>
              <signal group="P" index="125" function="default" pad="PD29"/>
              <signal group="P" index="126" function="default" pad="PD30"/>
              <signal group="P" index="127" function="default" pad="PD31"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="16"/>
              <param name="CLOCK_ID" value="16"/>
            </parameters>
          </instance>
          <instance name="PORTE">
            <register-group address-space="base" name="PORTE" name-in-module="PORT" offset="0x400E1600"/>
            <signals>
              <signal group="P" index="128" function="default" pad="PE0"/>
              <signal group="P" index="129" function="default" pad="PE1"/>
              <signal group="P" index="130" function="default" pad="PE2"/>
              <signal group="P" index="131" function="default" pad="PE3"/>
              <signal group="P" index="132" function="default" pad="PE4"/>
              <signal group="P" index="133" function="default" pad="PE5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="17"/>
              <param name="CLOCK_ID" value="17"/>
            </parameters>
          </instance>
        </module>
        <module name="PMC" id="44006" version="P">
          <instance name="PMC">
            <register-group address-space="base" name="PMC" name-in-module="PMC" offset="0x400E0600"/>
            <signals>
              <signal pad="PA6" function="B" group="PCK" index="0"/>
              <signal pad="PB12" function="D" group="PCK" index="0"/>
              <signal pad="PB13" function="B" group="PCK" index="0"/>
              <signal pad="PA17" function="B" group="PCK" index="1"/>
              <signal pad="PA21" function="B" group="PCK" index="1"/>
              <signal pad="PA3" function="C" group="PCK" index="2"/>
              <signal pad="PA18" function="B" group="PCK" index="2"/>
              <signal pad="PA31" function="B" group="PCK" index="2"/>
              <signal pad="PB3" function="B" group="PCK" index="2"/>
              <signal pad="PD31" function="C" group="PCK" index="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="5"/>
            </parameters>
          </instance>
        </module>
        <module name="PWMC" id="6343" version="Y">
          <instance name="PWMC0">
            <register-group address-space="base" name="PWMC0" name-in-module="PWMC" offset="0x40020000"/>
            <signals>
              <signal pad="PA10" function="B" group="PWMC0_PWMEXTRG" index="0"/>
              <signal pad="PA22" function="B" group="PWMC0_PWMEXTRG" index="1"/>
              <signal pad="PA9" function="C" group="PWMC0_PWMFI" index="0"/>
              <signal pad="PD8" function="B" group="PWMC0_PWMFI" index="1"/>
              <signal pad="PD9" function="B" group="PWMC0_PWMFI" index="2"/>
              <signal pad="PA0" function="A" group="PWMC0_PWMH" index="0"/>
              <signal pad="PA11" function="B" group="PWMC0_PWMH" index="0"/>
              <signal pad="PA23" function="B" group="PWMC0_PWMH" index="0"/>
              <signal pad="PB0" function="A" group="PWMC0_PWMH" index="0"/>
              <signal pad="PD11" function="B" group="PWMC0_PWMH" index="0"/>
              <signal pad="PD20" function="A" group="PWMC0_PWMH" index="0"/>
              <signal pad="PA2" function="A" group="PWMC0_PWMH" index="1"/>
              <signal pad="PA12" function="B" group="PWMC0_PWMH" index="1"/>
              <signal pad="PA24" function="B" group="PWMC0_PWMH" index="1"/>
              <signal pad="PB1" function="A" group="PWMC0_PWMH" index="1"/>
              <signal pad="PD21" function="A" group="PWMC0_PWMH" index="1"/>
              <signal pad="PA13" function="B" group="PWMC0_PWMH" index="2"/>
              <signal pad="PA25" function="B" group="PWMC0_PWMH" index="2"/>
              <signal pad="PB4" function="B" group="PWMC0_PWMH" index="2"/>
              <signal pad="PC19" function="B" group="PWMC0_PWMH" index="2"/>
              <signal pad="PD22" function="A" group="PWMC0_PWMH" index="2"/>
              <signal pad="PA7" function="B" group="PWMC0_PWMH" index="3"/>
              <signal pad="PA14" function="B" group="PWMC0_PWMH" index="3"/>
              <signal pad="PA17" function="C" group="PWMC0_PWMH" index="3"/>
              <signal pad="PC13" function="B" group="PWMC0_PWMH" index="3"/>
              <signal pad="PC21" function="B" group="PWMC0_PWMH" index="3"/>
              <signal pad="PD23" function="A" group="PWMC0_PWMH" index="3"/>
              <signal pad="PA1" function="A" group="PWMC0_PWML" index="0"/>
              <signal pad="PA19" function="B" group="PWMC0_PWML" index="0"/>
              <signal pad="PB5" function="B" group="PWMC0_PWML" index="0"/>
              <signal pad="PC0" function="B" group="PWMC0_PWML" index="0"/>
              <signal pad="PD10" function="B" group="PWMC0_PWML" index="0"/>
              <signal pad="PD24" function="A" group="PWMC0_PWML" index="0"/>
              <signal pad="PA20" function="B" group="PWMC0_PWML" index="1"/>
              <signal pad="PB12" function="A" group="PWMC0_PWML" index="1"/>
              <signal pad="PC1" function="B" group="PWMC0_PWML" index="1"/>
              <signal pad="PC18" function="B" group="PWMC0_PWML" index="1"/>
              <signal pad="PD25" function="A" group="PWMC0_PWML" index="1"/>
              <signal pad="PA16" function="C" group="PWMC0_PWML" index="2"/>
              <signal pad="PA30" function="A" group="PWMC0_PWML" index="2"/>
              <signal pad="PB13" function="A" group="PWMC0_PWML" index="2"/>
              <signal pad="PC2" function="B" group="PWMC0_PWML" index="2"/>
              <signal pad="PC20" function="B" group="PWMC0_PWML" index="2"/>
              <signal pad="PD26" function="A" group="PWMC0_PWML" index="2"/>
              <signal pad="PA15" function="C" group="PWMC0_PWML" index="3"/>
              <signal pad="PC3" function="B" group="PWMC0_PWML" index="3"/>
              <signal pad="PC15" function="B" group="PWMC0_PWML" index="3"/>
              <signal pad="PC22" function="B" group="PWMC0_PWML" index="3"/>
              <signal pad="PD27" function="A" group="PWMC0_PWML" index="3"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_TX" value="13"/>
              <param name="INSTANCE_ID" value="31"/>
              <param name="CLOCK_ID" value="31"/>
            </parameters>
          </instance>
          <instance name="PWMC1">
            <register-group address-space="base" name="PWMC1" name-in-module="PWMC" offset="0x4005C000"/>
            <signals>
              <signal pad="PA30" function="B" group="PWMC1_PWMEXTRG" index="0"/>
              <signal pad="PA18" function="A" group="PWMC1_PWMEXTRG" index="1"/>
              <signal pad="PA21" function="C" group="PWMC1_PWMFI" index="0"/>
              <signal pad="PA26" function="D" group="PWMC1_PWMFI" index="1"/>
              <signal pad="PA28" function="D" group="PWMC1_PWMFI" index="2"/>
              <signal pad="PA12" function="C" group="PWMC1_PWMH" index="0"/>
              <signal pad="PD1" function="B" group="PWMC1_PWMH" index="0"/>
              <signal pad="PA14" function="C" group="PWMC1_PWMH" index="1"/>
              <signal pad="PD3" function="B" group="PWMC1_PWMH" index="1"/>
              <signal pad="PA31" function="D" group="PWMC1_PWMH" index="2"/>
              <signal pad="PD5" function="B" group="PWMC1_PWMH" index="2"/>
              <signal pad="PA8" function="A" group="PWMC1_PWMH" index="3"/>
              <signal pad="PD7" function="B" group="PWMC1_PWMH" index="3"/>
              <signal pad="PA11" function="C" group="PWMC1_PWML" index="0"/>
              <signal pad="PD0" function="B" group="PWMC1_PWML" index="0"/>
              <signal pad="PA13" function="C" group="PWMC1_PWML" index="1"/>
              <signal pad="PD2" function="B" group="PWMC1_PWML" index="1"/>
              <signal pad="PA23" function="D" group="PWMC1_PWML" index="2"/>
              <signal pad="PD4" function="B" group="PWMC1_PWML" index="2"/>
              <signal pad="PA5" function="A" group="PWMC1_PWML" index="3"/>
              <signal pad="PD6" function="B" group="PWMC1_PWML" index="3"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_TX" value="39"/>
              <param name="INSTANCE_ID" value="60"/>
              <param name="CLOCK_ID" value="60"/>
            </parameters>
          </instance>
        </module>
        <module name="QSPI" id="11171" version="J">
          <instance name="QSPI">
            <register-group address-space="base" name="QSPI" name-in-module="QSPI" offset="0x4007C000"/>
            <signals>
              <signal pad="PA11" function="A" group="QCS"/>
              <signal pad="PA13" function="A" group="QIO" index="0"/>
              <signal pad="PA12" function="A" group="QIO" index="1"/>
              <signal pad="PA17" function="A" group="QIO" index="2"/>
              <signal pad="PD31" function="A" group="QIO" index="3"/>
              <signal pad="PA14" function="A" group="QSCK"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="6"/>
              <param name="DMAC_ID_TX" value="5"/>
              <param name="INSTANCE_ID" value="43"/>
              <param name="CLOCK_ID" value="43"/>
            </parameters>
          </instance>
        </module>
        <module name="RSTC" id="11009" version="N">
          <instance name="RSTC">
            <register-group address-space="base" name="RSTC" name-in-module="RSTC" offset="0x400E1800"/>
            <parameters>
              <param name="INSTANCE_ID" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="RSWDT" id="11110" version="G">
          <instance name="RSWDT">
            <register-group address-space="base" name="RSWDT" name-in-module="RSWDT" offset="0x400E1900"/>
            <parameters>
              <param name="INSTANCE_ID" value="63"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="6056" version="ZB">
          <instance name="RTC">
            <register-group address-space="base" name="RTC" name-in-module="RTC" offset="0x400E1860"/>
            <parameters>
              <param name="INSTANCE_ID" value="2"/>
            </parameters>
            <signals>
              <signal pad="PB0" function="X1" group="RTCOUT" index="0"/>
              <signal pad="PB1" function="X1" group="RTCOUT" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="RTT" id="6081" version="M">
          <instance name="RTT">
            <register-group address-space="base" name="RTT" name-in-module="RTT" offset="0x400E1830"/>
            <parameters>
              <param name="INSTANCE_ID" value="3"/>
            </parameters>
          </instance>
        </module>
        <module name="SDRAMC" id="6100" version="U">
          <instance name="SDRAMC">
            <register-group address-space="base" name="SDRAMC" name-in-module="SDRAMC" offset="0x40084000"/>
            <signals>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="62"/>
              <param name="CLOCK_ID" value="62"/>
            </parameters>
          </instance>
        </module>
        <module name="SMC" id="6498" version="J">
          <instance name="SMC">
            <register-group address-space="base" name="SMC" name-in-module="SMC" offset="0x40080000"/>
            <signals>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="9"/>
              <param name="CLOCK_ID" value="9"/>
            </parameters>
          </instance>
        </module>
        <module name="SPI" id="6088" version="ZM">
          <instance name="SPI0">
            <register-group address-space="base" name="SPI0" name-in-module="SPI" offset="0x40008000"/>
            <signals>
              <signal pad="PD20" function="B" group="SPI0_MISO"/>
              <signal pad="PD21" function="B" group="SPI0_MOSI"/>
              <signal pad="PB2" function="D" group="SPI0_NPCS" index="0"/>
              <signal pad="PA31" function="A" group="SPI0_NPCS" index="1"/>
              <signal pad="PD25" function="B" group="SPI0_NPCS" index="1"/>
              <signal pad="PD12" function="C" group="SPI0_NPCS" index="2"/>
              <signal pad="PD27" function="B" group="SPI0_NPCS" index="3"/>
              <signal pad="PD22" function="B" group="SPI0_SPCK"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="2"/>
              <param name="DMAC_ID_TX" value="1"/>
              <param name="INSTANCE_ID" value="21"/>
              <param name="CLOCK_ID" value="21"/>
            </parameters>
          </instance>
          <instance name="SPI1">
            <register-group address-space="base" name="SPI1" name-in-module="SPI" offset="0x40058000"/>
            <signals>
              <signal pad="PC26" function="C" group="SPI1_MISO"/>
              <signal pad="PC27" function="C" group="SPI1_MOSI"/>
              <signal pad="PC25" function="C" group="SPI1_NPCS" index="0"/>
              <signal pad="PC28" function="C" group="SPI1_NPCS" index="1"/>
              <signal pad="PD0" function="C" group="SPI1_NPCS" index="1"/>
              <signal pad="PC29" function="C" group="SPI1_NPCS" index="2"/>
              <signal pad="PD1" function="C" group="SPI1_NPCS" index="2"/>
              <signal pad="PC30" function="C" group="SPI1_NPCS" index="3"/>
              <signal pad="PD2" function="C" group="SPI1_NPCS" index="3"/>
              <signal pad="PC24" function="C" group="SPI1_SPCK"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="4"/>
              <param name="DMAC_ID_TX" value="3"/>
              <param name="INSTANCE_ID" value="42"/>
              <param name="CLOCK_ID" value="42"/>
            </parameters>
          </instance>
        </module>
        <module name="SSC" id="6078" version="Q">
          <instance name="SSC">
            <register-group address-space="base" name="SSC" name-in-module="SSC" offset="0x40004000"/>
            <signals>
              <signal pad="PA10" function="C" group="RD"/>
              <signal pad="PD24" function="B" group="RF"/>
              <signal pad="PA22" function="A" group="RK"/>
              <signal pad="PB5" function="D" group="TD"/>
              <signal pad="PD10" function="C" group="TD"/>
              <signal pad="PD26" function="B" group="TD"/>
              <signal pad="PB0" function="D" group="TF"/>
              <signal pad="PB1" function="D" group="TK"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="33"/>
              <param name="DMAC_ID_TX" value="32"/>
              <param name="INSTANCE_ID" value="22"/>
              <param name="CLOCK_ID" value="22"/>
            </parameters>
          </instance>
        </module>
        <module name="SUPC" id="6452" version="ZE">
          <instance name="SUPC">
            <register-group address-space="base" name="SUPC" name-in-module="SUPC" offset="0x400E1810"/>
            <parameters>
              <param name="INSTANCE_ID" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="TC" id="6082" version="ZL">
          <instance name="TC0">
            <register-group address-space="base" name="TC0" name-in-module="TC" offset="0x4000C000"/>
            <signals>
              <signal pad="PA4" function="B" group="TCLK" index="0"/>
              <signal pad="PA28" function="B" group="TCLK" index="1"/>
              <signal pad="PA29" function="B" group="TCLK" index="2"/>
              <signal pad="PA0" function="B" group="TIOA" index="0"/>
              <signal pad="PA15" function="B" group="TIOA" index="1"/>
              <signal pad="PA26" function="B" group="TIOA" index="2"/>
              <signal pad="PA1" function="B" group="TIOB" index="0"/>
              <signal pad="PA16" function="B" group="TIOB" index="1"/>
              <signal pad="PA27" function="B" group="TIOB" index="2"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="40"/>
              <param name="INSTANCE_ID_CHANNEL0" value="23"/>
              <param name="INSTANCE_ID_CHANNEL1" value="24"/>
              <param name="INSTANCE_ID_CHANNEL2" value="25"/>
            </parameters>
          </instance>
          <instance name="TC1">
            <register-group address-space="base" name="TC1" name-in-module="TC" offset="0x40010000"/>
            <signals>
              <signal pad="PC25" function="B" group="TCLK" index="3"/>
              <signal pad="PC28" function="B" group="TCLK" index="4"/>
              <signal pad="PC31" function="B" group="TCLK" index="5"/>
              <signal pad="PC23" function="B" group="TIOA" index="3"/>
              <signal pad="PC26" function="B" group="TIOA" index="4"/>
              <signal pad="PC29" function="B" group="TIOA" index="5"/>
              <signal pad="PC24" function="B" group="TIOB" index="3"/>
              <signal pad="PC27" function="B" group="TIOB" index="4"/>
              <signal pad="PC30" function="B" group="TIOB" index="5"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="41"/>
              <param name="INSTANCE_ID_CHANNEL0" value="26"/>
              <param name="INSTANCE_ID_CHANNEL1" value="27"/>
              <param name="INSTANCE_ID_CHANNEL2" value="28"/>
            </parameters>
          </instance>
          <instance name="TC2">
            <register-group address-space="base" name="TC2" name-in-module="TC" offset="0x40014000"/>
            <signals>
              <signal pad="PC7" function="B" group="TCLK" index="6"/>
              <signal pad="PC10" function="B" group="TCLK" index="7"/>
              <signal pad="PC14" function="B" group="TCLK" index="8"/>
              <signal pad="PC5" function="B" group="TIOA" index="6"/>
              <signal pad="PC8" function="B" group="TIOA" index="7"/>
              <signal pad="PC11" function="B" group="TIOA" index="8"/>
              <signal pad="PC6" function="B" group="TIOB" index="6"/>
              <signal pad="PC9" function="B" group="TIOB" index="7"/>
              <signal pad="PC12" function="B" group="TIOB" index="8"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="42"/>
              <param name="INSTANCE_ID_CHANNEL0" value="47"/>
              <param name="INSTANCE_ID_CHANNEL1" value="48"/>
              <param name="INSTANCE_ID_CHANNEL2" value="49"/>
            </parameters>
          </instance>
          <instance name="TC3">
            <register-group address-space="base" name="TC3" name-in-module="TC" offset="0x40054000"/>
            <signals>
              <signal pad="PE2" function="B" group="TCLK" index="9"/>
              <signal pad="PE5" function="B" group="TCLK" index="10"/>
              <signal pad="PD24" function="C" group="TCLK" index="11"/>
              <signal pad="PE0" function="B" group="TIOA" index="9"/>
              <signal pad="PE3" function="B" group="TIOA" index="10"/>
              <signal pad="PD21" function="C" group="TIOA" index="11"/>
              <signal pad="PE1" function="B" group="TIOB" index="9"/>
              <signal pad="PE4" function="B" group="TIOB" index="10"/>
              <signal pad="PD22" function="C" group="TIOB" index="11"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="43"/>
              <param name="INSTANCE_ID_CHANNEL0" value="50"/>
              <param name="INSTANCE_ID_CHANNEL1" value="51"/>
              <param name="INSTANCE_ID_CHANNEL2" value="52"/>
            </parameters>
          </instance>
        </module>
        <module name="TRNG" id="6334" version="G">
          <instance name="TRNG">
            <register-group address-space="base" name="TRNG" name-in-module="TRNG" offset="0x40070000"/>
            <parameters>
              <param name="INSTANCE_ID" value="57"/>
              <param name="CLOCK_ID" value="57"/>
            </parameters>
          </instance>
        </module>
        <module name="TWI" id="11210" version="Z">
          <instance name="TWI0">
            <register-group address-space="base" name="TWI0" name-in-module="TWI" offset="0x40018000"/>
            <signals>
              <signal pad="PA4" function="A" group="TWCK" index="0"/>
              <signal pad="PA3" function="A" group="TWD" index="0"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="15"/>
              <param name="DMAC_ID_TX" value="14"/>
              <param name="INSTANCE_ID" value="19"/>
              <param name="CLOCK_ID" value="19"/>
            </parameters>
          </instance>
          <instance name="TWI1">
            <register-group address-space="base" name="TWI1" name-in-module="TWI" offset="0x4001C000"/>
            <signals>
              <signal pad="PB5" function="A" group="TWCK" index="1"/>
              <signal pad="PB4" function="A" group="TWD" index="1"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="17"/>
              <param name="DMAC_ID_TX" value="16"/>
              <param name="INSTANCE_ID" value="20"/>
              <param name="CLOCK_ID" value="20"/>
            </parameters>
          </instance>
          <instance name="TWI2">
            <register-group address-space="base" name="TWI2" name-in-module="TWI" offset="0x40060000"/>
            <signals>
              <signal pad="PD28" function="C" group="TWCK" index="2"/>
              <signal pad="PD27" function="C" group="TWD" index="2"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="19"/>
              <param name="DMAC_ID_TX" value="18"/>
              <param name="INSTANCE_ID" value="41"/>
              <param name="CLOCK_ID" value="41"/>
            </parameters>
          </instance>
        </module>
        <module name="UART" id="6418" version="R">
          <instance name="UART0">
            <register-group address-space="base" name="UART0" name-in-module="UART" offset="0x400E0800"/>
            <signals>
              <signal pad="PA9" function="A" group="URXD" index="0"/>
              <signal pad="PA10" function="A" group="UTXD" index="0"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="21"/>
              <param name="DMAC_ID_TX" value="20"/>
              <param name="INSTANCE_ID" value="7"/>
              <param name="CLOCK_ID" value="7"/>
            </parameters>
          </instance>
          <instance name="UART1">
            <register-group address-space="base" name="UART1" name-in-module="UART" offset="0x400E0A00"/>
            <signals>
              <signal pad="PA5" function="C" group="URXD" index="1"/>
              <signal pad="PA4" function="C" group="UTXD" index="1"/>
              <signal pad="PA6" function="C" group="UTXD" index="1"/>
              <signal pad="PD26" function="D" group="UTXD" index="1"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="23"/>
              <param name="DMAC_ID_TX" value="22"/>
              <param name="INSTANCE_ID" value="8"/>
              <param name="CLOCK_ID" value="8"/>
            </parameters>
          </instance>
          <instance name="UART2">
            <register-group address-space="base" name="UART2" name-in-module="UART" offset="0x400E1A00"/>
            <signals>
              <signal pad="PD25" function="C" group="URXD" index="2"/>
              <signal pad="PD26" function="C" group="UTXD" index="2"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="25"/>
              <param name="DMAC_ID_TX" value="24"/>
              <param name="INSTANCE_ID" value="44"/>
              <param name="CLOCK_ID" value="44"/>
            </parameters>
          </instance>
          <instance name="UART3">
            <register-group address-space="base" name="UART3" name-in-module="UART" offset="0x400E1C00"/>
            <signals>
              <signal pad="PD28" function="A" group="URXD" index="3"/>
              <signal pad="PD30" function="A" group="UTXD" index="3"/>
              <signal pad="PD31" function="B" group="UTXD" index="3"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="27"/>
              <param name="DMAC_ID_TX" value="26"/>
              <param name="INSTANCE_ID" value="45"/>
              <param name="CLOCK_ID" value="45"/>
            </parameters>
          </instance>
          <instance name="UART4">
            <register-group address-space="base" name="UART4" name-in-module="UART" offset="0x400E1E00"/>
            <signals>
              <signal pad="PD18" function="C" group="URXD" index="4"/>
              <signal pad="PD3" function="C" group="UTXD" index="4"/>
              <signal pad="PD19" function="C" group="UTXD" index="4"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="29"/>
              <param name="DMAC_ID_TX" value="28"/>
              <param name="INSTANCE_ID" value="46"/>
              <param name="CLOCK_ID" value="46"/>
            </parameters>
          </instance>
        </module>
        <module name="USART" id="6089" version="ZW">
          <instance name="USART0">
            <register-group address-space="base" name="USART0" name-in-module="USART" offset="0x40024000"/>
            <signals>
              <signal pad="PB2" function="C" group="CTS" index="0"/>
              <signal pad="PD0" function="D" group="DCD" index="0"/>
              <signal pad="PD2" function="D" group="DSR" index="0"/>
              <signal pad="PD1" function="D" group="DTR" index="0"/>
              <signal pad="PD3" function="D" group="RI" index="0"/>
              <signal pad="PB3" function="C" group="RTS" index="0"/>
              <signal pad="PB0" function="C" group="RXD" index="0"/>
              <signal pad="PB13" function="C" group="SCK" index="0"/>
              <signal pad="PB1" function="C" group="TXD" index="0"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="8"/>
              <param name="DMAC_ID_TX" value="7"/>
              <param name="INSTANCE_ID" value="13"/>
              <param name="CLOCK_ID" value="13"/>
            </parameters>
          </instance>
          <instance name="USART1">
            <register-group address-space="base" name="USART1" name-in-module="USART" offset="0x40028000"/>
            <signals>
              <signal pad="PA25" function="A" group="CTS" index="1"/>
              <signal pad="PA26" function="A" group="DCD" index="1"/>
              <signal pad="PA28" function="A" group="DSR" index="1"/>
              <signal pad="PA27" function="A" group="DTR" index="1"/>
              <signal pad="PA3" function="B" group="LONCOL" index="1"/>
              <signal pad="PA29" function="A" group="RI" index="1"/>
              <signal pad="PA24" function="A" group="RTS" index="1"/>
              <signal pad="PA21" function="A" group="RXD" index="1"/>
              <signal pad="PA23" function="A" group="SCK" index="1"/>
              <signal pad="PB4" function="D" group="TXD" index="1"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="10"/>
              <param name="DMAC_ID_TX" value="9"/>
              <param name="INSTANCE_ID" value="14"/>
              <param name="CLOCK_ID" value="14"/>
            </parameters>
          </instance>
          <instance name="USART2">
            <register-group address-space="base" name="USART2" name-in-module="USART" offset="0x4002C000"/>
            <signals>
              <signal pad="PD19" function="B" group="CTS" index="2"/>
              <signal pad="PD4" function="D" group="DCD" index="2"/>
              <signal pad="PD6" function="D" group="DSR" index="2"/>
              <signal pad="PD5" function="D" group="DTR" index="2"/>
              <signal pad="PD7" function="D" group="RI" index="2"/>
              <signal pad="PD18" function="B" group="RTS" index="2"/>
              <signal pad="PD15" function="B" group="RXD" index="2"/>
              <signal pad="PD17" function="B" group="SCK" index="2"/>
              <signal pad="PD16" function="B" group="TXD" index="2"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="12"/>
              <param name="DMAC_ID_TX" value="11"/>
              <param name="INSTANCE_ID" value="15"/>
              <param name="CLOCK_ID" value="15"/>
            </parameters>
          </instance>
        </module>
        <module name="USBHS" id="11292" version="G">
          <instance name="USBHS">
            <register-group address-space="base" name="USBHS" name-in-module="USBHS" offset="0x40038000"/>
            <parameters>
              <param name="INSTANCE_ID" value="34"/>
              <param name="CLOCK_ID" value="34"/>
            </parameters>
          </instance>
        </module>
        <module name="UTMI" id="11300" version="A">
          <instance name="UTMI">
            <register-group address-space="base" name="UTMI" name-in-module="UTMI" offset="0x400E0400"/>
          </instance>
        </module>
        <module name="WDT" id="6080" version="N">
          <instance name="WDT">
            <register-group address-space="base" name="WDT" name-in-module="WDT" offset="0x400E1850"/>
            <parameters>
              <param name="INSTANCE_ID" value="4"/>
            </parameters>
          </instance>
        </module>
        <module name="XDMAC" id="11161" version="K">
          <instance name="XDMAC">
            <register-group address-space="base" name="XDMAC" name-in-module="XDMAC" offset="0x40078000"/>
            <parameters>
              <param name="INSTANCE_ID" value="58"/>
              <param name="CLOCK_ID" value="58"/>
            </parameters>
          </instance>
        </module>
        <module name="FUSES" id="1" version="1">
          <instance name="FUSES">
            <register-group address-space="fuses" name="GPNVMBITS" name-in-module="GPNVMBITS" offset="0"/>
          </instance>
        </module>
        <module name="LOCKBIT" id="1" version="1">
          <instance name="LOCKBIT">
            <register-group address-space="lockbits" name="LOCKBIT" name-in-module="LOCKBIT" offset="0"/>
          </instance>
        </module>
        <module name="SystemControl">
          <instance name="SystemControl">
            <register-group address-space="base" offset="0xE000E000" name-in-module="SystemControl" name="SystemControl"/>
          </instance>
        </module>
        <module name="SysTick">
          <instance name="SysTick">
            <register-group address-space="base" offset="0xE000E010" name-in-module="SysTick" name="SysTick"/>
          </instance>
        </module>
        <module name="NVIC">
          <instance name="NVIC">
            <register-group address-space="base" offset="0xE000E100" name-in-module="NVIC" name="NVIC"/>
          </instance>
        </module>
        <module name="MPU">
          <instance name="MPU">
            <register-group address-space="base" offset="0xE000ED90" name-in-module="MPU" name="MPU"/>
          </instance>
        </module>
        <module name="FPU">
          <instance name="FPU">
            <register-group address-space="base" offset="0xE000EF34" name-in-module="FPU" name="FPU"/>
          </instance>
        </module>
        <module name="EBI" id="A" version="A">
          <instance name="EBI">
            <signals>
              <signal pad="PC18" function="A" group="A0"/>
              <signal pad="PC18" function="A" group="NBS0"/>
              <signal pad="PC18" function="A" group="DQM0"/>
              <signal pad="PC19" function="A" group="A1"/>
              <signal pad="PC20" function="A" group="A2"/>
              <signal pad="PC20" function="A" group="SDA0"/>
              <signal pad="PC21" function="A" group="A3"/>
              <signal pad="PC21" function="A" group="SDA1"/>
              <signal pad="PC22" function="A" group="A4"/>
              <signal pad="PC22" function="A" group="SDA2"/>
              <signal pad="PC23" function="A" group="A5"/>
              <signal pad="PC23" function="A" group="SDA3"/>
              <signal pad="PC24" function="A" group="A6"/>
              <signal pad="PC24" function="A" group="SDA4"/>
              <signal pad="PC25" function="A" group="A7"/>
              <signal pad="PC25" function="A" group="SDA5"/>
              <signal pad="PC26" function="A" group="A8"/>
              <signal pad="PC26" function="A" group="SDA6"/>
              <signal pad="PC27" function="A" group="A9"/>
              <signal pad="PC27" function="A" group="SDA7"/>
              <signal pad="PC28" function="A" group="A10"/>
              <signal pad="PC28" function="A" group="SDA8"/>
              <signal pad="PC29" function="A" group="A11"/>
              <signal pad="PC29" function="A" group="SDA9"/>
              <signal pad="PC30" function="A" group="A12"/>
              <signal pad="PC31" function="A" group="A13"/>
              <signal pad="PC31" function="A" group="SDA11"/>
              <signal pad="PA18" function="C" group="A14"/>
              <signal pad="PA18" function="C" group="SDA12"/>
              <signal pad="PA19" function="C" group="A15"/>
              <signal pad="PA19" function="C" group="SDA13"/>
              <signal pad="PA20" function="C" group="A16"/>
              <signal pad="PA20" function="C" group="BA0"/>
              <signal pad="PA0" function="C" group="A17"/>
              <signal pad="PA0" function="C" group="BA1"/>
              <signal pad="PA1" function="C" group="A18"/>
              <signal pad="PA23" function="C" group="A19"/>
              <signal pad="PA24" function="C" group="A20"/>
              <signal pad="PC16" function="A" group="A21"/>
              <signal pad="PC16" function="A" group="NANDALE"/>
              <signal pad="PC17" function="A" group="A22"/>
              <signal pad="PC17" function="A" group="NANDCLE"/>
              <signal pad="PA25" function="C" group="A23"/>
              <signal pad="PD17" function="C" group="CAS"/>
              <signal pad="PC0" function="A" group="D0"/>
              <signal pad="PC1" function="A" group="D1"/>
              <signal pad="PC2" function="A" group="D2"/>
              <signal pad="PC3" function="A" group="D3"/>
              <signal pad="PC4" function="A" group="D4"/>
              <signal pad="PC5" function="A" group="D5"/>
              <signal pad="PC6" function="A" group="D6"/>
              <signal pad="PC7" function="A" group="D7"/>
              <signal pad="PE0" function="A" group="D8"/>
              <signal pad="PE1" function="A" group="D9"/>
              <signal pad="PE2" function="A" group="D10"/>
              <signal pad="PE3" function="A" group="D11"/>
              <signal pad="PE4" function="A" group="D12"/>
              <signal pad="PE5" function="A" group="D13"/>
              <signal pad="PA15" function="A" group="D14"/>
              <signal pad="PA16" function="A" group="D15"/>
              <signal pad="PC9" function="A" group="NANDOE"/>
              <signal pad="PC10" function="A" group="NANDWE"/>
              <signal pad="PC14" function="A" group="NCS0"/>
              <signal pad="PC15" function="A" group="NCS1"/>
              <signal pad="PC15" function="A" group="SDCS"/>
              <signal pad="PD18" function="A" group="NCS1"/>
              <signal pad="PD18" function="A" group="SDCS"/>
              <signal pad="PA22" function="C" group="NCS2"/>
              <signal pad="PC12" function="A" group="NCS3"/>
              <signal pad="PD19" function="A" group="NCS3"/>
              <signal pad="PC11" function="A" group="NRD"/>
              <signal pad="PC13" function="A" group="NWAIT"/>
              <signal pad="PC8" function="A" group="NWR0"/>
              <signal pad="PC8" function="A" group="NWE"/>
              <signal pad="PD15" function="C" group="NWR1"/>
              <signal pad="PD15" function="C" group="NBS1"/>
              <signal pad="PD15" function="C" group="DQM1"/>
              <signal pad="PD16" function="C" group="RAS"/>
              <signal pad="PC13" function="C" group="SDA10"/>
              <signal pad="PD13" function="C" group="SDA10"/>
              <signal pad="PD23" function="C" group="SDCK"/>
              <signal pad="PD14" function="C" group="SDCKE"/>
              <signal pad="PD29" function="C" group="SDWE"/>
            </signals>
          </instance>
        </module>
        <module name="OSCILLATOR">
          <instance name="OSCILLATOR">
            <signals>
              <signal pad="PB9" function="X1" group="XIN"/>
              <signal pad="PB8" function="X1" group="XOUT"/>
              <signal pad="PA7" function="X1" group="XIN32"/>
              <signal pad="PA8" function="X1" group="XOUT32"/>
            </signals>
          </instance>
        </module>
        <module name="PORT_CAPTURE">
          <instance name="PORT">
            <signals>
              <signal pad="PA3" function="X1" group="PORTDC" index="0"/>
              <signal pad="PA4" function="X1" group="PORTDC" index="1"/>
              <signal pad="PA5" function="X1" group="PORTDC" index="2"/>
              <signal pad="PA9" function="X1" group="PORTDC" index="3"/>
              <signal pad="PA10" function="X1" group="PORTDC" index="4"/>
              <signal pad="PA11" function="X1" group="PORTDC" index="5"/>
              <signal pad="PA12" function="X1" group="PORTDC" index="6"/>
              <signal pad="PA13" function="X1" group="PORTDC" index="7"/>
              <signal pad="PA14" function="X1" group="PORTDCEN" index="1"/>
              <signal pad="PA21" function="X1" group="PORTDCEN" index="2"/>
              <signal pad="PA22" function="X1" group="PORTDCCLK"/>
            </signals>
          </instance>
        </module>
        <module name="DEBUG">
          <instance name="DEBUG">
            <signals>
              <signal pad="PB4" function="X1" group="TDI"/>
              <signal pad="PB5" function="X1" group="TDO"/>
              <signal pad="PB5" function="X1" group="TRACESWO"/>
              <signal pad="PB6" function="X1" group="TMS"/>
              <signal pad="PB6" function="X1" group="SWDIO"/>
              <signal pad="PB7" function="X1" group="TCK"/>
              <signal pad="PB7" function="X1" group="SWDCLK"/>
            </signals>
          </instance>
        </module>
        <module name="FLASH_MEMORY">
          <instance name="FLASH">
            <signals>
              <signal pad="PB12" function="X1" group="ERASE"/>
            </signals>
          </instance>
        </module>
        <module name="TRACE_DEBUG_PORT">
          <instance name="TRACE">
            <signals>
              <signal pad="PD8" function="D" group="TRACECLK"/>
              <signal pad="PD4" function="C" group="TRACED" index="0"/>
              <signal pad="PD5" function="C" group="TRACED" index="1"/>
              <signal pad="PD6" function="C" group="TRACED" index="2"/>
              <signal pad="PD7" function="C" group="TRACED" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="LPM_WAKEUP">
          <instance name="WKUP">
            <signals>
              <signal pad="PA0" function="X1" group="WKUP" index="0"/>
              <signal pad="PA1" function="X1" group="WKUP" index="1"/>
              <signal pad="PA2" function="X1" group="WKUP" index="2"/>
              <signal pad="PA4" function="X1" group="WKUP" index="3"/>
              <signal pad="PA5" function="X1" group="WKUP" index="4"/>
              <signal pad="PD28" function="X1" group="WKUP" index="5"/>
              <signal pad="PA9" function="X1" group="WKUP" index="6"/>
              <signal pad="PA11" function="X1" group="WKUP" index="7"/>
              <signal pad="PA14" function="X1" group="WKUP" index="8"/>
              <signal pad="PA19" function="X1" group="WKUP" index="9"/>
              <signal pad="PA20" function="X1" group="WKUP" index="10"/>
              <signal pad="PA30" function="X1" group="WKUP" index="11"/>
              <signal pad="PB3" function="X1" group="WKUP" index="12"/>
              <signal pad="PB5" function="X1" group="WKUP" index="13"/>
            </signals>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt index="-15" name="Reset" caption="Reset Vector, invoked on Power up and warm reset"/>
        <interrupt index="-14" name="NonMaskableInt" caption="Non maskable Interrupt, cannot be stopped or preempted"/>
        <interrupt index="-13" name="HardFault" caption="Hard Fault, all classes of Fault"/>
        <interrupt index="-12" name="MemoryManagement" caption="Memory Management, MPU mismatch, including Access Violation and No Match"/>
        <interrupt index="-11" name="BusFault" caption="Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault"/>
        <interrupt index="-10" name="UsageFault" caption="Usage Fault, i.e. Undef Instruction, Illegal State Transition"/>
        <interrupt index="-5" name="SVCall" caption="System Service Call via SVC instruction"/>
        <interrupt index="-4" name="DebugMonitor" caption="Debug Monitor"/>
        <interrupt index="-2" name="PendSV" caption="Pendable request for system service"/>
        <interrupt index="-1" name="SysTick" caption="System Tick Timer"/>
        <interrupt index="0" module-instance="SUPC" name="SUPC" caption="Supply Controller"/>
        <interrupt index="1" module-instance="RSTC" name="RSTC" caption="Reset Controller"/>
        <interrupt index="2" module-instance="RTC" name="RTC" caption="Real Time Clock"/>
        <interrupt index="3" module-instance="RTT" name="RTT" caption="Real Time Timer"/>
        <interrupt index="4" module-instance="WDT" name="WDT" caption="Watchdog Timer"/>
        <interrupt index="5" module-instance="PMC" name="PMC" caption="Power Management Controller"/>
        <interrupt index="6" module-instance="EFC" name="EFC" caption="Enhanced Embedded Flash Controller"/>
        <interrupt index="7" module-instance="UART0" name="UART0" caption="UART 0"/>
        <interrupt index="8" module-instance="UART1" name="UART1" caption="UART 1"/>
        <interrupt index="10" module-instance="PORTA" name="PORTA" caption="Port A"/>
        <interrupt index="11" module-instance="PORTB" name="PORTB" caption="Port B"/>
        <interrupt index="12" module-instance="PORTC" name="PORTC" caption="Port C"/>
        <interrupt index="13" module-instance="USART0" name="USART0" caption="USART 0"/>
        <interrupt index="14" module-instance="USART1" name="USART1" caption="USART 1"/>
        <interrupt index="15" module-instance="USART2" name="USART2" caption="USART 2"/>
        <interrupt index="16" module-instance="PORTD" name="PORTD" caption="Port D"/>
        <interrupt index="17" module-instance="PORTE" name="PORTE" caption="Port E"/>
        <interrupt index="18" module-instance="HSMCI" name="HSMCI" caption="Multimedia Card Interface"/>
        <interrupt index="19" module-instance="TWI0" name="TWI0" caption="Two Wire Interface 0"/>
        <interrupt index="20" module-instance="TWI1" name="TWI1" caption="Two Wire Interface 1"/>
        <interrupt index="21" module-instance="SPI0" name="SPI0" caption="Serial Peripheral Interface 0"/>
        <interrupt index="22" module-instance="SSC" name="SSC" caption="Synchronous Serial Controller"/>
        <interrupt index="23" module-instance="TC0" name="TC0_CH0" caption="Timer/Counter 0 Channel 0"/>
        <interrupt index="24" module-instance="TC0" name="TC0_CH1" caption="Timer/Counter 0 Channel 1"/>
        <interrupt index="25" module-instance="TC0" name="TC0_CH2" caption="Timer/Counter 0 Channel 2"/>
        <interrupt index="26" module-instance="TC1" name="TC1_CH0" caption="Timer/Counter 1 Channel 0"/>
        <interrupt index="27" module-instance="TC1" name="TC1_CH1" caption="Timer/Counter 1 Channel 1"/>
        <interrupt index="28" module-instance="TC1" name="TC1_CH2" caption="Timer/Counter 1 Channel 2"/>
        <interrupt index="29" module-instance="AFEC0" name="AFEC0" caption="Analog Front End 0"/>
        <interrupt index="30" module-instance="DACC" name="DACC" caption="Digital To Analog Converter"/>
        <interrupt index="31" module-instance="PWMC0" name="PWMC0" caption="Pulse Width Modulation 0"/>
        <interrupt index="32" module-instance="ICM" name="ICM" caption="Integrity Check Monitor"/>
        <interrupt index="33" module-instance="ACC" name="ACC" caption="Analog Comparator"/>
        <interrupt index="34" module-instance="USBHS" name="USBHS" caption="USB Host / Device Controller"/>
        <interrupt index="35" module-instance="MCAN0" name="MCAN0" caption="MCAN Controller 0"/>
        <interrupt index="37" module-instance="MCAN1" name="MCAN1" caption="MCAN Controller 1"/>
        <interrupt index="39" module-instance="GMAC" name="GMAC" caption="Ethernet MAC"/>
        <interrupt index="40" module-instance="AFEC1" name="AFEC1" caption="Analog Front End 1"/>
        <interrupt index="41" module-instance="TWI2" name="TWI2" caption="Two Wire Interface 2"/>
        <interrupt index="42" module-instance="SPI1" name="SPI1" caption="Serial Peripheral Interface 1"/>
        <interrupt index="43" module-instance="QSPI" name="QSPI" caption="Quad I/O Serial Peripheral Interface"/>
        <interrupt index="44" module-instance="UART2" name="UART2" caption="UART 2"/>
        <interrupt index="45" module-instance="UART3" name="UART3" caption="UART 3"/>
        <interrupt index="46" module-instance="UART4" name="UART4" caption="UART 4"/>
        <interrupt index="47" module-instance="TC2" name="TC2_CH0" caption="Timer/Counter 2 Channel 0"/>
        <interrupt index="48" module-instance="TC2" name="TC2_CH1" caption="Timer/Counter 2 Channel 1"/>
        <interrupt index="49" module-instance="TC2" name="TC2_CH2" caption="Timer/Counter 2 Channel 2"/>
        <interrupt index="50" module-instance="TC3" name="TC3_CH0" caption="Timer/Counter 3 Channel 0"/>
        <interrupt index="51" module-instance="TC3" name="TC3_CH1" caption="Timer/Counter 3 Channel 1"/>
        <interrupt index="52" module-instance="TC3" name="TC3_CH2" caption="Timer/Counter 3 Channel 2"/>
        <interrupt index="53" module-instance="MLB" name="MLB" caption="MediaLB"/>
        <interrupt index="56" module-instance="AES" name="AES" caption="AES"/>
        <interrupt index="57" module-instance="TRNG" name="TRNG" caption="True Random Generator"/>
        <interrupt index="58" module-instance="XDMAC" name="XDMAC" caption="DMA"/>
        <interrupt index="59" module-instance="ISI" name="ISI" caption="Camera Interface"/>
        <interrupt index="60" module-instance="PWMC1" name="PWMC1" caption="Pulse Width Modulation 1"/>
        <interrupt index="63" module-instance="RSWDT" name="RSWDT" caption="Reinforced Secure Watchdog Timer"/>
        <interrupt index="69" module-instance="I2SC0" name="I2SC0" caption="Inter-IC Sound controller"/>
        <interrupt index="70" module-instance="I2SC1" name="I2SC1" caption="Inter-IC Sound controller"/>
        <interrupt index="62" module-instance="SDRAMC" name="SDRAMC" caption="SDRAM Controller"/>
      </interrupts>
      <interfaces>
        <interface type="samjtag" name="JTAG"/>
        <interface type="swd" name="SWD"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x05B3D03F"/>
          <property name="CHIPID_CIDR" value="0xA1020E00"/>
          <property name="CHIPID_EXID" value="0x00000002"/>
        </property-group>
        <property-group name="LEGACY_INSTANCE_IDS">
          <property name="ID_TC0" value="TC0_INSTANCE_ID_CHANNEL0"/>
          <property name="ID_TC1" value="TC0_INSTANCE_ID_CHANNEL1"/>
          <property name="ID_TC2" value="TC0_INSTANCE_ID_CHANNEL2"/>
          <property name="ID_TC3" value="TC1_INSTANCE_ID_CHANNEL0"/>
          <property name="ID_TC4" value="TC1_INSTANCE_ID_CHANNEL1"/>
          <property name="ID_TC5" value="TC1_INSTANCE_ID_CHANNEL2"/>
          <property name="ID_TC6" value="TC2_INSTANCE_ID_CHANNEL0"/>
          <property name="ID_TC7" value="TC2_INSTANCE_ID_CHANNEL1"/>
          <property name="ID_TC8" value="TC2_INSTANCE_ID_CHANNEL2"/>
          <property name="ID_TC9" value="TC3_INSTANCE_ID_CHANNEL0"/>
          <property name="ID_TC10" value="TC3_INSTANCE_ID_CHANNEL1"/>
          <property name="ID_TC11" value="TC3_INSTANCE_ID_CHANNEL2"/>
        </property-group>
        <property-group name="ELECTRICAL_CHARACTERISTICS">
          <property name="CHIP_FREQ_SLCK_RC_MIN" value="20000"/>
          <property name="CHIP_FREQ_SLCK_RC" value="32000" caption="Typical Slow Clock Internal RC frequency"/>
          <property name="CHIP_FREQ_SLCK_RC_MAX" value="44000"/>
          <property name="CHIP_FREQ_MAINCK_RC_4MHZ" value="4000000"/>
          <property name="CHIP_FREQ_MAINCK_RC_8MHZ" value="8000000"/>
          <property name="CHIP_FREQ_MAINCK_RC_12MHZ" value="12000000"/>
          <property name="CHIP_FREQ_CPU_MAX" value="300000000"/>
          <property name="CHIP_FREQ_XTAL_32K" value="32768"/>
          <property name="CHIP_FREQ_XTAL_12M" value="12000000"/>
          <property name="CHIP_FREQ_FWS_0" value="23000000" caption="Maximum operating frequency when FWS is 0"/>
          <property name="CHIP_FREQ_FWS_1" value="46000000" caption="Maximum operating frequency when FWS is 1"/>
          <property name="CHIP_FREQ_FWS_2" value="69000000" caption="Maximum operating frequency when FWS is 2"/>
          <property name="CHIP_FREQ_FWS_3" value="92000000" caption="Maximum operating frequency when FWS is 3"/>
          <property name="CHIP_FREQ_FWS_4" value="115000000" caption="Maximum operating frequency when FWS is 4"/>
          <property name="CHIP_FREQ_FWS_5" value="138000000" caption="Maximum operating frequency when FWS is 5"/>
          <property name="CHIP_FREQ_FWS_6" value="150000000" caption="Maximum operating frequency when FWS is 6"/>
          <property name="CHIP_FREQ_FWS_NUMBER" value="7" caption="Number of FWS ranges"/>
        </property-group>
      </property-groups>
      <parameters>
        <param name="__CM7_REV" value="0x0101" caption="CM7 Core Revision"/>
        <param name="__NVIC_PRIO_BITS" value="3" caption="Number of Bits used for Priority Levels"/>
        <param name="__Vendor_SysTickConfig" value="0" caption="Set to 1 if different SysTick Config is used"/>
        <param name="__MPU_PRESENT" value="1" caption="MPU present or not"/>
        <param name="__VTOR_PRESENT" value="1" caption="Vector Table Offset Register present or not"/>
        <param name="__FPU_PRESENT" value="1" caption="FPU present or not"/>
        <param name="__FPU_DP" value="1" caption="Double Precision FPU"/>
        <param name="__ICACHE_PRESENT" value="1" caption="Instruction Cache present"/>
        <param name="__DCACHE_PRESENT" value="1" caption="Data Cache present"/>
        <param name="__ITCM_PRESENT" value="1" caption="Instruction TCM present"/>
        <param name="__DTCM_PRESENT" value="1" caption="Data TCM present"/>
        <param name="LITTLE_ENDIAN" value="1"/>
        <param name="NUM_IRQ" value="68"/>
        <param name="__ARCH_ARM" value="1"/>
        <param name="__ARCH_ARM_CORTEX_M" value="1"/>
        <param name="__DEVICE_IS_PIC32C" value="1"/>
      </parameters>
    </device>
  </devices>
  <modules>
    <module name="ACC" caption="Analog Comparator Controller" id="6490" version="J">
      <register-group name="ACC">
        <register caption="Control Register" name="ACC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="ACC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Selection for Minus Comparator Input" mask="0x00000007" name="SELMINUS" values="ACC_MR__SELMINUS"/>
          <bitfield caption="Selection For Plus Comparator Input" mask="0x00000070" name="SELPLUS" values="ACC_MR__SELPLUS"/>
          <bitfield caption="Analog Comparator Enable" mask="0x00000100" name="ACEN" values="ACC_MR__ACEN"/>
          <bitfield caption="Edge Type" mask="0x00000600" name="EDGETYP" values="ACC_MR__EDGETYP"/>
          <bitfield caption="Invert Comparator Output" mask="0x00001000" name="INV" values="ACC_MR__INV"/>
          <bitfield caption="Selection Of Fault Source" mask="0x00002000" name="SELFS" values="ACC_MR__SELFS"/>
          <bitfield caption="Fault Enable" mask="0x00004000" name="FE" values="ACC_MR__FE"/>
        </register>
        <register caption="Interrupt Enable Register" name="ACC_IER" offset="0x24" rw="W" size="4" atomic-op="set:ACC_IMR">
          <bitfield caption="Comparison Edge" mask="0x00000001" name="CE"/>
        </register>
        <register caption="Interrupt Disable Register" name="ACC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:ACC_IMR">
          <bitfield caption="Comparison Edge" mask="0x00000001" name="CE"/>
        </register>
        <register caption="Interrupt Mask Register" name="ACC_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:ACC_IMR">
          <bitfield caption="Comparison Edge" mask="0x00000001" name="CE"/>
        </register>
        <register caption="Interrupt Status Register" name="ACC_ISR" offset="0x30" rw="R" size="4" atomic-op="clear:ACC_ISR">
          <bitfield caption="Comparison Edge (cleared on read)" mask="0x00000001" name="CE"/>
          <bitfield caption="Synchronized Comparator Output" mask="0x00000002" name="SCO"/>
          <bitfield caption="Flag Mask" mask="0x80000000" name="MASK"/>
        </register>
        <register caption="Analog Control Register" name="ACC_ACR" offset="0x94" rw="RW" size="4">
          <bitfield caption="Current Selection" mask="0x00000001" name="ISEL" values="ACC_ACR__ISEL"/>
          <bitfield caption="Hysteresis Selection" mask="0x00000006" name="HYST"/>
        </register>
        <register caption="Write Protection Mode Register" name="ACC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ACC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ACC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
        </register>
      </register-group>
      <value-group caption="" name="ACC_MR__SELMINUS">
        <value caption="Select TS" name="TS" value="0x0"/>
        <value caption="Select VREFP" name="VREFP" value="0x1"/>
        <value caption="Select DAC0" name="DAC0" value="0x2"/>
        <value caption="Select DAC1" name="DAC1" value="0x3"/>
        <value caption="Select AFE0_AD0" name="AFE0_AD0" value="0x4"/>
        <value caption="Select AFE0_AD1" name="AFE0_AD1" value="0x5"/>
        <value caption="Select AFE0_AD2" name="AFE0_AD2" value="0x6"/>
        <value caption="Select AFE0_AD3" name="AFE0_AD3" value="0x7"/>
      </value-group>
      <value-group caption="" name="ACC_MR__SELPLUS">
        <value caption="Select AFE0_AD0" name="AFE0_AD0" value="0x0"/>
        <value caption="Select AFE0_AD1" name="AFE0_AD1" value="0x1"/>
        <value caption="Select AFE0_AD2" name="AFE0_AD2" value="0x2"/>
        <value caption="Select AFE0_AD3" name="AFE0_AD3" value="0x3"/>
        <value caption="Select AFE0_AD4" name="AFE0_AD4" value="0x4"/>
        <value caption="Select AFE0_AD5" name="AFE0_AD5" value="0x5"/>
        <value caption="Select AFE1_AD0" name="AFE1_AD0" value="0x6"/>
        <value caption="Select AFE1_AD1" name="AFE1_AD1" value="0x7"/>
      </value-group>
      <value-group caption="" name="ACC_MR__ACEN">
        <value caption="Analog comparator disabled." name="DIS" value="0"/>
        <value caption="Analog comparator enabled." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_MR__EDGETYP">
        <value caption="Only rising edge of comparator output" name="RISING" value="0x0"/>
        <value caption="Falling edge of comparator output" name="FALLING" value="0x1"/>
        <value caption="Any edge of comparator output" name="ANY" value="0x2"/>
      </value-group>
      <value-group caption="" name="ACC_MR__INV">
        <value caption="Analog comparator output is directly processed." name="DIS" value="0"/>
        <value caption="Analog comparator output is inverted prior to being processed." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_MR__SELFS">
        <value caption="The CE flag is used to drive the FAULT output." name="CE" value="0"/>
        <value caption="The output of the analog comparator flag is used to drive the FAULT output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_MR__FE">
        <value caption="The FAULT output is tied to 0." name="DIS" value="0"/>
        <value caption="The FAULT output is driven by the signal defined by SELFS." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_ACR__ISEL">
        <value caption="Low-power option." name="LOPW" value="0"/>
        <value caption="High-speed option." name="HISP" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x414343"/>
      </value-group>
    </module>
    <module name="AES" caption="Advanced Encryption Standard" id="6149" version="W">
      <register-group name="AES">
        <register caption="Control Register" name="AES_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Random Number Generator Seed Loading" mask="0x00010000" name="LOADSEED"/>
        </register>
        <register caption="Mode Register" name="AES_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Processing Mode" mask="0x00000001" name="CIPHER"/>
          <bitfield caption="GCM Automatic Tag Generation Enable" mask="0x00000002" name="GTAGEN"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000008" name="DUALBUFF" values="AES_MR__DUALBUFF"/>
          <bitfield caption="Processing Delay" mask="0x000000F0" name="PROCDLY"/>
          <bitfield caption="Start Mode" mask="0x00000300" name="SMOD" values="AES_MR__SMOD"/>
          <bitfield caption="Key Size" mask="0x00000C00" name="KEYSIZE" values="AES_MR__KEYSIZE"/>
          <bitfield caption="Operating Mode" mask="0x00007000" name="OPMOD" values="AES_MR__OPMOD"/>
          <bitfield caption="Last Output Data Mode" mask="0x00008000" name="LOD"/>
          <bitfield caption="Cipher Feedback Data Size" mask="0x00070000" name="CFBS" values="AES_MR__CFBS"/>
          <bitfield caption="Countermeasure Key" mask="0x00F00000" name="CKEY" values="AES_MR__CKEY"/>
          <bitfield caption="Countermeasure Type 1" mask="0x01000000" name="CMTYP1" values="AES_MR__CMTYP1"/>
          <bitfield caption="Countermeasure Type 2" mask="0x02000000" name="CMTYP2" values="AES_MR__CMTYP2"/>
          <bitfield caption="Countermeasure Type 3" mask="0x04000000" name="CMTYP3" values="AES_MR__CMTYP3"/>
          <bitfield caption="Countermeasure Type 4" mask="0x08000000" name="CMTYP4" values="AES_MR__CMTYP4"/>
          <bitfield caption="Countermeasure Type 5" mask="0x10000000" name="CMTYP5" values="AES_MR__CMTYP5"/>
          <bitfield caption="Countermeasure Type 6" mask="0x20000000" name="CMTYP6" values="AES_MR__CMTYP6"/>
        </register>
        <register caption="Interrupt Enable Register" name="AES_IER" offset="0x10" rw="W" size="4" atomic-op="set:AES_IMR">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Enable" mask="0x00010000" name="TAGRDY"/>
        </register>
        <register caption="Interrupt Disable Register" name="AES_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:AES_IMR">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Disable" mask="0x00010000" name="TAGRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="AES_IMR" offset="0x18" rw="R" size="4" atomic-op="read:AES_IMR">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Mask" mask="0x00010000" name="TAGRDY"/>
        </register>
        <register caption="Interrupt Status Register" name="AES_ISR" offset="0x1C" rw="R" size="4" atomic-op="clear:AES_ISR">
          <bitfield caption="Data Ready (cleared by setting bit START or bit SWRST in AES_CR or by reading AES_ODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by writing SWRST in AES_CR)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access (cleared by writing SWRST in AES_CR)" mask="0x0000F000" name="URAT" values="AES_ISR__URAT"/>
          <bitfield caption="GCM Tag Ready" mask="0x00010000" name="TAGRDY"/>
        </register>
        <register caption="Key Word Register 0" name="AES_KEYWR" offset="0x20" rw="W" size="4" count="8">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Input Data Register 0" name="AES_IDATAR" offset="0x40" rw="W" size="4" count="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Output Data Register 0" name="AES_ODATAR" offset="0x50" rw="R" size="4" count="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Initialization Vector Register 0" name="AES_IVR" offset="0x60" rw="W" size="4" count="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Additional Authenticated Data Length Register" name="AES_AADLENR" offset="0x70" rw="RW" size="4">
          <bitfield caption="Additional Authenticated Data Length" mask="0xFFFFFFFF" name="AADLEN"/>
        </register>
        <register caption="Plaintext/Ciphertext Length Register" name="AES_CLENR" offset="0x74" rw="RW" size="4">
          <bitfield caption="Plaintext/Ciphertext Length" mask="0xFFFFFFFF" name="CLEN"/>
        </register>
        <register caption="GCM Intermediate Hash Word Register 0" name="AES_GHASHR" offset="0x78" rw="RW" size="4" count="4">
          <bitfield caption="Intermediate GCM Hash Word x" mask="0xFFFFFFFF" name="GHASH"/>
        </register>
        <register caption="GCM Authentication Tag Word Register 0" name="AES_TAGR" offset="0x88" rw="R" size="4" count="4">
          <bitfield caption="GCM Authentication Tag x" mask="0xFFFFFFFF" name="TAG"/>
        </register>
        <register caption="GCM Encryption Counter Value Register" name="AES_CTRR" offset="0x98" rw="R" size="4">
          <bitfield caption="GCM Encryption Counter" mask="0xFFFFFFFF" name="CTR"/>
        </register>
        <register caption="GCM H Word Register 0" name="AES_GCMHR" offset="0x9C" rw="RW" size="4" count="4">
          <bitfield caption="GCM H Word x" mask="0xFFFFFFFF" name="H"/>
        </register>
      </register-group>
      <value-group caption="" name="AES_MR__DUALBUFF">
        <value caption="AES_IDATARx cannot be written during processing of previous block." name="INACTIVE" value="0"/>
        <value caption="AES_IDATARx can be written during processing of previous block when SMOD = 2. It speeds up the overall runtime of large files." name="ACTIVE" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__SMOD">
        <value caption="Manual Mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto Mode" name="AUTO_START" value="0x1"/>
        <value caption="AES_IDATAR0 access only Auto Mode (DMA)" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="" name="AES_MR__KEYSIZE">
        <value caption="AES Key Size is 128 bits" name="AES128" value="0x0"/>
        <value caption="AES Key Size is 192 bits" name="AES192" value="0x1"/>
        <value caption="AES Key Size is 256 bits" name="AES256" value="0x2"/>
      </value-group>
      <value-group caption="" name="AES_MR__OPMOD">
        <value caption="ECB: Electronic Code Book mode" name="ECB" value="0x0"/>
        <value caption="CBC: Cipher Block Chaining mode" name="CBC" value="0x1"/>
        <value caption="OFB: Output Feedback mode" name="OFB" value="0x2"/>
        <value caption="CFB: Cipher Feedback mode" name="CFB" value="0x3"/>
        <value caption="CTR: Counter mode (16-bit internal counter)" name="CTR" value="0x4"/>
        <value caption="GCM: Galois/Counter mode" name="GCM" value="0x5"/>
      </value-group>
      <value-group caption="" name="AES_MR__CFBS">
        <value caption="128-bit" name="SIZE_128BIT" value="0x0"/>
        <value caption="64-bit" name="SIZE_64BIT" value="0x1"/>
        <value caption="32-bit" name="SIZE_32BIT" value="0x2"/>
        <value caption="16-bit" name="SIZE_16BIT" value="0x3"/>
        <value caption="8-bit" name="SIZE_8BIT" value="0x4"/>
      </value-group>
      <value-group caption="" name="AES_MR__CKEY">
        <value caption="This field must be written with 0xE to allow CMTYPx bit configuration changes. Any other values will abort the write operation in CMTYPx bits.Always reads as 0." name="PASSWD" value="0xE"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP1">
        <value caption="Countermeasure type 1 is disabled." name="NOPROT_EXTKEY" value="0"/>
        <value caption="Countermeasure type 1 is enabled." name="PROT_EXTKEY" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP2">
        <value caption="Countermeasure type 2 is disabled." name="NO_PAUSE" value="0"/>
        <value caption="Countermeasure type 2 is enabled." name="PAUSE" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP3">
        <value caption="Countermeasure type 3 is disabled." name="NO_DUMMY" value="0"/>
        <value caption="Countermeasure type 3 is enabled." name="DUMMY" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP4">
        <value caption="Countermeasure type 4 is disabled." name="NO_RESTART" value="0"/>
        <value caption="Countermeasure type 4 is enabled." name="RESTART" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP5">
        <value caption="Countermeasure type 5 is disabled." name="NO_ADDACCESS" value="0"/>
        <value caption="Countermeasure type 5 is enabled." name="ADDACCESS" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP6">
        <value caption="Countermeasure type 6 is disabled." name="NO_IDLECURRENT" value="0"/>
        <value caption="Countermeasure type 6 is enabled." name="IDLECURRENT" value="1"/>
      </value-group>
      <value-group caption="" name="AES_ISR__URAT">
        <value caption="Input Data register written during the data processing when SMOD = 0x2 mode." name="IDR_WR_PROCESSING" value="0x0"/>
        <value caption="Output Data register read during the data processing." name="ODR_RD_PROCESSING" value="0x1"/>
        <value caption="Mode register written during the data processing." name="MR_WR_PROCESSING" value="0x2"/>
        <value caption="Output Data register read during the sub-keys generation." name="ODR_RD_SUBKGEN" value="0x3"/>
        <value caption="Mode register written during the sub-keys generation." name="MR_WR_SUBKGEN" value="0x4"/>
        <value caption="Write-only register read access." name="WOR_RD_ACCESS" value="0x5"/>
      </value-group>
    </module>
    <module name="AFEC" caption="Analog Front-End Controller" id="11147" version="S">
      <register-group name="AFEC">
        <register caption="AFEC Control Register" name="AFEC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Start Conversion" mask="0x00000002" name="START"/>
        </register>
        <register caption="AFEC Mode Register" name="AFEC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Trigger Enable" mask="0x00000001" name="TRGEN" values="AFEC_MR__TRGEN"/>
          <bitfield caption="Trigger Selection" mask="0x0000000E" name="TRGSEL" values="AFEC_MR__TRGSEL"/>
          <bitfield caption="Sleep Mode" mask="0x00000020" name="SLEEP" values="AFEC_MR__SLEEP"/>
          <bitfield caption="Fast Wakeup" mask="0x00000040" name="FWUP" values="AFEC_MR__FWUP"/>
          <bitfield caption="Free Run Mode" mask="0x00000080" name="FREERUN" values="AFEC_MR__FREERUN"/>
          <bitfield caption="Prescaler Rate Selection" mask="0x0000FF00" name="PRESCAL"/>
          <bitfield caption="Startup Time" mask="0x000F0000" name="STARTUP" values="AFEC_MR__STARTUP"/>
          <bitfield caption="One" mask="0x00800000" name="ONE"/>
          <bitfield caption="Tracking Time" mask="0x0F000000" name="TRACKTIM"/>
          <bitfield caption="Transfer Period" mask="0x30000000" name="TRANSFER"/>
          <bitfield caption="User Sequence Enable" mask="0x80000000" name="USEQ" values="AFEC_MR__USEQ"/>
        </register>
        <register caption="AFEC Extended Mode Register" name="AFEC_EMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Comparison Mode" mask="0x00000003" name="CMPMODE" values="AFEC_EMR__CMPMODE"/>
          <bitfield caption="Comparison Selected Channel" mask="0x000000F8" name="CMPSEL"/>
          <bitfield caption="Compare All Channels" mask="0x00000200" name="CMPALL"/>
          <bitfield caption="Compare Event Filtering" mask="0x00003000" name="CMPFILTER"/>
          <bitfield caption="Resolution" mask="0x00070000" name="RES" values="AFEC_EMR__RES"/>
          <bitfield caption="TAG of the AFEC_LDCR" mask="0x01000000" name="TAG"/>
          <bitfield caption="Single Trigger Mode" mask="0x02000000" name="STM"/>
          <bitfield caption="Sign Mode" mask="0x30000000" name="SIGNMODE" values="AFEC_EMR__SIGNMODE"/>
        </register>
        <register caption="AFEC Channel Sequence 1 Register" name="AFEC_SEQ1R" offset="0x0C" rw="RW" size="4">
          <bitfield caption="User Sequence Number 0" mask="0x0000000F" name="USCH0"/>
          <bitfield caption="User Sequence Number 1" mask="0x000000F0" name="USCH1"/>
          <bitfield caption="User Sequence Number 2" mask="0x00000F00" name="USCH2"/>
          <bitfield caption="User Sequence Number 3" mask="0x0000F000" name="USCH3"/>
          <bitfield caption="User Sequence Number 4" mask="0x000F0000" name="USCH4"/>
          <bitfield caption="User Sequence Number 5" mask="0x00F00000" name="USCH5"/>
          <bitfield caption="User Sequence Number 6" mask="0x0F000000" name="USCH6"/>
          <bitfield caption="User Sequence Number 7" mask="0xF0000000" name="USCH7"/>
        </register>
        <register caption="AFEC Channel Sequence 2 Register" name="AFEC_SEQ2R" offset="0x10" rw="RW" size="4">
          <bitfield caption="User Sequence Number 8" mask="0x0000000F" name="USCH8"/>
          <bitfield caption="User Sequence Number 9" mask="0x000000F0" name="USCH9"/>
          <bitfield caption="User Sequence Number 10" mask="0x00000F00" name="USCH10"/>
          <bitfield caption="User Sequence Number 11" mask="0x0000F000" name="USCH11"/>
        </register>
        <register caption="AFEC Channel Enable Register" name="AFEC_CHER" offset="0x14" rw="W" size="4" atomic-op="set:AFEC_CHSR">
          <bitfield caption="Channel 0 Enable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Enable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Enable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Enable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Enable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Enable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Enable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Enable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Enable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Enable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Enable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Enable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="AFEC Channel Disable Register" name="AFEC_CHDR" offset="0x18" rw="W" size="4" atomic-op="clear:AFEC_CHSR">
          <bitfield caption="Channel 0 Disable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Disable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Disable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Disable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Disable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Disable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Disable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Disable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Disable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Disable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Disable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Disable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="AFEC Channel Status Register" name="AFEC_CHSR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Channel 0 Status" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Status" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Status" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Status" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Status" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Status" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Status" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Status" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Status" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Status" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Status" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Status" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="AFEC Last Converted Data Register" name="AFEC_LCDR" offset="0x20" rw="R" size="4">
          <bitfield caption="Last Data Converted" mask="0x0000FFFF" name="LDATA"/>
          <bitfield caption="Channel Number" mask="0x0F000000" name="CHNB"/>
        </register>
        <register caption="AFEC Interrupt Enable Register" name="AFEC_IER" offset="0x24" rw="W" size="4" atomic-op="set:AFEC_IMR">
          <bitfield caption="End of Conversion Interrupt Enable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Enable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Enable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Enable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Enable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Enable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Enable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Enable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Enable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Enable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Enable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Enable 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Enable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Enable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Temperature Change Interrupt Enable" mask="0x40000000" name="TEMPCHG"/>
        </register>
        <register caption="AFEC Interrupt Disable Register" name="AFEC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:AFEC_IMR">
          <bitfield caption="End of Conversion Interrupt Disable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Disable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Disable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Disable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Disable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Disable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Disable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Disable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Disable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Disable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Disable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Disable 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Disable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Temperature Change Interrupt Disable" mask="0x40000000" name="TEMPCHG"/>
        </register>
        <register caption="AFEC Interrupt Mask Register" name="AFEC_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:AFEC_IMR">
          <bitfield caption="End of Conversion Interrupt Mask 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Mask 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Mask 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Mask 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Mask 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Mask 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Mask 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Mask 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Mask 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Mask 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Mask 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Mask 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Mask" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Temperature Change Interrupt Mask" mask="0x40000000" name="TEMPCHG"/>
        </register>
        <register caption="AFEC Interrupt Status Register" name="AFEC_ISR" offset="0x30" rw="R" size="4" atomic-op="clear:AFEC_ISR">
          <bitfield caption="End of Conversion 0 (cleared by reading AFEC_CDRx)" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion 1 (cleared by reading AFEC_CDRx)" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion 2 (cleared by reading AFEC_CDRx)" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion 3 (cleared by reading AFEC_CDRx)" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion 4 (cleared by reading AFEC_CDRx)" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion 5 (cleared by reading AFEC_CDRx)" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion 6 (cleared by reading AFEC_CDRx)" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion 7 (cleared by reading AFEC_CDRx)" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion 8 (cleared by reading AFEC_CDRx)" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion 9 (cleared by reading AFEC_CDRx)" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion 10 (cleared by reading AFEC_CDRx)" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion 11 (cleared by reading AFEC_CDRx)" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Data Ready (cleared by reading AFEC_LCDR)" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error (cleared by reading AFEC_ISR)" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Error (cleared by reading AFEC_ISR)" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Temperature Change (cleared on read)" mask="0x40000000" name="TEMPCHG"/>
        </register>
        <register caption="AFEC Overrun Status Register" name="AFEC_OVER" offset="0x4C" rw="R" size="4">
          <bitfield caption="Overrun Error 0" mask="0x00000001" name="OVRE0"/>
          <bitfield caption="Overrun Error 1" mask="0x00000002" name="OVRE1"/>
          <bitfield caption="Overrun Error 2" mask="0x00000004" name="OVRE2"/>
          <bitfield caption="Overrun Error 3" mask="0x00000008" name="OVRE3"/>
          <bitfield caption="Overrun Error 4" mask="0x00000010" name="OVRE4"/>
          <bitfield caption="Overrun Error 5" mask="0x00000020" name="OVRE5"/>
          <bitfield caption="Overrun Error 6" mask="0x00000040" name="OVRE6"/>
          <bitfield caption="Overrun Error 7" mask="0x00000080" name="OVRE7"/>
          <bitfield caption="Overrun Error 8" mask="0x00000100" name="OVRE8"/>
          <bitfield caption="Overrun Error 9" mask="0x00000200" name="OVRE9"/>
          <bitfield caption="Overrun Error 10" mask="0x00000400" name="OVRE10"/>
          <bitfield caption="Overrun Error 11" mask="0x00000800" name="OVRE11"/>
        </register>
        <register caption="AFEC Compare Window Register" name="AFEC_CWR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x0000FFFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0xFFFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="AFEC Channel Gain Register" name="AFEC_CGR" offset="0x54" rw="RW" size="4">
          <bitfield caption="Gain for Channel 0" mask="0x00000003" name="GAIN0"/>
          <bitfield caption="Gain for Channel 1" mask="0x0000000C" name="GAIN1"/>
          <bitfield caption="Gain for Channel 2" mask="0x00000030" name="GAIN2"/>
          <bitfield caption="Gain for Channel 3" mask="0x000000C0" name="GAIN3"/>
          <bitfield caption="Gain for Channel 4" mask="0x00000300" name="GAIN4"/>
          <bitfield caption="Gain for Channel 5" mask="0x00000C00" name="GAIN5"/>
          <bitfield caption="Gain for Channel 6" mask="0x00003000" name="GAIN6"/>
          <bitfield caption="Gain for Channel 7" mask="0x0000C000" name="GAIN7"/>
          <bitfield caption="Gain for Channel 8" mask="0x00030000" name="GAIN8"/>
          <bitfield caption="Gain for Channel 9" mask="0x000C0000" name="GAIN9"/>
          <bitfield caption="Gain for Channel 10" mask="0x00300000" name="GAIN10"/>
          <bitfield caption="Gain for Channel 11" mask="0x00C00000" name="GAIN11"/>
        </register>
        <register caption="AFEC Channel Differential Register" name="AFEC_DIFFR" offset="0x60" rw="RW" size="4">
          <bitfield caption="Differential inputs for channel 0" mask="0x00000001" name="DIFF0"/>
          <bitfield caption="Differential inputs for channel 1" mask="0x00000002" name="DIFF1"/>
          <bitfield caption="Differential inputs for channel 2" mask="0x00000004" name="DIFF2"/>
          <bitfield caption="Differential inputs for channel 3" mask="0x00000008" name="DIFF3"/>
          <bitfield caption="Differential inputs for channel 4" mask="0x00000010" name="DIFF4"/>
          <bitfield caption="Differential inputs for channel 5" mask="0x00000020" name="DIFF5"/>
          <bitfield caption="Differential inputs for channel 6" mask="0x00000040" name="DIFF6"/>
          <bitfield caption="Differential inputs for channel 7" mask="0x00000080" name="DIFF7"/>
          <bitfield caption="Differential inputs for channel 8" mask="0x00000100" name="DIFF8"/>
          <bitfield caption="Differential inputs for channel 9" mask="0x00000200" name="DIFF9"/>
          <bitfield caption="Differential inputs for channel 10" mask="0x00000400" name="DIFF10"/>
          <bitfield caption="Differential inputs for channel 11" mask="0x00000800" name="DIFF11"/>
        </register>
        <register caption="AFEC Channel Selection Register" name="AFEC_CSELR" offset="0x64" rw="RW" size="4">
          <bitfield caption="Channel Selection" mask="0x0000000F" name="CSEL"/>
        </register>
        <register caption="AFEC Channel Data Register" name="AFEC_CDR" offset="0x68" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x0000FFFF" name="DATA"/>
        </register>
        <register caption="AFEC Channel Offset Compensation Register" name="AFEC_COCR" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Analog Offset" mask="0x000003FF" name="AOFF"/>
        </register>
        <register caption="AFEC Temperature Sensor Mode Register" name="AFEC_TEMPMR" offset="0x70" rw="RW" size="4">
          <bitfield caption="Temperature Sensor RTC Trigger Mode" mask="0x00000001" name="RTCT"/>
          <bitfield caption="Temperature Comparison Mode" mask="0x00000030" name="TEMPCMPMOD" values="AFEC_TEMPMR__TEMPCMPMOD"/>
        </register>
        <register caption="AFEC Temperature Compare Window Register" name="AFEC_TEMPCWR" offset="0x74" rw="RW" size="4">
          <bitfield caption="Temperature Low Threshold" mask="0x0000FFFF" name="TLOWTHRES"/>
          <bitfield caption="Temperature High Threshold" mask="0xFFFF0000" name="THIGHTHRES"/>
        </register>
        <register caption="AFEC Analog Control Register" name="AFEC_ACR" offset="0x94" rw="RW" size="4">
          <bitfield caption="PGA0 Enable" mask="0x00000004" name="PGA0EN"/>
          <bitfield caption="PGA1 Enable" mask="0x00000008" name="PGA1EN"/>
          <bitfield caption="AFE Bias Current Control" mask="0x00000300" name="IBCTL"/>
        </register>
        <register caption="AFEC Sample &amp; Hold Mode Register" name="AFEC_SHMR" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Dual Sample &amp; Hold for channel 0" mask="0x00000001" name="DUAL0"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 1" mask="0x00000002" name="DUAL1"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 2" mask="0x00000004" name="DUAL2"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 3" mask="0x00000008" name="DUAL3"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 4" mask="0x00000010" name="DUAL4"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 5" mask="0x00000020" name="DUAL5"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 6" mask="0x00000040" name="DUAL6"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 7" mask="0x00000080" name="DUAL7"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 8" mask="0x00000100" name="DUAL8"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 9" mask="0x00000200" name="DUAL9"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 10" mask="0x00000400" name="DUAL10"/>
          <bitfield caption="Dual Sample &amp; Hold for channel 11" mask="0x00000800" name="DUAL11"/>
        </register>
        <register caption="AFEC Correction Select Register" name="AFEC_COSR" offset="0xD0" rw="RW" size="4">
          <bitfield caption="Sample &amp; Hold unit Correction Select" mask="0x00000001" name="CSEL"/>
        </register>
        <register caption="AFEC Correction Values Register" name="AFEC_CVR" offset="0xD4" rw="RW" size="4">
          <bitfield caption="Offset Correction" mask="0x0000FFFF" name="OFFSETCORR"/>
          <bitfield caption="Gain Correction" mask="0xFFFF0000" name="GAINCORR"/>
        </register>
        <register caption="AFEC Channel Error Correction Register" name="AFEC_CECR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Error Correction Enable for channel 0" mask="0x00000001" name="ECORR0"/>
          <bitfield caption="Error Correction Enable for channel 1" mask="0x00000002" name="ECORR1"/>
          <bitfield caption="Error Correction Enable for channel 2" mask="0x00000004" name="ECORR2"/>
          <bitfield caption="Error Correction Enable for channel 3" mask="0x00000008" name="ECORR3"/>
          <bitfield caption="Error Correction Enable for channel 4" mask="0x00000010" name="ECORR4"/>
          <bitfield caption="Error Correction Enable for channel 5" mask="0x00000020" name="ECORR5"/>
          <bitfield caption="Error Correction Enable for channel 6" mask="0x00000040" name="ECORR6"/>
          <bitfield caption="Error Correction Enable for channel 7" mask="0x00000080" name="ECORR7"/>
          <bitfield caption="Error Correction Enable for channel 8" mask="0x00000100" name="ECORR8"/>
          <bitfield caption="Error Correction Enable for channel 9" mask="0x00000200" name="ECORR9"/>
          <bitfield caption="Error Correction Enable for channel 10" mask="0x00000400" name="ECORR10"/>
          <bitfield caption="Error Correction Enable for channel 11" mask="0x00000800" name="ECORR11"/>
        </register>
        <register caption="AFEC Write Protection Mode Register" name="AFEC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect KEY" mask="0xFFFFFF00" name="WPKEY" values="AFEC_WPMR__WPKEY"/>
        </register>
        <register caption="AFEC Write Protection Status Register" name="AFEC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="AFEC_MR__TRGEN">
        <value caption="Hardware triggers are disabled. Starting a conversion is only possible by software." name="DIS" value="0"/>
        <value caption="Hardware trigger selected by TRGSEL field is enabled." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="AFEC_MR__TRGSEL">
        <value caption="AFE0_ADTRG for AFEC0 / AFE1_ADTRG for AFEC1" name="AFEC_TRIG0" value="0x0"/>
        <value caption="TIOA Output of the Timer Counter Channel 0 for AFEC0/TIOA Output of the Timer Counter Channel 3 for AFEC1" name="AFEC_TRIG1" value="0x1"/>
        <value caption="TIOA Output of the Timer Counter Channel 1 for AFEC0/TIOA Output of the Timer Counter Channel 4 for AFEC1" name="AFEC_TRIG2" value="0x2"/>
        <value caption="TIOA Output of the Timer Counter Channel 2 for AFEC0/TIOA Output of the Timer Counter Channel 5 for AFEC1" name="AFEC_TRIG3" value="0x3"/>
        <value caption="PWM0 event line 0 for AFEC0 / PWM1 event line 0 for AFEC1" name="AFEC_TRIG4" value="0x4"/>
        <value caption="PWM0 event line 1 for AFEC0 / PWM1 event line 1 for AFEC1" name="AFEC_TRIG5" value="0x5"/>
        <value caption="Analog Comparator" name="AFEC_TRIG6" value="0x6"/>
      </value-group>
      <value-group caption="" name="AFEC_MR__SLEEP">
        <value caption="Normal mode: The AFE and reference voltage circuitry are kept ON between conversions." name="NORMAL" value="0"/>
        <value caption="Sleep mode: The AFE and reference voltage circuitry are OFF between conversions." name="SLEEP" value="1"/>
      </value-group>
      <value-group caption="" name="AFEC_MR__FWUP">
        <value caption="Normal Sleep mode: The sleep mode is defined by the SLEEP bit." name="OFF" value="0"/>
        <value caption="Fast akeup Sleep mode: The voltage reference is ON between conversions and AFE is OFF." name="ON" value="1"/>
      </value-group>
      <value-group caption="" name="AFEC_MR__FREERUN">
        <value caption="Normal mode" name="OFF" value="0"/>
        <value caption="Free Run mode: Never wait for any trigger." name="ON" value="1"/>
      </value-group>
      <value-group caption="" name="AFEC_MR__STARTUP">
        <value caption="0 periods of AFE clock" name="SUT0" value="0x0"/>
        <value caption="8 periods of AFE clock" name="SUT8" value="0x1"/>
        <value caption="16 periods of AFE clock" name="SUT16" value="0x2"/>
        <value caption="24 periods of AFE clock" name="SUT24" value="0x3"/>
        <value caption="64 periods of AFE clock" name="SUT64" value="0x4"/>
        <value caption="80 periods of AFE clock" name="SUT80" value="0x5"/>
        <value caption="96 periods of AFE clock" name="SUT96" value="0x6"/>
        <value caption="112 periods of AFE clock" name="SUT112" value="0x7"/>
        <value caption="512 periods of AFE clock" name="SUT512" value="0x8"/>
        <value caption="576 periods of AFE clock" name="SUT576" value="0x9"/>
        <value caption="640 periods of AFE clock" name="SUT640" value="0xA"/>
        <value caption="704 periods of AFE clock" name="SUT704" value="0xB"/>
        <value caption="768 periods of AFE clock" name="SUT768" value="0xC"/>
        <value caption="832 periods of AFE clock" name="SUT832" value="0xD"/>
        <value caption="896 periods of AFE clock" name="SUT896" value="0xE"/>
        <value caption="960 periods of AFE clock" name="SUT960" value="0xF"/>
      </value-group>
      <value-group caption="" name="AFEC_MR__USEQ">
        <value caption="Normal mode: The controller converts channels in a simple numeric order." name="NUM_ORDER" value="0"/>
        <value caption="User Sequence mode: The sequence respects what is defined in AFEC_SEQ1R and AFEC_SEQ1R." name="REG_ORDER" value="1"/>
      </value-group>
      <value-group caption="" name="AFEC_EMR__CMPMODE">
        <value caption="Generates an event when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates an event when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates an event when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates an event when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="" name="AFEC_EMR__RES">
        <value caption="12-bit resolution, AFE sample rate is maximum (no averaging)." name="NO_AVERAGE" value="0x0"/>
        <value caption="13-bit resolution, AFE sample rate divided by 4 (averaging)." name="OSR4" value="0x2"/>
        <value caption="14-bit resolution, AFE sample rate divided by 16 (averaging)." name="OSR16" value="0x3"/>
        <value caption="15-bit resolution, AFE sample rate divided by 64 (averaging)." name="OSR64" value="0x4"/>
        <value caption="16-bit resolution, AFE sample rate divided by 256 (averaging)." name="OSR256" value="0x5"/>
      </value-group>
      <value-group caption="" name="AFEC_EMR__SIGNMODE">
        <value caption="Single-Ended channels: Unsigned conversions.Differential channels: Signed conversions." name="SE_UNSG_DF_SIGN" value="0x0"/>
        <value caption="Single-Ended channels: Signed conversions.Differential channels: Unsigned conversions." name="SE_SIGN_DF_UNSG" value="0x1"/>
        <value caption="All channels: Unsigned conversions." name="ALL_UNSIGNED" value="0x2"/>
        <value caption="All channels: Signed conversions." name="ALL_SIGNED" value="0x3"/>
      </value-group>
      <value-group caption="" name="AFEC_TEMPMR__TEMPCMPMOD">
        <value caption="Generates an event when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates an event when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates an event when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates an event when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="" name="AFEC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x414443"/>
      </value-group>
    </module>
    <module name="CHIPID" caption="Chip Identifier" id="6417" version="ZK">
      <register-group name="CHIPID">
        <register caption="Chip ID Register" name="CHIPID_CIDR" offset="0x0" rw="R" size="4">
          <bitfield caption="Version of the Device" mask="0x0000001F" name="VERSION"/>
          <bitfield caption="Embedded Processor" mask="0x000000E0" name="EPROC" values="CHIPID_CIDR__EPROC"/>
          <bitfield caption="Nonvolatile Program Memory Size" mask="0x00000F00" name="NVPSIZ" values="CHIPID_CIDR__NVPSIZ"/>
          <bitfield caption="Second Nonvolatile Program Memory Size" mask="0x0000F000" name="NVPSIZ2" values="CHIPID_CIDR__NVPSIZ2"/>
          <bitfield caption="Internal SRAM Size" mask="0x000F0000" name="SRAMSIZ" values="CHIPID_CIDR__SRAMSIZ"/>
          <bitfield caption="Architecture Identifier" mask="0x0FF00000" name="ARCH" values="CHIPID_CIDR__ARCH"/>
          <bitfield caption="Nonvolatile Program Memory Type" mask="0x70000000" name="NVPTYP" values="CHIPID_CIDR__NVPTYP"/>
          <bitfield caption="Extension Flag" mask="0x80000000" name="EXT"/>
        </register>
        <register caption="Chip ID Extension Register" name="CHIPID_EXID" offset="0x4" rw="R" size="4">
          <bitfield caption="Chip ID Extension" mask="0xFFFFFFFF" name="EXID"/>
        </register>
      </register-group>
      <value-group caption="" name="CHIPID_CIDR__EPROC">
        <value caption="Cortex-M7" name="SAMx7" value="0x0"/>
        <value caption="ARM946ES" name="ARM946ES" value="0x1"/>
        <value caption="ARM7TDMI" name="ARM7TDMI" value="0x2"/>
        <value caption="Cortex-M3" name="CM3" value="0x3"/>
        <value caption="ARM920T" name="ARM920T" value="0x4"/>
        <value caption="ARM926EJS" name="ARM926EJS" value="0x5"/>
        <value caption="Cortex-A5" name="CA5" value="0x6"/>
        <value caption="Cortex-M4" name="CM4" value="0x7"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__NVPSIZ">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="160 Kbytes" name="_160K" value="0x8"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__NVPSIZ2">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__SRAMSIZ">
        <value caption="48 Kbytes" name="_48K" value="0x0"/>
        <value caption="192 Kbytes" name="_192K" value="0x1"/>
        <value caption="384 Kbytes" name="_384K" value="0x2"/>
        <value caption="6 Kbytes" name="_6K" value="0x3"/>
        <value caption="24 Kbytes" name="_24K" value="0x4"/>
        <value caption="4 Kbytes" name="_4K" value="0x5"/>
        <value caption="80 Kbytes" name="_80K" value="0x6"/>
        <value caption="160 Kbytes" name="_160K" value="0x7"/>
        <value caption="8 Kbytes" name="_8K" value="0x8"/>
        <value caption="16 Kbytes" name="_16K" value="0x9"/>
        <value caption="32 Kbytes" name="_32K" value="0xA"/>
        <value caption="64 Kbytes" name="_64K" value="0xB"/>
        <value caption="128 Kbytes" name="_128K" value="0xC"/>
        <value caption="256 Kbytes" name="_256K" value="0xD"/>
        <value caption="96 Kbytes" name="_96K" value="0xE"/>
        <value caption="512 Kbytes" name="_512K" value="0xF"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__ARCH">
        <value caption="PIC32CZ/CA70" name="PIC32CZCA70" value="0x12"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__NVPTYP">
        <value caption="ROM" name="ROM" value="0x0"/>
        <value caption="ROMless or on-chip Flash" name="ROMLESS" value="0x1"/>
        <value caption="Embedded Flash Memory" name="FLASH" value="0x2"/>
        <value caption="ROM and Embedded Flash Memory- NVPSIZ is ROM size- NVPSIZ2 is Flash size" name="ROM_FLASH" value="0x3"/>
        <value caption="SRAM emulating ROM" name="SRAM" value="0x4"/>
      </value-group>
    </module>
    <module name="DACC" caption="Digital-to-Analog Converter Controller" id="11246" version="E">
      <register-group name="DACC">
        <register caption="Control Register" name="DACC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="DACC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Max Speed Mode for Channel 0" mask="0x00000001" name="MAXS0" values="DACC_MR__MAXS0"/>
          <bitfield caption="Max Speed Mode for Channel 1" mask="0x00000002" name="MAXS1" values="DACC_MR__MAXS1"/>
          <bitfield caption="Word Transfer Mode" mask="0x00000010" name="WORD" values="DACC_MR__WORD"/>
          <bitfield caption="Must always be written to 0." mask="0x00000020" name="ZERO"/>
          <bitfield caption="Differential Mode" mask="0x00800000" name="DIFF" values="DACC_MR__DIFF"/>
          <bitfield caption="Peripheral Clock to DAC Clock Ratio" mask="0x0F000000" name="PRESCALER"/>
        </register>
        <register caption="Trigger Register" name="DACC_TRIGR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Trigger Enable of Channel 0" mask="0x00000001" name="TRGEN0" values="DACC_TRIGR__TRGEN0"/>
          <bitfield caption="Trigger Enable of Channel 1" mask="0x00000002" name="TRGEN1" values="DACC_TRIGR__TRGEN1"/>
          <bitfield caption="Trigger Selection of Channel 0" mask="0x00000070" name="TRGSEL0" values="DACC_TRIGR__TRGSEL0"/>
          <bitfield caption="Trigger Selection of Channel 1" mask="0x00000700" name="TRGSEL1" values="DACC_TRIGR__TRGSEL1"/>
          <bitfield caption="Over Sampling Ratio of Channel 0" mask="0x00070000" name="OSR0" values="DACC_TRIGR__OSR0"/>
          <bitfield caption="Over Sampling Ratio of Channel 1" mask="0x00700000" name="OSR1" values="DACC_TRIGR__OSR1"/>
        </register>
        <register caption="Channel Enable Register" name="DACC_CHER" offset="0x10" rw="W" size="4" atomic-op="set:DACC_CHSR">
          <bitfield caption="Channel 0 Enable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Enable" mask="0x00000002" name="CH1"/>
        </register>
        <register caption="Channel Disable Register" name="DACC_CHDR" offset="0x14" rw="W" size="4" atomic-op="clear:DACC_CHSR">
          <bitfield caption="Channel 0 Disable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Disable" mask="0x00000002" name="CH1"/>
        </register>
        <register caption="Channel Status Register" name="DACC_CHSR" offset="0x18" rw="R" size="4">
          <bitfield caption="Channel 0 Status" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Status" mask="0x00000002" name="CH1"/>
          <bitfield caption="DAC Ready Flag" mask="0x00000100" name="DACRDY0"/>
          <bitfield caption="DAC Ready Flag" mask="0x00000200" name="DACRDY1"/>
        </register>
        <register caption="Conversion Data Register 0" name="DACC_CDR" offset="0x1C" rw="W" size="4" count="2">
          <bitfield caption="Data to Convert for channel 0" mask="0x0000FFFF" name="DATA0"/>
          <bitfield caption="Data to Convert for channel 1" mask="0xFFFF0000" name="DATA1"/>
        </register>
        <register caption="Interrupt Enable Register" name="DACC_IER" offset="0x24" rw="W" size="4" atomic-op="set:DACC_IMR">
          <bitfield caption="Transmit Ready Interrupt Enable of channel 0" mask="0x00000001" name="TXRDY0"/>
          <bitfield caption="Transmit Ready Interrupt Enable of channel 1" mask="0x00000002" name="TXRDY1"/>
          <bitfield caption="End of Conversion Interrupt Enable of channel 0" mask="0x00000010" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Enable of channel 1" mask="0x00000020" name="EOC1"/>
        </register>
        <register caption="Interrupt Disable Register" name="DACC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:DACC_IMR">
          <bitfield caption="Transmit Ready Interrupt Disable of channel 0" mask="0x00000001" name="TXRDY0"/>
          <bitfield caption="Transmit Ready Interrupt Disable of channel 1" mask="0x00000002" name="TXRDY1"/>
          <bitfield caption="End of Conversion Interrupt Disable of channel 0" mask="0x00000010" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Disable of channel 1" mask="0x00000020" name="EOC1"/>
        </register>
        <register caption="Interrupt Mask Register" name="DACC_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:DACC_IMR">
          <bitfield caption="Transmit Ready Interrupt Mask of channel 0" mask="0x00000001" name="TXRDY0"/>
          <bitfield caption="Transmit Ready Interrupt Mask of channel 1" mask="0x00000002" name="TXRDY1"/>
          <bitfield caption="End of Conversion Interrupt Mask of channel 0" mask="0x00000010" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Mask of channel 1" mask="0x00000020" name="EOC1"/>
        </register>
        <register caption="Interrupt Status Register" name="DACC_ISR" offset="0x30" rw="R" size="4" atomic-op="clear:DACC_ISR">
          <bitfield caption="Transmit Ready Interrupt Flag of channel 0" mask="0x00000001" name="TXRDY0"/>
          <bitfield caption="Transmit Ready Interrupt Flag of channel 1" mask="0x00000002" name="TXRDY1"/>
          <bitfield caption="End of Conversion Interrupt Flag of channel 0" mask="0x00000010" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Flag of channel 1" mask="0x00000020" name="EOC1"/>
        </register>
        <register caption="Analog Current Register" name="DACC_ACR" offset="0x94" rw="RW" size="4">
          <bitfield caption="Analog Output Current Control" mask="0x00000003" name="IBCTLCH0"/>
          <bitfield caption="Analog Output Current Control" mask="0x0000000C" name="IBCTLCH1"/>
        </register>
        <register caption="Write Protection Mode Register" name="DACC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect Key" mask="0xFFFFFF00" name="WPKEY" values="DACC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="DACC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="DACC_MR__MAXS0">
        <value caption="Trigger mode or Free-running mode enabled. (See TRGENx.DACC_TRIGR.)" name="TRIG_EVENT" value="0"/>
        <value caption="Max speed mode enabled." name="MAXIMUM" value="1"/>
      </value-group>
      <value-group caption="" name="DACC_MR__MAXS1">
        <value caption="Trigger mode or Free-running mode enabled. (See TRGENx.DACC_TRIGR.)" name="TRIG_EVENT" value="0"/>
        <value caption="Max speed mode enabled." name="MAXIMUM" value="1"/>
      </value-group>
      <value-group caption="" name="DACC_MR__WORD">
        <value caption="One data to convert is written to the FIFO per access to DACC." name="DISABLED" value="0"/>
        <value caption="Two data to convert are written to the FIFO per access to DACC (reduces the number of requests to DMA and the number of system bus accesses)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="DACC_MR__DIFF">
        <value caption="DAC0 and DAC1 are single-ended outputs." name="DISABLED" value="0"/>
        <value caption="DACP and DACN are differential outputs. The differential level is configured by the channel 0 value." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="DACC_TRIGR__TRGEN0">
        <value caption="Trigger mode disabled. DACC is in Free-running mode or Max speed mode." name="DIS" value="0"/>
        <value caption="Trigger mode enabled." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="DACC_TRIGR__TRGEN1">
        <value caption="Trigger mode disabled. DACC is in Free-running mode or Max speed mode." name="DIS" value="0"/>
        <value caption="Trigger mode enabled." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="DACC_TRIGR__TRGSEL0">
        <value caption="DATRG" name="TRGSEL0" value="0x0"/>
        <value caption="TC0 output" name="TRGSEL1" value="0x1"/>
        <value caption="TC1 output" name="TRGSEL2" value="0x2"/>
        <value caption="TC2 output" name="TRGSEL3" value="0x3"/>
        <value caption="PWM0 event 0" name="TRGSEL4" value="0x4"/>
        <value caption="PWM0 event 1" name="TRGSEL5" value="0x5"/>
        <value caption="PWM1 event 0" name="TRGSEL6" value="0x6"/>
        <value caption="PWM1 event 1" name="TRGSEL7" value="0x7"/>
      </value-group>
      <value-group caption="" name="DACC_TRIGR__TRGSEL1">
        <value caption="DATRG" name="TRGSEL0" value="0x0"/>
        <value caption="TC0 output" name="TRGSEL1" value="0x1"/>
        <value caption="TC1 output" name="TRGSEL2" value="0x2"/>
        <value caption="TC2 output" name="TRGSEL3" value="0x3"/>
        <value caption="PWM0 event 0" name="TRGSEL4" value="0x4"/>
        <value caption="PWM0 event 1" name="TRGSEL5" value="0x5"/>
        <value caption="PWM1 event 0" name="TRGSEL6" value="0x6"/>
        <value caption="PWM1 event 1" name="TRGSEL7" value="0x7"/>
      </value-group>
      <value-group caption="" name="DACC_TRIGR__OSR0">
        <value caption="OSR = 1" name="OSR_1" value="0x0"/>
        <value caption="OSR = 2" name="OSR_2" value="0x1"/>
        <value caption="OSR = 4" name="OSR_4" value="0x2"/>
        <value caption="OSR = 8" name="OSR_8" value="0x3"/>
        <value caption="OSR = 16" name="OSR_16" value="0x4"/>
        <value caption="OSR = 32" name="OSR_32" value="0x5"/>
      </value-group>
      <value-group caption="" name="DACC_TRIGR__OSR1">
        <value caption="OSR = 1" name="OSR_1" value="0x0"/>
        <value caption="OSR = 2" name="OSR_2" value="0x1"/>
        <value caption="OSR = 4" name="OSR_4" value="0x2"/>
        <value caption="OSR = 8" name="OSR_8" value="0x3"/>
        <value caption="OSR = 16" name="OSR_16" value="0x4"/>
        <value caption="OSR = 32" name="OSR_32" value="0x5"/>
      </value-group>
      <value-group caption="" name="DACC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0." name="PASSWD" value="0x444143"/>
      </value-group>
    </module>
    <module name="EFC" caption="Embedded Flash Controller" id="6450" version="Y">
      <register-group name="EFC">
        <register caption="EEFC Flash Mode Register" name="EEFC_FMR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Flash Ready Interrupt Enable" mask="0x00000001" name="FRDY"/>
          <bitfield caption="Flash Wait State" mask="0x00000F00" name="FWS"/>
          <bitfield caption="Sequential Code Optimization Disable" mask="0x00010000" name="SCOD"/>
          <bitfield caption="Code Loop Optimization Enable" mask="0x04000000" name="CLOE"/>
        </register>
        <register caption="EEFC Flash Command Register" name="EEFC_FCR" offset="0x04" rw="W" size="4">
          <bitfield caption="Flash Command" mask="0x000000FF" name="FCMD" values="EEFC_FCR__FCMD"/>
          <bitfield caption="Flash Command Argument" mask="0x00FFFF00" name="FARG"/>
          <bitfield caption="Flash Writing Protection Key" mask="0xFF000000" name="FKEY" values="EEFC_FCR__FKEY"/>
        </register>
        <register caption="EEFC Flash Status Register" name="EEFC_FSR" offset="0x08" rw="R" size="4">
          <bitfield caption="Flash Ready Status (cleared when Flash is busy)" mask="0x00000001" name="FRDY"/>
          <bitfield caption="Flash Command Error Status (cleared on read or by writing EEFC_FCR)" mask="0x00000002" name="FCMDE"/>
          <bitfield caption="Flash Lock Error Status (cleared on read)" mask="0x00000004" name="FLOCKE"/>
          <bitfield caption="Flash Error Status (cleared when a programming operation starts)" mask="0x00000008" name="FLERR"/>
          <bitfield caption="Unique ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read)" mask="0x00010000" name="UECCELSB"/>
          <bitfield caption="Multiple ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read)" mask="0x00020000" name="MECCELSB"/>
          <bitfield caption="Unique ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read)" mask="0x00040000" name="UECCEMSB"/>
          <bitfield caption="Multiple ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read)" mask="0x00080000" name="MECCEMSB"/>
        </register>
        <register caption="EEFC Flash Result Register" name="EEFC_FRR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Flash Result Value" mask="0xFFFFFFFF" name="FVALUE"/>
        </register>
        <register caption="Write Protection Mode Register" name="EEFC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="EEFC_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="" name="EEFC_FCR__FCMD">
        <value caption="Get Flash descriptor" name="GETD" value="0x00"/>
        <value caption="Write page" name="WP" value="0x01"/>
        <value caption="Write page and lock" name="WPL" value="0x02"/>
        <value caption="Erase page and write page" name="EWP" value="0x03"/>
        <value caption="Erase page and write page then lock" name="EWPL" value="0x04"/>
        <value caption="Erase all" name="EA" value="0x05"/>
        <value caption="Erase pages" name="EPA" value="0x07"/>
        <value caption="Set lock bit" name="SLB" value="0x08"/>
        <value caption="Clear lock bit" name="CLB" value="0x09"/>
        <value caption="Get lock bit" name="GLB" value="0x0A"/>
        <value caption="Set GPNVM bit" name="SGPB" value="0x0B"/>
        <value caption="Clear GPNVM bit" name="CGPB" value="0x0C"/>
        <value caption="Get GPNVM bit" name="GGPB" value="0x0D"/>
        <value caption="Start read unique identifier" name="STUI" value="0x0E"/>
        <value caption="Stop read unique identifier" name="SPUI" value="0x0F"/>
        <value caption="Get CALIB bit" name="GCALB" value="0x10"/>
        <value caption="Erase sector" name="ES" value="0x11"/>
        <value caption="Write user signature" name="WUS" value="0x12"/>
        <value caption="Erase user signature" name="EUS" value="0x13"/>
        <value caption="Start read user signature" name="STUS" value="0x14"/>
        <value caption="Stop read user signature" name="SPUS" value="0x15"/>
      </value-group>
      <value-group caption="" name="EEFC_FCR__FKEY">
        <value caption="The 0x5A value enables the command defined by the bits of the register. If the field is written with a different value, the write is not performed and no action is started." name="PASSWD" value="0x5A"/>
      </value-group>
      <value-group caption="" name="EEFC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x454643"/>
      </value-group>
    </module>
    <module name="GMAC" caption="Gigabit Ethernet MAC" id="11046" version="S">
      <register-group name="GMAC_SA" size="8">
        <register caption="Specific Address 1 Bottom Register" name="GMAC_SAB" offset="0x00" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Top Register" name="GMAC_SAT" offset="0x04" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0x0000FFFF" name="ADDR"/>
        </register>
      </register-group>
      <register-group name="GMAC">
        <register caption="Network Control Register" name="GMAC_NCR" offset="0x000" rw="RW" size="4">
          <bitfield caption="Loop Back Local" mask="0x00000002" name="LBL"/>
          <bitfield caption="Receive Enable" mask="0x00000004" name="RXEN"/>
          <bitfield caption="Transmit Enable" mask="0x00000008" name="TXEN"/>
          <bitfield caption="Management Port Enable" mask="0x00000010" name="MPE"/>
          <bitfield caption="Clear Statistics Registers" mask="0x00000020" name="CLRSTAT"/>
          <bitfield caption="Increment Statistics Registers" mask="0x00000040" name="INCSTAT"/>
          <bitfield caption="Write Enable for Statistics Registers" mask="0x00000080" name="WESTAT"/>
          <bitfield caption="Back pressure" mask="0x00000100" name="BP"/>
          <bitfield caption="Start Transmission" mask="0x00000200" name="TSTART"/>
          <bitfield caption="Transmit Halt" mask="0x00000400" name="THALT"/>
          <bitfield caption="Transmit Pause Frame" mask="0x00000800" name="TXPF"/>
          <bitfield caption="Transmit Zero Quantum Pause Frame" mask="0x00001000" name="TXZQPF"/>
          <bitfield caption="Store Receive Time Stamp to Memory" mask="0x00008000" name="SRTSM"/>
          <bitfield caption="Enable PFC Priority-based Pause Reception" mask="0x00010000" name="ENPBPR"/>
          <bitfield caption="Transmit PFC Priority-based Pause Frame" mask="0x00020000" name="TXPBPF"/>
          <bitfield caption="Flush Next Packet" mask="0x00040000" name="FNP"/>
          <bitfield caption="Enable LPI Transmission" mask="0x00080000" name="TXLPIEN"/>
        </register>
        <register caption="Network Configuration Register" name="GMAC_NCFGR" offset="0x004" rw="RW" size="4">
          <bitfield caption="Speed" mask="0x00000001" name="SPD"/>
          <bitfield caption="Full Duplex" mask="0x00000002" name="FD"/>
          <bitfield caption="Discard Non-VLAN FRAMES" mask="0x00000004" name="DNVLAN"/>
          <bitfield caption="Jumbo Frame Size" mask="0x00000008" name="JFRAME"/>
          <bitfield caption="Copy All Frames" mask="0x00000010" name="CAF"/>
          <bitfield caption="No Broadcast" mask="0x00000020" name="NBC"/>
          <bitfield caption="Multicast Hash Enable" mask="0x00000040" name="MTIHEN"/>
          <bitfield caption="Unicast Hash Enable" mask="0x00000080" name="UNIHEN"/>
          <bitfield caption="1536 Maximum Frame Size" mask="0x00000100" name="MAXFS"/>
          <bitfield caption="Retry Test" mask="0x00001000" name="RTY"/>
          <bitfield caption="Pause Enable" mask="0x00002000" name="PEN"/>
          <bitfield caption="Receive Buffer Offset" mask="0x0000C000" name="RXBUFO"/>
          <bitfield caption="Length Field Error Frame Discard" mask="0x00010000" name="LFERD"/>
          <bitfield caption="Remove FCS" mask="0x00020000" name="RFCS"/>
          <bitfield caption="MDC CLock Division" mask="0x001C0000" name="CLK" values="GMAC_NCFGR__CLK"/>
          <bitfield caption="Data Bus Width" mask="0x00600000" name="DBW"/>
          <bitfield caption="Disable Copy of Pause Frames" mask="0x00800000" name="DCPF"/>
          <bitfield caption="Receive Checksum Offload Enable" mask="0x01000000" name="RXCOEN"/>
          <bitfield caption="Enable Frames Received in Half Duplex" mask="0x02000000" name="EFRHD"/>
          <bitfield caption="Ignore RX FCS" mask="0x04000000" name="IRXFCS"/>
          <bitfield caption="IP Stretch Enable" mask="0x10000000" name="IPGSEN"/>
          <bitfield caption="Receive Bad Preamble" mask="0x20000000" name="RXBP"/>
          <bitfield caption="Ignore IPG GRXER" mask="0x40000000" name="IRXER"/>
        </register>
        <register caption="Network Status Register" name="GMAC_NSR" offset="0x008" rw="R" size="4">
          <bitfield caption="MDIO Input Status" mask="0x00000002" name="MDIO"/>
          <bitfield caption="PHY Management Logic Idle" mask="0x00000004" name="IDLE"/>
          <bitfield caption="LPI Indication" mask="0x00000080" name="RXLPIS"/>
        </register>
        <register caption="User Register" name="GMAC_UR" offset="0x00C" rw="RW" size="4">
          <bitfield caption="Reduced MII Mode" mask="0x00000001" name="RMII"/>
        </register>
        <register caption="DMA Configuration Register" name="GMAC_DCFGR" offset="0x010" rw="RW" size="4">
          <bitfield caption="Fixed Burst Length for DMA Data Operations:" mask="0x0000001F" name="FBLDO" values="GMAC_DCFGR__FBLDO"/>
          <bitfield caption="Endian Swap Mode Enable for Management Descriptor Accesses" mask="0x00000040" name="ESMA"/>
          <bitfield caption="Endian Swap Mode Enable for Packet Data Accesses" mask="0x00000080" name="ESPA"/>
          <bitfield caption="Receiver Packet Buffer Memory Size Select" mask="0x00000300" name="RXBMS" values="GMAC_DCFGR__RXBMS"/>
          <bitfield caption="Transmitter Packet Buffer Memory Size Select" mask="0x00000400" name="TXPBMS"/>
          <bitfield caption="Transmitter Checksum Generation Offload Enable" mask="0x00000800" name="TXCOEN"/>
          <bitfield caption="DMA Receive Buffer Size" mask="0x00FF0000" name="DRBS"/>
          <bitfield caption="DMA Discard Receive Packets" mask="0x01000000" name="DDRP"/>
        </register>
        <register caption="Transmit Status Register" name="GMAC_TSR" offset="0x014" rw="RW" size="4">
          <bitfield caption="Used Bit Read" mask="0x00000001" name="UBR"/>
          <bitfield caption="Collision Occurred" mask="0x00000002" name="COL"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000004" name="RLE"/>
          <bitfield caption="Transmit Go" mask="0x00000008" name="TXGO"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000010" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000020" name="TXCOMP"/>
          <bitfield caption="HRESP Not OK" mask="0x00000100" name="HRESP"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Register" name="GMAC_RBQB" offset="0x018" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Register" name="GMAC_TBQB" offset="0x01C" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Receive Status Register" name="GMAC_RSR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Buffer Not Available" mask="0x00000001" name="BNA"/>
          <bitfield caption="Frame Received" mask="0x00000002" name="REC"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="RXOVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000008" name="HNO"/>
        </register>
        <register caption="Interrupt Status Register" name="GMAC_ISR" offset="0x024" rw="R" size="4" atomic-op="clear:GMAC_ISR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Receive LPI indication Status Bit Change" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="Interrupt Enable Register" name="GMAC_IER" offset="0x028" rw="W" size="4" atomic-op="set:GMAC_IMR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Enable RX LPI Indication" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="Interrupt Disable Register" name="GMAC_IDR" offset="0x02C" rw="W" size="4" atomic-op="clear:GMAC_IMR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Enable RX LPI Indication" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="Interrupt Mask Register" name="GMAC_IMR" offset="0x030" rw="RW" size="4" atomic-op="read:GMAC_IMR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Enable RX LPI Indication" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="PHY Maintenance Register" name="GMAC_MAN" offset="0x034" rw="RW" size="4">
          <bitfield caption="PHY Data" mask="0x0000FFFF" name="DATA"/>
          <bitfield caption="Write Ten" mask="0x00030000" name="WTN"/>
          <bitfield caption="Register Address" mask="0x007C0000" name="REGA"/>
          <bitfield caption="PHY Address" mask="0x0F800000" name="PHYA"/>
          <bitfield caption="Operation" mask="0x30000000" name="OP"/>
          <bitfield caption="Clause 22 Operation" mask="0x40000000" name="CLTTO"/>
          <bitfield caption="Write ZERO" mask="0x80000000" name="WZO"/>
        </register>
        <register caption="Received Pause Quantum Register" name="GMAC_RPQ" offset="0x038" rw="R" size="4">
          <bitfield caption="Received Pause Quantum" mask="0x0000FFFF" name="RPQ"/>
        </register>
        <register caption="Transmit Pause Quantum Register" name="GMAC_TPQ" offset="0x03C" rw="RW" size="4">
          <bitfield caption="Transmit Pause Quantum" mask="0x0000FFFF" name="TPQ"/>
        </register>
        <register caption="TX Partial Store and Forward Register" name="GMAC_TPSF" offset="0x040" rw="RW" size="4">
          <bitfield caption="Transmit Partial Store and Forward Address" mask="0x00000FFF" name="TPB1ADR"/>
          <bitfield caption="Enable TX Partial Store and Forward Operation" mask="0x80000000" name="ENTXP"/>
        </register>
        <register caption="RX Partial Store and Forward Register" name="GMAC_RPSF" offset="0x044" rw="RW" size="4">
          <bitfield caption="Receive Partial Store and Forward Address" mask="0x00000FFF" name="RPB1ADR"/>
          <bitfield caption="Enable RX Partial Store and Forward Operation" mask="0x80000000" name="ENRXP"/>
        </register>
        <register caption="RX Jumbo Frame Max Length Register" name="GMAC_RJFML" offset="0x048" rw="RW" size="4">
          <bitfield caption="Frame Max Length" mask="0x00003FFF" name="FML"/>
        </register>
        <register caption="Hash Register Bottom" name="GMAC_HRB" offset="0x080" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Hash Register Top" name="GMAC_HRT" offset="0x084" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register-group caption="Specific Address 1 Bottom Register" offset="0x088" name="GMAC_SA" size="8" count="4" start-index="1" name-in-module="GMAC_SA"/>
        <register caption="Type ID Match 1 Register" name="GMAC_TIDM1" offset="0x0A8" rw="RW" size="4">
          <bitfield caption="Type ID Match 1" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID1"/>
        </register>
        <register caption="Type ID Match 2 Register" name="GMAC_TIDM2" offset="0x0AC" rw="RW" size="4">
          <bitfield caption="Type ID Match 2" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID2"/>
        </register>
        <register caption="Type ID Match 3 Register" name="GMAC_TIDM3" offset="0x0B0" rw="RW" size="4">
          <bitfield caption="Type ID Match 3" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID3"/>
        </register>
        <register caption="Type ID Match 4 Register" name="GMAC_TIDM4" offset="0x0B4" rw="RW" size="4">
          <bitfield caption="Type ID Match 4" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID4"/>
        </register>
        <register caption="Wake on LAN Register" name="GMAC_WOL" offset="0x0B8" rw="RW" size="4">
          <bitfield caption="ARP Request IP Address" mask="0x0000FFFF" name="IP"/>
          <bitfield caption="Magic Packet Event Enable" mask="0x00010000" name="MAG"/>
          <bitfield caption="ARP Request IP Address" mask="0x00020000" name="ARP"/>
          <bitfield caption="Specific Address Register 1 Event Enable" mask="0x00040000" name="SA1"/>
          <bitfield caption="Multicast Hash Event Enable" mask="0x00080000" name="MTI"/>
        </register>
        <register caption="IPG Stretch Register" name="GMAC_IPGS" offset="0x0BC" rw="RW" size="4">
          <bitfield caption="Frame Length" mask="0x0000FFFF" name="FL"/>
        </register>
        <register caption="Stacked VLAN Register" name="GMAC_SVLAN" offset="0x0C0" rw="RW" size="4">
          <bitfield caption="User Defined VLAN_TYPE Field" mask="0x0000FFFF" name="VLAN_TYPE"/>
          <bitfield caption="Enable Stacked VLAN Processing Mode" mask="0x80000000" name="ESVLAN"/>
        </register>
        <register caption="Transmit PFC Pause Register" name="GMAC_TPFCP" offset="0x0C4" rw="RW" size="4">
          <bitfield caption="Priority Enable Vector" mask="0x000000FF" name="PEV"/>
          <bitfield caption="Pause Quantum" mask="0x0000FF00" name="PQ"/>
        </register>
        <register caption="Specific Address 1 Mask Bottom Register" name="GMAC_SAMB1" offset="0x0C8" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Mask Top Register" name="GMAC_SAMT1" offset="0x0CC" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="1588 Timer Nanosecond Comparison Register" name="GMAC_NSC" offset="0x0DC" rw="RW" size="4">
          <bitfield caption="1588 Timer Nanosecond Comparison Value" mask="0x003FFFFF" name="NANOSEC"/>
        </register>
        <register caption="1588 Timer Second Comparison Low Register" name="GMAC_SCL" offset="0x0E0" rw="RW" size="4">
          <bitfield caption="1588 Timer Second Comparison Value" mask="0xFFFFFFFF" name="SEC"/>
        </register>
        <register caption="1588 Timer Second Comparison High Register" name="GMAC_SCH" offset="0x0E4" rw="RW" size="4">
          <bitfield caption="1588 Timer Second Comparison Value" mask="0x0000FFFF" name="SEC"/>
        </register>
        <register caption="PTP Event Frame Transmitted Seconds High Register" name="GMAC_EFTSH" offset="0x0E8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Seconds High Register" name="GMAC_EFRSH" offset="0x0EC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Seconds High Register" name="GMAC_PEFTSH" offset="0x0F0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Seconds High Register" name="GMAC_PEFRSH" offset="0x0F4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="Module ID Register" name="GMAC_MID" offset="0x0FC" rw="R" size="4">
          <bitfield caption="Module Revision" mask="0x0000FFFF" name="MREV"/>
          <bitfield caption="Module Identification Number" mask="0xFFFF0000" name="MID"/>
        </register>
        <register caption="Octets Transmitted Low Register" name="GMAC_OTLO" offset="0x100" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0xFFFFFFFF" name="TXO"/>
        </register>
        <register caption="Octets Transmitted High Register" name="GMAC_OTHI" offset="0x104" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0x0000FFFF" name="TXO"/>
        </register>
        <register caption="Frames Transmitted Register" name="GMAC_FT" offset="0x108" rw="R" size="4">
          <bitfield caption="Frames Transmitted without Error" mask="0xFFFFFFFF" name="FTX"/>
        </register>
        <register caption="Broadcast Frames Transmitted Register" name="GMAC_BCFT" offset="0x10C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Transmitted without Error" mask="0xFFFFFFFF" name="BFTX"/>
        </register>
        <register caption="Multicast Frames Transmitted Register" name="GMAC_MFT" offset="0x110" rw="R" size="4">
          <bitfield caption="Multicast Frames Transmitted without Error" mask="0xFFFFFFFF" name="MFTX"/>
        </register>
        <register caption="Pause Frames Transmitted Register" name="GMAC_PFT" offset="0x114" rw="R" size="4">
          <bitfield caption="Pause Frames Transmitted Register" mask="0x0000FFFF" name="PFTX"/>
        </register>
        <register caption="64 Byte Frames Transmitted Register" name="GMAC_BFT64" offset="0x118" rw="R" size="4">
          <bitfield caption="64 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="65 to 127 Byte Frames Transmitted Register" name="GMAC_TBFT127" offset="0x11C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="128 to 255 Byte Frames Transmitted Register" name="GMAC_TBFT255" offset="0x120" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="256 to 511 Byte Frames Transmitted Register" name="GMAC_TBFT511" offset="0x124" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Transmitted Register" name="GMAC_TBFT1023" offset="0x128" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Transmitted Register" name="GMAC_TBFT1518" offset="0x12C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Greater Than 1518 Byte Frames Transmitted Register" name="GMAC_GTBFT1518" offset="0x130" rw="R" size="4">
          <bitfield caption="Greater than 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Transmit Underruns Register" name="GMAC_TUR" offset="0x134" rw="R" size="4">
          <bitfield caption="Transmit Underruns" mask="0x000003FF" name="TXUNR"/>
        </register>
        <register caption="Single Collision Frames Register" name="GMAC_SCF" offset="0x138" rw="R" size="4">
          <bitfield caption="Single Collision" mask="0x0003FFFF" name="SCOL"/>
        </register>
        <register caption="Multiple Collision Frames Register" name="GMAC_MCF" offset="0x13C" rw="R" size="4">
          <bitfield caption="Multiple Collision" mask="0x0003FFFF" name="MCOL"/>
        </register>
        <register caption="Excessive Collisions Register" name="GMAC_EC" offset="0x140" rw="R" size="4">
          <bitfield caption="Excessive Collisions" mask="0x000003FF" name="XCOL"/>
        </register>
        <register caption="Late Collisions Register" name="GMAC_LC" offset="0x144" rw="R" size="4">
          <bitfield caption="Late Collisions" mask="0x000003FF" name="LCOL"/>
        </register>
        <register caption="Deferred Transmission Frames Register" name="GMAC_DTF" offset="0x148" rw="R" size="4">
          <bitfield caption="Deferred Transmission" mask="0x0003FFFF" name="DEFT"/>
        </register>
        <register caption="Carrier Sense Errors Register" name="GMAC_CSE" offset="0x14C" rw="R" size="4">
          <bitfield caption="Carrier Sense Error" mask="0x000003FF" name="CSR"/>
        </register>
        <register caption="Octets Received Low Received Register" name="GMAC_ORLO" offset="0x150" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0xFFFFFFFF" name="RXO"/>
        </register>
        <register caption="Octets Received High Received Register" name="GMAC_ORHI" offset="0x154" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0x0000FFFF" name="RXO"/>
        </register>
        <register caption="Frames Received Register" name="GMAC_FR" offset="0x158" rw="R" size="4">
          <bitfield caption="Frames Received without Error" mask="0xFFFFFFFF" name="FRX"/>
        </register>
        <register caption="Broadcast Frames Received Register" name="GMAC_BCFR" offset="0x15C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Received without Error" mask="0xFFFFFFFF" name="BFRX"/>
        </register>
        <register caption="Multicast Frames Received Register" name="GMAC_MFR" offset="0x160" rw="R" size="4">
          <bitfield caption="Multicast Frames Received without Error" mask="0xFFFFFFFF" name="MFRX"/>
        </register>
        <register caption="Pause Frames Received Register" name="GMAC_PFR" offset="0x164" rw="R" size="4">
          <bitfield caption="Pause Frames Received Register" mask="0x0000FFFF" name="PFRX"/>
        </register>
        <register caption="64 Byte Frames Received Register" name="GMAC_BFR64" offset="0x168" rw="R" size="4">
          <bitfield caption="64 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="65 to 127 Byte Frames Received Register" name="GMAC_TBFR127" offset="0x16C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="128 to 255 Byte Frames Received Register" name="GMAC_TBFR255" offset="0x170" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="256 to 511 Byte Frames Received Register" name="GMAC_TBFR511" offset="0x174" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Received Register" name="GMAC_TBFR1023" offset="0x178" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Received Register" name="GMAC_TBFR1518" offset="0x17C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1519 to Maximum Byte Frames Received Register" name="GMAC_TMXBFR" offset="0x180" rw="R" size="4">
          <bitfield caption="1519 to Maximum Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="Undersize Frames Received Register" name="GMAC_UFR" offset="0x184" rw="R" size="4">
          <bitfield caption="Undersize Frames Received" mask="0x000003FF" name="UFRX"/>
        </register>
        <register caption="Oversize Frames Received Register" name="GMAC_OFR" offset="0x188" rw="R" size="4">
          <bitfield caption="Oversized Frames Received" mask="0x000003FF" name="OFRX"/>
        </register>
        <register caption="Jabbers Received Register" name="GMAC_JR" offset="0x18C" rw="R" size="4">
          <bitfield caption="Jabbers Received" mask="0x000003FF" name="JRX"/>
        </register>
        <register caption="Frame Check Sequence Errors Register" name="GMAC_FCSE" offset="0x190" rw="R" size="4">
          <bitfield caption="Frame Check Sequence Errors" mask="0x000003FF" name="FCKR"/>
        </register>
        <register caption="Length Field Frame Errors Register" name="GMAC_LFFE" offset="0x194" rw="R" size="4">
          <bitfield caption="Length Field Frame Errors" mask="0x000003FF" name="LFER"/>
        </register>
        <register caption="Receive Symbol Errors Register" name="GMAC_RSE" offset="0x198" rw="R" size="4">
          <bitfield caption="Receive Symbol Errors" mask="0x000003FF" name="RXSE"/>
        </register>
        <register caption="Alignment Errors Register" name="GMAC_AE" offset="0x19C" rw="R" size="4">
          <bitfield caption="Alignment Errors" mask="0x000003FF" name="AER"/>
        </register>
        <register caption="Receive Resource Errors Register" name="GMAC_RRE" offset="0x1A0" rw="R" size="4">
          <bitfield caption="Receive Resource Errors" mask="0x0003FFFF" name="RXRER"/>
        </register>
        <register caption="Receive Overrun Register" name="GMAC_ROE" offset="0x1A4" rw="R" size="4">
          <bitfield caption="Receive Overruns" mask="0x000003FF" name="RXOVR"/>
        </register>
        <register caption="IP Header Checksum Errors Register" name="GMAC_IHCE" offset="0x1A8" rw="R" size="4">
          <bitfield caption="IP Header Checksum Errors" mask="0x000000FF" name="HCKER"/>
        </register>
        <register caption="TCP Checksum Errors Register" name="GMAC_TCE" offset="0x1AC" rw="R" size="4">
          <bitfield caption="TCP Checksum Errors" mask="0x000000FF" name="TCKER"/>
        </register>
        <register caption="UDP Checksum Errors Register" name="GMAC_UCE" offset="0x1B0" rw="R" size="4">
          <bitfield caption="UDP Checksum Errors" mask="0x000000FF" name="UCKER"/>
        </register>
        <register caption="1588 Timer Increment Sub-nanoseconds Register" name="GMAC_TISUBN" offset="0x1BC" rw="RW" size="4">
          <bitfield caption="Lower Significant Bits of Timer Increment Register" mask="0x0000FFFF" name="LSBTIR"/>
        </register>
        <register caption="1588 Timer Seconds High Register" name="GMAC_TSH" offset="0x1C0" rw="RW" size="4">
          <bitfield caption="Timer Count in Seconds" mask="0x0000FFFF" name="TCS"/>
        </register>
        <register caption="1588 Timer Seconds Low Register" name="GMAC_TSL" offset="0x1D0" rw="RW" size="4">
          <bitfield caption="Timer Count in Seconds" mask="0xFFFFFFFF" name="TCS"/>
        </register>
        <register caption="1588 Timer Nanoseconds Register" name="GMAC_TN" offset="0x1D4" rw="RW" size="4">
          <bitfield caption="Timer Count in Nanoseconds" mask="0x3FFFFFFF" name="TNS"/>
        </register>
        <register caption="1588 Timer Adjust Register" name="GMAC_TA" offset="0x1D8" rw="W" size="4">
          <bitfield caption="Increment/Decrement" mask="0x3FFFFFFF" name="ITDT"/>
          <bitfield caption="Adjust 1588 Timer" mask="0x80000000" name="ADJ"/>
        </register>
        <register caption="1588 Timer Increment Register" name="GMAC_TI" offset="0x1DC" rw="RW" size="4">
          <bitfield caption="Count Nanoseconds" mask="0x000000FF" name="CNS"/>
          <bitfield caption="Alternative Count Nanoseconds" mask="0x0000FF00" name="ACNS"/>
          <bitfield caption="Number of Increments" mask="0x00FF0000" name="NIT"/>
        </register>
        <register caption="PTP Event Frame Transmitted Seconds Low Register" name="GMAC_EFTSL" offset="0x1E0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Transmitted Nanoseconds Register" name="GMAC_EFTN" offset="0x1E4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Seconds Low Register" name="GMAC_EFRSL" offset="0x1E8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Nanoseconds Register" name="GMAC_EFRN" offset="0x1EC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Seconds Low Register" name="GMAC_PEFTSL" offset="0x1F0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Nanoseconds Register" name="GMAC_PEFTN" offset="0x1F4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Seconds Low Register" name="GMAC_PEFRSL" offset="0x1F8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Nanoseconds Register" name="GMAC_PEFRN" offset="0x1FC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="Received LPI Transitions" name="GMAC_RXLPI" offset="0x270" rw="R" size="4">
          <bitfield caption="Count of RX LPI transitions (cleared on read)" mask="0x0000FFFF" name="COUNT"/>
        </register>
        <register caption="Received LPI Time" name="GMAC_RXLPITIME" offset="0x274" rw="R" size="4">
          <bitfield caption="Time in LPI (cleared on read)" mask="0x00FFFFFF" name="LPITIME"/>
        </register>
        <register caption="Transmit LPI Transitions" name="GMAC_TXLPI" offset="0x278" rw="R" size="4">
          <bitfield caption="Count of LPI transitions (cleared on read)" mask="0x0000FFFF" name="COUNT"/>
        </register>
        <register caption="Transmit LPI Time" name="GMAC_TXLPITIME" offset="0x27C" rw="R" size="4">
          <bitfield caption="Time in LPI (cleared on read)" mask="0x00FFFFFF" name="LPITIME"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue (index = 1) 0" name="GMAC_ISRPQ" offset="0x400" rw="R" size="4" count="5" atomic-op="clear:GMAC_ISRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Register Priority Queue (index = 1) 0" name="GMAC_TBQBAPQ" offset="0x440" rw="RW" size="4" count="5">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="TXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Register Priority Queue (index = 1) 0" name="GMAC_RBQBAPQ" offset="0x480" rw="RW" size="4" count="5">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue (index = 1) 0" name="GMAC_RBSRPQ" offset="0x4A0" rw="RW" size="4" count="5">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Credit-Based Shaping Control Register" name="GMAC_CBSCR" offset="0x4BC" rw="RW" size="4">
          <bitfield caption="Queue B CBS Enable" mask="0x00000001" name="QBE"/>
          <bitfield caption="Queue A CBS Enable" mask="0x00000002" name="QAE"/>
        </register>
        <register caption="Credit-Based Shaping IdleSlope Register for Queue A" name="GMAC_CBSISQA" offset="0x4C0" rw="RW" size="4">
          <bitfield caption="IdleSlope" mask="0xFFFFFFFF" name="IS"/>
        </register>
        <register caption="Credit-Based Shaping IdleSlope Register for Queue B" name="GMAC_CBSISQB" offset="0x4C4" rw="RW" size="4">
          <bitfield caption="IdleSlope" mask="0xFFFFFFFF" name="IS"/>
        </register>
        <register caption="Screening Type 1 Register Priority Queue (index = 0) 0" name="GMAC_ST1RPQ" offset="0x500" rw="RW" size="4" count="4">
          <bitfield caption="Queue Number (0-5)" mask="0x00000007" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue (index = 0) 0" name="GMAC_ST2RPQ" offset="0x540" rw="RW" size="4" count="8">
          <bitfield caption="Queue Number (0-5)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue (index = 1) 0" name="GMAC_IERPQ" offset="0x600" rw="W" size="4" count="5" atomic-op="set:GMAC_IMRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue (index = 1) 0" name="GMAC_IDRPQ" offset="0x620" rw="W" size="4" count="5" atomic-op="clear:GMAC_IMRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue (index = 1) 0" name="GMAC_IMRPQ" offset="0x640" rw="RW" size="4" count="5" atomic-op="read:GMAC_IMRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Screening Type 2 Ethertype Register (index = 0) 0" name="GMAC_ST2ER" offset="0x6E0" rw="RW" size="4" count="4">
          <bitfield caption="Ethertype Compare Value" mask="0x0000FFFF" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 0)" name="GMAC_ST2CW00" offset="0x700" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 0)" name="GMAC_ST2CW10" offset="0x704" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW10__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 1)" name="GMAC_ST2CW01" offset="0x708" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 1)" name="GMAC_ST2CW11" offset="0x70C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW11__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 2)" name="GMAC_ST2CW02" offset="0x710" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 2)" name="GMAC_ST2CW12" offset="0x714" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW12__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 3)" name="GMAC_ST2CW03" offset="0x718" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 3)" name="GMAC_ST2CW13" offset="0x71C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW13__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 4)" name="GMAC_ST2CW04" offset="0x720" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 4)" name="GMAC_ST2CW14" offset="0x724" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW14__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 5)" name="GMAC_ST2CW05" offset="0x728" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 5)" name="GMAC_ST2CW15" offset="0x72C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW15__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 6)" name="GMAC_ST2CW06" offset="0x730" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 6)" name="GMAC_ST2CW16" offset="0x734" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW16__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 7)" name="GMAC_ST2CW07" offset="0x738" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 7)" name="GMAC_ST2CW17" offset="0x73C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW17__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 8)" name="GMAC_ST2CW08" offset="0x740" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 8)" name="GMAC_ST2CW18" offset="0x744" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW18__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 9)" name="GMAC_ST2CW09" offset="0x748" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 9)" name="GMAC_ST2CW19" offset="0x74C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW19__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 10)" name="GMAC_ST2CW010" offset="0x750" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 10)" name="GMAC_ST2CW110" offset="0x754" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW110__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 11)" name="GMAC_ST2CW011" offset="0x758" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 11)" name="GMAC_ST2CW111" offset="0x75C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW111__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 12)" name="GMAC_ST2CW012" offset="0x760" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 12)" name="GMAC_ST2CW112" offset="0x764" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW112__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 13)" name="GMAC_ST2CW013" offset="0x768" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 13)" name="GMAC_ST2CW113" offset="0x76C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW113__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 14)" name="GMAC_ST2CW014" offset="0x770" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 14)" name="GMAC_ST2CW114" offset="0x774" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW114__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 15)" name="GMAC_ST2CW015" offset="0x778" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 15)" name="GMAC_ST2CW115" offset="0x77C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW115__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 16)" name="GMAC_ST2CW016" offset="0x780" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 16)" name="GMAC_ST2CW116" offset="0x784" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW116__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 17)" name="GMAC_ST2CW017" offset="0x788" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 17)" name="GMAC_ST2CW117" offset="0x78C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW117__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 18)" name="GMAC_ST2CW018" offset="0x790" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 18)" name="GMAC_ST2CW118" offset="0x794" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW118__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 19)" name="GMAC_ST2CW019" offset="0x798" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 19)" name="GMAC_ST2CW119" offset="0x79C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW119__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 20)" name="GMAC_ST2CW020" offset="0x7A0" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 20)" name="GMAC_ST2CW120" offset="0x7A4" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW120__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 21)" name="GMAC_ST2CW021" offset="0x7A8" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 21)" name="GMAC_ST2CW121" offset="0x7AC" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW121__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 22)" name="GMAC_ST2CW022" offset="0x7B0" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 22)" name="GMAC_ST2CW122" offset="0x7B4" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW122__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register (index = 23)" name="GMAC_ST2CW023" offset="0x7B8" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register (index = 23)" name="GMAC_ST2CW123" offset="0x7BC" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW123__OFFSSTRT"/>
        </register>
      </register-group>
      <value-group caption="" name="GMAC_NCFGR__CLK">
        <value caption="MCK divided by 8 (MCK up to 20 MHz)" name="MCK_8" value="0x0"/>
        <value caption="MCK divided by 16 (MCK up to 40 MHz)" name="MCK_16" value="0x1"/>
        <value caption="MCK divided by 32 (MCK up to 80 MHz)" name="MCK_32" value="0x2"/>
        <value caption="MCK divided by 48 (MCK up to 120 MHz)" name="MCK_48" value="0x3"/>
        <value caption="MCK divided by 64 (MCK up to 160 MHz)" name="MCK_64" value="0x4"/>
        <value caption="MCK divided by 96 (MCK up to 240 MHz)" name="MCK_96" value="0x5"/>
      </value-group>
      <value-group caption="" name="GMAC_DCFGR__FBLDO">
        <value caption="00001: Always use SINGLE AHB bursts" name="SINGLE" value="0x1"/>
        <value caption="001xx: Attempt to use INCR4 AHB bursts (Default)" name="INCR4" value="0x4"/>
        <value caption="01xxx: Attempt to use INCR8 AHB bursts" name="INCR8" value="0x8"/>
        <value caption="1xxxx: Attempt to use INCR16 AHB bursts" name="INCR16" value="0x10"/>
      </value-group>
      <value-group caption="" name="GMAC_DCFGR__RXBMS">
        <value caption="4/8 Kbyte Memory Size" name="EIGHTH" value="0x0"/>
        <value caption="4/4 Kbytes Memory Size" name="QUARTER" value="0x1"/>
        <value caption="4/2 Kbytes Memory Size" name="HALF" value="0x2"/>
        <value caption="4 Kbytes Memory Size" name="FULL" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW10__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW11__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW12__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW13__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW14__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW15__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW16__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW17__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW18__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW19__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW110__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW111__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW112__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW113__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW114__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW115__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW116__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW117__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW118__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW119__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW120__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW121__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW122__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW123__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
    </module>
    <module name="GPBR" caption="General Purpose Backup Registers" id="6378" version="J">
      <register-group name="GPBR">
        <register caption="General Purpose Backup Register 0" name="SYS_GPBR" offset="0x0" rw="RW" size="4" count="8">
          <bitfield caption="Value of GPBR x" mask="0xFFFFFFFF" name="GPBR_VALUE"/>
        </register>
      </register-group>
    </module>
    <module name="HSMCI" caption="High Speed MultiMedia Card Interface" id="6449" version="R">
      <register-group name="HSMCI">
        <register caption="Control Register" name="HSMCI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Multi-Media Interface Enable" mask="0x00000001" name="MCIEN"/>
          <bitfield caption="Multi-Media Interface Disable" mask="0x00000002" name="MCIDIS"/>
          <bitfield caption="Power Save Mode Enable" mask="0x00000004" name="PWSEN"/>
          <bitfield caption="Power Save Mode Disable" mask="0x00000008" name="PWSDIS"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="HSMCI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x000000FF" name="CLKDIV"/>
          <bitfield caption="Power Saving Divider" mask="0x00000700" name="PWSDIV"/>
          <bitfield caption="Read Proof Enable" mask="0x00000800" name="RDPROOF"/>
          <bitfield caption="Write Proof Enable" mask="0x00001000" name="WRPROOF"/>
          <bitfield caption="Force Byte Transfer" mask="0x00002000" name="FBYTE"/>
          <bitfield caption="Padding Value" mask="0x00004000" name="PADV"/>
          <bitfield caption="Clock divider is odd" mask="0x00010000" name="CLKODD"/>
        </register>
        <register caption="Data Timeout Register" name="HSMCI_DTOR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Data Timeout Cycle Number" mask="0x0000000F" name="DTOCYC"/>
          <bitfield caption="Data Timeout Multiplier" mask="0x00000070" name="DTOMUL" values="HSMCI_DTOR__DTOMUL"/>
        </register>
        <register caption="SD/SDIO Card Register" name="HSMCI_SDCR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="SDCard/SDIO Slot" mask="0x00000003" name="SDCSEL" values="HSMCI_SDCR__SDCSEL"/>
          <bitfield caption="SDCard/SDIO Bus Width" mask="0x000000C0" name="SDCBUS" values="HSMCI_SDCR__SDCBUS"/>
        </register>
        <register caption="Argument Register" name="HSMCI_ARGR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Command Argument" mask="0xFFFFFFFF" name="ARG"/>
        </register>
        <register caption="Command Register" name="HSMCI_CMDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Command Number" mask="0x0000003F" name="CMDNB"/>
          <bitfield caption="Response Type" mask="0x000000C0" name="RSPTYP" values="HSMCI_CMDR__RSPTYP"/>
          <bitfield caption="Special Command" mask="0x00000700" name="SPCMD" values="HSMCI_CMDR__SPCMD"/>
          <bitfield caption="Open Drain Command" mask="0x00000800" name="OPDCMD" values="HSMCI_CMDR__OPDCMD"/>
          <bitfield caption="Max Latency for Command to Response" mask="0x00001000" name="MAXLAT" values="HSMCI_CMDR__MAXLAT"/>
          <bitfield caption="Transfer Command" mask="0x00030000" name="TRCMD" values="HSMCI_CMDR__TRCMD"/>
          <bitfield caption="Transfer Direction" mask="0x00040000" name="TRDIR" values="HSMCI_CMDR__TRDIR"/>
          <bitfield caption="Transfer Type" mask="0x00380000" name="TRTYP" values="HSMCI_CMDR__TRTYP"/>
          <bitfield caption="SDIO Special Command" mask="0x03000000" name="IOSPCMD" values="HSMCI_CMDR__IOSPCMD"/>
          <bitfield caption="ATA with Command Completion Signal" mask="0x04000000" name="ATACS" values="HSMCI_CMDR__ATACS"/>
          <bitfield caption="Boot Operation Acknowledge" mask="0x08000000" name="BOOT_ACK"/>
        </register>
        <register caption="Block Register" name="HSMCI_BLKR" offset="0x18" rw="RW" size="4">
          <bitfield caption="MMC/SDIO Block Count - SDIO Byte Count" mask="0x0000FFFF" name="BCNT"/>
          <bitfield caption="Data Block Length" mask="0xFFFF0000" name="BLKLEN"/>
        </register>
        <register caption="Completion Signal Timeout Register" name="HSMCI_CSTOR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Completion Signal Timeout Cycle Number" mask="0x0000000F" name="CSTOCYC"/>
          <bitfield caption="Completion Signal Timeout Multiplier" mask="0x00000070" name="CSTOMUL" values="HSMCI_CSTOR__CSTOMUL"/>
        </register>
        <register caption="Response Register 0" name="HSMCI_RSPR" offset="0x20" rw="R" size="4" count="4">
          <bitfield caption="Response" mask="0xFFFFFFFF" name="RSP"/>
        </register>
        <register caption="Receive Data Register" name="HSMCI_RDR" offset="0x30" rw="R" size="4">
          <bitfield caption="Data to Read" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Transmit Data Register" name="HSMCI_TDR" offset="0x34" rw="W" size="4">
          <bitfield caption="Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Status Register" name="HSMCI_SR" offset="0x40" rw="R" size="4">
          <bitfield caption="Command Ready (cleared by writing in HSMCI_CMDR)" mask="0x00000001" name="CMDRDY"/>
          <bitfield caption="Receiver Ready (cleared by reading HSMCI_RDR)" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Ready (cleared by writing in HSMCI_TDR)" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Data Block Ended (cleared on read)" mask="0x00000008" name="BLKE"/>
          <bitfield caption="Data Transfer in Progress (cleared at the end of CRC16 calculation)" mask="0x00000010" name="DTIP"/>
          <bitfield caption="HSMCI Not Busy" mask="0x00000020" name="NOTBUSY"/>
          <bitfield caption="SDIO Interrupt for Slot A (cleared on read)" mask="0x00000100" name="SDIOIRQA"/>
          <bitfield caption="SDIO Read Wait Operation Status" mask="0x00001000" name="SDIOWAIT"/>
          <bitfield caption="CE-ATA Completion Signal Received (cleared on read)" mask="0x00002000" name="CSRCV"/>
          <bitfield caption="Response Index Error (cleared by writing in HSMCI_CMDR)" mask="0x00010000" name="RINDE"/>
          <bitfield caption="Response Direction Error (cleared by writing in HSMCI_CMDR)" mask="0x00020000" name="RDIRE"/>
          <bitfield caption="Response CRC Error (cleared by writing in HSMCI_CMDR)" mask="0x00040000" name="RCRCE"/>
          <bitfield caption="Response End Bit Error (cleared by writing in HSMCI_CMDR)" mask="0x00080000" name="RENDE"/>
          <bitfield caption="Response Time-out Error (cleared by writing in HSMCI_CMDR)" mask="0x00100000" name="RTOE"/>
          <bitfield caption="Data CRC Error (cleared on read)" mask="0x00200000" name="DCRCE"/>
          <bitfield caption="Data Time-out Error (cleared on read)" mask="0x00400000" name="DTOE"/>
          <bitfield caption="Completion Signal Time-out Error (cleared on read)" mask="0x00800000" name="CSTOE"/>
          <bitfield caption="DMA Block Overrun Error (cleared on read)" mask="0x01000000" name="BLKOVRE"/>
          <bitfield caption="FIFO empty flag" mask="0x04000000" name="FIFOEMPTY"/>
          <bitfield caption="Transfer Done flag" mask="0x08000000" name="XFRDONE"/>
          <bitfield caption="Boot Operation Acknowledge Received (cleared on read)" mask="0x10000000" name="ACKRCV"/>
          <bitfield caption="Boot Operation Acknowledge Error (cleared on read)" mask="0x20000000" name="ACKRCVE"/>
          <bitfield caption="Overrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0)" mask="0x40000000" name="OVRE"/>
          <bitfield caption="Underrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0)" mask="0x80000000" name="UNRE"/>
        </register>
        <register caption="Interrupt Enable Register" name="HSMCI_IER" offset="0x44" rw="W" size="4" atomic-op="set:HSMCI_IMR">
          <bitfield caption="Command Ready Interrupt Enable" mask="0x00000001" name="CMDRDY"/>
          <bitfield caption="Receiver Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Data Block Ended Interrupt Enable" mask="0x00000008" name="BLKE"/>
          <bitfield caption="Data Transfer in Progress Interrupt Enable" mask="0x00000010" name="DTIP"/>
          <bitfield caption="Data Not Busy Interrupt Enable" mask="0x00000020" name="NOTBUSY"/>
          <bitfield caption="SDIO Interrupt for Slot A Interrupt Enable" mask="0x00000100" name="SDIOIRQA"/>
          <bitfield caption="SDIO Read Wait Operation Status Interrupt Enable" mask="0x00001000" name="SDIOWAIT"/>
          <bitfield caption="Completion Signal Received Interrupt Enable" mask="0x00002000" name="CSRCV"/>
          <bitfield caption="Response Index Error Interrupt Enable" mask="0x00010000" name="RINDE"/>
          <bitfield caption="Response Direction Error Interrupt Enable" mask="0x00020000" name="RDIRE"/>
          <bitfield caption="Response CRC Error Interrupt Enable" mask="0x00040000" name="RCRCE"/>
          <bitfield caption="Response End Bit Error Interrupt Enable" mask="0x00080000" name="RENDE"/>
          <bitfield caption="Response Time-out Error Interrupt Enable" mask="0x00100000" name="RTOE"/>
          <bitfield caption="Data CRC Error Interrupt Enable" mask="0x00200000" name="DCRCE"/>
          <bitfield caption="Data Time-out Error Interrupt Enable" mask="0x00400000" name="DTOE"/>
          <bitfield caption="Completion Signal Timeout Error Interrupt Enable" mask="0x00800000" name="CSTOE"/>
          <bitfield caption="DMA Block Overrun Error Interrupt Enable" mask="0x01000000" name="BLKOVRE"/>
          <bitfield caption="FIFO empty Interrupt enable" mask="0x04000000" name="FIFOEMPTY"/>
          <bitfield caption="Transfer Done Interrupt enable" mask="0x08000000" name="XFRDONE"/>
          <bitfield caption="Boot Acknowledge Interrupt Enable" mask="0x10000000" name="ACKRCV"/>
          <bitfield caption="Boot Acknowledge Error Interrupt Enable" mask="0x20000000" name="ACKRCVE"/>
          <bitfield caption="Overrun Interrupt Enable" mask="0x40000000" name="OVRE"/>
          <bitfield caption="Underrun Interrupt Enable" mask="0x80000000" name="UNRE"/>
        </register>
        <register caption="Interrupt Disable Register" name="HSMCI_IDR" offset="0x48" rw="W" size="4" atomic-op="clear:HSMCI_IMR">
          <bitfield caption="Command Ready Interrupt Disable" mask="0x00000001" name="CMDRDY"/>
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Data Block Ended Interrupt Disable" mask="0x00000008" name="BLKE"/>
          <bitfield caption="Data Transfer in Progress Interrupt Disable" mask="0x00000010" name="DTIP"/>
          <bitfield caption="Data Not Busy Interrupt Disable" mask="0x00000020" name="NOTBUSY"/>
          <bitfield caption="SDIO Interrupt for Slot A Interrupt Disable" mask="0x00000100" name="SDIOIRQA"/>
          <bitfield caption="SDIO Read Wait Operation Status Interrupt Disable" mask="0x00001000" name="SDIOWAIT"/>
          <bitfield caption="Completion Signal received interrupt Disable" mask="0x00002000" name="CSRCV"/>
          <bitfield caption="Response Index Error Interrupt Disable" mask="0x00010000" name="RINDE"/>
          <bitfield caption="Response Direction Error Interrupt Disable" mask="0x00020000" name="RDIRE"/>
          <bitfield caption="Response CRC Error Interrupt Disable" mask="0x00040000" name="RCRCE"/>
          <bitfield caption="Response End Bit Error Interrupt Disable" mask="0x00080000" name="RENDE"/>
          <bitfield caption="Response Time-out Error Interrupt Disable" mask="0x00100000" name="RTOE"/>
          <bitfield caption="Data CRC Error Interrupt Disable" mask="0x00200000" name="DCRCE"/>
          <bitfield caption="Data Time-out Error Interrupt Disable" mask="0x00400000" name="DTOE"/>
          <bitfield caption="Completion Signal Time out Error Interrupt Disable" mask="0x00800000" name="CSTOE"/>
          <bitfield caption="DMA Block Overrun Error Interrupt Disable" mask="0x01000000" name="BLKOVRE"/>
          <bitfield caption="FIFO empty Interrupt Disable" mask="0x04000000" name="FIFOEMPTY"/>
          <bitfield caption="Transfer Done Interrupt Disable" mask="0x08000000" name="XFRDONE"/>
          <bitfield caption="Boot Acknowledge Interrupt Disable" mask="0x10000000" name="ACKRCV"/>
          <bitfield caption="Boot Acknowledge Error Interrupt Disable" mask="0x20000000" name="ACKRCVE"/>
          <bitfield caption="Overrun Interrupt Disable" mask="0x40000000" name="OVRE"/>
          <bitfield caption="Underrun Interrupt Disable" mask="0x80000000" name="UNRE"/>
        </register>
        <register caption="Interrupt Mask Register" name="HSMCI_IMR" offset="0x4C" rw="R" size="4" atomic-op="read:HSMCI_IMR">
          <bitfield caption="Command Ready Interrupt Mask" mask="0x00000001" name="CMDRDY"/>
          <bitfield caption="Receiver Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Data Block Ended Interrupt Mask" mask="0x00000008" name="BLKE"/>
          <bitfield caption="Data Transfer in Progress Interrupt Mask" mask="0x00000010" name="DTIP"/>
          <bitfield caption="Data Not Busy Interrupt Mask" mask="0x00000020" name="NOTBUSY"/>
          <bitfield caption="SDIO Interrupt for Slot A Interrupt Mask" mask="0x00000100" name="SDIOIRQA"/>
          <bitfield caption="SDIO Read Wait Operation Status Interrupt Mask" mask="0x00001000" name="SDIOWAIT"/>
          <bitfield caption="Completion Signal Received Interrupt Mask" mask="0x00002000" name="CSRCV"/>
          <bitfield caption="Response Index Error Interrupt Mask" mask="0x00010000" name="RINDE"/>
          <bitfield caption="Response Direction Error Interrupt Mask" mask="0x00020000" name="RDIRE"/>
          <bitfield caption="Response CRC Error Interrupt Mask" mask="0x00040000" name="RCRCE"/>
          <bitfield caption="Response End Bit Error Interrupt Mask" mask="0x00080000" name="RENDE"/>
          <bitfield caption="Response Time-out Error Interrupt Mask" mask="0x00100000" name="RTOE"/>
          <bitfield caption="Data CRC Error Interrupt Mask" mask="0x00200000" name="DCRCE"/>
          <bitfield caption="Data Time-out Error Interrupt Mask" mask="0x00400000" name="DTOE"/>
          <bitfield caption="Completion Signal Time-out Error Interrupt Mask" mask="0x00800000" name="CSTOE"/>
          <bitfield caption="DMA Block Overrun Error Interrupt Mask" mask="0x01000000" name="BLKOVRE"/>
          <bitfield caption="FIFO Empty Interrupt Mask" mask="0x04000000" name="FIFOEMPTY"/>
          <bitfield caption="Transfer Done Interrupt Mask" mask="0x08000000" name="XFRDONE"/>
          <bitfield caption="Boot Operation Acknowledge Received Interrupt Mask" mask="0x10000000" name="ACKRCV"/>
          <bitfield caption="Boot Operation Acknowledge Error Interrupt Mask" mask="0x20000000" name="ACKRCVE"/>
          <bitfield caption="Overrun Interrupt Mask" mask="0x40000000" name="OVRE"/>
          <bitfield caption="Underrun Interrupt Mask" mask="0x80000000" name="UNRE"/>
        </register>
        <register caption="DMA Configuration Register" name="HSMCI_DMA" offset="0x50" rw="RW" size="4">
          <bitfield caption="DMA Channel Read and Write Chunk Size" mask="0x00000070" name="CHKSIZE" values="HSMCI_DMA__CHKSIZE"/>
          <bitfield caption="DMA Hardware Handshaking Enable" mask="0x00000100" name="DMAEN"/>
        </register>
        <register caption="Configuration Register" name="HSMCI_CFG" offset="0x54" rw="RW" size="4">
          <bitfield caption="HSMCI Internal FIFO control mode" mask="0x00000001" name="FIFOMODE"/>
          <bitfield caption="Flow Error flag reset control mode" mask="0x00000010" name="FERRCTRL"/>
          <bitfield caption="High Speed Mode" mask="0x00000100" name="HSMODE"/>
          <bitfield caption="Synchronize on the last block" mask="0x00001000" name="LSYNC"/>
        </register>
        <register caption="Write Protection Mode Register" name="HSMCI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect Key" mask="0xFFFFFF00" name="WPKEY" values="HSMCI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="HSMCI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="FIFO Memory Aperture0 0" name="HSMCI_FIFO" offset="0x200" rw="RW" size="4" count="256">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
      </register-group>
      <value-group caption="" name="HSMCI_DTOR__DTOMUL">
        <value caption="DTOCYC" name="_1" value="0x0"/>
        <value caption="DTOCYC x 16" name="_16" value="0x1"/>
        <value caption="DTOCYC x 128" name="_128" value="0x2"/>
        <value caption="DTOCYC x 256" name="_256" value="0x3"/>
        <value caption="DTOCYC x 1024" name="_1024" value="0x4"/>
        <value caption="DTOCYC x 4096" name="_4096" value="0x5"/>
        <value caption="DTOCYC x 65536" name="_65536" value="0x6"/>
        <value caption="DTOCYC x 1048576" name="_1048576" value="0x7"/>
      </value-group>
      <value-group caption="" name="HSMCI_SDCR__SDCSEL">
        <value caption="Slot A is selected." name="SLOTA" value="0"/>
      </value-group>
      <value-group caption="" name="HSMCI_SDCR__SDCBUS">
        <value caption="1 bit" name="_1" value="0x0"/>
        <value caption="4 bits" name="_4" value="0x2"/>
        <value caption="8 bits" name="_8" value="0x3"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__RSPTYP">
        <value caption="No response" name="NORESP" value="0x0"/>
        <value caption="48-bit response" name="_48_BIT" value="0x1"/>
        <value caption="136-bit response" name="_136_BIT" value="0x2"/>
        <value caption="R1b response type" name="R1B" value="0x3"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__SPCMD">
        <value caption="Not a special CMD." name="STD" value="0x0"/>
        <value caption="Initialization CMD: 74 clock cycles for initialization sequence." name="INIT" value="0x1"/>
        <value caption="Synchronized CMD: Wait for the end of the current data block transfer before sending the pending command." name="SYNC" value="0x2"/>
        <value caption="CE-ATA Completion Signal disable Command. The host cancels the ability for the device to return a command completion signal on the command line." name="CE_ATA" value="0x3"/>
        <value caption="Interrupt command: Corresponds to the Interrupt Mode (CMD40)." name="IT_CMD" value="0x4"/>
        <value caption="Interrupt response: Corresponds to the Interrupt Mode (CMD40)." name="IT_RESP" value="0x5"/>
        <value caption="Boot Operation Request. Start a boot operation mode, the host processor can read boot data from the MMC device directly." name="BOR" value="0x6"/>
        <value caption="End Boot Operation. This command allows the host processor to terminate the boot operation mode." name="EBO" value="0x7"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__OPDCMD">
        <value caption="Push pull command." name="PUSHPULL" value="0"/>
        <value caption="Open drain command." name="OPENDRAIN" value="1"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__MAXLAT">
        <value caption="5-cycle max latency." name="_5" value="0"/>
        <value caption="64-cycle max latency." name="_64" value="1"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__TRCMD">
        <value caption="No data transfer" name="NO_DATA" value="0x0"/>
        <value caption="Start data transfer" name="START_DATA" value="0x1"/>
        <value caption="Stop data transfer" name="STOP_DATA" value="0x2"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__TRDIR">
        <value caption="Write." name="WRITE" value="0"/>
        <value caption="Read." name="READ" value="1"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__TRTYP">
        <value caption="MMC/SD Card Single Block" name="SINGLE" value="0x0"/>
        <value caption="MMC/SD Card Multiple Block" name="MULTIPLE" value="0x1"/>
        <value caption="MMC Stream" name="STREAM" value="0x2"/>
        <value caption="SDIO Byte" name="BYTE" value="0x4"/>
        <value caption="SDIO Block" name="BLOCK" value="0x5"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__IOSPCMD">
        <value caption="Not an SDIO Special Command" name="STD" value="0x0"/>
        <value caption="SDIO Suspend Command" name="SUSPEND" value="0x1"/>
        <value caption="SDIO Resume Command" name="RESUME" value="0x2"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__ATACS">
        <value caption="Normal operation mode." name="NORMAL" value="0"/>
        <value caption="This bit indicates that a completion signal is expected within a programmed amount of time (HSMCI_CSTOR)." name="COMPLETION" value="1"/>
      </value-group>
      <value-group caption="" name="HSMCI_CSTOR__CSTOMUL">
        <value caption="CSTOCYC x 1" name="_1" value="0x0"/>
        <value caption="CSTOCYC x 16" name="_16" value="0x1"/>
        <value caption="CSTOCYC x 128" name="_128" value="0x2"/>
        <value caption="CSTOCYC x 256" name="_256" value="0x3"/>
        <value caption="CSTOCYC x 1024" name="_1024" value="0x4"/>
        <value caption="CSTOCYC x 4096" name="_4096" value="0x5"/>
        <value caption="CSTOCYC x 65536" name="_65536" value="0x6"/>
        <value caption="CSTOCYC x 1048576" name="_1048576" value="0x7"/>
      </value-group>
      <value-group caption="" name="HSMCI_DMA__CHKSIZE">
        <value caption="1 data available" name="_1" value="0x0"/>
        <value caption="2 data available" name="_2" value="0x1"/>
        <value caption="4 data available" name="_4" value="0x2"/>
        <value caption="8 data available" name="_8" value="0x3"/>
        <value caption="16 data available" name="_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="HSMCI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x4D4349"/>
      </value-group>
    </module>
    <module name="I2SC" caption="Inter-IC Sound Controller" id="11241" version="N">
      <register-group name="I2SC">
        <register caption="Control Register" name="I2SC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Receiver Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Clocks Enable" mask="0x00000004" name="CKEN"/>
          <bitfield caption="Clocks Disable" mask="0x00000008" name="CKDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000010" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000020" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="I2SC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Inter-IC Sound Controller Mode" mask="0x00000001" name="MODE" values="I2SC_MR__MODE"/>
          <bitfield caption="Data Word Length" mask="0x0000001C" name="DATALENGTH" values="I2SC_MR__DATALENGTH"/>
          <bitfield caption="Data Format" mask="0x000000C0" name="FORMAT" values="I2SC_MR__FORMAT"/>
          <bitfield caption="Receive Mono" mask="0x00000100" name="RXMONO"/>
          <bitfield caption="Single or Multiple DMA Controller Channels for Receiver" mask="0x00000200" name="RXDMA"/>
          <bitfield caption="Loopback Test Mode" mask="0x00000400" name="RXLOOP"/>
          <bitfield caption="Transmit Mono" mask="0x00001000" name="TXMONO"/>
          <bitfield caption="Single or Multiple DMA Controller Channels for Transmitter" mask="0x00002000" name="TXDMA"/>
          <bitfield caption="Transmit Data when Underrun" mask="0x00004000" name="TXSAME"/>
          <bitfield caption="Selected Clock to I2SC Master Clock Ratio" mask="0x003F0000" name="IMCKDIV"/>
          <bitfield caption="Master Clock to fs Ratio" mask="0x3F000000" name="IMCKFS" values="I2SC_MR__IMCKFS"/>
          <bitfield caption="Master Clock Mode" mask="0x40000000" name="IMCKMODE"/>
          <bitfield caption="I2SC_WS Slot Width" mask="0x80000000" name="IWS"/>
        </register>
        <register caption="Status Register" name="I2SC_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receiver Enabled" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receive Ready" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmitter Enabled" mask="0x00000010" name="TXEN"/>
          <bitfield caption="Transmit Ready" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underrun" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Channel" mask="0x00000300" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Channel" mask="0x00300000" name="TXURCH"/>
        </register>
        <register caption="Status Clear Register" name="I2SC_SCR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Receive Overrun Status Clear" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Underrun Status Clear" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Per Channel Status Clear" mask="0x00000300" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Per Channel Status Clear" mask="0x00300000" name="TXURCH"/>
        </register>
        <register caption="Status Set Register" name="I2SC_SSR" offset="0x10" rw="W" size="4">
          <bitfield caption="Receive Overrun Status Set" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Underrun Status Set" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Per Channel Status Set" mask="0x00000300" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Per Channel Status Set" mask="0x00300000" name="TXURCH"/>
        </register>
        <register caption="Interrupt Enable Register" name="I2SC_IER" offset="0x14" rw="W" size="4" atomic-op="set:I2SC_IMR">
          <bitfield caption="Receiver Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Enable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Enable" mask="0x00000040" name="TXUR"/>
        </register>
        <register caption="Interrupt Disable Register" name="I2SC_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:I2SC_IMR">
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Disable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Disable" mask="0x00000040" name="TXUR"/>
        </register>
        <register caption="Interrupt Mask Register" name="I2SC_IMR" offset="0x1C" rw="R" size="4" atomic-op="read:I2SC_IMR">
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Disable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Disable" mask="0x00000040" name="TXUR"/>
        </register>
        <register caption="Receiver Holding Register" name="I2SC_RHR" offset="0x20" rw="R" size="4">
          <bitfield caption="Receiver Holding Register" mask="0xFFFFFFFF" name="RHR"/>
        </register>
        <register caption="Transmitter Holding Register" name="I2SC_THR" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmitter Holding Register" mask="0xFFFFFFFF" name="THR"/>
        </register>
      </register-group>
      <value-group caption="" name="I2SC_MR__MODE">
        <value caption="I2SC_CK and I2SC_WS pin inputs used as bit clock and word select/frame synchronization." name="SLAVE" value="0"/>
        <value caption="Bit clock and word select/frame synchronization generated by I2SC from MCK and output to I2SC_CK and I2SC_WS pins. Peripheral clock or GCLK is output as master clock on I2SC_MCK if I2SC_MR.IMCKMODE is set." name="MASTER" value="1"/>
      </value-group>
      <value-group caption="" name="I2SC_MR__DATALENGTH">
        <value caption="Data length is set to 32 bits" name="_32_BITS" value="0x0"/>
        <value caption="Data length is set to 24 bits" name="_24_BITS" value="0x1"/>
        <value caption="Data length is set to 20 bits" name="_20_BITS" value="0x2"/>
        <value caption="Data length is set to 18 bits" name="_18_BITS" value="0x3"/>
        <value caption="Data length is set to 16 bits" name="_16_BITS" value="0x4"/>
        <value caption="Data length is set to 16-bit compact stereo. Left sample in bits 15:0 and right sample in bits 31:16 of same word." name="_16_BITS_COMPACT" value="0x5"/>
        <value caption="Data length is set to 8 bits" name="_8_BITS" value="0x6"/>
        <value caption="Data length is set to 8-bit compact stereo. Left sample in bits 7:0 and right sample in bits 15:8 of the same word." name="_8_BITS_COMPACT" value="0x7"/>
      </value-group>
      <value-group caption="" name="I2SC_MR__FORMAT">
        <value caption="I2S format, stereo with I2SC_WS low for left channel, and MSB of sample starting one I2SC_CK period after I2SC_WS edge" name="I2S" value="0"/>
        <value caption="Left-justified format, stereo with I2SC_WS high for left channel, and MSB of sample starting on I2SC_WS edge" name="LJ" value="1"/>
      </value-group>
      <value-group caption="" name="I2SC_MR__IMCKFS">
        <value caption="Sample frequency ratio set to 32" name="M2SF32" value="0x0"/>
        <value caption="Sample frequency ratio set to 64" name="M2SF64" value="0x1"/>
        <value caption="Sample frequency ratio set to 96" name="M2SF96" value="0x2"/>
        <value caption="Sample frequency ratio set to 128" name="M2SF128" value="0x3"/>
        <value caption="Sample frequency ratio set to 192" name="M2SF192" value="0x5"/>
        <value caption="Sample frequency ratio set to 256" name="M2SF256" value="0x7"/>
        <value caption="Sample frequency ratio set to 384" name="M2SF384" value="0xB"/>
        <value caption="Sample frequency ratio set to 512" name="M2SF512" value="0xF"/>
        <value caption="Sample frequency ratio set to 768" name="M2SF768" value="0x17"/>
        <value caption="Sample frequency ratio set to 1024" name="M2SF1024" value="0x1F"/>
        <value caption="Sample frequency ratio set to 1536" name="M2SF1536" value="0x2F"/>
        <value caption="Sample frequency ratio set to 2048" name="M2SF2048" value="0x3F"/>
      </value-group>
    </module>
    <module name="ICM" caption="Integrity Check Monitor" id="11105" version="H">
      <register-group name="ICM">
        <register caption="Configuration Register" name="ICM_CFG" offset="0x00" rw="RW" size="4">
          <bitfield caption="Write Back Disable" mask="0x00000001" name="WBDIS"/>
          <bitfield caption="End of Monitoring Disable" mask="0x00000002" name="EOMDIS"/>
          <bitfield caption="Secondary List Branching Disable" mask="0x00000004" name="SLBDIS"/>
          <bitfield caption="Bus Burden Control" mask="0x000000F0" name="BBC"/>
          <bitfield caption="Automatic Switch To Compare Digest" mask="0x00000100" name="ASCD"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000200" name="DUALBUFF"/>
          <bitfield caption="User Initial Hash Value" mask="0x00001000" name="UIHASH"/>
          <bitfield caption="User SHA Algorithm" mask="0x0000E000" name="UALGO" values="ICM_CFG__UALGO"/>
          <bitfield caption="Region Hash Area Protection" mask="0x003F0000" name="HAPROT"/>
          <bitfield caption="Region Descriptor Area Protection" mask="0x3F000000" name="DAPROT"/>
        </register>
        <register caption="Control Register" name="ICM_CTRL" offset="0x04" rw="W" size="4">
          <bitfield caption="ICM Enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="ICM Disable Register" mask="0x00000002" name="DISABLE"/>
          <bitfield caption="Software Reset" mask="0x00000004" name="SWRST"/>
          <bitfield caption="Recompute Internal Hash" mask="0x000000F0" name="REHASH"/>
          <bitfield caption="Region Monitoring Disable" mask="0x00000F00" name="RMDIS"/>
          <bitfield caption="Region Monitoring Enable" mask="0x0000F000" name="RMEN"/>
        </register>
        <register caption="Status Register" name="ICM_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="ICM Controller Enable Register" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Region Monitoring Disabled Raw Status" mask="0x00000F00" name="RAWRMDIS"/>
          <bitfield caption="Region Monitoring Disabled Status" mask="0x0000F000" name="RMDIS"/>
        </register>
        <register caption="Interrupt Enable Register" name="ICM_IER" offset="0x10" rw="W" size="4" atomic-op="set:ICM_IMR">
          <bitfield caption="Region Hash Completed Interrupt Enable" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Enable" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Enable" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition detected Interrupt Enable" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected Interrupt Enable" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Disable" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Enable" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Disable Register" name="ICM_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:ICM_IMR">
          <bitfield caption="Region Hash Completed Interrupt Disable" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Disable" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Disable" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected Interrupt Disable" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition detected Interrupt Disable" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Disable" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Disable" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Mask Register" name="ICM_IMR" offset="0x18" rw="R" size="4" atomic-op="read:ICM_IMR">
          <bitfield caption="Region Hash Completed Interrupt Mask" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Mask" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Mask" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected Interrupt Mask" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected Interrupt Mask" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Mask" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Mask" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Status Register" name="ICM_ISR" offset="0x1C" rw="R" size="4" atomic-op="clear:ICM_ISR">
          <bitfield caption="Region Hash Completed" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Detected" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Status" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Undefined Access Status Register" name="ICM_UASR" offset="0x20" rw="R" size="4">
          <bitfield caption="Undefined Register Access Trace" mask="0x00000007" name="URAT" values="ICM_UASR__URAT"/>
        </register>
        <register caption="Region Descriptor Area Start Address Register" name="ICM_DSCR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Descriptor Area Start Address" mask="0xFFFFFFC0" name="DASA"/>
        </register>
        <register caption="Region Hash Area Start Address Register" name="ICM_HASH" offset="0x34" rw="RW" size="4">
          <bitfield caption="Hash Area Start Address" mask="0xFFFFFF80" name="HASA"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 0" name="ICM_UIHVAL" offset="0x38" rw="W" size="4" count="8">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
      </register-group>
      <value-group caption="" name="ICM_CFG__UALGO">
        <value caption="SHA1 algorithm processed" name="SHA1" value="0x0"/>
        <value caption="SHA256 algorithm processed" name="SHA256" value="0x1"/>
        <value caption="SHA224 algorithm processed" name="SHA224" value="0x4"/>
      </value-group>
      <value-group caption="" name="ICM_UASR__URAT">
        <value caption="Unspecified structure member set to one detected when the descriptor is loaded." name="UNSPEC_STRUCT_MEMBER" value="0x0"/>
        <value caption="ICM_CFG modified during active monitoring." name="ICM_CFG_MODIFIED" value="0x1"/>
        <value caption="ICM_DSCR modified during active monitoring." name="ICM_DSCR_MODIFIED" value="0x2"/>
        <value caption="ICM_HASH modified during active monitoring" name="ICM_HASH_MODIFIED" value="0x3"/>
        <value caption="Write-only register read access" name="READ_ACCESS" value="0x4"/>
      </value-group>
    </module>
    <module name="ISI" caption="Image Sensor Interface" id="6350" version="K">
      <register-group name="ISI">
        <register caption="ISI Configuration 1 Register" name="ISI_CFG1" offset="0x00" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Polarity" mask="0x00000004" name="HSYNC_POL"/>
          <bitfield caption="Vertical Synchronization Polarity" mask="0x00000008" name="VSYNC_POL"/>
          <bitfield caption="Pixel Clock Polarity" mask="0x00000010" name="PIXCLK_POL"/>
          <bitfield caption="Grayscale Little Endian" mask="0x00000020" name="GRAYLE"/>
          <bitfield caption="Embedded Synchronization" mask="0x00000040" name="EMB_SYNC"/>
          <bitfield caption="Embedded Synchronization Correction" mask="0x00000080" name="CRC_SYNC"/>
          <bitfield caption="Frame Rate [0..7]" mask="0x00000700" name="FRATE"/>
          <bitfield caption="Disable Codec Request" mask="0x00000800" name="DISCR"/>
          <bitfield caption="Full Mode is Allowed" mask="0x00001000" name="FULL"/>
          <bitfield caption="Threshold Mask" mask="0x00006000" name="THMASK" values="ISI_CFG1__THMASK"/>
          <bitfield caption="Start of Line Delay" mask="0x00FF0000" name="SLD"/>
          <bitfield caption="Start of Frame Delay" mask="0xFF000000" name="SFD"/>
        </register>
        <register caption="ISI Configuration 2 Register" name="ISI_CFG2" offset="0x04" rw="RW" size="4">
          <bitfield caption="Vertical Size of the Image Sensor [0..2047]" mask="0x000007FF" name="IM_VSIZE"/>
          <bitfield caption="Grayscale Pixel Format Mode" mask="0x00000800" name="GS_MODE"/>
          <bitfield caption="RGB Input Mode" mask="0x00001000" name="RGB_MODE"/>
          <bitfield caption="Grayscale Mode Format Enable" mask="0x00002000" name="GRAYSCALE"/>
          <bitfield caption="RGB Format Swap Mode" mask="0x00004000" name="RGB_SWAP"/>
          <bitfield caption="Color Space for the Image Data" mask="0x00008000" name="COL_SPACE"/>
          <bitfield caption="Horizontal Size of the Image Sensor [0..2047]" mask="0x07FF0000" name="IM_HSIZE"/>
          <bitfield caption="YCrCb Format Swap Mode" mask="0x30000000" name="YCC_SWAP" values="ISI_CFG2__YCC_SWAP"/>
          <bitfield caption="RGB Pixel Mapping Configuration" mask="0xC0000000" name="RGB_CFG" values="ISI_CFG2__RGB_CFG"/>
        </register>
        <register caption="ISI Preview Size Register" name="ISI_PSIZE" offset="0x08" rw="RW" size="4">
          <bitfield caption="Vertical Size for the Preview Path" mask="0x000003FF" name="PREV_VSIZE"/>
          <bitfield caption="Horizontal Size for the Preview Path" mask="0x03FF0000" name="PREV_HSIZE"/>
        </register>
        <register caption="ISI Preview Decimation Factor Register" name="ISI_PDECF" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Decimation Factor" mask="0x000000FF" name="DEC_FACTOR"/>
        </register>
        <register caption="ISI Color Space Conversion YCrCb To RGB Set 0 Register" name="ISI_Y2R_SET0" offset="0x10" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C0" mask="0x000000FF" name="C0"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C1" mask="0x0000FF00" name="C1"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C2" mask="0x00FF0000" name="C2"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C3" mask="0xFF000000" name="C3"/>
        </register>
        <register caption="ISI Color Space Conversion YCrCb To RGB Set 1 Register" name="ISI_Y2R_SET1" offset="0x14" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C4" mask="0x000001FF" name="C4"/>
          <bitfield caption="Color Space Conversion Luminance Default Offset" mask="0x00001000" name="Yoff"/>
          <bitfield caption="Color Space Conversion Red Chrominance Default Offset" mask="0x00002000" name="Croff"/>
          <bitfield caption="Color Space Conversion Blue Chrominance Default Offset" mask="0x00004000" name="Cboff"/>
        </register>
        <register caption="ISI Color Space Conversion RGB To YCrCb Set 0 Register" name="ISI_R2Y_SET0" offset="0x18" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C0" mask="0x0000007F" name="C0"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C1" mask="0x00007F00" name="C1"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C2" mask="0x007F0000" name="C2"/>
          <bitfield caption="Color Space Conversion Red Component Offset" mask="0x01000000" name="Roff"/>
        </register>
        <register caption="ISI Color Space Conversion RGB To YCrCb Set 1 Register" name="ISI_R2Y_SET1" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C3" mask="0x0000007F" name="C3"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C4" mask="0x00007F00" name="C4"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C5" mask="0x007F0000" name="C5"/>
          <bitfield caption="Color Space Conversion Green Component Offset" mask="0x01000000" name="Goff"/>
        </register>
        <register caption="ISI Color Space Conversion RGB To YCrCb Set 2 Register" name="ISI_R2Y_SET2" offset="0x20" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C6" mask="0x0000007F" name="C6"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C7" mask="0x00007F00" name="C7"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C8" mask="0x007F0000" name="C8"/>
          <bitfield caption="Color Space Conversion Blue Component Offset" mask="0x01000000" name="Boff"/>
        </register>
        <register caption="ISI Control Register" name="ISI_CR" offset="0x24" rw="W" size="4">
          <bitfield caption="ISI Module Enable Request" mask="0x00000001" name="ISI_EN"/>
          <bitfield caption="ISI Module Disable Request" mask="0x00000002" name="ISI_DIS"/>
          <bitfield caption="ISI Software Reset Request" mask="0x00000004" name="ISI_SRST"/>
          <bitfield caption="ISI Codec Request" mask="0x00000100" name="ISI_CDC"/>
        </register>
        <register caption="ISI Status Register" name="ISI_SR" offset="0x28" rw="R" size="4">
          <bitfield caption="Module Enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Module Disable Request has Terminated (cleared on read)" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Module Software Reset Request has Terminated (cleared on read)" mask="0x00000004" name="SRST"/>
          <bitfield caption="Pending Codec Request" mask="0x00000100" name="CDC_PND"/>
          <bitfield caption="Vertical Synchronization (cleared on read)" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer has Terminated (cleared on read)" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer has Terminated (cleared on read)" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Synchronization in Progress" mask="0x00080000" name="SIP"/>
          <bitfield caption="Preview Datapath Overflow (cleared on read)" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec Datapath Overflow (cleared on read)" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="CRC Synchronization Error (cleared on read)" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overrun (cleared on read)" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="ISI Interrupt Enable Register" name="ISI_IER" offset="0x2C" rw="W" size="4" atomic-op="set:ISI_IMR">
          <bitfield caption="Disable Done Interrupt Enable" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Software Reset Interrupt Enable" mask="0x00000004" name="SRST"/>
          <bitfield caption="Vertical Synchronization Interrupt Enable" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer Done Interrupt Enable" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer Done Interrupt Enable" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Preview Datapath Overflow Interrupt Enable" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec Datapath Overflow Interrupt Enable" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="Embedded Synchronization CRC Error Interrupt Enable" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overflow Interrupt Enable" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="ISI Interrupt Disable Register" name="ISI_IDR" offset="0x30" rw="W" size="4" atomic-op="clear:ISI_IMR">
          <bitfield caption="Disable Done Interrupt Disable" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Software Reset Interrupt Disable" mask="0x00000004" name="SRST"/>
          <bitfield caption="Vertical Synchronization Interrupt Disable" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer Done Interrupt Disable" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer Done Interrupt Disable" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Preview Datapath Overflow Interrupt Disable" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec Datapath Overflow Interrupt Disable" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="Embedded Synchronization CRC Error Interrupt Disable" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overflow Interrupt Disable" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="ISI Interrupt Mask Register" name="ISI_IMR" offset="0x34" rw="R" size="4" atomic-op="read:ISI_IMR">
          <bitfield caption="Module Disable Operation Completed" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Software Reset Completed" mask="0x00000004" name="SRST"/>
          <bitfield caption="Vertical Synchronization" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer Completed" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer Completed" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Preview FIFO Overflow" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec FIFO Overflow" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="CRC Synchronization Error" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overrun" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="DMA Channel Enable Register" name="ISI_DMA_CHER" offset="0x38" rw="W" size="4" atomic-op="set:ISI_DMA_CHSR">
          <bitfield caption="Preview Channel Enable" mask="0x00000001" name="P_CH_EN"/>
          <bitfield caption="Codec Channel Enable" mask="0x00000002" name="C_CH_EN"/>
        </register>
        <register caption="DMA Channel Disable Register" name="ISI_DMA_CHDR" offset="0x3C" rw="W" size="4" atomic-op="clear:ISI_DMA_CHSR">
          <bitfield caption="Preview Channel Disable Request" mask="0x00000001" name="P_CH_DIS"/>
          <bitfield caption="Codec Channel Disable Request" mask="0x00000002" name="C_CH_DIS"/>
        </register>
        <register caption="DMA Channel Status Register" name="ISI_DMA_CHSR" offset="0x40" rw="R" size="4">
          <bitfield caption="Preview DMA Channel Status" mask="0x00000001" name="P_CH_S"/>
          <bitfield caption="Code DMA Channel Status" mask="0x00000002" name="C_CH_S"/>
        </register>
        <register caption="DMA Preview Base Address Register" name="ISI_DMA_P_ADDR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Preview Image Base Address" mask="0xFFFFFFFC" name="P_ADDR"/>
        </register>
        <register caption="DMA Preview Control Register" name="ISI_DMA_P_CTRL" offset="0x48" rw="RW" size="4">
          <bitfield caption="Descriptor Fetch Control Bit" mask="0x00000001" name="P_FETCH"/>
          <bitfield caption="Descriptor Writeback Control Bit" mask="0x00000002" name="P_WB"/>
          <bitfield caption="Transfer Done Flag Control" mask="0x00000004" name="P_IEN"/>
          <bitfield caption="Preview Transfer Done" mask="0x00000008" name="P_DONE"/>
        </register>
        <register caption="DMA Preview Descriptor Address Register" name="ISI_DMA_P_DSCR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Preview Descriptor Base Address" mask="0xFFFFFFFC" name="P_DSCR"/>
        </register>
        <register caption="DMA Codec Base Address Register" name="ISI_DMA_C_ADDR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Codec Image Base Address" mask="0xFFFFFFFC" name="C_ADDR"/>
        </register>
        <register caption="DMA Codec Control Register" name="ISI_DMA_C_CTRL" offset="0x54" rw="RW" size="4">
          <bitfield caption="Descriptor Fetch Control Bit" mask="0x00000001" name="C_FETCH"/>
          <bitfield caption="Descriptor Writeback Control Bit" mask="0x00000002" name="C_WB"/>
          <bitfield caption="Transfer Done Flag Control" mask="0x00000004" name="C_IEN"/>
          <bitfield caption="Codec Transfer Done" mask="0x00000008" name="C_DONE"/>
        </register>
        <register caption="DMA Codec Descriptor Address Register" name="ISI_DMA_C_DSCR" offset="0x58" rw="RW" size="4">
          <bitfield caption="Codec Descriptor Base Address" mask="0xFFFFFFFC" name="C_DSCR"/>
        </register>
        <register caption="Write Protection Mode Register" name="ISI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key Password" mask="0xFFFFFF00" name="WPKEY" values="ISI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ISI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="ISI_CFG1__THMASK">
        <value caption="Only 4 beats AHB burst allowed" name="BEATS_4" value="0x0"/>
        <value caption="Only 4 and 8 beats AHB burst allowed" name="BEATS_8" value="0x1"/>
        <value caption="4, 8 and 16 beats AHB burst allowed" name="BEATS_16" value="0x2"/>
      </value-group>
      <value-group caption="" name="ISI_CFG2__YCC_SWAP">
        <value caption="Byte 0 Cb(i)Byte 1 Y(i)Byte 2 Cr(i)Byte 3 Y(i+1)" name="DEFAULT" value="0x0"/>
        <value caption="Byte 0 Cr(i)Byte 1 Y(i)Byte 2 Cb(i)Byte 3 Y(i+1)" name="MODE1" value="0x1"/>
        <value caption="Byte 0 Y(i)Byte 1 Cb(i)Byte 2 Y(i+1)Byte 3 Cr(i)" name="MODE2" value="0x2"/>
        <value caption="Byte 0 Y(i)Byte 1 Cr(i)Byte 2 Y(i+1)Byte 3 Cb(i)" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISI_CFG2__RGB_CFG">
        <value caption="Byte 0 R/G(MSB)Byte 1 G(LSB)/BByte 2 R/G(MSB)Byte 3 G(LSB)/B" name="DEFAULT" value="0x0"/>
        <value caption="Byte 0 B/G(MSB)Byte 1 G(LSB)/RByte 2 B/G(MSB)Byte 3 G(LSB)/R" name="MODE1" value="0x1"/>
        <value caption="Byte 0 G(LSB)/RByte 1 B/G(MSB)Byte 2 G(LSB)/RByte 3 B/G(MSB)" name="MODE2" value="0x2"/>
        <value caption="Byte 0 G(LSB)/BByte 1 R/G(MSB)Byte 2 G(LSB)/BByte 3 R/G(MSB)" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x495349"/>
      </value-group>
    </module>
    <module name="MATRIX" caption="AHB Bus Matrix" id="11282" version="L">
      <register-group name="MATRIX_PR" size="8">
        <register caption="Priority Register A for Slave 0" name="MATRIX_PRAS" offset="0x00" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 0" name="MATRIX_PRBS" offset="0x04" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
        </register>
      </register-group>
      <register-group name="MATRIX">
        <register caption="Master Configuration Register 0" name="MATRIX_MCFG" offset="0x0" rw="RW" size="4" count="12">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG__ULBT"/>
        </register>
        <register caption="Slave Configuration Register 0" name="MATRIX_SCFG" offset="0x40" rw="RW" size="4" count="9">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register-group caption="Priority Register A for Slave 0" offset="0x0080" name="MATRIX_PR" size="8" count="9" name-in-module="MATRIX_PR"/>
        <register caption="Master Remap Control Register" name="MATRIX_MRCR" offset="0x0100" rw="RW" size="4">
          <bitfield caption="Remap Command Bit for Master 0" mask="0x00000001" name="RCB0"/>
          <bitfield caption="Remap Command Bit for Master 1" mask="0x00000002" name="RCB1"/>
          <bitfield caption="Remap Command Bit for Master 2" mask="0x00000004" name="RCB2"/>
          <bitfield caption="Remap Command Bit for Master 3" mask="0x00000008" name="RCB3"/>
          <bitfield caption="Remap Command Bit for Master 4" mask="0x00000010" name="RCB4"/>
          <bitfield caption="Remap Command Bit for Master 5" mask="0x00000020" name="RCB5"/>
          <bitfield caption="Remap Command Bit for Master 6" mask="0x00000040" name="RCB6"/>
          <bitfield caption="Remap Command Bit for Master 7" mask="0x00000080" name="RCB7"/>
          <bitfield caption="Remap Command Bit for Master 8" mask="0x00000100" name="RCB8"/>
          <bitfield caption="Remap Command Bit for Master 9" mask="0x00000200" name="RCB9"/>
          <bitfield caption="Remap Command Bit for Master 10" mask="0x00000400" name="RCB10"/>
          <bitfield caption="Remap Command Bit for Master 11" mask="0x00000800" name="RCB11"/>
          <bitfield caption="Remap Command Bit for Master 12" mask="0x00001000" name="RCB12"/>
        </register>
        <register caption="CAN0 Configuration Register" name="CCFG_CAN0" offset="0x0110" rw="RW" size="4">
          <bitfield caption="CAN0 DMA Base Address" mask="0xFFFF0000" name="CAN0DMABA"/>
        </register>
        <register caption="System I/O and CAN1 Configuration Register" name="CCFG_SYSIO" offset="0x0114" rw="RW" size="4">
          <bitfield caption="PB4 or TDI Assignment" mask="0x00000010" name="SYSIO4"/>
          <bitfield caption="PB5 or TDO/TRACESWO Assignment" mask="0x00000020" name="SYSIO5"/>
          <bitfield caption="PB6 or TMS/SWDIO Assignment" mask="0x00000040" name="SYSIO6"/>
          <bitfield caption="PB7 or TCK/SWCLK Assignment" mask="0x00000080" name="SYSIO7"/>
          <bitfield caption="PB12 or ERASE Assignment" mask="0x00001000" name="SYSIO12"/>
          <bitfield caption="CAN1 DMA Base Address" mask="0xFFFF0000" name="CAN1DMABA"/>
        </register>
        <register caption="Peripheral Clock Configuration Register" name="CCFG_PCCR" offset="0x0118" rw="RW" size="4">
          <bitfield caption="TC0 Clock Configuration" mask="0x00100000" name="TC0CC"/>
          <bitfield caption="I2SC0 Clock Configuration" mask="0x00200000" name="I2SC0CC"/>
          <bitfield caption="I2SC1 Clock Configuration" mask="0x00400000" name="I2SC1CC"/>
        </register>
        <register caption="Dynamic Clock Gating Register" name="CCFG_DYNCKG" offset="0x011C" rw="RW" size="4">
          <bitfield caption="MATRIX Dynamic Clock Gating" mask="0x00000001" name="MATCKG"/>
          <bitfield caption="Bridge Dynamic Clock Gating Enable" mask="0x00000002" name="BRIDCKG"/>
          <bitfield caption="EFC Dynamic Clock Gating Enable" mask="0x00000004" name="EFCCKG"/>
        </register>
        <register caption="SMC NAND Flash Chip Select Configuration Register" name="CCFG_SMCNFCS" offset="0x0124" rw="RW" size="4">
          <bitfield caption="SMC NAND Flash Chip Select 0 Assignment" mask="0x00000001" name="SMC_NFCS0"/>
          <bitfield caption="SMC NAND Flash Chip Select 1 Assignment" mask="0x00000002" name="SMC_NFCS1"/>
          <bitfield caption="SMC NAND Flash Chip Select 2 Assignment" mask="0x00000004" name="SMC_NFCS2"/>
          <bitfield caption="SMC NAND Flash Chip Select 3 Assignment" mask="0x00000008" name="SMC_NFCS3"/>
          <bitfield caption="SDRAM Enable" mask="0x00000010" name="SDRAMEN"/>
        </register>
        <register caption="Write Protection Mode Register" name="MATRIX_WPMR" offset="0x01E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MATRIX_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="MATRIX_WPSR" offset="0x01E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="MATRIX_MCFG__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLTD_LENGTH" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE_ACCESS" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4BEAT_BURST" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8BEAT_BURST" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16BEAT_BURST" value="0x4"/>
        <value caption="32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32BEAT_BURST" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64BEAT_BURST" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats." name="_128BEAT_BURST" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x4D4154"/>
      </value-group>
    </module>
    <module name="MCAN" caption="Controller Area Network" id="11273" version="N">
      <register-group name="MCAN">
        <register caption="Core Release Register" name="MCAN_CREL" offset="0x00" rw="R" size="4">
          <bitfield caption="Timestamp Day" mask="0x000000FF" name="DAY"/>
          <bitfield caption="Timestamp Month" mask="0x0000FF00" name="MON"/>
          <bitfield caption="Timestamp Year" mask="0x000F0000" name="YEAR"/>
          <bitfield caption="Sub-step of Core Release" mask="0x00F00000" name="SUBSTEP"/>
          <bitfield caption="Step of Core Release" mask="0x0F000000" name="STEP"/>
          <bitfield caption="Core Release" mask="0xF0000000" name="REL"/>
        </register>
        <register caption="Endian Register" name="MCAN_ENDN" offset="0x04" rw="R" size="4">
          <bitfield caption="Endianness Test Value" mask="0xFFFFFFFF" name="ETV"/>
        </register>
        <register caption="Customer Register" name="MCAN_CUST" offset="0x08" rw="RW" size="4">
          <bitfield caption="Customer-specific Value" mask="0xFFFFFFFF" name="CSV"/>
        </register>
        <register caption="Data Bit Timing and Prescaler Register" name="MCAN_DBTP" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Data (Re) Synchronization Jump Width" mask="0x00000007" name="DSJW"/>
          <bitfield caption="Data Time Segment After Sample Point" mask="0x000000F0" name="DTSEG2"/>
          <bitfield caption="Data Time Segment Before Sample Point" mask="0x00001F00" name="DTSEG1"/>
          <bitfield caption="Data Bit Rate Prescaler" mask="0x001F0000" name="DBRP"/>
          <bitfield caption="Transmitter Delay Compensation" mask="0x00800000" name="TDC" values="MCAN_DBTP__TDC"/>
        </register>
        <register caption="Test Register" name="MCAN_TEST" offset="0x10" rw="RW" size="4">
          <bitfield caption="Loop Back Mode (read/write)" mask="0x00000010" name="LBCK" values="MCAN_TEST__LBCK"/>
          <bitfield caption="Control of Transmit Pin (read/write)" mask="0x00000060" name="TX" values="MCAN_TEST__TX"/>
          <bitfield caption="Receive Pin (read-only)" mask="0x00000080" name="RX"/>
        </register>
        <register caption="RAM Watchdog Register" name="MCAN_RWD" offset="0x14" rw="RW" size="4">
          <bitfield caption="Watchdog Configuration (read/write)" mask="0x000000FF" name="WDC"/>
          <bitfield caption="Watchdog Value (read-only)" mask="0x0000FF00" name="WDV"/>
        </register>
        <register caption="CC Control Register" name="MCAN_CCCR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Initialization (read/write)" mask="0x00000001" name="INIT" values="MCAN_CCCR__INIT"/>
          <bitfield caption="Configuration Change Enable (read/write, write protection)" mask="0x00000002" name="CCE" values="MCAN_CCCR__CCE"/>
          <bitfield caption="Restricted Operation Mode (read/write, write protection against '1')" mask="0x00000004" name="ASM" values="MCAN_CCCR__ASM"/>
          <bitfield caption="Clock Stop Acknowledge (read-only)" mask="0x00000008" name="CSA"/>
          <bitfield caption="Clock Stop Request (read/write)" mask="0x00000010" name="CSR" values="MCAN_CCCR__CSR"/>
          <bitfield caption="Bus Monitoring Mode (read/write, write protection against '1')" mask="0x00000020" name="MON" values="MCAN_CCCR__MON"/>
          <bitfield caption="Disable Automatic Retransmission (read/write, write protection)" mask="0x00000040" name="DAR" values="MCAN_CCCR__DAR"/>
          <bitfield caption="Test Mode Enable (read/write, write protection against '1')" mask="0x00000080" name="TEST" values="MCAN_CCCR__TEST"/>
          <bitfield caption="CAN FD Operation Enable (read/write, write protection)" mask="0x00000100" name="FDOE" values="MCAN_CCCR__FDOE"/>
          <bitfield caption="Bit Rate Switching Enable (read/write, write protection)" mask="0x00000200" name="BRSE" values="MCAN_CCCR__BRSE"/>
          <bitfield caption="Protocol Exception Event Handling (read/write, write protection)" mask="0x00001000" name="PXHD"/>
          <bitfield caption="Edge Filtering during Bus Integration (read/write, write protection)" mask="0x00002000" name="EFBI"/>
          <bitfield caption="Transmit Pause (read/write, write protection)" mask="0x00004000" name="TXP"/>
          <bitfield caption="Non-ISO Operation" mask="0x00008000" name="NISO"/>
        </register>
        <register caption="Nominal Bit Timing and Prescaler Register" name="MCAN_NBTP" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Nominal Time Segment After Sample Point" mask="0x0000007F" name="NTSEG2"/>
          <bitfield caption="Nominal Time Segment Before Sample Point" mask="0x0000FF00" name="NTSEG1"/>
          <bitfield caption="Nominal Bit Rate Prescaler" mask="0x01FF0000" name="NBRP"/>
          <bitfield caption="Nominal (Re) Synchronization Jump Width" mask="0xFE000000" name="NSJW"/>
        </register>
        <register caption="Timestamp Counter Configuration Register" name="MCAN_TSCC" offset="0x20" rw="RW" size="4">
          <bitfield caption="Timestamp Select" mask="0x00000003" name="TSS" values="MCAN_TSCC__TSS"/>
          <bitfield caption="Timestamp Counter Prescaler" mask="0x000F0000" name="TCP"/>
        </register>
        <register caption="Timestamp Counter Value Register" name="MCAN_TSCV" offset="0x24" rw="RW" size="4">
          <bitfield caption="Timestamp Counter (cleared on write)" mask="0x0000FFFF" name="TSC"/>
        </register>
        <register caption="Timeout Counter Configuration Register" name="MCAN_TOCC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Enable Timeout Counter" mask="0x00000001" name="ETOC" values="MCAN_TOCC__ETOC"/>
          <bitfield caption="Timeout Select" mask="0x00000006" name="TOS" values="MCAN_TOCC__TOS"/>
          <bitfield caption="Timeout Period" mask="0xFFFF0000" name="TOP"/>
        </register>
        <register caption="Timeout Counter Value Register" name="MCAN_TOCV" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Timeout Counter (cleared on write)" mask="0x0000FFFF" name="TOC"/>
        </register>
        <register caption="Error Counter Register" name="MCAN_ECR" offset="0x40" rw="R" size="4">
          <bitfield caption="Transmit Error Counter" mask="0x000000FF" name="TEC"/>
          <bitfield caption="Receive Error Counter" mask="0x00007F00" name="REC"/>
          <bitfield caption="Receive Error Passive" mask="0x00008000" name="RP"/>
          <bitfield caption="CAN Error Logging (cleared on read)" mask="0x00FF0000" name="CEL"/>
        </register>
        <register caption="Protocol Status Register" name="MCAN_PSR" offset="0x44" rw="R" size="4">
          <bitfield caption="Last Error Code (set to 111 on read)" mask="0x00000007" name="LEC" values="MCAN_PSR__LEC"/>
          <bitfield caption="Activity" mask="0x00000018" name="ACT" values="MCAN_PSR__ACT"/>
          <bitfield caption="Error Passive" mask="0x00000020" name="EP"/>
          <bitfield caption="Warning Status" mask="0x00000040" name="EW"/>
          <bitfield caption="Bus_Off Status" mask="0x00000080" name="BO"/>
          <bitfield caption="Data Phase Last Error Code (set to 111 on read)" mask="0x00000700" name="DLEC"/>
          <bitfield caption="ESI Flag of Last Received CAN FD Message (cleared on read)" mask="0x00000800" name="RESI"/>
          <bitfield caption="BRS Flag of Last Received CAN FD Message (cleared on read)" mask="0x00001000" name="RBRS"/>
          <bitfield caption="Received a CAN FD Message (cleared on read)" mask="0x00002000" name="RFDF"/>
          <bitfield caption="Protocol Exception Event (cleared on read)" mask="0x00004000" name="PXE"/>
          <bitfield caption="Transmitter Delay Compensation Value" mask="0x007F0000" name="TDCV"/>
        </register>
        <register caption="Transmit Delay Compensation Register" name="MCAN_TDCR" offset="0x48" rw="RW" size="4">
          <bitfield caption="Transmitter Delay Compensation Filter" mask="0x0000007F" name="TDCF"/>
          <bitfield caption="Transmitter Delay Compensation Offset" mask="0x00007F00" name="TDCO"/>
        </register>
        <register caption="Interrupt Register" name="MCAN_IR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 New Message" mask="0x00000001" name="RF0N"/>
          <bitfield caption="Receive FIFO 0 Watermark Reached" mask="0x00000002" name="RF0W"/>
          <bitfield caption="Receive FIFO 0 Full" mask="0x00000004" name="RF0F"/>
          <bitfield caption="Receive FIFO 0 Message Lost" mask="0x00000008" name="RF0L"/>
          <bitfield caption="Receive FIFO 1 New Message" mask="0x00000010" name="RF1N"/>
          <bitfield caption="Receive FIFO 1 Watermark Reached" mask="0x00000020" name="RF1W"/>
          <bitfield caption="Receive FIFO 1 Full" mask="0x00000040" name="RF1F"/>
          <bitfield caption="Receive FIFO 1 Message Lost" mask="0x00000080" name="RF1L"/>
          <bitfield caption="High Priority Message" mask="0x00000100" name="HPM"/>
          <bitfield caption="Transmission Completed" mask="0x00000200" name="TC"/>
          <bitfield caption="Transmission Cancellation Finished" mask="0x00000400" name="TCF"/>
          <bitfield caption="Tx FIFO Empty" mask="0x00000800" name="TFE"/>
          <bitfield caption="Tx Event FIFO New Entry" mask="0x00001000" name="TEFN"/>
          <bitfield caption="Tx Event FIFO Watermark Reached" mask="0x00002000" name="TEFW"/>
          <bitfield caption="Tx Event FIFO Full" mask="0x00004000" name="TEFF"/>
          <bitfield caption="Tx Event FIFO Element Lost" mask="0x00008000" name="TEFL"/>
          <bitfield caption="Timestamp Wraparound" mask="0x00010000" name="TSW"/>
          <bitfield caption="Message RAM Access Failure" mask="0x00020000" name="MRAF"/>
          <bitfield caption="Timeout Occurred" mask="0x00040000" name="TOO"/>
          <bitfield caption="Message stored to Dedicated Receive Buffer" mask="0x00080000" name="DRX"/>
          <bitfield caption="Bit Error Corrected" mask="0x00100000" name="BEC"/>
          <bitfield caption="Bit Error Uncorrected" mask="0x00200000" name="BEU"/>
          <bitfield caption="Error Logging Overflow" mask="0x00400000" name="ELO"/>
          <bitfield caption="Error Passive" mask="0x00800000" name="EP"/>
          <bitfield caption="Warning Status" mask="0x01000000" name="EW"/>
          <bitfield caption="Bus_Off Status" mask="0x02000000" name="BO"/>
          <bitfield caption="Watchdog Interrupt" mask="0x04000000" name="WDI"/>
          <bitfield caption="Protocol Error in Arbitration Phase" mask="0x08000000" name="PEA"/>
          <bitfield caption="Protocol Error in Data Phase" mask="0x10000000" name="PED"/>
          <bitfield caption="Access to Reserved Address" mask="0x20000000" name="ARA"/>
        </register>
        <register caption="Interrupt Enable Register" name="MCAN_IE" offset="0x54" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 New Message Interrupt Enable" mask="0x00000001" name="RF0NE"/>
          <bitfield caption="Receive FIFO 0 Watermark Reached Interrupt Enable" mask="0x00000002" name="RF0WE"/>
          <bitfield caption="Receive FIFO 0 Full Interrupt Enable" mask="0x00000004" name="RF0FE"/>
          <bitfield caption="Receive FIFO 0 Message Lost Interrupt Enable" mask="0x00000008" name="RF0LE"/>
          <bitfield caption="Receive FIFO 1 New Message Interrupt Enable" mask="0x00000010" name="RF1NE"/>
          <bitfield caption="Receive FIFO 1 Watermark Reached Interrupt Enable" mask="0x00000020" name="RF1WE"/>
          <bitfield caption="Receive FIFO 1 Full Interrupt Enable" mask="0x00000040" name="RF1FE"/>
          <bitfield caption="Receive FIFO 1 Message Lost Interrupt Enable" mask="0x00000080" name="RF1LE"/>
          <bitfield caption="High Priority Message Interrupt Enable" mask="0x00000100" name="HPME"/>
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000200" name="TCE"/>
          <bitfield caption="Transmission Cancellation Finished Interrupt Enable" mask="0x00000400" name="TCFE"/>
          <bitfield caption="Tx FIFO Empty Interrupt Enable" mask="0x00000800" name="TFEE"/>
          <bitfield caption="Tx Event FIFO New Entry Interrupt Enable" mask="0x00001000" name="TEFNE"/>
          <bitfield caption="Tx Event FIFO Watermark Reached Interrupt Enable" mask="0x00002000" name="TEFWE"/>
          <bitfield caption="Tx Event FIFO Full Interrupt Enable" mask="0x00004000" name="TEFFE"/>
          <bitfield caption="Tx Event FIFO Event Lost Interrupt Enable" mask="0x00008000" name="TEFLE"/>
          <bitfield caption="Timestamp Wraparound Interrupt Enable" mask="0x00010000" name="TSWE"/>
          <bitfield caption="Message RAM Access Failure Interrupt Enable" mask="0x00020000" name="MRAFE"/>
          <bitfield caption="Timeout Occurred Interrupt Enable" mask="0x00040000" name="TOOE"/>
          <bitfield caption="Message stored to Dedicated Receive Buffer Interrupt Enable" mask="0x00080000" name="DRXE"/>
          <bitfield caption="Bit Error Corrected Interrupt Enable" mask="0x00100000" name="BECE"/>
          <bitfield caption="Bit Error Uncorrected Interrupt Enable" mask="0x00200000" name="BEUE"/>
          <bitfield caption="Error Logging Overflow Interrupt Enable" mask="0x00400000" name="ELOE"/>
          <bitfield caption="Error Passive Interrupt Enable" mask="0x00800000" name="EPE"/>
          <bitfield caption="Warning Status Interrupt Enable" mask="0x01000000" name="EWE"/>
          <bitfield caption="Bus_Off Status Interrupt Enable" mask="0x02000000" name="BOE"/>
          <bitfield caption="Watchdog Interrupt Enable" mask="0x04000000" name="WDIE"/>
          <bitfield caption="Protocol Error in Arbitration Phase Enable" mask="0x08000000" name="PEAE"/>
          <bitfield caption="Protocol Error in Data Phase Enable" mask="0x10000000" name="PEDE"/>
          <bitfield caption="Access to Reserved Address Enable" mask="0x20000000" name="ARAE"/>
        </register>
        <register caption="Interrupt Line Select Register" name="MCAN_ILS" offset="0x58" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 New Message Interrupt Line" mask="0x00000001" name="RF0NL"/>
          <bitfield caption="Receive FIFO 0 Watermark Reached Interrupt Line" mask="0x00000002" name="RF0WL"/>
          <bitfield caption="Receive FIFO 0 Full Interrupt Line" mask="0x00000004" name="RF0FL"/>
          <bitfield caption="Receive FIFO 0 Message Lost Interrupt Line" mask="0x00000008" name="RF0LL"/>
          <bitfield caption="Receive FIFO 1 New Message Interrupt Line" mask="0x00000010" name="RF1NL"/>
          <bitfield caption="Receive FIFO 1 Watermark Reached Interrupt Line" mask="0x00000020" name="RF1WL"/>
          <bitfield caption="Receive FIFO 1 Full Interrupt Line" mask="0x00000040" name="RF1FL"/>
          <bitfield caption="Receive FIFO 1 Message Lost Interrupt Line" mask="0x00000080" name="RF1LL"/>
          <bitfield caption="High Priority Message Interrupt Line" mask="0x00000100" name="HPML"/>
          <bitfield caption="Transmission Completed Interrupt Line" mask="0x00000200" name="TCL"/>
          <bitfield caption="Transmission Cancellation Finished Interrupt Line" mask="0x00000400" name="TCFL"/>
          <bitfield caption="Tx FIFO Empty Interrupt Line" mask="0x00000800" name="TFEL"/>
          <bitfield caption="Tx Event FIFO New Entry Interrupt Line" mask="0x00001000" name="TEFNL"/>
          <bitfield caption="Tx Event FIFO Watermark Reached Interrupt Line" mask="0x00002000" name="TEFWL"/>
          <bitfield caption="Tx Event FIFO Full Interrupt Line" mask="0x00004000" name="TEFFL"/>
          <bitfield caption="Tx Event FIFO Event Lost Interrupt Line" mask="0x00008000" name="TEFLL"/>
          <bitfield caption="Timestamp Wraparound Interrupt Line" mask="0x00010000" name="TSWL"/>
          <bitfield caption="Message RAM Access Failure Interrupt Line" mask="0x00020000" name="MRAFL"/>
          <bitfield caption="Timeout Occurred Interrupt Line" mask="0x00040000" name="TOOL"/>
          <bitfield caption="Message stored to Dedicated Receive Buffer Interrupt Line" mask="0x00080000" name="DRXL"/>
          <bitfield caption="Bit Error Corrected Interrupt Line" mask="0x00100000" name="BECL"/>
          <bitfield caption="Bit Error Uncorrected Interrupt Line" mask="0x00200000" name="BEUL"/>
          <bitfield caption="Error Logging Overflow Interrupt Line" mask="0x00400000" name="ELOL"/>
          <bitfield caption="Error Passive Interrupt Line" mask="0x00800000" name="EPL"/>
          <bitfield caption="Warning Status Interrupt Line" mask="0x01000000" name="EWL"/>
          <bitfield caption="Bus_Off Status Interrupt Line" mask="0x02000000" name="BOL"/>
          <bitfield caption="Watchdog Interrupt Line" mask="0x04000000" name="WDIL"/>
          <bitfield caption="Protocol Error in Arbitration Phase Line" mask="0x08000000" name="PEAL"/>
          <bitfield caption="Protocol Error in Data Phase Line" mask="0x10000000" name="PEDL"/>
          <bitfield caption="Access to Reserved Address Line" mask="0x20000000" name="ARAL"/>
        </register>
        <register caption="Interrupt Line Enable Register" name="MCAN_ILE" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Enable Interrupt Line 0" mask="0x00000001" name="EINT0"/>
          <bitfield caption="Enable Interrupt Line 1" mask="0x00000002" name="EINT1"/>
        </register>
        <register caption="Global Filter Configuration Register" name="MCAN_GFC" offset="0x80" rw="RW" size="4">
          <bitfield caption="Reject Remote Frames Extended" mask="0x00000001" name="RRFE" values="MCAN_GFC__RRFE"/>
          <bitfield caption="Reject Remote Frames Standard" mask="0x00000002" name="RRFS" values="MCAN_GFC__RRFS"/>
          <bitfield caption="Accept Non-matching Frames Extended" mask="0x0000000C" name="ANFE" values="MCAN_GFC__ANFE"/>
          <bitfield caption="Accept Non-matching Frames Standard" mask="0x00000030" name="ANFS" values="MCAN_GFC__ANFS"/>
        </register>
        <register caption="Standard ID Filter Configuration Register" name="MCAN_SIDFC" offset="0x84" rw="RW" size="4">
          <bitfield caption="Filter List Standard Start Address" mask="0x0000FFFC" name="FLSSA"/>
          <bitfield caption="List Size Standard" mask="0x00FF0000" name="LSS"/>
        </register>
        <register caption="Extended ID Filter Configuration Register" name="MCAN_XIDFC" offset="0x88" rw="RW" size="4">
          <bitfield caption="Filter List Extended Start Address" mask="0x0000FFFC" name="FLESA"/>
          <bitfield caption="List Size Extended" mask="0x007F0000" name="LSE"/>
        </register>
        <register caption="Extended ID AND Mask Register" name="MCAN_XIDAM" offset="0x90" rw="RW" size="4">
          <bitfield caption="Extended ID Mask" mask="0x1FFFFFFF" name="EIDM"/>
        </register>
        <register caption="High Priority Message Status Register" name="MCAN_HPMS" offset="0x94" rw="R" size="4">
          <bitfield caption="Buffer Index" mask="0x0000003F" name="BIDX"/>
          <bitfield caption="Message Storage Indicator" mask="0x000000C0" name="MSI" values="MCAN_HPMS__MSI"/>
          <bitfield caption="Filter Index" mask="0x00007F00" name="FIDX"/>
          <bitfield caption="Filter List" mask="0x00008000" name="FLST"/>
        </register>
        <register caption="New Data 1 Register" name="MCAN_NDAT1" offset="0x98" rw="RW" size="4">
          <bitfield caption="New Data" mask="0x00000001" name="ND0"/>
          <bitfield caption="New Data" mask="0x00000002" name="ND1"/>
          <bitfield caption="New Data" mask="0x00000004" name="ND2"/>
          <bitfield caption="New Data" mask="0x00000008" name="ND3"/>
          <bitfield caption="New Data" mask="0x00000010" name="ND4"/>
          <bitfield caption="New Data" mask="0x00000020" name="ND5"/>
          <bitfield caption="New Data" mask="0x00000040" name="ND6"/>
          <bitfield caption="New Data" mask="0x00000080" name="ND7"/>
          <bitfield caption="New Data" mask="0x00000100" name="ND8"/>
          <bitfield caption="New Data" mask="0x00000200" name="ND9"/>
          <bitfield caption="New Data" mask="0x00000400" name="ND10"/>
          <bitfield caption="New Data" mask="0x00000800" name="ND11"/>
          <bitfield caption="New Data" mask="0x00001000" name="ND12"/>
          <bitfield caption="New Data" mask="0x00002000" name="ND13"/>
          <bitfield caption="New Data" mask="0x00004000" name="ND14"/>
          <bitfield caption="New Data" mask="0x00008000" name="ND15"/>
          <bitfield caption="New Data" mask="0x00010000" name="ND16"/>
          <bitfield caption="New Data" mask="0x00020000" name="ND17"/>
          <bitfield caption="New Data" mask="0x00040000" name="ND18"/>
          <bitfield caption="New Data" mask="0x00080000" name="ND19"/>
          <bitfield caption="New Data" mask="0x00100000" name="ND20"/>
          <bitfield caption="New Data" mask="0x00200000" name="ND21"/>
          <bitfield caption="New Data" mask="0x00400000" name="ND22"/>
          <bitfield caption="New Data" mask="0x00800000" name="ND23"/>
          <bitfield caption="New Data" mask="0x01000000" name="ND24"/>
          <bitfield caption="New Data" mask="0x02000000" name="ND25"/>
          <bitfield caption="New Data" mask="0x04000000" name="ND26"/>
          <bitfield caption="New Data" mask="0x08000000" name="ND27"/>
          <bitfield caption="New Data" mask="0x10000000" name="ND28"/>
          <bitfield caption="New Data" mask="0x20000000" name="ND29"/>
          <bitfield caption="New Data" mask="0x40000000" name="ND30"/>
          <bitfield caption="New Data" mask="0x80000000" name="ND31"/>
        </register>
        <register caption="New Data 2 Register" name="MCAN_NDAT2" offset="0x9C" rw="RW" size="4">
          <bitfield caption="New Data" mask="0x00000001" name="ND32"/>
          <bitfield caption="New Data" mask="0x00000002" name="ND33"/>
          <bitfield caption="New Data" mask="0x00000004" name="ND34"/>
          <bitfield caption="New Data" mask="0x00000008" name="ND35"/>
          <bitfield caption="New Data" mask="0x00000010" name="ND36"/>
          <bitfield caption="New Data" mask="0x00000020" name="ND37"/>
          <bitfield caption="New Data" mask="0x00000040" name="ND38"/>
          <bitfield caption="New Data" mask="0x00000080" name="ND39"/>
          <bitfield caption="New Data" mask="0x00000100" name="ND40"/>
          <bitfield caption="New Data" mask="0x00000200" name="ND41"/>
          <bitfield caption="New Data" mask="0x00000400" name="ND42"/>
          <bitfield caption="New Data" mask="0x00000800" name="ND43"/>
          <bitfield caption="New Data" mask="0x00001000" name="ND44"/>
          <bitfield caption="New Data" mask="0x00002000" name="ND45"/>
          <bitfield caption="New Data" mask="0x00004000" name="ND46"/>
          <bitfield caption="New Data" mask="0x00008000" name="ND47"/>
          <bitfield caption="New Data" mask="0x00010000" name="ND48"/>
          <bitfield caption="New Data" mask="0x00020000" name="ND49"/>
          <bitfield caption="New Data" mask="0x00040000" name="ND50"/>
          <bitfield caption="New Data" mask="0x00080000" name="ND51"/>
          <bitfield caption="New Data" mask="0x00100000" name="ND52"/>
          <bitfield caption="New Data" mask="0x00200000" name="ND53"/>
          <bitfield caption="New Data" mask="0x00400000" name="ND54"/>
          <bitfield caption="New Data" mask="0x00800000" name="ND55"/>
          <bitfield caption="New Data" mask="0x01000000" name="ND56"/>
          <bitfield caption="New Data" mask="0x02000000" name="ND57"/>
          <bitfield caption="New Data" mask="0x04000000" name="ND58"/>
          <bitfield caption="New Data" mask="0x08000000" name="ND59"/>
          <bitfield caption="New Data" mask="0x10000000" name="ND60"/>
          <bitfield caption="New Data" mask="0x20000000" name="ND61"/>
          <bitfield caption="New Data" mask="0x40000000" name="ND62"/>
          <bitfield caption="New Data" mask="0x80000000" name="ND63"/>
        </register>
        <register caption="Receive FIFO 0 Configuration Register" name="MCAN_RXF0C" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 Start Address" mask="0x0000FFFC" name="F0SA"/>
          <bitfield caption="Receive FIFO 0 Start Address" mask="0x007F0000" name="F0S"/>
          <bitfield caption="Receive FIFO 0 Watermark" mask="0x7F000000" name="F0WM"/>
          <bitfield caption="FIFO 0 Operation Mode" mask="0x80000000" name="F0OM"/>
        </register>
        <register caption="Receive FIFO 0 Status Register" name="MCAN_RXF0S" offset="0xA4" rw="R" size="4">
          <bitfield caption="Receive FIFO 0 Fill Level" mask="0x0000007F" name="F0FL"/>
          <bitfield caption="Receive FIFO 0 Get Index" mask="0x00003F00" name="F0GI"/>
          <bitfield caption="Receive FIFO 0 Put Index" mask="0x003F0000" name="F0PI"/>
          <bitfield caption="Receive FIFO 0 Fill Level" mask="0x01000000" name="F0F"/>
          <bitfield caption="Receive FIFO 0 Message Lost" mask="0x02000000" name="RF0L"/>
        </register>
        <register caption="Receive FIFO 0 Acknowledge Register" name="MCAN_RXF0A" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 Acknowledge Index" mask="0x0000003F" name="F0AI"/>
        </register>
        <register caption="Receive Rx Buffer Configuration Register" name="MCAN_RXBC" offset="0xAC" rw="RW" size="4">
          <bitfield caption="Receive Buffer Start Address" mask="0x0000FFFC" name="RBSA"/>
        </register>
        <register caption="Receive FIFO 1 Configuration Register" name="MCAN_RXF1C" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Receive FIFO 1 Start Address" mask="0x0000FFFC" name="F1SA"/>
          <bitfield caption="Receive FIFO 1 Start Address" mask="0x007F0000" name="F1S"/>
          <bitfield caption="Receive FIFO 1 Watermark" mask="0x7F000000" name="F1WM"/>
          <bitfield caption="FIFO 1 Operation Mode" mask="0x80000000" name="F1OM"/>
        </register>
        <register caption="Receive FIFO 1 Status Register" name="MCAN_RXF1S" offset="0xB4" rw="R" size="4">
          <bitfield caption="Receive FIFO 1 Fill Level" mask="0x0000007F" name="F1FL"/>
          <bitfield caption="Receive FIFO 1 Get Index" mask="0x00003F00" name="F1GI"/>
          <bitfield caption="Receive FIFO 1 Put Index" mask="0x003F0000" name="F1PI"/>
          <bitfield caption="Receive FIFO 1 Fill Level" mask="0x01000000" name="F1F"/>
          <bitfield caption="Receive FIFO 1 Message Lost" mask="0x02000000" name="RF1L"/>
          <bitfield caption="Debug Message Status" mask="0xC0000000" name="DMS" values="MCAN_RXF1S__DMS"/>
        </register>
        <register caption="Receive FIFO 1 Acknowledge Register" name="MCAN_RXF1A" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Receive FIFO 1 Acknowledge Index" mask="0x0000003F" name="F1AI"/>
        </register>
        <register caption="Receive Buffer / FIFO Element Size Configuration Register" name="MCAN_RXESC" offset="0xBC" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 Data Field Size" mask="0x00000007" name="F0DS" values="MCAN_RXESC__F0DS"/>
          <bitfield caption="Receive FIFO 1 Data Field Size" mask="0x00000070" name="F1DS" values="MCAN_RXESC__F1DS"/>
          <bitfield caption="Receive Buffer Data Field Size" mask="0x00000700" name="RBDS" values="MCAN_RXESC__RBDS"/>
        </register>
        <register caption="Transmit Buffer Configuration Register" name="MCAN_TXBC" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Tx Buffers Start Address" mask="0x0000FFFC" name="TBSA"/>
          <bitfield caption="Number of Dedicated Transmit Buffers" mask="0x003F0000" name="NDTB"/>
          <bitfield caption="Transmit FIFO/Queue Size" mask="0x3F000000" name="TFQS"/>
          <bitfield caption="Tx FIFO/Queue Mode" mask="0x40000000" name="TFQM"/>
        </register>
        <register caption="Transmit FIFO/Queue Status Register" name="MCAN_TXFQS" offset="0xC4" rw="R" size="4">
          <bitfield caption="Tx FIFO Free Level" mask="0x0000003F" name="TFFL"/>
          <bitfield caption="Tx FIFO Get Index" mask="0x00001F00" name="TFGI"/>
          <bitfield caption="Tx FIFO/Queue Put Index" mask="0x001F0000" name="TFQPI"/>
          <bitfield caption="Tx FIFO/Queue Full" mask="0x00200000" name="TFQF"/>
        </register>
        <register caption="Transmit Buffer Element Size Configuration Register" name="MCAN_TXESC" offset="0xC8" rw="RW" size="4">
          <bitfield caption="Tx Buffer Data Field Size" mask="0x00000007" name="TBDS" values="MCAN_TXESC__TBDS"/>
        </register>
        <register caption="Transmit Buffer Request Pending Register" name="MCAN_TXBRP" offset="0xCC" rw="R" size="4">
          <bitfield caption="Transmission Request Pending for Buffer 0" mask="0x00000001" name="TRP0"/>
          <bitfield caption="Transmission Request Pending for Buffer 1" mask="0x00000002" name="TRP1"/>
          <bitfield caption="Transmission Request Pending for Buffer 2" mask="0x00000004" name="TRP2"/>
          <bitfield caption="Transmission Request Pending for Buffer 3" mask="0x00000008" name="TRP3"/>
          <bitfield caption="Transmission Request Pending for Buffer 4" mask="0x00000010" name="TRP4"/>
          <bitfield caption="Transmission Request Pending for Buffer 5" mask="0x00000020" name="TRP5"/>
          <bitfield caption="Transmission Request Pending for Buffer 6" mask="0x00000040" name="TRP6"/>
          <bitfield caption="Transmission Request Pending for Buffer 7" mask="0x00000080" name="TRP7"/>
          <bitfield caption="Transmission Request Pending for Buffer 8" mask="0x00000100" name="TRP8"/>
          <bitfield caption="Transmission Request Pending for Buffer 9" mask="0x00000200" name="TRP9"/>
          <bitfield caption="Transmission Request Pending for Buffer 10" mask="0x00000400" name="TRP10"/>
          <bitfield caption="Transmission Request Pending for Buffer 11" mask="0x00000800" name="TRP11"/>
          <bitfield caption="Transmission Request Pending for Buffer 12" mask="0x00001000" name="TRP12"/>
          <bitfield caption="Transmission Request Pending for Buffer 13" mask="0x00002000" name="TRP13"/>
          <bitfield caption="Transmission Request Pending for Buffer 14" mask="0x00004000" name="TRP14"/>
          <bitfield caption="Transmission Request Pending for Buffer 15" mask="0x00008000" name="TRP15"/>
          <bitfield caption="Transmission Request Pending for Buffer 16" mask="0x00010000" name="TRP16"/>
          <bitfield caption="Transmission Request Pending for Buffer 17" mask="0x00020000" name="TRP17"/>
          <bitfield caption="Transmission Request Pending for Buffer 18" mask="0x00040000" name="TRP18"/>
          <bitfield caption="Transmission Request Pending for Buffer 19" mask="0x00080000" name="TRP19"/>
          <bitfield caption="Transmission Request Pending for Buffer 20" mask="0x00100000" name="TRP20"/>
          <bitfield caption="Transmission Request Pending for Buffer 21" mask="0x00200000" name="TRP21"/>
          <bitfield caption="Transmission Request Pending for Buffer 22" mask="0x00400000" name="TRP22"/>
          <bitfield caption="Transmission Request Pending for Buffer 23" mask="0x00800000" name="TRP23"/>
          <bitfield caption="Transmission Request Pending for Buffer 24" mask="0x01000000" name="TRP24"/>
          <bitfield caption="Transmission Request Pending for Buffer 25" mask="0x02000000" name="TRP25"/>
          <bitfield caption="Transmission Request Pending for Buffer 26" mask="0x04000000" name="TRP26"/>
          <bitfield caption="Transmission Request Pending for Buffer 27" mask="0x08000000" name="TRP27"/>
          <bitfield caption="Transmission Request Pending for Buffer 28" mask="0x10000000" name="TRP28"/>
          <bitfield caption="Transmission Request Pending for Buffer 29" mask="0x20000000" name="TRP29"/>
          <bitfield caption="Transmission Request Pending for Buffer 30" mask="0x40000000" name="TRP30"/>
          <bitfield caption="Transmission Request Pending for Buffer 31" mask="0x80000000" name="TRP31"/>
        </register>
        <register caption="Transmit Buffer Add Request Register" name="MCAN_TXBAR" offset="0xD0" rw="RW" size="4">
          <bitfield caption="Add Request for Transmit Buffer 0" mask="0x00000001" name="AR0"/>
          <bitfield caption="Add Request for Transmit Buffer 1" mask="0x00000002" name="AR1"/>
          <bitfield caption="Add Request for Transmit Buffer 2" mask="0x00000004" name="AR2"/>
          <bitfield caption="Add Request for Transmit Buffer 3" mask="0x00000008" name="AR3"/>
          <bitfield caption="Add Request for Transmit Buffer 4" mask="0x00000010" name="AR4"/>
          <bitfield caption="Add Request for Transmit Buffer 5" mask="0x00000020" name="AR5"/>
          <bitfield caption="Add Request for Transmit Buffer 6" mask="0x00000040" name="AR6"/>
          <bitfield caption="Add Request for Transmit Buffer 7" mask="0x00000080" name="AR7"/>
          <bitfield caption="Add Request for Transmit Buffer 8" mask="0x00000100" name="AR8"/>
          <bitfield caption="Add Request for Transmit Buffer 9" mask="0x00000200" name="AR9"/>
          <bitfield caption="Add Request for Transmit Buffer 10" mask="0x00000400" name="AR10"/>
          <bitfield caption="Add Request for Transmit Buffer 11" mask="0x00000800" name="AR11"/>
          <bitfield caption="Add Request for Transmit Buffer 12" mask="0x00001000" name="AR12"/>
          <bitfield caption="Add Request for Transmit Buffer 13" mask="0x00002000" name="AR13"/>
          <bitfield caption="Add Request for Transmit Buffer 14" mask="0x00004000" name="AR14"/>
          <bitfield caption="Add Request for Transmit Buffer 15" mask="0x00008000" name="AR15"/>
          <bitfield caption="Add Request for Transmit Buffer 16" mask="0x00010000" name="AR16"/>
          <bitfield caption="Add Request for Transmit Buffer 17" mask="0x00020000" name="AR17"/>
          <bitfield caption="Add Request for Transmit Buffer 18" mask="0x00040000" name="AR18"/>
          <bitfield caption="Add Request for Transmit Buffer 19" mask="0x00080000" name="AR19"/>
          <bitfield caption="Add Request for Transmit Buffer 20" mask="0x00100000" name="AR20"/>
          <bitfield caption="Add Request for Transmit Buffer 21" mask="0x00200000" name="AR21"/>
          <bitfield caption="Add Request for Transmit Buffer 22" mask="0x00400000" name="AR22"/>
          <bitfield caption="Add Request for Transmit Buffer 23" mask="0x00800000" name="AR23"/>
          <bitfield caption="Add Request for Transmit Buffer 24" mask="0x01000000" name="AR24"/>
          <bitfield caption="Add Request for Transmit Buffer 25" mask="0x02000000" name="AR25"/>
          <bitfield caption="Add Request for Transmit Buffer 26" mask="0x04000000" name="AR26"/>
          <bitfield caption="Add Request for Transmit Buffer 27" mask="0x08000000" name="AR27"/>
          <bitfield caption="Add Request for Transmit Buffer 28" mask="0x10000000" name="AR28"/>
          <bitfield caption="Add Request for Transmit Buffer 29" mask="0x20000000" name="AR29"/>
          <bitfield caption="Add Request for Transmit Buffer 30" mask="0x40000000" name="AR30"/>
          <bitfield caption="Add Request for Transmit Buffer 31" mask="0x80000000" name="AR31"/>
        </register>
        <register caption="Transmit Buffer Cancellation Request Register" name="MCAN_TXBCR" offset="0xD4" rw="RW" size="4">
          <bitfield caption="Cancellation Request for Transmit Buffer 0" mask="0x00000001" name="CR0"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 1" mask="0x00000002" name="CR1"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 2" mask="0x00000004" name="CR2"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 3" mask="0x00000008" name="CR3"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 4" mask="0x00000010" name="CR4"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 5" mask="0x00000020" name="CR5"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 6" mask="0x00000040" name="CR6"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 7" mask="0x00000080" name="CR7"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 8" mask="0x00000100" name="CR8"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 9" mask="0x00000200" name="CR9"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 10" mask="0x00000400" name="CR10"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 11" mask="0x00000800" name="CR11"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 12" mask="0x00001000" name="CR12"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 13" mask="0x00002000" name="CR13"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 14" mask="0x00004000" name="CR14"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 15" mask="0x00008000" name="CR15"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 16" mask="0x00010000" name="CR16"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 17" mask="0x00020000" name="CR17"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 18" mask="0x00040000" name="CR18"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 19" mask="0x00080000" name="CR19"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 20" mask="0x00100000" name="CR20"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 21" mask="0x00200000" name="CR21"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 22" mask="0x00400000" name="CR22"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 23" mask="0x00800000" name="CR23"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 24" mask="0x01000000" name="CR24"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 25" mask="0x02000000" name="CR25"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 26" mask="0x04000000" name="CR26"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 27" mask="0x08000000" name="CR27"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 28" mask="0x10000000" name="CR28"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 29" mask="0x20000000" name="CR29"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 30" mask="0x40000000" name="CR30"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 31" mask="0x80000000" name="CR31"/>
        </register>
        <register caption="Transmit Buffer Transmission Occurred Register" name="MCAN_TXBTO" offset="0xD8" rw="R" size="4">
          <bitfield caption="Transmission Occurred for Buffer 0" mask="0x00000001" name="TO0"/>
          <bitfield caption="Transmission Occurred for Buffer 1" mask="0x00000002" name="TO1"/>
          <bitfield caption="Transmission Occurred for Buffer 2" mask="0x00000004" name="TO2"/>
          <bitfield caption="Transmission Occurred for Buffer 3" mask="0x00000008" name="TO3"/>
          <bitfield caption="Transmission Occurred for Buffer 4" mask="0x00000010" name="TO4"/>
          <bitfield caption="Transmission Occurred for Buffer 5" mask="0x00000020" name="TO5"/>
          <bitfield caption="Transmission Occurred for Buffer 6" mask="0x00000040" name="TO6"/>
          <bitfield caption="Transmission Occurred for Buffer 7" mask="0x00000080" name="TO7"/>
          <bitfield caption="Transmission Occurred for Buffer 8" mask="0x00000100" name="TO8"/>
          <bitfield caption="Transmission Occurred for Buffer 9" mask="0x00000200" name="TO9"/>
          <bitfield caption="Transmission Occurred for Buffer 10" mask="0x00000400" name="TO10"/>
          <bitfield caption="Transmission Occurred for Buffer 11" mask="0x00000800" name="TO11"/>
          <bitfield caption="Transmission Occurred for Buffer 12" mask="0x00001000" name="TO12"/>
          <bitfield caption="Transmission Occurred for Buffer 13" mask="0x00002000" name="TO13"/>
          <bitfield caption="Transmission Occurred for Buffer 14" mask="0x00004000" name="TO14"/>
          <bitfield caption="Transmission Occurred for Buffer 15" mask="0x00008000" name="TO15"/>
          <bitfield caption="Transmission Occurred for Buffer 16" mask="0x00010000" name="TO16"/>
          <bitfield caption="Transmission Occurred for Buffer 17" mask="0x00020000" name="TO17"/>
          <bitfield caption="Transmission Occurred for Buffer 18" mask="0x00040000" name="TO18"/>
          <bitfield caption="Transmission Occurred for Buffer 19" mask="0x00080000" name="TO19"/>
          <bitfield caption="Transmission Occurred for Buffer 20" mask="0x00100000" name="TO20"/>
          <bitfield caption="Transmission Occurred for Buffer 21" mask="0x00200000" name="TO21"/>
          <bitfield caption="Transmission Occurred for Buffer 22" mask="0x00400000" name="TO22"/>
          <bitfield caption="Transmission Occurred for Buffer 23" mask="0x00800000" name="TO23"/>
          <bitfield caption="Transmission Occurred for Buffer 24" mask="0x01000000" name="TO24"/>
          <bitfield caption="Transmission Occurred for Buffer 25" mask="0x02000000" name="TO25"/>
          <bitfield caption="Transmission Occurred for Buffer 26" mask="0x04000000" name="TO26"/>
          <bitfield caption="Transmission Occurred for Buffer 27" mask="0x08000000" name="TO27"/>
          <bitfield caption="Transmission Occurred for Buffer 28" mask="0x10000000" name="TO28"/>
          <bitfield caption="Transmission Occurred for Buffer 29" mask="0x20000000" name="TO29"/>
          <bitfield caption="Transmission Occurred for Buffer 30" mask="0x40000000" name="TO30"/>
          <bitfield caption="Transmission Occurred for Buffer 31" mask="0x80000000" name="TO31"/>
        </register>
        <register caption="Transmit Buffer Cancellation Finished Register" name="MCAN_TXBCF" offset="0xDC" rw="R" size="4">
          <bitfield caption="Cancellation Finished for Transmit Buffer 0" mask="0x00000001" name="CF0"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 1" mask="0x00000002" name="CF1"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 2" mask="0x00000004" name="CF2"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 3" mask="0x00000008" name="CF3"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 4" mask="0x00000010" name="CF4"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 5" mask="0x00000020" name="CF5"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 6" mask="0x00000040" name="CF6"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 7" mask="0x00000080" name="CF7"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 8" mask="0x00000100" name="CF8"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 9" mask="0x00000200" name="CF9"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 10" mask="0x00000400" name="CF10"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 11" mask="0x00000800" name="CF11"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 12" mask="0x00001000" name="CF12"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 13" mask="0x00002000" name="CF13"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 14" mask="0x00004000" name="CF14"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 15" mask="0x00008000" name="CF15"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 16" mask="0x00010000" name="CF16"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 17" mask="0x00020000" name="CF17"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 18" mask="0x00040000" name="CF18"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 19" mask="0x00080000" name="CF19"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 20" mask="0x00100000" name="CF20"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 21" mask="0x00200000" name="CF21"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 22" mask="0x00400000" name="CF22"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 23" mask="0x00800000" name="CF23"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 24" mask="0x01000000" name="CF24"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 25" mask="0x02000000" name="CF25"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 26" mask="0x04000000" name="CF26"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 27" mask="0x08000000" name="CF27"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 28" mask="0x10000000" name="CF28"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 29" mask="0x20000000" name="CF29"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 30" mask="0x40000000" name="CF30"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 31" mask="0x80000000" name="CF31"/>
        </register>
        <register caption="Transmit Buffer Transmission Interrupt Enable Register" name="MCAN_TXBTIE" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Transmission Interrupt Enable for Buffer 0" mask="0x00000001" name="TIE0"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 1" mask="0x00000002" name="TIE1"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 2" mask="0x00000004" name="TIE2"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 3" mask="0x00000008" name="TIE3"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 4" mask="0x00000010" name="TIE4"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 5" mask="0x00000020" name="TIE5"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 6" mask="0x00000040" name="TIE6"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 7" mask="0x00000080" name="TIE7"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 8" mask="0x00000100" name="TIE8"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 9" mask="0x00000200" name="TIE9"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 10" mask="0x00000400" name="TIE10"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 11" mask="0x00000800" name="TIE11"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 12" mask="0x00001000" name="TIE12"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 13" mask="0x00002000" name="TIE13"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 14" mask="0x00004000" name="TIE14"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 15" mask="0x00008000" name="TIE15"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 16" mask="0x00010000" name="TIE16"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 17" mask="0x00020000" name="TIE17"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 18" mask="0x00040000" name="TIE18"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 19" mask="0x00080000" name="TIE19"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 20" mask="0x00100000" name="TIE20"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 21" mask="0x00200000" name="TIE21"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 22" mask="0x00400000" name="TIE22"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 23" mask="0x00800000" name="TIE23"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 24" mask="0x01000000" name="TIE24"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 25" mask="0x02000000" name="TIE25"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 26" mask="0x04000000" name="TIE26"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 27" mask="0x08000000" name="TIE27"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 28" mask="0x10000000" name="TIE28"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 29" mask="0x20000000" name="TIE29"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 30" mask="0x40000000" name="TIE30"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 31" mask="0x80000000" name="TIE31"/>
        </register>
        <register caption="Transmit Buffer Cancellation Finished Interrupt Enable Register" name="MCAN_TXBCIE" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 0" mask="0x00000001" name="CFIE0"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 1" mask="0x00000002" name="CFIE1"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 2" mask="0x00000004" name="CFIE2"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 3" mask="0x00000008" name="CFIE3"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 4" mask="0x00000010" name="CFIE4"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 5" mask="0x00000020" name="CFIE5"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 6" mask="0x00000040" name="CFIE6"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 7" mask="0x00000080" name="CFIE7"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 8" mask="0x00000100" name="CFIE8"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 9" mask="0x00000200" name="CFIE9"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 10" mask="0x00000400" name="CFIE10"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 11" mask="0x00000800" name="CFIE11"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 12" mask="0x00001000" name="CFIE12"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 13" mask="0x00002000" name="CFIE13"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 14" mask="0x00004000" name="CFIE14"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 15" mask="0x00008000" name="CFIE15"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 16" mask="0x00010000" name="CFIE16"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 17" mask="0x00020000" name="CFIE17"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 18" mask="0x00040000" name="CFIE18"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 19" mask="0x00080000" name="CFIE19"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 20" mask="0x00100000" name="CFIE20"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 21" mask="0x00200000" name="CFIE21"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 22" mask="0x00400000" name="CFIE22"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 23" mask="0x00800000" name="CFIE23"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 24" mask="0x01000000" name="CFIE24"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 25" mask="0x02000000" name="CFIE25"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 26" mask="0x04000000" name="CFIE26"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 27" mask="0x08000000" name="CFIE27"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 28" mask="0x10000000" name="CFIE28"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 29" mask="0x20000000" name="CFIE29"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 30" mask="0x40000000" name="CFIE30"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 31" mask="0x80000000" name="CFIE31"/>
        </register>
        <register caption="Transmit Event FIFO Configuration Register" name="MCAN_TXEFC" offset="0xF0" rw="RW" size="4">
          <bitfield caption="Event FIFO Start Address" mask="0x0000FFFC" name="EFSA"/>
          <bitfield caption="Event FIFO Size" mask="0x003F0000" name="EFS"/>
          <bitfield caption="Event FIFO Watermark" mask="0x3F000000" name="EFWM"/>
        </register>
        <register caption="Transmit Event FIFO Status Register" name="MCAN_TXEFS" offset="0xF4" rw="R" size="4">
          <bitfield caption="Event FIFO Fill Level" mask="0x0000003F" name="EFFL"/>
          <bitfield caption="Event FIFO Get Index" mask="0x00001F00" name="EFGI"/>
          <bitfield caption="Event FIFO Put Index" mask="0x001F0000" name="EFPI"/>
          <bitfield caption="Event FIFO Full" mask="0x01000000" name="EFF"/>
          <bitfield caption="Tx Event FIFO Element Lost" mask="0x02000000" name="TEFL"/>
        </register>
        <register caption="Transmit Event FIFO Acknowledge Register" name="MCAN_TXEFA" offset="0xF8" rw="RW" size="4">
          <bitfield caption="Event FIFO Acknowledge Index" mask="0x0000001F" name="EFAI"/>
        </register>
      </register-group>
      <value-group caption="" name="MCAN_DBTP__TDC">
        <value caption="Transmitter Delay Compensation disabled." name="DISABLED" value="0"/>
        <value caption="Transmitter Delay Compensation enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_TEST__LBCK">
        <value caption="Reset value. Loop Back mode is disabled." name="DISABLED" value="0"/>
        <value caption="Loop Back mode is enabled (see Section 6.1.9)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_TEST__TX">
        <value caption="Reset value, CANTX controlled by the CAN Core, updated at the end of the CAN bit time." name="RESET" value="0x0"/>
        <value caption="Sample Point can be monitored at pin CANTX." name="SAMPLE_POINT_MONITORING" value="0x1"/>
        <value caption="Dominant ('0') level at pin CANTX." name="DOMINANT" value="0x2"/>
        <value caption="Recessive ('1') at pin CANTX." name="RECESSIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="MCAN_CCCR__INIT">
        <value caption="Normal operation." name="DISABLED" value="0"/>
        <value caption="Initialization is started." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_CCCR__CCE">
        <value caption="The processor has no write access to the protected configuration registers." name="PROTECTED" value="0"/>
        <value caption="The processor has write access to the protected configuration registers (while MCAN_CCCR.INIT = '1')." name="CONFIGURABLE" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_CCCR__ASM">
        <value caption="Normal CAN operation." name="NORMAL" value="0"/>
        <value caption="Restricted Operation mode active." name="RESTRICTED" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_CCCR__CSR">
        <value caption="No clock stop is requested." name="NO_CLOCK_STOP" value="0"/>
        <value caption="Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pend-ing transfer requests have been completed and the CAN bus reached idle." name="CLOCK_STOP" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_CCCR__MON">
        <value caption="Bus Monitoring mode is disabled." name="DISABLED" value="0"/>
        <value caption="Bus Monitoring mode is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_CCCR__DAR">
        <value caption="Automatic retransmission of messages not transmitted successfully enabled." name="AUTO_RETX" value="0"/>
        <value caption="Automatic retransmission disabled." name="NO_AUTO_RETX" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_CCCR__TEST">
        <value caption="Normal operation, MCAN_TEST register holds reset values." name="DISABLED" value="0"/>
        <value caption="Test mode, write access to MCAN_TEST register enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_CCCR__FDOE">
        <value caption="FD operation disabled." name="DISABLED" value="0"/>
        <value caption="FD operation enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_CCCR__BRSE">
        <value caption="Bit rate switching for transmissions disabled." name="DISABLED" value="0"/>
        <value caption="Bit rate switching for transmissions enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_TSCC__TSS">
        <value caption="Timestamp counter value always 0x0000" name="ALWAYS_0" value="0x0"/>
        <value caption="Timestamp counter value incremented according to TCP" name="TCP_INC" value="0x1"/>
        <value caption="External timestamp counter value used" name="EXT_TIMESTAMP" value="0x2"/>
      </value-group>
      <value-group caption="" name="MCAN_TOCC__ETOC">
        <value caption="Timeout Counter disabled." name="NO_TIMEOUT" value="0"/>
        <value caption="Timeout Counter enabled." name="TOS_CONTROLLED" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_TOCC__TOS">
        <value caption="Continuous operation" name="CONTINUOUS" value="0x0"/>
        <value caption="Timeout controlled by Tx Event FIFO" name="TX_EV_TIMEOUT" value="0x1"/>
        <value caption="Timeout controlled by Receive FIFO 0" name="RX0_EV_TIMEOUT" value="0x2"/>
        <value caption="Timeout controlled by Receive FIFO 1" name="RX1_EV_TIMEOUT" value="0x3"/>
      </value-group>
      <value-group caption="" name="MCAN_PSR__LEC">
        <value caption="No error occurred since LEC has been reset by successful reception or transmission." name="NO_ERROR" value="0x0"/>
        <value caption="More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed." name="STUFF_ERROR" value="0x1"/>
        <value caption="A fixed format part of a received frame has the wrong format." name="FORM_ERROR" value="0x2"/>
        <value caption="The message transmitted by the MCAN was not acknowledged by another node." name="ACK_ERROR" value="0x3"/>
        <value caption="During transmission of a message (with the exception of the arbitration field), the device tried to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant." name="BIT1_ERROR" value="0x4"/>
        <value caption="During transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device tried to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the processor to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed)." name="BIT0_ERROR" value="0x5"/>
        <value caption="The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match the CRC calculated from the received data." name="CRC_ERROR" value="0x6"/>
        <value caption="Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows value '7', no CAN bus event was detected since the last processor read access to the Protocol Status Register." name="NO_CHANGE" value="0x7"/>
      </value-group>
      <value-group caption="" name="MCAN_PSR__ACT">
        <value caption="Node is synchronizing on CAN communication" name="SYNCHRONIZING" value="0x0"/>
        <value caption="Node is neither receiver nor transmitter" name="IDLE" value="0x1"/>
        <value caption="Node is operating as receiver" name="RECEIVER" value="0x2"/>
        <value caption="Node is operating as transmitter" name="TRANSMITTER" value="0x3"/>
      </value-group>
      <value-group caption="" name="MCAN_GFC__RRFE">
        <value caption="Filter remote frames with 29-bit extended IDs." name="FILTER" value="0"/>
        <value caption="Reject all remote frames with 29-bit extended IDs." name="REJECT" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_GFC__RRFS">
        <value caption="Filter remote frames with 11-bit standard IDs." name="FILTER" value="0"/>
        <value caption="Reject all remote frames with 11-bit standard IDs." name="REJECT" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_GFC__ANFE">
        <value caption="Accept in Rx FIFO 0" name="RX_FIFO_0" value="0"/>
        <value caption="Accept in Rx FIFO 1" name="RX_FIFO_1" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_GFC__ANFS">
        <value caption="Accept in Rx FIFO 0" name="RX_FIFO_0" value="0"/>
        <value caption="Accept in Rx FIFO 1" name="RX_FIFO_1" value="1"/>
      </value-group>
      <value-group caption="" name="MCAN_HPMS__MSI">
        <value caption="No FIFO selected." name="NO_FIFO_SEL" value="0x0"/>
        <value caption="FIFO message lost." name="LOST" value="0x1"/>
        <value caption="Message stored in FIFO 0." name="FIFO_0" value="0x2"/>
        <value caption="Message stored in FIFO 1." name="FIFO_1" value="0x3"/>
      </value-group>
      <value-group caption="" name="MCAN_RXF1S__DMS">
        <value caption="Idle state, wait for reception of debug messages, DMA request is cleared." name="IDLE" value="0x0"/>
        <value caption="Debug message A received." name="MSG_A" value="0x1"/>
        <value caption="Debug messages A, B received." name="MSG_AB" value="0x2"/>
        <value caption="Debug messages A, B, C received, DMA request is set." name="MSG_ABC" value="0x3"/>
      </value-group>
      <value-group caption="" name="MCAN_RXESC__F0DS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48-byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="" name="MCAN_RXESC__F1DS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48-byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="" name="MCAN_RXESC__RBDS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48-byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="" name="MCAN_TXESC__TBDS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48- byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
    </module>
    <module name="MLB" caption="MediaLB" id="11287" version="E">
      <register-group name="MLB">
        <register caption="MediaLB Control 0 Register" name="MLB_MLBC0" offset="0x000" rw="RW" size="4">
          <bitfield caption="MediaLB Enable" mask="0x00000001" name="MLBEN"/>
          <bitfield caption="MLBCLK (MediaLB clock) Speed Select" mask="0x0000001C" name="MLBCLK" values="MLB_MLBC0__MLBCLK"/>
          <bitfield caption="Must be Written to 0" mask="0x00000020" name="ZERO"/>
          <bitfield caption="MediaLB Lock Status (read-only)" mask="0x00000080" name="MLBLK"/>
          <bitfield caption="Asynchronous Tx Packet Retry" mask="0x00001000" name="ASYRETRY"/>
          <bitfield caption="Control Tx Packet Retry" mask="0x00004000" name="CTLRETRY"/>
          <bitfield caption="The number of frames per sub-buffer for synchronous channels" mask="0x00038000" name="FCNT" values="MLB_MLBC0__FCNT"/>
        </register>
        <register caption="MediaLB Channel Status 0 Register" name="MLB_MS0" offset="0x00C" rw="RW" size="4">
          <bitfield caption="MediaLB Channel Status [31:0] (cleared by writing a 0)" mask="0xFFFFFFFF" name="MCS"/>
        </register>
        <register caption="MediaLB Channel Status1 Register" name="MLB_MS1" offset="0x014" rw="RW" size="4">
          <bitfield caption="MediaLB Channel Status [63:32] (cleared by writing a 0)" mask="0xFFFFFFFF" name="MCS"/>
        </register>
        <register caption="MediaLB System Status Register" name="MLB_MSS" offset="0x020" rw="RW" size="4">
          <bitfield caption="Reset System Command Detected in the System Quadlet (cleared by writing a 0)" mask="0x00000001" name="RSTSYSCMD"/>
          <bitfield caption="Network Lock System Command Detected in the System Quadlet (cleared by writing a 0)" mask="0x00000002" name="LKSYSCMD"/>
          <bitfield caption="Network Unlock System Command Detected in the System Quadlet (cleared by writing a 0)" mask="0x00000004" name="ULKSYSCMD"/>
          <bitfield caption="Channel Scan System Command Detected in the System Quadlet (cleared by writing a 0)" mask="0x00000008" name="CSSYSCMD"/>
          <bitfield caption="Software System Command Detected in the System Quadlet (cleared by writing a 0)" mask="0x00000010" name="SWSYSCMD"/>
          <bitfield caption="Service Request Enabled" mask="0x00000020" name="SERVREQ"/>
        </register>
        <register caption="MediaLB System Data Register" name="MLB_MSD" offset="0x024" rw="R" size="4">
          <bitfield caption="System Data (Byte 0)" mask="0x000000FF" name="SD0"/>
          <bitfield caption="System Data (Byte 1)" mask="0x0000FF00" name="SD1"/>
          <bitfield caption="System Data (Byte 2)" mask="0x00FF0000" name="SD2"/>
          <bitfield caption="System Data (Byte 3)" mask="0xFF000000" name="SD3"/>
        </register>
        <register caption="MediaLB Interrupt Enable Register" name="MLB_MIEN" offset="0x02C" rw="RW" size="4">
          <bitfield caption="Isochronous Rx Protocol Error Enable" mask="0x00000001" name="ISOC_PE"/>
          <bitfield caption="Isochronous Rx Buffer Overflow Enable" mask="0x00000002" name="ISOC_BUFO"/>
          <bitfield caption="Synchronous Protocol Error Enable" mask="0x00010000" name="SYNC_PE"/>
          <bitfield caption="Asynchronous Rx Done Enable" mask="0x00020000" name="ARX_DONE"/>
          <bitfield caption="Asynchronous Rx Protocol Error Enable" mask="0x00040000" name="ARX_PE"/>
          <bitfield caption="Asynchronous Rx Break Enable" mask="0x00080000" name="ARX_BREAK"/>
          <bitfield caption="Asynchronous Tx Packet Done Enable" mask="0x00100000" name="ATX_DONE"/>
          <bitfield caption="Asynchronous Tx Protocol Error Enable" mask="0x00200000" name="ATX_PE"/>
          <bitfield caption="Asynchronous Tx Break Enable" mask="0x00400000" name="ATX_BREAK"/>
          <bitfield caption="Control Rx Packet Done Enable" mask="0x01000000" name="CRX_DONE"/>
          <bitfield caption="Control Rx Protocol Error Enable" mask="0x02000000" name="CRX_PE"/>
          <bitfield caption="Control Rx Break Enable" mask="0x04000000" name="CRX_BREAK"/>
          <bitfield caption="Control Tx Packet Done Enable" mask="0x08000000" name="CTX_DONE"/>
          <bitfield caption="Control Tx Protocol Error Enable" mask="0x10000000" name="CTX_PE"/>
          <bitfield caption="Control Tx Break Enable" mask="0x20000000" name="CTX_BREAK"/>
        </register>
        <register caption="MediaLB Control 1 Register" name="MLB_MLBC1" offset="0x03C" rw="RW" size="4">
          <bitfield caption="MediaLB Lock Error Status (cleared by writing a 0)" mask="0x00000040" name="LOCK"/>
          <bitfield caption="MediaLB Clock Missing Status (cleared by writing a 0)" mask="0x00000080" name="CLKM"/>
          <bitfield caption="Node Device Address" mask="0x0000FF00" name="NDA"/>
        </register>
        <register caption="HBI Control Register" name="MLB_HCTL" offset="0x080" rw="RW" size="4">
          <bitfield caption="Address Generation Unit 0 Software Reset" mask="0x00000001" name="RST0"/>
          <bitfield caption="Address Generation Unit 1 Software Reset" mask="0x00000002" name="RST1"/>
          <bitfield caption="HBI Enable" mask="0x00008000" name="EN"/>
        </register>
        <register caption="HBI Channel Mask 0 Register 0" name="MLB_HCMR" offset="0x88" rw="RW" size="4" count="2">
          <bitfield caption="Bitwise Channel Mask Bit [31:0]" mask="0xFFFFFFFF" name="CHM"/>
        </register>
        <register caption="HBI Channel Error 0 Register 0" name="MLB_HCER" offset="0x90" rw="R" size="4" count="2">
          <bitfield caption="Bitwise Channel Error Bit [31:0]" mask="0xFFFFFFFF" name="CERR"/>
        </register>
        <register caption="HBI Channel Busy 0 Register 0" name="MLB_HCBR" offset="0x98" rw="R" size="4" count="2">
          <bitfield caption="Bitwise Channel Busy Bit [31:0]" mask="0xFFFFFFFF" name="CHB"/>
        </register>
        <register caption="MIF Data 0 Register 0" name="MLB_MDAT" offset="0xC0" rw="RW" size="4" count="4">
          <bitfield caption="CRT or DBR Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="MIF Data Write Enable 0 Register 0" name="MLB_MDWE" offset="0xD0" rw="RW" size="4" count="4">
          <bitfield caption="Bitwise Write Enable for CTR Data - bits[31:0]" mask="0xFFFFFFFF" name="MASK"/>
        </register>
        <register caption="MIF Control Register" name="MLB_MCTL" offset="0x0E0" rw="RW" size="4">
          <bitfield caption="Transfer Complete (Write 0 to Clear)" mask="0x00000001" name="XCMP"/>
        </register>
        <register caption="MIF Address Register" name="MLB_MADR" offset="0x0E4" rw="RW" size="4">
          <bitfield caption="CTR or DBR Address" mask="0x00003FFF" name="ADDR"/>
          <bitfield caption="Target Location Bit" mask="0x40000000" name="TB" values="MLB_MADR__TB"/>
          <bitfield caption="Write-Not-Read Selection" mask="0x80000000" name="WNR"/>
        </register>
        <register caption="AHB Control Register" name="MLB_ACTL" offset="0x3C0" rw="RW" size="4">
          <bitfield caption="Software Clear Enable" mask="0x00000001" name="SCE"/>
          <bitfield caption="AHB Interrupt Mux Enable" mask="0x00000002" name="SMX"/>
          <bitfield caption="DMA Mode" mask="0x00000004" name="DMA_MODE"/>
          <bitfield caption="DMA Packet Buffering Mode" mask="0x00000010" name="MPB" values="MLB_ACTL__MPB"/>
        </register>
        <register caption="AHB Channel Status 0 Register 0" name="MLB_ACSR" offset="0x3D0" rw="RW" size="4" count="2">
          <bitfield caption="Interrupt Status for Logical Channels [31:0] (cleared by writing a 1)" mask="0xFFFFFFFF" name="CHS"/>
        </register>
        <register caption="AHB Channel Mask 0 Register 0" name="MLB_ACMR" offset="0x3D8" rw="RW" size="4" count="2">
          <bitfield caption="Bitwise Channel Mask Bits 31 to 0" mask="0xFFFFFFFF" name="CHM"/>
        </register>
      </register-group>
      <value-group caption="" name="MLB_MLBC0__MLBCLK">
        <value caption="256xFs (for MLBPEN = 0)" name="_256_FS" value="0x0"/>
        <value caption="512xFs (for MLBPEN = 0)" name="_512_FS" value="0x1"/>
        <value caption="1024xFs (for MLBPEN = 0)" name="_1024_FS" value="0x2"/>
      </value-group>
      <value-group caption="" name="MLB_MLBC0__FCNT">
        <value caption="1 frame per sub-buffer (Operation is the same as Standard mode.)" name="_1_FRAME" value="0x0"/>
        <value caption="2 frames per sub-buffer" name="_2_FRAMES" value="0x1"/>
        <value caption="4 frames per sub-buffer" name="_4_FRAMES" value="0x2"/>
        <value caption="8 frames per sub-buffer" name="_8_FRAMES" value="0x3"/>
        <value caption="16 frames per sub-buffer" name="_16_FRAMES" value="0x4"/>
        <value caption="32 frames per sub-buffer" name="_32_FRAMES" value="0x5"/>
        <value caption="64 frames per sub-buffer" name="_64_FRAMES" value="0x6"/>
      </value-group>
      <value-group caption="" name="MLB_MADR__TB">
        <value caption="Selects CTR" name="CTR" value="0"/>
        <value caption="Selects DBR" name="DBR" value="1"/>
      </value-group>
      <value-group caption="" name="MLB_ACTL__MPB">
        <value caption="Single-packet mode" name="SINGLE_PACKET" value="0"/>
        <value caption="Multiple-packet mode" name="MULTIPLE_PACKET" value="1"/>
      </value-group>
    </module>
    <module name="PORT" caption="Port" id="11004" version="V">
      <register-group name="PORT">
        <register caption="PORT Enable Register" name="PORT_PER" offset="0x0000" rw="W" size="4" atomic-op="set:PORT_PSR">
          <bitfield caption="PORT Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="PORT Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="PORT Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="PORT Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="PORT Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="PORT Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="PORT Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="PORT Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="PORT Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="PORT Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="PORT Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="PORT Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="PORT Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="PORT Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="PORT Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="PORT Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="PORT Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="PORT Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="PORT Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="PORT Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="PORT Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="PORT Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="PORT Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="PORT Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="PORT Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="PORT Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="PORT Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="PORT Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="PORT Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="PORT Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="PORT Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="PORT Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PORT Disable Register" name="PORT_PDR" offset="0x0004" rw="W" size="4" atomic-op="clear:PORT_PSR">
          <bitfield caption="PORT Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="PORT Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="PORT Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="PORT Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="PORT Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="PORT Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="PORT Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="PORT Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="PORT Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="PORT Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="PORT Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="PORT Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="PORT Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="PORT Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="PORT Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="PORT Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="PORT Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="PORT Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="PORT Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="PORT Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="PORT Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="PORT Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="PORT Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="PORT Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="PORT Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="PORT Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="PORT Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="PORT Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="PORT Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="PORT Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="PORT Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="PORT Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PORT Status Register" name="PORT_PSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="PORT Status" mask="0x00000001" name="P0"/>
          <bitfield caption="PORT Status" mask="0x00000002" name="P1"/>
          <bitfield caption="PORT Status" mask="0x00000004" name="P2"/>
          <bitfield caption="PORT Status" mask="0x00000008" name="P3"/>
          <bitfield caption="PORT Status" mask="0x00000010" name="P4"/>
          <bitfield caption="PORT Status" mask="0x00000020" name="P5"/>
          <bitfield caption="PORT Status" mask="0x00000040" name="P6"/>
          <bitfield caption="PORT Status" mask="0x00000080" name="P7"/>
          <bitfield caption="PORT Status" mask="0x00000100" name="P8"/>
          <bitfield caption="PORT Status" mask="0x00000200" name="P9"/>
          <bitfield caption="PORT Status" mask="0x00000400" name="P10"/>
          <bitfield caption="PORT Status" mask="0x00000800" name="P11"/>
          <bitfield caption="PORT Status" mask="0x00001000" name="P12"/>
          <bitfield caption="PORT Status" mask="0x00002000" name="P13"/>
          <bitfield caption="PORT Status" mask="0x00004000" name="P14"/>
          <bitfield caption="PORT Status" mask="0x00008000" name="P15"/>
          <bitfield caption="PORT Status" mask="0x00010000" name="P16"/>
          <bitfield caption="PORT Status" mask="0x00020000" name="P17"/>
          <bitfield caption="PORT Status" mask="0x00040000" name="P18"/>
          <bitfield caption="PORT Status" mask="0x00080000" name="P19"/>
          <bitfield caption="PORT Status" mask="0x00100000" name="P20"/>
          <bitfield caption="PORT Status" mask="0x00200000" name="P21"/>
          <bitfield caption="PORT Status" mask="0x00400000" name="P22"/>
          <bitfield caption="PORT Status" mask="0x00800000" name="P23"/>
          <bitfield caption="PORT Status" mask="0x01000000" name="P24"/>
          <bitfield caption="PORT Status" mask="0x02000000" name="P25"/>
          <bitfield caption="PORT Status" mask="0x04000000" name="P26"/>
          <bitfield caption="PORT Status" mask="0x08000000" name="P27"/>
          <bitfield caption="PORT Status" mask="0x10000000" name="P28"/>
          <bitfield caption="PORT Status" mask="0x20000000" name="P29"/>
          <bitfield caption="PORT Status" mask="0x40000000" name="P30"/>
          <bitfield caption="PORT Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Enable Register" name="PORT_OER" offset="0x0010" rw="W" size="4" atomic-op="set:PORT_OSR">
          <bitfield caption="Output Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Disable Register" name="PORT_ODR" offset="0x0014" rw="W" size="4" atomic-op="clear:PORT_OSR">
          <bitfield caption="Output Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Status Register" name="PORT_OSR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Output Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Enable Register" name="PORT_IFER" offset="0x0020" rw="W" size="4" atomic-op="set:PORT_IFSR">
          <bitfield caption="Input Filter Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Disable Register" name="PORT_IFDR" offset="0x0024" rw="W" size="4" atomic-op="clear:PORT_IFSR">
          <bitfield caption="Input Filter Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Status Register" name="PORT_IFSR" offset="0x0028" rw="R" size="4">
          <bitfield caption="Input Filter Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Set Output Data Register" name="PORT_SODR" offset="0x0030" rw="W" size="4" atomic-op="set:PORT_ODSR">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Clear Output Data Register" name="PORT_CODR" offset="0x0034" rw="W" size="4" atomic-op="clear:PORT_ODSR">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Data Status Register" name="PORT_ODSR" offset="0x0038" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pin Data Status Register" name="PORT_PDSR" offset="0x003C" rw="R" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Enable Register" name="PORT_IER" offset="0x0040" rw="W" size="4" atomic-op="set:PORT_IMR">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Disable Register" name="PORT_IDR" offset="0x0044" rw="W" size="4" atomic-op="clear:PORT_IMR">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Mask Register" name="PORT_IMR" offset="0x0048" rw="R" size="4" atomic-op="read:PORT_IMR">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Status Register" name="PORT_ISR" offset="0x004C" rw="R" size="4" atomic-op="clear:PORT_ISR">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Enable Register" name="PORT_MDER" offset="0x0050" rw="W" size="4" atomic-op="set:PORT_MDSR">
          <bitfield caption="Multi-drive Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Multi-drive Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Multi-drive Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Multi-drive Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Multi-drive Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Multi-drive Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Multi-drive Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Multi-drive Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Multi-drive Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Multi-drive Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Multi-drive Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Multi-drive Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Multi-drive Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Multi-drive Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Multi-drive Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Multi-drive Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Multi-drive Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Multi-drive Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Multi-drive Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Multi-drive Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Multi-drive Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Disable Register" name="PORT_MDDR" offset="0x0054" rw="W" size="4" atomic-op="clear:PORT_MDSR">
          <bitfield caption="Multi-drive Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Multi-drive Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Multi-drive Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Multi-drive Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Multi-drive Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Multi-drive Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Multi-drive Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Multi-drive Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Multi-drive Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Multi-drive Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Multi-drive Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Multi-drive Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Multi-drive Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Multi-drive Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Multi-drive Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Multi-drive Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Multi-drive Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Multi-drive Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Multi-drive Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Multi-drive Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Multi-drive Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Status Register" name="PORT_MDSR" offset="0x0058" rw="R" size="4">
          <bitfield caption="Multi-drive Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Multi-drive Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Multi-drive Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Multi-drive Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Multi-drive Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Multi-drive Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Multi-drive Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Multi-drive Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Multi-drive Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Multi-drive Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Multi-drive Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Multi-drive Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Multi-drive Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Multi-drive Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Multi-drive Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Multi-drive Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Multi-drive Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Multi-drive Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Multi-drive Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Multi-drive Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Multi-drive Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Multi-drive Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Multi-drive Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Multi-drive Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Multi-drive Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Multi-drive Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Multi-drive Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Multi-drive Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Multi-drive Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Multi-drive Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Multi-drive Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Multi-drive Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pull-up Disable Register" name="PORT_PUDR" offset="0x0060" rw="W" size="4" atomic-op="clear:PORT_PUSR">
          <bitfield caption="Pull-Up Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Up Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Up Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Up Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Up Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Up Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Up Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Up Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Up Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Up Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Up Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Up Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Up Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Up Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Up Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Up Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Up Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Up Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Up Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Up Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Up Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pull-up Enable Register" name="PORT_PUER" offset="0x0064" rw="W" size="4" atomic-op="set:PORT_PUSR">
          <bitfield caption="Pull-Up Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Up Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Up Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Up Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Up Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Up Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Up Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Up Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Up Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Up Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Up Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Up Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Up Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Up Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Up Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Up Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Up Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Up Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Up Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Up Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Up Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-up Status Register" name="PORT_PUSR" offset="0x0068" rw="R" size="4">
          <bitfield caption="Pull-Up Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Up Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Up Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Up Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Up Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Up Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Up Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Up Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Up Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Up Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Up Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Up Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Up Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Up Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Up Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Up Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Up Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Up Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Up Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Up Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Up Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Up Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Up Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Up Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Up Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Up Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Up Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Up Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Up Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Up Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Up Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Up Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Peripheral ABCD Select Register 0" name="PORT_ABCDSR" offset="0x70" rw="RW" size="4" count="2">
          <bitfield caption="Peripheral Select" mask="0x00000001" name="P0"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="P1"/>
          <bitfield caption="Peripheral Select" mask="0x00000004" name="P2"/>
          <bitfield caption="Peripheral Select" mask="0x00000008" name="P3"/>
          <bitfield caption="Peripheral Select" mask="0x00000010" name="P4"/>
          <bitfield caption="Peripheral Select" mask="0x00000020" name="P5"/>
          <bitfield caption="Peripheral Select" mask="0x00000040" name="P6"/>
          <bitfield caption="Peripheral Select" mask="0x00000080" name="P7"/>
          <bitfield caption="Peripheral Select" mask="0x00000100" name="P8"/>
          <bitfield caption="Peripheral Select" mask="0x00000200" name="P9"/>
          <bitfield caption="Peripheral Select" mask="0x00000400" name="P10"/>
          <bitfield caption="Peripheral Select" mask="0x00000800" name="P11"/>
          <bitfield caption="Peripheral Select" mask="0x00001000" name="P12"/>
          <bitfield caption="Peripheral Select" mask="0x00002000" name="P13"/>
          <bitfield caption="Peripheral Select" mask="0x00004000" name="P14"/>
          <bitfield caption="Peripheral Select" mask="0x00008000" name="P15"/>
          <bitfield caption="Peripheral Select" mask="0x00010000" name="P16"/>
          <bitfield caption="Peripheral Select" mask="0x00020000" name="P17"/>
          <bitfield caption="Peripheral Select" mask="0x00040000" name="P18"/>
          <bitfield caption="Peripheral Select" mask="0x00080000" name="P19"/>
          <bitfield caption="Peripheral Select" mask="0x00100000" name="P20"/>
          <bitfield caption="Peripheral Select" mask="0x00200000" name="P21"/>
          <bitfield caption="Peripheral Select" mask="0x00400000" name="P22"/>
          <bitfield caption="Peripheral Select" mask="0x00800000" name="P23"/>
          <bitfield caption="Peripheral Select" mask="0x01000000" name="P24"/>
          <bitfield caption="Peripheral Select" mask="0x02000000" name="P25"/>
          <bitfield caption="Peripheral Select" mask="0x04000000" name="P26"/>
          <bitfield caption="Peripheral Select" mask="0x08000000" name="P27"/>
          <bitfield caption="Peripheral Select" mask="0x10000000" name="P28"/>
          <bitfield caption="Peripheral Select" mask="0x20000000" name="P29"/>
          <bitfield caption="Peripheral Select" mask="0x40000000" name="P30"/>
          <bitfield caption="Peripheral Select" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Disable Register" name="PORT_IFSCDR" offset="0x0080" rw="W" size="4" atomic-op="clear:PORT_IFSCSR">
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000001" name="P0"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000002" name="P1"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000004" name="P2"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000008" name="P3"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000010" name="P4"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000020" name="P5"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000040" name="P6"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000080" name="P7"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000100" name="P8"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000200" name="P9"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000400" name="P10"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000800" name="P11"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00001000" name="P12"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00002000" name="P13"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00004000" name="P14"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00008000" name="P15"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00010000" name="P16"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00020000" name="P17"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00040000" name="P18"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00080000" name="P19"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00100000" name="P20"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00200000" name="P21"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00400000" name="P22"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00800000" name="P23"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x01000000" name="P24"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x02000000" name="P25"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x04000000" name="P26"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x08000000" name="P27"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x10000000" name="P28"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x20000000" name="P29"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x40000000" name="P30"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Enable Register" name="PORT_IFSCER" offset="0x0084" rw="W" size="4" atomic-op="set:PORT_IFSCSR">
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000001" name="P0"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000002" name="P1"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000004" name="P2"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000008" name="P3"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000010" name="P4"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000020" name="P5"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000040" name="P6"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000080" name="P7"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000100" name="P8"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000200" name="P9"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000400" name="P10"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000800" name="P11"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00001000" name="P12"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00002000" name="P13"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00004000" name="P14"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00008000" name="P15"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00010000" name="P16"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00020000" name="P17"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00040000" name="P18"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00080000" name="P19"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00100000" name="P20"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00200000" name="P21"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00400000" name="P22"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00800000" name="P23"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x01000000" name="P24"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x02000000" name="P25"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x04000000" name="P26"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x08000000" name="P27"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x10000000" name="P28"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x20000000" name="P29"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x40000000" name="P30"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Status Register" name="PORT_IFSCSR" offset="0x0088" rw="R" size="4">
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Slow Clock Divider Debouncing Register" name="PORT_SCDR" offset="0x008C" rw="RW" size="4">
          <bitfield caption="Slow Clock Divider Selection for Debouncing" mask="0x00003FFF" name="DIV"/>
        </register>
        <register caption="Pad Pull-down Disable Register" name="PORT_PPDDR" offset="0x0090" rw="W" size="4" atomic-op="clear:PORT_PPDSR">
          <bitfield caption="Pull-Down Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Down Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Down Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Down Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Down Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Down Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Down Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Down Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Down Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Down Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Down Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Down Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Down Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Down Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Down Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Down Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Down Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Down Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Down Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Down Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Down Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-down Enable Register" name="PORT_PPDER" offset="0x0094" rw="W" size="4" atomic-op="set:PORT_PPDSR">
          <bitfield caption="Pull-Down Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Down Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Down Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Down Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Down Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Down Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Down Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Down Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Down Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Down Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Down Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Down Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Down Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Down Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Down Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Down Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Down Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Down Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Down Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Down Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Down Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-down Status Register" name="PORT_PPDSR" offset="0x0098" rw="R" size="4">
          <bitfield caption="Pull-Down Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Down Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Down Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Down Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Down Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Down Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Down Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Down Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Down Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Down Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Down Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Down Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Down Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Down Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Down Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Down Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Down Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Down Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Down Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Down Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Down Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Down Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Down Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Down Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Down Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Down Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Down Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Down Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Down Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Down Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Down Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Down Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Enable" name="PORT_OWER" offset="0x00A0" rw="W" size="4" atomic-op="set:PORT_OWSR">
          <bitfield caption="Output Write Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Disable" name="PORT_OWDR" offset="0x00A4" rw="W" size="4" atomic-op="clear:PORT_OWSR">
          <bitfield caption="Output Write Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Status Register" name="PORT_OWSR" offset="0x00A8" rw="R" size="4">
          <bitfield caption="Output Write Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Enable Register" name="PORT_AIMER" offset="0x00B0" rw="W" size="4" atomic-op="set:PORT_AIMMR">
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Disable Register" name="PORT_AIMDR" offset="0x00B4" rw="W" size="4" atomic-op="clear:PORT_AIMMR">
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Mask Register" name="PORT_AIMMR" offset="0x00B8" rw="R" size="4">
          <bitfield caption="IO Line Index" mask="0x00000001" name="P0"/>
          <bitfield caption="IO Line Index" mask="0x00000002" name="P1"/>
          <bitfield caption="IO Line Index" mask="0x00000004" name="P2"/>
          <bitfield caption="IO Line Index" mask="0x00000008" name="P3"/>
          <bitfield caption="IO Line Index" mask="0x00000010" name="P4"/>
          <bitfield caption="IO Line Index" mask="0x00000020" name="P5"/>
          <bitfield caption="IO Line Index" mask="0x00000040" name="P6"/>
          <bitfield caption="IO Line Index" mask="0x00000080" name="P7"/>
          <bitfield caption="IO Line Index" mask="0x00000100" name="P8"/>
          <bitfield caption="IO Line Index" mask="0x00000200" name="P9"/>
          <bitfield caption="IO Line Index" mask="0x00000400" name="P10"/>
          <bitfield caption="IO Line Index" mask="0x00000800" name="P11"/>
          <bitfield caption="IO Line Index" mask="0x00001000" name="P12"/>
          <bitfield caption="IO Line Index" mask="0x00002000" name="P13"/>
          <bitfield caption="IO Line Index" mask="0x00004000" name="P14"/>
          <bitfield caption="IO Line Index" mask="0x00008000" name="P15"/>
          <bitfield caption="IO Line Index" mask="0x00010000" name="P16"/>
          <bitfield caption="IO Line Index" mask="0x00020000" name="P17"/>
          <bitfield caption="IO Line Index" mask="0x00040000" name="P18"/>
          <bitfield caption="IO Line Index" mask="0x00080000" name="P19"/>
          <bitfield caption="IO Line Index" mask="0x00100000" name="P20"/>
          <bitfield caption="IO Line Index" mask="0x00200000" name="P21"/>
          <bitfield caption="IO Line Index" mask="0x00400000" name="P22"/>
          <bitfield caption="IO Line Index" mask="0x00800000" name="P23"/>
          <bitfield caption="IO Line Index" mask="0x01000000" name="P24"/>
          <bitfield caption="IO Line Index" mask="0x02000000" name="P25"/>
          <bitfield caption="IO Line Index" mask="0x04000000" name="P26"/>
          <bitfield caption="IO Line Index" mask="0x08000000" name="P27"/>
          <bitfield caption="IO Line Index" mask="0x10000000" name="P28"/>
          <bitfield caption="IO Line Index" mask="0x20000000" name="P29"/>
          <bitfield caption="IO Line Index" mask="0x40000000" name="P30"/>
          <bitfield caption="IO Line Index" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Edge Select Register" name="PORT_ESR" offset="0x00C0" rw="W" size="4" atomic-op="clear:PORT_ELSR">
          <bitfield caption="Edge Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Level Select Register" name="PORT_LSR" offset="0x00C4" rw="W" size="4" atomic-op="set:PORT_ELSR">
          <bitfield caption="Level Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Level Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Level Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Level Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Level Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Level Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Level Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Level Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Level Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Edge/Level Status Register" name="PORT_ELSR" offset="0x00C8" rw="R" size="4">
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Falling Edge/Low-Level Select Register" name="PORT_FELLSR" offset="0x00D0" rw="W" size="4" atomic-op="clear:PORT_FRLHSR">
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Rising Edge/High-Level Select Register" name="PORT_REHLSR" offset="0x00D4" rw="W" size="4" atomic-op="set:PORT_FRLHSR">
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Fall/Rise - Low/High Status Register" name="PORT_FRLHSR" offset="0x00D8" rw="R" size="4">
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Lock Status" name="PORT_LOCKSR" offset="0x00E0" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Write Protection Mode Register" name="PORT_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PORT_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PORT_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Schmitt Trigger Register" name="PORT_SCHMITT" offset="0x0100" rw="RW" size="4">
          <bitfield caption="Schmitt Trigger Control" mask="0x00000001" name="SCHMITT0"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000002" name="SCHMITT1"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000004" name="SCHMITT2"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000008" name="SCHMITT3"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000010" name="SCHMITT4"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000020" name="SCHMITT5"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000040" name="SCHMITT6"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000080" name="SCHMITT7"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000100" name="SCHMITT8"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000200" name="SCHMITT9"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000400" name="SCHMITT10"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000800" name="SCHMITT11"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00001000" name="SCHMITT12"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00002000" name="SCHMITT13"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00004000" name="SCHMITT14"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00008000" name="SCHMITT15"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00010000" name="SCHMITT16"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00020000" name="SCHMITT17"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00040000" name="SCHMITT18"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00080000" name="SCHMITT19"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00100000" name="SCHMITT20"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00200000" name="SCHMITT21"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00400000" name="SCHMITT22"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00800000" name="SCHMITT23"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x01000000" name="SCHMITT24"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x02000000" name="SCHMITT25"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x04000000" name="SCHMITT26"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x08000000" name="SCHMITT27"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x10000000" name="SCHMITT28"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x20000000" name="SCHMITT29"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x40000000" name="SCHMITT30"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x80000000" name="SCHMITT31"/>
        </register>
        <register caption="I/O Drive Register" name="PORT_DRIVER" offset="0x0118" rw="RW" size="4">
          <bitfield caption="Drive of PORT Line 0" mask="0x00000001" name="LINE0" values="PORT_DRIVER__LINE0"/>
          <bitfield caption="Drive of PORT Line 1" mask="0x00000002" name="LINE1" values="PORT_DRIVER__LINE1"/>
          <bitfield caption="Drive of PORT Line 2" mask="0x00000004" name="LINE2" values="PORT_DRIVER__LINE2"/>
          <bitfield caption="Drive of PORT Line 3" mask="0x00000008" name="LINE3" values="PORT_DRIVER__LINE3"/>
          <bitfield caption="Drive of PORT Line 4" mask="0x00000010" name="LINE4" values="PORT_DRIVER__LINE4"/>
          <bitfield caption="Drive of PORT Line 5" mask="0x00000020" name="LINE5" values="PORT_DRIVER__LINE5"/>
          <bitfield caption="Drive of PORT Line 6" mask="0x00000040" name="LINE6" values="PORT_DRIVER__LINE6"/>
          <bitfield caption="Drive of PORT Line 7" mask="0x00000080" name="LINE7" values="PORT_DRIVER__LINE7"/>
          <bitfield caption="Drive of PORT Line 8" mask="0x00000100" name="LINE8" values="PORT_DRIVER__LINE8"/>
          <bitfield caption="Drive of PORT Line 9" mask="0x00000200" name="LINE9" values="PORT_DRIVER__LINE9"/>
          <bitfield caption="Drive of PORT Line 10" mask="0x00000400" name="LINE10" values="PORT_DRIVER__LINE10"/>
          <bitfield caption="Drive of PORT Line 11" mask="0x00000800" name="LINE11" values="PORT_DRIVER__LINE11"/>
          <bitfield caption="Drive of PORT Line 12" mask="0x00001000" name="LINE12" values="PORT_DRIVER__LINE12"/>
          <bitfield caption="Drive of PORT Line 13" mask="0x00002000" name="LINE13" values="PORT_DRIVER__LINE13"/>
          <bitfield caption="Drive of PORT Line 14" mask="0x00004000" name="LINE14" values="PORT_DRIVER__LINE14"/>
          <bitfield caption="Drive of PORT Line 15" mask="0x00008000" name="LINE15" values="PORT_DRIVER__LINE15"/>
          <bitfield caption="Drive of PORT Line 16" mask="0x00010000" name="LINE16" values="PORT_DRIVER__LINE16"/>
          <bitfield caption="Drive of PORT Line 17" mask="0x00020000" name="LINE17" values="PORT_DRIVER__LINE17"/>
          <bitfield caption="Drive of PORT Line 18" mask="0x00040000" name="LINE18" values="PORT_DRIVER__LINE18"/>
          <bitfield caption="Drive of PORT Line 19" mask="0x00080000" name="LINE19" values="PORT_DRIVER__LINE19"/>
          <bitfield caption="Drive of PORT Line 20" mask="0x00100000" name="LINE20" values="PORT_DRIVER__LINE20"/>
          <bitfield caption="Drive of PORT Line 21" mask="0x00200000" name="LINE21" values="PORT_DRIVER__LINE21"/>
          <bitfield caption="Drive of PORT Line 22" mask="0x00400000" name="LINE22" values="PORT_DRIVER__LINE22"/>
          <bitfield caption="Drive of PORT Line 23" mask="0x00800000" name="LINE23" values="PORT_DRIVER__LINE23"/>
          <bitfield caption="Drive of PORT Line 24" mask="0x01000000" name="LINE24" values="PORT_DRIVER__LINE24"/>
          <bitfield caption="Drive of PORT Line 25" mask="0x02000000" name="LINE25" values="PORT_DRIVER__LINE25"/>
          <bitfield caption="Drive of PORT Line 26" mask="0x04000000" name="LINE26" values="PORT_DRIVER__LINE26"/>
          <bitfield caption="Drive of PORT Line 27" mask="0x08000000" name="LINE27" values="PORT_DRIVER__LINE27"/>
          <bitfield caption="Drive of PORT Line 28" mask="0x10000000" name="LINE28" values="PORT_DRIVER__LINE28"/>
          <bitfield caption="Drive of PORT Line 29" mask="0x20000000" name="LINE29" values="PORT_DRIVER__LINE29"/>
          <bitfield caption="Drive of PORT Line 30" mask="0x40000000" name="LINE30" values="PORT_DRIVER__LINE30"/>
          <bitfield caption="Drive of PORT Line 31" mask="0x80000000" name="LINE31" values="PORT_DRIVER__LINE31"/>
        </register>
        <register caption="Parallel Capture Mode Register" name="PORT_PCMR" offset="0x0150" rw="RW" size="4">
          <bitfield caption="Parallel Capture Mode Enable" mask="0x00000001" name="PCEN"/>
          <bitfield caption="Parallel Capture Mode Data Size" mask="0x00000030" name="DSIZE" values="PORT_PCMR__DSIZE"/>
          <bitfield caption="Parallel Capture Mode Always Sampling" mask="0x00000200" name="ALWYS"/>
          <bitfield caption="Parallel Capture Mode Half Sampling" mask="0x00000400" name="HALFS"/>
          <bitfield caption="Parallel Capture Mode First Sample" mask="0x00000800" name="FRSTS"/>
        </register>
        <register caption="Parallel Capture Interrupt Enable Register" name="PORT_PCIER" offset="0x0154" rw="W" size="4">
          <bitfield caption="Parallel Capture Mode Data Ready Interrupt Enable" mask="0x00000001" name="DRDY"/>
          <bitfield caption="Parallel Capture Mode Overrun Error Interrupt Enable" mask="0x00000002" name="OVRE"/>
          <bitfield caption="End of Reception Transfer Interrupt Enable" mask="0x00000004" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full Interrupt Enable" mask="0x00000008" name="RXBUFF"/>
        </register>
        <register caption="Parallel Capture Interrupt Disable Register" name="PORT_PCIDR" offset="0x0158" rw="W" size="4">
          <bitfield caption="Parallel Capture Mode Data Ready Interrupt Disable" mask="0x00000001" name="DRDY"/>
          <bitfield caption="Parallel Capture Mode Overrun Error Interrupt Disable" mask="0x00000002" name="OVRE"/>
          <bitfield caption="End of Reception Transfer Interrupt Disable" mask="0x00000004" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full Interrupt Disable" mask="0x00000008" name="RXBUFF"/>
        </register>
        <register caption="Parallel Capture Interrupt Mask Register" name="PORT_PCIMR" offset="0x015C" rw="R" size="4">
          <bitfield caption="Parallel Capture Mode Data Ready Interrupt Mask" mask="0x00000001" name="DRDY"/>
          <bitfield caption="Parallel Capture Mode Overrun Error Interrupt Mask" mask="0x00000002" name="OVRE"/>
          <bitfield caption="End of Reception Transfer Interrupt Mask" mask="0x00000004" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full Interrupt Mask" mask="0x00000008" name="RXBUFF"/>
        </register>
        <register caption="Parallel Capture Interrupt Status Register" name="PORT_PCISR" offset="0x0160" rw="R" size="4">
          <bitfield caption="Parallel Capture Mode Data Ready" mask="0x00000001" name="DRDY"/>
          <bitfield caption="Parallel Capture Mode Overrun Error" mask="0x00000002" name="OVRE"/>
        </register>
        <register caption="Parallel Capture Reception Holding Register" name="PORT_PCRHR" offset="0x0164" rw="R" size="4">
          <bitfield caption="Parallel Capture Mode Reception Data" mask="0xFFFFFFFF" name="RDATA"/>
        </register>
      </register-group>
      <value-group caption="" name="PORT_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE0">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE1">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE2">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE3">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE4">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE5">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE6">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE7">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE8">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE9">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE10">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE11">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE12">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE13">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE14">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE15">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE16">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE17">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE18">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE19">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE20">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE21">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE22">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE23">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE24">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE25">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE26">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE27">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE28">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE29">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE30">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_DRIVER__LINE31">
        <value caption="Lowest drive" name="LOW_DRIVE" value="0"/>
        <value caption="Highest drive" name="HIGH_DRIVE" value="1"/>
      </value-group>
      <value-group caption="" name="PORT_PCMR__DSIZE">
        <value caption="The reception data in the PORT_PCRHR is a byte (8-bit)" name="BYTE" value="0x0"/>
        <value caption="The reception data in the PORT_PCRHR is a half-word (16-bit)" name="HALFWORD" value="0x1"/>
        <value caption="The reception data in the PORT_PCRHR is a word (32-bit)" name="WORD" value="0x2"/>
      </value-group>
    </module>
    <module name="PMC" caption="Power Management Controller" id="44006" version="P">
      <register-group name="PMC">
        <register caption="System Clock Enable Register" name="PMC_SCER" offset="0x0000" rw="W" size="4" atomic-op="set:PMC_SCSR">
          <bitfield caption="Enable USB FS Clock" mask="0x00000020" name="USBCLK"/>
          <bitfield caption="Programmable Clock 0 Output Enable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Enable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Enable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="Programmable Clock 3 Output Enable" mask="0x00000800" name="PCK3"/>
          <bitfield caption="Programmable Clock 4 Output Enable" mask="0x00001000" name="PCK4"/>
          <bitfield caption="Programmable Clock 5 Output Enable" mask="0x00002000" name="PCK5"/>
          <bitfield caption="Programmable Clock 6 Output Enable" mask="0x00004000" name="PCK6"/>
        </register>
        <register caption="System Clock Disable Register" name="PMC_SCDR" offset="0x0004" rw="W" size="4" atomic-op="clear:PMC_SCSR">
          <bitfield caption="Disable USB FS Clock" mask="0x00000020" name="USBCLK"/>
          <bitfield caption="Programmable Clock 0 Output Disable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Disable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Disable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="Programmable Clock 3 Output Disable" mask="0x00000800" name="PCK3"/>
          <bitfield caption="Programmable Clock 4 Output Disable" mask="0x00001000" name="PCK4"/>
          <bitfield caption="Programmable Clock 5 Output Disable" mask="0x00002000" name="PCK5"/>
          <bitfield caption="Programmable Clock 6 Output Disable" mask="0x00004000" name="PCK6"/>
        </register>
        <register caption="System Clock Status Register" name="PMC_SCSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="HCLK Status" mask="0x00000001" name="HCLKS"/>
          <bitfield caption="USB FS Clock Status" mask="0x00000020" name="USBCLK"/>
          <bitfield caption="Programmable Clock 0 Output Status" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Status" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Status" mask="0x00000400" name="PCK2"/>
          <bitfield caption="Programmable Clock 3 Output Status" mask="0x00000800" name="PCK3"/>
          <bitfield caption="Programmable Clock 4 Output Status" mask="0x00001000" name="PCK4"/>
          <bitfield caption="Programmable Clock 5 Output Status" mask="0x00002000" name="PCK5"/>
          <bitfield caption="Programmable Clock 6 Output Status" mask="0x00004000" name="PCK6"/>
        </register>
        <register caption="Peripheral Clock Enable Register 0" name="PMC_PCER0" offset="0x0010" rw="W" size="4" atomic-op="set:PMC_PCSR0">
          <bitfield caption="Peripheral Clock 7 Enable" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Enable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Enable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Enable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Enable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Enable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Enable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Enable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Enable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Enable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Enable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Enable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Enable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Enable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Enable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Enable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Enable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Enable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Enable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Enable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Enable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Enable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Enable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Enable" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Enable" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Peripheral Clock Disable Register 0" name="PMC_PCDR0" offset="0x0014" rw="W" size="4" atomic-op="clear:PMC_PCSR0">
          <bitfield caption="Peripheral Clock 7 Disable" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Disable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Disable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Disable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Disable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Disable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Disable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Disable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Disable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Disable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Disable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Disable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Disable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Disable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Disable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Disable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Disable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Disable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Disable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Disable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Disable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Disable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Disable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Disable" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Disable" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Peripheral Clock Status Register 0" name="PMC_PCSR0" offset="0x0018" rw="R" size="4">
          <bitfield caption="Peripheral Clock 7 Status" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Status" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Status" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Status" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="UTMI Clock Register" name="CKGR_UCKR" offset="0x001C" rw="RW" size="4">
          <bitfield caption="UTMI PLL Enable" mask="0x00010000" name="UPLLEN"/>
          <bitfield caption="UTMI PLL Startup Time" mask="0x00F00000" name="UPLLCOUNT"/>
        </register>
        <register caption="Main Oscillator Register" name="CKGR_MOR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Main Crystal Oscillator Enable" mask="0x00000001" name="MOSCXTEN"/>
          <bitfield caption="Main Crystal Oscillator Bypass" mask="0x00000002" name="MOSCXTBY"/>
          <bitfield caption="Wait Mode Command (Write-only)" mask="0x00000004" name="WAITMODE"/>
          <bitfield caption="Main RC Oscillator Enable" mask="0x00000008" name="MOSCRCEN"/>
          <bitfield caption="Main RC Oscillator Frequency Selection" mask="0x00000070" name="MOSCRCF" values="CKGR_MOR__MOSCRCF"/>
          <bitfield caption="Main Crystal Oscillator Startup Time" mask="0x0000FF00" name="MOSCXTST"/>
          <bitfield caption="Write Access Password" mask="0x00FF0000" name="KEY" values="CKGR_MOR__KEY"/>
          <bitfield caption="Main Clock Oscillator Selection" mask="0x01000000" name="MOSCSEL"/>
          <bitfield caption="Clock Failure Detector Enable" mask="0x02000000" name="CFDEN"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Frequency Monitoring Enable" mask="0x04000000" name="XT32KFME"/>
        </register>
        <register caption="Main Clock Frequency Register" name="CKGR_MCFR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Main Clock Frequency" mask="0x0000FFFF" name="MAINF"/>
          <bitfield caption="Main Clock Frequency Measure Ready" mask="0x00010000" name="MAINFRDY"/>
          <bitfield caption="RC Oscillator Frequency Measure (write-only)" mask="0x00100000" name="RCMEAS"/>
          <bitfield caption="Counter Clock Source Selection" mask="0x01000000" name="CCSS"/>
        </register>
        <register caption="PLLA Register" name="CKGR_PLLAR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="PLLA Front End Divider" mask="0x000000FF" name="DIVA" values="CKGR_PLLAR__DIVA"/>
          <bitfield caption="PLLA Counter" mask="0x00003F00" name="PLLACOUNT"/>
          <bitfield caption="PLLA Multiplier" mask="0x07FF0000" name="MULA"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
        </register>
        <register caption="Master Clock Register" name="PMC_MCKR" offset="0x0030" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000003" name="CSS" values="PMC_MCKR__CSS"/>
          <bitfield caption="Processor Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_MCKR__PRES"/>
          <bitfield caption="Master Clock Division" mask="0x00000300" name="MDIV" values="PMC_MCKR__MDIV"/>
          <bitfield caption="UPLL Divider by 2" mask="0x00002000" name="UPLLDIV2"/>
        </register>
        <register caption="USB Clock Register" name="PMC_USB" offset="0x0038" rw="RW" size="4">
          <bitfield caption="USB Input Clock Selection" mask="0x00000001" name="USBS"/>
          <bitfield caption="Divider for USB_48M" mask="0x00000F00" name="USBDIV"/>
        </register>
        <register caption="Programmable Clock Register (chid = 0) 0" name="PMC_PCK" offset="0x40" rw="RW" size="4" count="8">
          <bitfield caption="Programmable Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000FF0" name="PRES"/>
        </register>
        <register caption="Interrupt Enable Register" name="PMC_IER" offset="0x0060" rw="W" size="4" atomic-op="set:PMC_IMR">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Enable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Enable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Enable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Interrupt Enable" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Enable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready 3 Interrupt Enable" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Programmable Clock Ready 4 Interrupt Enable" mask="0x00001000" name="PCKRDY4"/>
          <bitfield caption="Programmable Clock Ready 5 Interrupt Enable" mask="0x00002000" name="PCKRDY5"/>
          <bitfield caption="Programmable Clock Ready 6 Interrupt Enable" mask="0x00004000" name="PCKRDY6"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Enable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Oscillator Status Interrupt Enable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Enable" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Enable" mask="0x00200000" name="XT32KERR"/>
        </register>
        <register caption="Interrupt Disable Register" name="PMC_IDR" offset="0x0064" rw="W" size="4" atomic-op="clear:PMC_IMR">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Disable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Disable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Disable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Interrupt Disable" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Disable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Disable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Disable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready 3 Interrupt Disable" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Programmable Clock Ready 4 Interrupt Disable" mask="0x00001000" name="PCKRDY4"/>
          <bitfield caption="Programmable Clock Ready 5 Interrupt Disable" mask="0x00002000" name="PCKRDY5"/>
          <bitfield caption="Programmable Clock Ready 6 Interrupt Disable" mask="0x00004000" name="PCKRDY6"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Disable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Status Interrupt Disable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Disable" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Disable" mask="0x00200000" name="XT32KERR"/>
        </register>
        <register caption="Status Register" name="PMC_SR" offset="0x0068" rw="R" size="4">
          <bitfield caption="Main Crystal Oscillator Status" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Status" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Status" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Status" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Slow Clock Source Oscillator Selection" mask="0x00000080" name="OSCSELS"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00001000" name="PCKRDY4"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00002000" name="PCKRDY5"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00004000" name="PCKRDY6"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Oscillator Status" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="Clock Failure Detector Status" mask="0x00080000" name="CFDS"/>
          <bitfield caption="Clock Failure Detector Fault Output Status" mask="0x00100000" name="FOS"/>
          <bitfield caption="Slow Crystal Oscillator Error" mask="0x00200000" name="XT32KERR"/>
        </register>
        <register caption="Interrupt Mask Register" name="PMC_IMR" offset="0x006C" rw="R" size="4" atomic-op="read:PMC_IMR">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Mask" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Mask" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Mask" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Interrupt Mask" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Mask" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready 3 Interrupt Mask" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Programmable Clock Ready 4 Interrupt Mask" mask="0x00001000" name="PCKRDY4"/>
          <bitfield caption="Programmable Clock Ready 5 Interrupt Mask" mask="0x00002000" name="PCKRDY5"/>
          <bitfield caption="Programmable Clock Ready 6 Interrupt Mask" mask="0x00004000" name="PCKRDY6"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Mask" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Status Interrupt Mask" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Mask" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Mask" mask="0x00200000" name="XT32KERR"/>
        </register>
        <register caption="Fast Startup Mode Register" name="PMC_FSMR" offset="0x0070" rw="RW" size="4">
          <bitfield caption="Fast Startup Input Enable 0" mask="0x00000001" name="FSTT0"/>
          <bitfield caption="Fast Startup Input Enable 1" mask="0x00000002" name="FSTT1"/>
          <bitfield caption="Fast Startup Input Enable 2" mask="0x00000004" name="FSTT2"/>
          <bitfield caption="Fast Startup Input Enable 3" mask="0x00000008" name="FSTT3"/>
          <bitfield caption="Fast Startup Input Enable 4" mask="0x00000010" name="FSTT4"/>
          <bitfield caption="Fast Startup Input Enable 5" mask="0x00000020" name="FSTT5"/>
          <bitfield caption="Fast Startup Input Enable 6" mask="0x00000040" name="FSTT6"/>
          <bitfield caption="Fast Startup Input Enable 7" mask="0x00000080" name="FSTT7"/>
          <bitfield caption="Fast Startup Input Enable 8" mask="0x00000100" name="FSTT8"/>
          <bitfield caption="Fast Startup Input Enable 9" mask="0x00000200" name="FSTT9"/>
          <bitfield caption="Fast Startup Input Enable 10" mask="0x00000400" name="FSTT10"/>
          <bitfield caption="Fast Startup Input Enable 11" mask="0x00000800" name="FSTT11"/>
          <bitfield caption="Fast Startup Input Enable 12" mask="0x00001000" name="FSTT12"/>
          <bitfield caption="Fast Startup Input Enable 13" mask="0x00002000" name="FSTT13"/>
          <bitfield caption="Fast Startup Input Enable 14" mask="0x00004000" name="FSTT14"/>
          <bitfield caption="Fast Startup Input Enable 15" mask="0x00008000" name="FSTT15"/>
          <bitfield caption="RTT Alarm Enable" mask="0x00010000" name="RTTAL"/>
          <bitfield caption="RTC Alarm Enable" mask="0x00020000" name="RTCAL"/>
          <bitfield caption="USB Alarm Enable" mask="0x00040000" name="USBAL"/>
          <bitfield caption="Low-power Mode" mask="0x00100000" name="LPM"/>
          <bitfield caption="Flash Low-power Mode" mask="0x00600000" name="FLPM" values="PMC_FSMR__FLPM"/>
          <bitfield caption="Force Flash Low-power Mode" mask="0x00800000" name="FFLPM"/>
        </register>
        <register caption="Fast Startup Polarity Register" name="PMC_FSPR" offset="0x0074" rw="RW" size="4">
          <bitfield caption="Fast Startup Input Polarity 0" mask="0x00000001" name="FSTP0"/>
          <bitfield caption="Fast Startup Input Polarity 1" mask="0x00000002" name="FSTP1"/>
          <bitfield caption="Fast Startup Input Polarity 2" mask="0x00000004" name="FSTP2"/>
          <bitfield caption="Fast Startup Input Polarity 3" mask="0x00000008" name="FSTP3"/>
          <bitfield caption="Fast Startup Input Polarity 4" mask="0x00000010" name="FSTP4"/>
          <bitfield caption="Fast Startup Input Polarity 5" mask="0x00000020" name="FSTP5"/>
          <bitfield caption="Fast Startup Input Polarity 6" mask="0x00000040" name="FSTP6"/>
          <bitfield caption="Fast Startup Input Polarity 7" mask="0x00000080" name="FSTP7"/>
          <bitfield caption="Fast Startup Input Polarity 8" mask="0x00000100" name="FSTP8"/>
          <bitfield caption="Fast Startup Input Polarity 9" mask="0x00000200" name="FSTP9"/>
          <bitfield caption="Fast Startup Input Polarity 10" mask="0x00000400" name="FSTP10"/>
          <bitfield caption="Fast Startup Input Polarity 11" mask="0x00000800" name="FSTP11"/>
          <bitfield caption="Fast Startup Input Polarity 12" mask="0x00001000" name="FSTP12"/>
          <bitfield caption="Fast Startup Input Polarity 13" mask="0x00002000" name="FSTP13"/>
          <bitfield caption="Fast Startup Input Polarity 14" mask="0x00004000" name="FSTP14"/>
          <bitfield caption="Fast Startup Input Polarity 15" mask="0x00008000" name="FSTP15"/>
        </register>
        <register caption="Fault Output Clear Register" name="PMC_FOCR" offset="0x0078" rw="W" size="4">
          <bitfield caption="Fault Output Clear" mask="0x00000001" name="FOCLR"/>
        </register>
        <register caption="Write Protection Mode Register" name="PMC_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PMC_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Peripheral Clock Enable Register 1" name="PMC_PCER1" offset="0x0100" rw="W" size="4" atomic-op="set:PMC_PCSR1">
          <bitfield caption="Peripheral Clock 32 Enable" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Enable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Enable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Enable" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 37 Enable" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 39 Enable" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Enable" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Enable" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Enable" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Enable" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Enable" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Enable" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Enable" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Enable" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Enable" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Enable" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Enable" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Enable" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 52 Enable" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral Clock 53 Enable" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral Clock 56 Enable" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Enable" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Enable" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Enable" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Enable" mask="0x10000000" name="PID60"/>
        </register>
        <register caption="Peripheral Clock Disable Register 1" name="PMC_PCDR1" offset="0x0104" rw="W" size="4" atomic-op="clear:PMC_PCSR1">
          <bitfield caption="Peripheral Clock 32 Disable" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Disable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Disable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Disable" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 37 Disable" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 39 Disable" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Disable" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Disable" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Disable" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Disable" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Disable" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Disable" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Disable" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Disable" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Disable" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Disable" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Disable" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Disable" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 52 Disable" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral Clock 53 Disable" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral Clock 56 Disable" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Disable" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Disable" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Disable" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Disable" mask="0x10000000" name="PID60"/>
        </register>
        <register caption="Peripheral Clock Status Register 1" name="PMC_PCSR1" offset="0x0108" rw="R" size="4">
          <bitfield caption="Peripheral Clock 32 Status" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Status" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 37 Status" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 39 Status" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Status" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Status" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Status" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Status" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Status" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Status" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Status" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Status" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Status" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Status" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Status" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Status" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 52 Status" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral Clock 53 Status" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral Clock 56 Status" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Status" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Status" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Status" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Status" mask="0x10000000" name="PID60"/>
        </register>
        <register caption="Peripheral Control Register" name="PMC_PCR" offset="0x010C" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000007F" name="PID"/>
          <bitfield caption="Generic Clock Source Selection" mask="0x00000700" name="GCLKCSS" values="PMC_PCR__GCLKCSS"/>
          <bitfield caption="Command" mask="0x00001000" name="CMD"/>
          <bitfield caption="Generic Clock Division Ratio" mask="0x0FF00000" name="GCLKDIV"/>
          <bitfield caption="Enable" mask="0x10000000" name="EN"/>
          <bitfield caption="Generic Clock Enable" mask="0x20000000" name="GCLKEN"/>
        </register>
        <register caption="Oscillator Calibration Register" name="PMC_OCR" offset="0x0110" rw="RW" size="4">
          <bitfield caption="Main RC Oscillator Calibration Bits for 4 MHz" mask="0x0000007F" name="CAL4"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 4 MHz" mask="0x00000080" name="SEL4"/>
          <bitfield caption="Main RC Oscillator Calibration Bits for 8 MHz" mask="0x00007F00" name="CAL8"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 8 MHz" mask="0x00008000" name="SEL8"/>
          <bitfield caption="Main RC Oscillator Calibration Bits for 12 MHz" mask="0x007F0000" name="CAL12"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 12 MHz" mask="0x00800000" name="SEL12"/>
        </register>
        <register caption="SleepWalking Enable Register 0" name="PMC_SLPWK_ER0" offset="0x0114" rw="W" size="4" atomic-op="set:PMC_SLPWK_SR0">
          <bitfield caption="Peripheral 7 SleepWalking Enable" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral 8 SleepWalking Enable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral 9 SleepWalking Enable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral 10 SleepWalking Enable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral 11 SleepWalking Enable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral 12 SleepWalking Enable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral 13 SleepWalking Enable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral 14 SleepWalking Enable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral 15 SleepWalking Enable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral 16 SleepWalking Enable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral 17 SleepWalking Enable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral 18 SleepWalking Enable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral 19 SleepWalking Enable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 SleepWalking Enable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 SleepWalking Enable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 SleepWalking Enable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 SleepWalking Enable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 SleepWalking Enable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 SleepWalking Enable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 SleepWalking Enable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 SleepWalking Enable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 SleepWalking Enable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 SleepWalking Enable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral 30 SleepWalking Enable" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral 31 SleepWalking Enable" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="SleepWalking Disable Register 0" name="PMC_SLPWK_DR0" offset="0x0118" rw="W" size="4" atomic-op="clear:PMC_SLPWK_SR0">
          <bitfield caption="Peripheral 7 SleepWalking Disable" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral 8 SleepWalking Disable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral 9 SleepWalking Disable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral 10 SleepWalking Disable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral 11 SleepWalking Disable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral 12 SleepWalking Disable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral 13 SleepWalking Disable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral 14 SleepWalking Disable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral 15 SleepWalking Disable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral 16 SleepWalking Disable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral 17 SleepWalking Disable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral 18 SleepWalking Disable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral 19 SleepWalking Disable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 SleepWalking Disable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 SleepWalking Disable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 SleepWalking Disable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 SleepWalking Disable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 SleepWalking Disable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 SleepWalking Disable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 SleepWalking Disable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 SleepWalking Disable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 SleepWalking Disable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 SleepWalking Disable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral 30 SleepWalking Disable" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral 31 SleepWalking Disable" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="SleepWalking Status Register 0" name="PMC_SLPWK_SR0" offset="0x011C" rw="R" size="4">
          <bitfield caption="Peripheral 7 SleepWalking Status" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral 8 SleepWalking Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral 9 SleepWalking Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral 10 SleepWalking Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral 11 SleepWalking Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral 12 SleepWalking Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral 13 SleepWalking Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral 14 SleepWalking Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral 15 SleepWalking Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral 16 SleepWalking Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral 17 SleepWalking Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral 18 SleepWalking Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral 19 SleepWalking Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 SleepWalking Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 SleepWalking Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 SleepWalking Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 SleepWalking Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 SleepWalking Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 SleepWalking Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 SleepWalking Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 SleepWalking Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 SleepWalking Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 SleepWalking Status" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral 30 SleepWalking Status" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral 31 SleepWalking Status" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="SleepWalking Activity Status Register 0" name="PMC_SLPWK_ASR0" offset="0x0120" rw="R" size="4">
          <bitfield caption="Peripheral 7 Activity Status" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral 8 Activity Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral 9 Activity Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral 10 Activity Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral 11 Activity Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral 12 Activity Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral 13 Activity Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral 14 Activity Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral 15 Activity Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral 16 Activity Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral 17 Activity Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral 18 Activity Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral 19 Activity Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral 20 Activity Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral 21 Activity Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral 22 Activity Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral 23 Activity Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral 24 Activity Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral 25 Activity Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral 26 Activity Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral 27 Activity Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral 28 Activity Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral 29 Activity Status" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral 30 Activity Status" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral 31 Activity Status" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="PLL Maximum Multiplier Value Register" name="PMC_PMMR" offset="0x0130" rw="RW" size="4">
          <bitfield caption="PLLA Maximum Allowed Multiplier Value" mask="0x000007FF" name="PLLA_MMAX"/>
        </register>
        <register caption="SleepWalking Enable Register 1" name="PMC_SLPWK_ER1" offset="0x0134" rw="W" size="4" atomic-op="set:PMC_SLPWK_SR1">
          <bitfield caption="Peripheral 32 SleepWalking Enable" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral 33 SleepWalking Enable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral 34 SleepWalking Enable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral 35 SleepWalking Enable" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral 37 SleepWalking Enable" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral 39 SleepWalking Enable" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral 40 SleepWalking Enable" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral 41 SleepWalking Enable" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral 42 SleepWalking Enable" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral 43 SleepWalking Enable" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral 44 SleepWalking Enable" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral 45 SleepWalking Enable" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral 46 SleepWalking Enable" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral 47 SleepWalking Enable" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral 48 SleepWalking Enable" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral 49 SleepWalking Enable" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral 50 SleepWalking Enable" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral 51 SleepWalking Enable" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral 52 SleepWalking Enable" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral 53 SleepWalking Enable" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral 56 SleepWalking Enable" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral 57 SleepWalking Enable" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral 58 SleepWalking Enable" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral 59 SleepWalking Enable" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral 60 SleepWalking Enable" mask="0x10000000" name="PID60"/>
        </register>
        <register caption="SleepWalking Disable Register 1" name="PMC_SLPWK_DR1" offset="0x0138" rw="W" size="4" atomic-op="clear:PMC_SLPWK_SR1">
          <bitfield caption="Peripheral 32 SleepWalking Disable" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral 33 SleepWalking Disable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral 34 SleepWalking Disable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral 35 SleepWalking Disable" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral 37 SleepWalking Disable" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral 39 SleepWalking Disable" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral 40 SleepWalking Disable" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral 41 SleepWalking Disable" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral 42 SleepWalking Disable" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral 43 SleepWalking Disable" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral 44 SleepWalking Disable" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral 45 SleepWalking Disable" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral 46 SleepWalking Disable" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral 47 SleepWalking Disable" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral 48 SleepWalking Disable" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral 49 SleepWalking Disable" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral 50 SleepWalking Disable" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral 51 SleepWalking Disable" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral 52 SleepWalking Disable" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral 53 SleepWalking Disable" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral 56 SleepWalking Disable" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral 57 SleepWalking Disable" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral 58 SleepWalking Disable" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral 59 SleepWalking Disable" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral 60 SleepWalking Disable" mask="0x10000000" name="PID60"/>
        </register>
        <register caption="SleepWalking Status Register 1" name="PMC_SLPWK_SR1" offset="0x013C" rw="R" size="4">
          <bitfield caption="Peripheral 32 SleepWalking Status" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral 33 SleepWalking Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral 34 SleepWalking Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral 35 SleepWalking Status" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral 37 SleepWalking Status" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral 39 SleepWalking Status" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral 40 SleepWalking Status" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral 41 SleepWalking Status" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral 42 SleepWalking Status" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral 43 SleepWalking Status" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral 44 SleepWalking Status" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral 45 SleepWalking Status" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral 46 SleepWalking Status" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral 47 SleepWalking Status" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral 48 SleepWalking Status" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral 49 SleepWalking Status" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral 50 SleepWalking Status" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral 51 SleepWalking Status" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral 52 SleepWalking Status" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral 53 SleepWalking Status" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral 56 SleepWalking Status" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral 57 SleepWalking Status" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral 58 SleepWalking Status" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral 59 SleepWalking Status" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral 60 SleepWalking Status" mask="0x10000000" name="PID60"/>
        </register>
        <register caption="SleepWalking Activity Status Register 1" name="PMC_SLPWK_ASR1" offset="0x0140" rw="R" size="4">
          <bitfield caption="Peripheral 32 Activity Status" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral 33 Activity Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral 34 Activity Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral 35 Activity Status" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral 37 Activity Status" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral 39 Activity Status" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral 40 Activity Status" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral 41 Activity Status" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral 42 Activity Status" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral 43 Activity Status" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral 44 Activity Status" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral 45 Activity Status" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral 46 Activity Status" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral 47 Activity Status" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral 48 Activity Status" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral 49 Activity Status" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral 50 Activity Status" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral 51 Activity Status" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral 52 Activity Status" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral 53 Activity Status" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral 56 Activity Status" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral 57 Activity Status" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral 58 Activity Status" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral 59 Activity Status" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral 60 Activity Status" mask="0x10000000" name="PID60"/>
        </register>
        <register caption="SleepWalking Activity In Progress Register" name="PMC_SLPWK_AIPR" offset="0x0144" rw="R" size="4">
          <bitfield caption="Activity In Progress" mask="0x00000001" name="AIP"/>
        </register>
        <register caption="Audio PLL Analog Configuration Register" name="PMC_APLLACR" offset="0x0158" rw="RW" size="4">
          <bitfield caption="DCO Filter Selection" mask="0x0000000F" name="DCOFLTSEL"/>
          <bitfield caption="PLL Filter Selection" mask="0x000000F0" name="FLTSEL"/>
          <bitfield caption="Bias Voltage Selection" mask="0x00000300" name="BIAS"/>
        </register>
        <register caption="Wait Mode Startup Time Register" name="PMC_WMST" offset="0x015C" rw="RW" size="4">
          <bitfield caption="Wait Mode Startup Time" mask="0x000000FF" name="WMST"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="PMC_WMST__KEY"/>
        </register>
      </register-group>
      <value-group caption="" name="CKGR_MOR__MOSCRCF">
        <value caption="The RC oscillator frequency is at 4 MHz" name="_4_MHz" value="0x0"/>
        <value caption="The RC oscillator frequency is at 8 MHz" name="_8_MHz" value="0x1"/>
        <value caption="The RC oscillator frequency is at 12 MHz" name="_12_MHz" value="0x2"/>
      </value-group>
      <value-group caption="" name="CKGR_MOR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x37"/>
      </value-group>
      <value-group caption="" name="CKGR_PLLAR__DIVA">
        <value caption="Divider output is 0 and PLLA is disabled." name="_0" value="0"/>
        <value caption="Divider is bypassed (divide by 1) and PLLA is enabled." name="BYPASS" value="1"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__CSS">
        <value caption="SLCK is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="MAINCK is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPPLLCKDIV is selected" name="UPLL_CLK" value="0x3"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__PRES">
        <value caption="Selected clock" name="CLK_1" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLK_2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLK_4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLK_8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLK_16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLK_32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLK_64" value="0x6"/>
        <value caption="Selected clock divided by 3" name="CLK_3" value="0x7"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__MDIV">
        <value caption="MCK is FCLK divided by 1." name="EQ_PCK" value="0x0"/>
        <value caption="MCK is FCLK divided by 2." name="PCK_DIV2" value="0x1"/>
        <value caption="MCK is FCLK divided by 4." name="PCK_DIV4" value="0x2"/>
        <value caption="MCK is FCLK divided by 3." name="PCK_DIV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="SLCK is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="MAINCK is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLLCKDIV is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="MCK is selected" name="MCK" value="0x4"/>
      </value-group>
      <value-group caption="" name="PMC_FSMR__FLPM">
        <value caption="Flash is in Standby Mode when system enters Wait Mode" name="FLASH_STANDBY" value="0x0"/>
        <value caption="Flash is in Deep-power-down mode when system enters Wait Mode" name="FLASH_DEEP_POWERDOWN" value="0x1"/>
        <value caption="Idle mode" name="FLASH_IDLE" value="0x2"/>
      </value-group>
      <value-group caption="" name="PMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x504D43"/>
      </value-group>
      <value-group caption="" name="PMC_PCR__GCLKCSS">
        <value caption="SLCK is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="MAINCK is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLLCK is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="MCK is selected" name="MCK_CLK" value="0x4"/>
      </value-group>
      <value-group caption="" name="PMC_WMST__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x5A"/>
      </value-group>
    </module>
    <module name="PWMC" caption="Pulse Width Modulation Controller" id="6343" version="Y">
      <register-group name="PWMC_CH_NUM" size="32">
        <register caption="PWMC Channel Mode Register (ch_num = 0)" name="PWMC_CMR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWMC_CMR0__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES"/>
          <bitfield caption="Update Selection" mask="0x00000800" name="UPDS"/>
          <bitfield caption="Disabled Polarity Inverted" mask="0x00001000" name="DPOLI"/>
          <bitfield caption="Timer Counter Trigger Selection" mask="0x00002000" name="TCTS"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
          <bitfield caption="Push-Pull Mode" mask="0x00080000" name="PPM"/>
        </register>
        <register caption="PWMC Channel Duty Cycle Register (ch_num = 0)" name="PWMC_CDTY" offset="0x04" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWMC Channel Duty Cycle Update Register (ch_num = 0)" name="PWMC_CDTYUPD" offset="0x08" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWMC Channel Period Register (ch_num = 0)" name="PWMC_CPRD" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWMC Channel Period Update Register (ch_num = 0)" name="PWMC_CPRDUPD" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWMC Channel Counter Register (ch_num = 0)" name="PWMC_CCNT" offset="0x14" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWMC Channel Dead Time Register (ch_num = 0)" name="PWMC_DT" offset="0x18" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWMC Channel Dead Time Update Register (ch_num = 0)" name="PWMC_DTUPD" offset="0x1C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
      </register-group>
      <register-group name="PWMC_CMP" size="16">
        <register caption="PWMC Comparison 0 Value Register" name="PWMC_CMPV" offset="0x00" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWMC Comparison 0 Value Update Register" name="PWMC_CMPVUPD" offset="0x04" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWMC Comparison 0 Mode Register" name="PWMC_CMPM" offset="0x08" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWMC Comparison 0 Mode Update Register" name="PWMC_CMPMUPD" offset="0x0C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
      </register-group>
      <register-group name="PWMC">
        <register caption="PWMC Clock Register" name="PWMC_CLK" offset="0x00" rw="RW" size="4">
          <bitfield caption="CLKA Divide Factor" mask="0x000000FF" name="DIVA" values="PWMC_CLK__DIVA"/>
          <bitfield caption="CLKA Source Clock Selection" mask="0x00000F00" name="PREA" values="PWMC_CLK__PREA"/>
          <bitfield caption="CLKB Divide Factor" mask="0x00FF0000" name="DIVB" values="PWMC_CLK__DIVB"/>
          <bitfield caption="CLKB Source Clock Selection" mask="0x0F000000" name="PREB" values="PWMC_CLK__PREB"/>
        </register>
        <register caption="PWMC Enable Register" name="PWMC_ENA" offset="0x04" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWMC Disable Register" name="PWMC_DIS" offset="0x08" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWMC Status Register" name="PWMC_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWMC Interrupt Enable Register 1" name="PWMC_IER1" offset="0x10" rw="W" size="4" atomic-op="set:PWMC_IMR1">
          <bitfield caption="Counter Event on Channel 0 Interrupt Enable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Enable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Enable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Enable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Enable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Enable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Enable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Enable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWMC Interrupt Disable Register 1" name="PWMC_IDR1" offset="0x14" rw="W" size="4" atomic-op="clear:PWMC_IMR1">
          <bitfield caption="Counter Event on Channel 0 Interrupt Disable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Disable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Disable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Disable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Disable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Disable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Disable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Disable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWMC Interrupt Mask Register 1" name="PWMC_IMR1" offset="0x18" rw="R" size="4" atomic-op="read:PWMC_IMR1">
          <bitfield caption="Counter Event on Channel 0 Interrupt Mask" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Mask" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Mask" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Mask" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Mask" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Mask" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Mask" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Mask" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWMC Interrupt Status Register 1" name="PWMC_ISR1" offset="0x1C" rw="R" size="4" atomic-op="clear:PWMC_ISR1">
          <bitfield caption="Counter Event on Channel 0" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWMC Sync Channels Mode Register" name="PWMC_SCM" offset="0x20" rw="RW" size="4">
          <bitfield caption="Synchronous Channel 0" mask="0x00000001" name="SYNC0"/>
          <bitfield caption="Synchronous Channel 1" mask="0x00000002" name="SYNC1"/>
          <bitfield caption="Synchronous Channel 2" mask="0x00000004" name="SYNC2"/>
          <bitfield caption="Synchronous Channel 3" mask="0x00000008" name="SYNC3"/>
          <bitfield caption="Synchronous Channels Update Mode" mask="0x00030000" name="UPDM" values="PWM_SCM__UPDM"/>
          <bitfield caption="DMA Controller Transfer Request Mode" mask="0x00100000" name="PTRM"/>
          <bitfield caption="DMA Controller Transfer Request Comparison Selection" mask="0x00E00000" name="PTRCS"/>
        </register>
        <register caption="PWMC DMA Register" name="PWMC_DMAR" offset="0x24" rw="W" size="4">
          <bitfield caption="Duty-Cycle Holding Register for DMA Access" mask="0x00FFFFFF" name="DMADUTY"/>
        </register>
        <register caption="PWMC Sync Channels Update Control Register" name="PWMC_SCUC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Synchronous Channels Update Unlock" mask="0x00000001" name="UPDULOCK"/>
        </register>
        <register caption="PWMC Sync Channels Update Period Register" name="PWMC_SCUP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Update Period" mask="0x0000000F" name="UPR"/>
          <bitfield caption="Update Period Counter" mask="0x000000F0" name="UPRCNT"/>
        </register>
        <register caption="PWMC Sync Channels Update Period Update Register" name="PWMC_SCUPUPD" offset="0x30" rw="W" size="4">
          <bitfield caption="Update Period Update" mask="0x0000000F" name="UPRUPD"/>
        </register>
        <register caption="PWMC Interrupt Enable Register 2" name="PWMC_IER2" offset="0x34" rw="W" size="4" atomic-op="set:PWMC_IMR2">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Enable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Enable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Enable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Enable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Enable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Enable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Enable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Enable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Enable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Enable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Enable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Enable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Enable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Enable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Enable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Enable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Enable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Enable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWMC Interrupt Disable Register 2" name="PWMC_IDR2" offset="0x38" rw="W" size="4" atomic-op="clear:PWMC_IMR2">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Disable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Disable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Disable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Disable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Disable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Disable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Disable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Disable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Disable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Disable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Disable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Disable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Disable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Disable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Disable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Disable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Disable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Disable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWMC Interrupt Mask Register 2" name="PWMC_IMR2" offset="0x3C" rw="R" size="4" atomic-op="read:PWMC_IMR2">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Mask" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Mask" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Mask" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Mask" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Mask" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Mask" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Mask" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Mask" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Mask" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Mask" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Mask" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Mask" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Mask" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Mask" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Mask" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Mask" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Mask" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Mask" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWMC Interrupt Status Register 2" name="PWMC_ISR2" offset="0x40" rw="R" size="4" atomic-op="clear:PWMC_ISR2">
          <bitfield caption="Write Ready for Synchronous Channels Update" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWMC Output Override Value Register" name="PWMC_OOV" offset="0x44" rw="RW" size="4">
          <bitfield caption="Output Override Value for PWMH output of the channel 0" mask="0x00000001" name="OOVH0"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 1" mask="0x00000002" name="OOVH1"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 2" mask="0x00000004" name="OOVH2"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 3" mask="0x00000008" name="OOVH3"/>
          <bitfield caption="Output Override Value for PWML output of the channel 0" mask="0x00010000" name="OOVL0"/>
          <bitfield caption="Output Override Value for PWML output of the channel 1" mask="0x00020000" name="OOVL1"/>
          <bitfield caption="Output Override Value for PWML output of the channel 2" mask="0x00040000" name="OOVL2"/>
          <bitfield caption="Output Override Value for PWML output of the channel 3" mask="0x00080000" name="OOVL3"/>
        </register>
        <register caption="PWMC Output Selection Register" name="PWMC_OS" offset="0x48" rw="RW" size="4">
          <bitfield caption="Output Selection for PWMH output of the channel 0" mask="0x00000001" name="OSH0"/>
          <bitfield caption="Output Selection for PWMH output of the channel 1" mask="0x00000002" name="OSH1"/>
          <bitfield caption="Output Selection for PWMH output of the channel 2" mask="0x00000004" name="OSH2"/>
          <bitfield caption="Output Selection for PWMH output of the channel 3" mask="0x00000008" name="OSH3"/>
          <bitfield caption="Output Selection for PWML output of the channel 0" mask="0x00010000" name="OSL0"/>
          <bitfield caption="Output Selection for PWML output of the channel 1" mask="0x00020000" name="OSL1"/>
          <bitfield caption="Output Selection for PWML output of the channel 2" mask="0x00040000" name="OSL2"/>
          <bitfield caption="Output Selection for PWML output of the channel 3" mask="0x00080000" name="OSL3"/>
        </register>
        <register caption="PWMC Output Selection Set Register" name="PWMC_OSS" offset="0x4C" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSL3"/>
        </register>
        <register caption="PWMC Output Selection Clear Register" name="PWMC_OSC" offset="0x50" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCL3"/>
        </register>
        <register caption="PWMC Output Selection Set Update Register" name="PWMC_OSSUPD" offset="0x54" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSUPH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSUPH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSUPH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSUPH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSUPL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSUPL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSUPL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSUPL3"/>
        </register>
        <register caption="PWMC Output Selection Clear Update Register" name="PWMC_OSCUPD" offset="0x58" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCUPH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCUPH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCUPH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCUPH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCUPL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCUPL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCUPL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCUPL3"/>
        </register>
        <register caption="PWMC Fault Mode Register" name="PWMC_FMR" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Fault Polarity" mask="0x000000FF" name="FPOL"/>
          <bitfield caption="Fault Activation Mode" mask="0x0000FF00" name="FMOD"/>
          <bitfield caption="Fault Filtering" mask="0x00FF0000" name="FFIL"/>
        </register>
        <register caption="PWMC Fault Status Register" name="PWMC_FSR" offset="0x60" rw="R" size="4">
          <bitfield caption="Fault Input Value" mask="0x000000FF" name="FIV"/>
          <bitfield caption="Fault Status" mask="0x0000FF00" name="FS"/>
        </register>
        <register caption="PWMC Fault Clear Register" name="PWMC_FCR" offset="0x64" rw="W" size="4">
          <bitfield caption="Fault Clear" mask="0x000000FF" name="FCLR"/>
        </register>
        <register caption="PWMC Fault Protection Value Register 1" name="PWMC_FPV1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Fault Protection Value for PWMH output on channel 0" mask="0x00000001" name="FPVH0"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 1" mask="0x00000002" name="FPVH1"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 2" mask="0x00000004" name="FPVH2"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 3" mask="0x00000008" name="FPVH3"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 0" mask="0x00010000" name="FPVL0"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 1" mask="0x00020000" name="FPVL1"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 2" mask="0x00040000" name="FPVL2"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 3" mask="0x00080000" name="FPVL3"/>
        </register>
        <register caption="PWMC Fault Protection Enable Register" name="PWMC_FPE" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Fault Protection Enable for channel 0" mask="0x000000FF" name="FPE0"/>
          <bitfield caption="Fault Protection Enable for channel 1" mask="0x0000FF00" name="FPE1"/>
          <bitfield caption="Fault Protection Enable for channel 2" mask="0x00FF0000" name="FPE2"/>
          <bitfield caption="Fault Protection Enable for channel 3" mask="0xFF000000" name="FPE3"/>
        </register>
        <register caption="PWMC Event Line 0 Mode Register 0" name="PWMC_ELMR" offset="0x7C" rw="RW" size="4" count="2">
          <bitfield caption="Comparison 0 Selection" mask="0x00000001" name="CSEL0"/>
          <bitfield caption="Comparison 1 Selection" mask="0x00000002" name="CSEL1"/>
          <bitfield caption="Comparison 2 Selection" mask="0x00000004" name="CSEL2"/>
          <bitfield caption="Comparison 3 Selection" mask="0x00000008" name="CSEL3"/>
          <bitfield caption="Comparison 4 Selection" mask="0x00000010" name="CSEL4"/>
          <bitfield caption="Comparison 5 Selection" mask="0x00000020" name="CSEL5"/>
          <bitfield caption="Comparison 6 Selection" mask="0x00000040" name="CSEL6"/>
          <bitfield caption="Comparison 7 Selection" mask="0x00000080" name="CSEL7"/>
        </register>
        <register caption="PWMC Spread Spectrum Register" name="PWMC_SSPR" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Spread Spectrum Limit Value" mask="0x00FFFFFF" name="SPRD"/>
          <bitfield caption="Spread Spectrum Counter Mode" mask="0x01000000" name="SPRDM"/>
        </register>
        <register caption="PWMC Spread Spectrum Update Register" name="PWMC_SSPUP" offset="0xA4" rw="W" size="4">
          <bitfield caption="Spread Spectrum Limit Value Update" mask="0x00FFFFFF" name="SPRDUP"/>
        </register>
        <register caption="PWMC Stepper Motor Mode Register" name="PWMC_SMMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Gray Count ENable" mask="0x00000001" name="GCEN0"/>
          <bitfield caption="Gray Count ENable" mask="0x00000002" name="GCEN1"/>
          <bitfield caption="DOWN Count" mask="0x00010000" name="DOWN0"/>
          <bitfield caption="DOWN Count" mask="0x00020000" name="DOWN1"/>
        </register>
        <register caption="PWMC Fault Protection Value 2 Register" name="PWMC_FPV2" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 0" mask="0x00000001" name="FPZH0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 1" mask="0x00000002" name="FPZH1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 2" mask="0x00000004" name="FPZH2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 3" mask="0x00000008" name="FPZH3"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 0" mask="0x00010000" name="FPZL0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 1" mask="0x00020000" name="FPZL1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 2" mask="0x00040000" name="FPZL2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 3" mask="0x00080000" name="FPZL3"/>
        </register>
        <register caption="PWMC Write Protection Control Register" name="PWMC_WPCR" offset="0xE4" rw="W" size="4">
          <bitfield caption="Write Protection Command" mask="0x00000003" name="WPCMD" values="PWMC_WPCR__WPCMD"/>
          <bitfield caption="Write Protection Register Group 0" mask="0x00000004" name="WPRG0"/>
          <bitfield caption="Write Protection Register Group 1" mask="0x00000008" name="WPRG1"/>
          <bitfield caption="Write Protection Register Group 2" mask="0x00000010" name="WPRG2"/>
          <bitfield caption="Write Protection Register Group 3" mask="0x00000020" name="WPRG3"/>
          <bitfield caption="Write Protection Register Group 4" mask="0x00000040" name="WPRG4"/>
          <bitfield caption="Write Protection Register Group 5" mask="0x00000080" name="WPRG5"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PWMC_WPCR__WPKEY"/>
        </register>
        <register caption="PWMC Write Protection Status Register" name="PWM_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect SW Status" mask="0x00000001" name="WPSWS0"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000002" name="WPSWS1"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000004" name="WPSWS2"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000008" name="WPSWS3"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000010" name="WPSWS4"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000020" name="WPSWS5"/>
          <bitfield caption="Write Protect Violation Status" mask="0x00000080" name="WPVS"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000100" name="WPHWS0"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000200" name="WPHWS1"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000400" name="WPHWS2"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000800" name="WPHWS3"/>
          <bitfield caption="Write Protect HW Status" mask="0x00001000" name="WPHWS4"/>
          <bitfield caption="Write Protect HW Status" mask="0x00002000" name="WPHWS5"/>
          <bitfield caption="Write Protect Violation Source" mask="0xFFFF0000" name="WPVSRC"/>
        </register>
        <register-group caption="PWMC Comparison 0 Value Register" offset="0x130" name="PWMC_CMP" size="16" count="8" name-in-module="PWMC_CMP"/>
        <register-group caption="PWMC Channel Mode Register (ch_num = 0)" offset="0x200" name="PWMC_CH_NUM" count="4" size="32" name-in-module="PWMC_CH_NUM"/>
        <register caption="PWMC Channel Mode Update Register (ch_num = 0)" name="PWMC_CMUPD0" offset="0x400" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWMC Channel Mode Update Register (ch_num = 1)" name="PWMC_CMUPD1" offset="0x420" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWMC External Trigger Register (trg_num = 1)" name="PWMC_ETRG1" offset="0x42C" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWMC_ETRG1__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWMC_ETRG1__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWMC Leading-Edge Blanking Register (trg_num = 1)" name="PWMC_LEBR1" offset="0x430" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
        <register caption="PWMC Channel Mode Update Register (ch_num = 2)" name="PWMC_CMUPD2" offset="0x440" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWMC External Trigger Register (trg_num = 2)" name="PWMC_ETRG2" offset="0x44C" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWMC_ETRG2__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWMC_ETRG2__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWMC Leading-Edge Blanking Register (trg_num = 2)" name="PWMC_LEBR2" offset="0x450" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
        <register caption="PWMC Channel Mode Update Register (ch_num = 3)" name="PWMC_CMUPD3" offset="0x460" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
      </register-group>
      <value-group caption="" name="PWMC_CLK__DIVA">
        <value caption="CLKA clock is turned off" name="CLKA_POFF" value="0"/>
        <value caption="CLKA clock is clock selected by PREA" name="PREA" value="1"/>
      </value-group>
      <value-group caption="" name="PWMC_CLK__PREA">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="" name="PWMC_CLK__DIVB">
        <value caption="CLKB clock is turned off" name="CLKB_POFF" value="0"/>
        <value caption="CLKB clock is clock selected by PREB" name="PREB" value="1"/>
      </value-group>
      <value-group caption="" name="PWMC_CLK__PREB">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="" name="PWMC_SCM__UPDM">
        <value caption="Manual write of double buffer registers and manual update of synchronous channels" name="MODE0" value="0x0"/>
        <value caption="Manual write of double buffer registers and automatic update of synchronous channels" name="MODE1" value="0x1"/>
        <value caption="Automatic write of duty-cycle update registers by the DMA Controller and automatic update of synchronous channels" name="MODE2" value="0x2"/>
      </value-group>
      <value-group caption="" name="PWMC_WPCR__WPCMD">
        <value caption="Disables the software write protection of the register groups of which the bit WPRGx is at '1'." name="DISABLE_SW_PROT" value="0x0"/>
        <value caption="Enables the software write protection of the register groups of which the bit WPRGx is at '1'." name="ENABLE_SW_PROT" value="0x1"/>
        <value caption="Enables the hardware write protection of the register groups of which the bit WPRGx is at '1'. Only a hardware reset of the PWM controller can disable the hardware write protection. Moreover, to meet security requirements, the PORT lines associated with the PWM can not be configured through the PORT interface." name="ENABLE_HW_PROT" value="0x2"/>
      </value-group>
      <value-group caption="" name="PWMC_WPCR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPCMD field.Always reads as 0" name="PASSWD" value="0x50574D"/>
      </value-group>
      <value-group caption="" name="PWMC_CMR0__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWMC_CMR1__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWMC_CMR2__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWMC_CMR3__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWMC_ETRG1__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="" name="PWMC_ETRG1__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
      <value-group caption="" name="PWMC_ETRG2__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="" name="PWMC_ETRG2__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
    </module>
    <module name="QSPI" caption="Quad Serial Peripheral Interface" id="11171" version="J">
      <register-group name="QSPI">
        <register caption="Control Register" name="QSPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="QSPI Enable" mask="0x00000001" name="QSPIEN"/>
          <bitfield caption="QSPI Disable" mask="0x00000002" name="QSPIDIS"/>
          <bitfield caption="QSPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="QSPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Serial Memory Mode" mask="0x00000001" name="SMM" values="QSPI_MR__SMM"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000002" name="LLB" values="QSPI_MR__LLB"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000004" name="WDRBT" values="QSPI_MR__WDRBT"/>
          <bitfield caption="Chip Select Mode" mask="0x00000030" name="CSMODE" values="QSPI_MR__CSMODE"/>
          <bitfield caption="Number Of Bits Per Transfer" mask="0x00000F00" name="NBBITS" values="QSPI_MR__NBBITS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0x00FF0000" name="DLYBCT"/>
          <bitfield caption="Minimum Inactive QCS Delay" mask="0xFF000000" name="DLYCS"/>
        </register>
        <register caption="Receive Data Register" name="QSPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
        </register>
        <register caption="Transmit Data Register" name="QSPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
        </register>
        <register caption="Status Register" name="QSPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing SPI_TDR)" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise (cleared on read)" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Status (cleared on read)" mask="0x00000400" name="INSTRE"/>
          <bitfield caption="QSPI Enable Status" mask="0x01000000" name="QSPIENS"/>
        </register>
        <register caption="Interrupt Enable Register" name="QSPI_IER" offset="0x14" rw="W" size="4" atomic-op="set:QSPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Enable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Enable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Enable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Disable Register" name="QSPI_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:QSPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Disable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Disable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Disable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Mask Register" name="QSPI_IMR" offset="0x1C" rw="R" size="4" atomic-op="read:QSPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Mask" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Mask" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Mask" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Serial Clock Register" name="QSPI_SCR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="CPHA"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before QSCK" mask="0x00FF0000" name="DLYBS"/>
        </register>
        <register caption="Instruction Address Register" name="QSPI_IAR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Instruction Code Register" name="QSPI_ICR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Instruction Code" mask="0x000000FF" name="INST"/>
          <bitfield caption="Option Code" mask="0x00FF0000" name="OPT"/>
        </register>
        <register caption="Instruction Frame Register" name="QSPI_IFR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Width of Instruction Code, Address, Option Code and Data" mask="0x00000007" name="WIDTH" values="QSPI_IFR__WIDTH"/>
          <bitfield caption="Instruction Enable" mask="0x00000010" name="INSTEN"/>
          <bitfield caption="Address Enable" mask="0x00000020" name="ADDREN"/>
          <bitfield caption="Option Enable" mask="0x00000040" name="OPTEN"/>
          <bitfield caption="Data Enable" mask="0x00000080" name="DATAEN"/>
          <bitfield caption="Option Code Length" mask="0x00000300" name="OPTL" values="QSPI_IFR__OPTL"/>
          <bitfield caption="Address Length" mask="0x00000400" name="ADDRL" values="QSPI_IFR__ADDRL"/>
          <bitfield caption="Data Transfer Type" mask="0x00003000" name="TFRTYP" values="QSPI_IFR__TFRTYP"/>
          <bitfield caption="Continuous Read Mode" mask="0x00004000" name="CRM" values="QSPI_IFR__CRM"/>
          <bitfield caption="Number Of Dummy Cycles" mask="0x001F0000" name="NBDUM"/>
        </register>
        <register caption="Scrambling Mode Register" name="QSPI_SMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Scrambling/Unscrambling Enable" mask="0x00000001" name="SCREN" values="QSPI_SMR__SCREN"/>
          <bitfield caption="Scrambling/Unscrambling Random Value Disable" mask="0x00000002" name="RVDIS"/>
        </register>
        <register caption="Scrambling Key Register" name="QSPI_SKR" offset="0x44" rw="W" size="4">
          <bitfield caption="User Scrambling Key" mask="0xFFFFFFFF" name="USRK"/>
        </register>
        <register caption="Write Protection Mode Register" name="QSPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="QSPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="QSPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="QSPI_MR__SMM">
        <value caption="The QSPI is in SPI mode." name="SPI" value="0"/>
        <value caption="The QSPI is in Serial Memory mode." name="MEMORY" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_MR__LLB">
        <value caption="Local loopback path disabled." name="DISABLED" value="0"/>
        <value caption="Local loopback path enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_MR__WDRBT">
        <value caption="No effect. In SPI mode, a transfer can be initiated whatever the state of the QSPI_RDR is." name="DISABLED" value="0"/>
        <value caption="In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_MR__NBBITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__WIDTH">
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI" name="SINGLE_BIT_SPI" value="0x0"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI" name="DUAL_OUTPUT" value="0x1"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI" name="QUAD_OUTPUT" value="0x2"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_IO" value="0x3"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_IO" value="0x4"/>
        <value caption="Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_CMD" value="0x5"/>
        <value caption="Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_CMD" value="0x6"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__OPTL">
        <value caption="The option code is 1 bit long." name="OPTION_1BIT" value="0x0"/>
        <value caption="The option code is 2 bits long." name="OPTION_2BIT" value="0x1"/>
        <value caption="The option code is 4 bits long." name="OPTION_4BIT" value="0x2"/>
        <value caption="The option code is 8 bits long." name="OPTION_8BIT" value="0x3"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__ADDRL">
        <value caption="The address is 24 bits long." name="_24_BIT" value="0"/>
        <value caption="The address is 32 bits long." name="_32_BIT" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__TFRTYP">
        <value caption="Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible." name="TRSFR_READ" value="0x0"/>
        <value caption="Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible." name="TRSFR_READ_MEMORY" value="0x1"/>
        <value caption="Write transfer into the serial memory.Scrambling is not performed." name="TRSFR_WRITE" value="0x2"/>
        <value caption="Write data transfer into the serial memory.If enabled, scrambling is performed." name="TRSFR_WRITE_MEMORY" value="0x3"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__CRM">
        <value caption="The Continuous Read mode is disabled." name="DISABLED" value="0"/>
        <value caption="The Continuous Read mode is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_SMR__SCREN">
        <value caption="The scrambling/unscrambling is disabled." name="DISABLED" value="0"/>
        <value caption="The scrambling/unscrambling is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x515350"/>
      </value-group>
      <value-group caption="" name="QSPI_MR__CSMODE">
        <value caption="The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer." name="NOT_RELOADED" value="0x0"/>
        <value caption="The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in QSPI_TDR.TD has been transferred." name="LASTXFER" value="0x1"/>
        <value caption="The chip select is deasserted systematically after each transfer." name="SYSTEMATICALLY" value="0x2"/>
      </value-group>
    </module>
    <module name="RSTC" caption="Reset Controller" id="11009" version="N">
      <register-group name="RSTC">
        <register caption="Control Register" name="RSTC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Processor Reset" mask="0x00000001" name="PROCRST"/>
          <bitfield caption="External Reset" mask="0x00000008" name="EXTRST"/>
          <bitfield caption="System Reset Key" mask="0xFF000000" name="KEY" values="RSTC_CR__KEY"/>
        </register>
        <register caption="Status Register" name="RSTC_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="User Reset Status" mask="0x00000001" name="URSTS"/>
          <bitfield caption="Reset Type" mask="0x00000700" name="RSTTYP" values="RSTC_SR__RSTTYP"/>
          <bitfield caption="NRST Pin Level" mask="0x00010000" name="NRSTL"/>
          <bitfield caption="Software Reset Command in Progress" mask="0x00020000" name="SRCMP"/>
        </register>
        <register caption="Mode Register" name="RSTC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Reset Enable" mask="0x00000001" name="URSTEN"/>
          <bitfield caption="User Reset Interrupt Enable" mask="0x00000010" name="URSTIEN"/>
          <bitfield caption="External Reset Length" mask="0x00000F00" name="ERSTL"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="RSTC_MR__KEY"/>
        </register>
      </register-group>
      <value-group caption="" name="RSTC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="" name="RSTC_SR__RSTTYP">
        <value caption="First powerup reset" name="GENERAL_RST" value="0x0"/>
        <value caption="Return from Backup mode" name="BACKUP_RST" value="0x1"/>
        <value caption="Watchdog fault occurred" name="WDT_RST" value="0x2"/>
        <value caption="Processor reset required by the software" name="SOFT_RST" value="0x3"/>
        <value caption="NRST pin detected low" name="USER_RST" value="0x4"/>
      </value-group>
      <value-group caption="" name="RSTC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module name="RSWDT" caption="Reinforced Safety Watchdog Timer" id="11110" version="G">
      <register-group name="RSWDT">
        <register caption="Control Register" name="RSWDT_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="RSWDT_CR__KEY"/>
        </register>
        <register caption="Mode Register" name="RSWDT_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Watchdog Counter Value" mask="0x00000FFF" name="WDV"/>
          <bitfield caption="Watchdog Fault Interrupt Enable" mask="0x00001000" name="WDFIEN"/>
          <bitfield caption="Watchdog Reset Enable" mask="0x00002000" name="WDRSTEN"/>
          <bitfield caption="Watchdog Disable" mask="0x00008000" name="WDDIS"/>
          <bitfield caption="Must Always Be Written with 0xFFF" mask="0x0FFF0000" name="ALLONES"/>
          <bitfield caption="Watchdog Debug Halt" mask="0x10000000" name="WDDBGHLT"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x20000000" name="WDIDLEHLT"/>
        </register>
        <register caption="Status Register" name="RSWDT_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Watchdog Underflow" mask="0x00000001" name="WDUNF"/>
        </register>
      </register-group>
      <value-group caption="" name="RSWDT_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xC4"/>
      </value-group>
    </module>
    <module name="RTC" caption="Real-time Clock" id="6056" version="ZB">
      <register-group name="RTC">
        <register caption="Control Register" name="RTC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Update Request Time Register" mask="0x00000001" name="UPDTIM"/>
          <bitfield caption="Update Request Calendar Register" mask="0x00000002" name="UPDCAL"/>
          <bitfield caption="Time Event Selection" mask="0x00000300" name="TIMEVSEL" values="RTC_CR__TIMEVSEL"/>
          <bitfield caption="Calendar Event Selection" mask="0x00030000" name="CALEVSEL" values="RTC_CR__CALEVSEL"/>
        </register>
        <register caption="Mode Register" name="RTC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="12-/24-hour Mode" mask="0x00000001" name="HRMOD"/>
          <bitfield caption="PERSIAN Calendar" mask="0x00000002" name="PERSIAN"/>
          <bitfield caption="NEGative PPM Correction" mask="0x00000010" name="NEGPPM"/>
          <bitfield caption="Slow Clock Correction" mask="0x00007F00" name="CORRECTION"/>
          <bitfield caption="HIGH PPM Correction" mask="0x00008000" name="HIGHPPM"/>
          <bitfield caption="RTCOUT0 OutputSource Selection" mask="0x00070000" name="OUT0" values="RTC_MR__OUT0"/>
          <bitfield caption="RTCOUT1 Output Source Selection" mask="0x00700000" name="OUT1" values="RTC_MR__OUT1"/>
          <bitfield caption="High Duration of the Output Pulse" mask="0x07000000" name="THIGH" values="RTC_MR__THIGH"/>
          <bitfield caption="Period of the Output Pulse" mask="0x30000000" name="TPERIOD" values="RTC_MR__TPERIOD"/>
        </register>
        <register caption="Time Register" name="RTC_TIMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Current Second" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Current Minute" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Current Hour" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="Ante Meridiem Post Meridiem Indicator" mask="0x00400000" name="AMPM"/>
        </register>
        <register caption="Calendar Register" name="RTC_CALR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Current Century" mask="0x0000007F" name="CENT"/>
          <bitfield caption="Current Year" mask="0x0000FF00" name="YEAR"/>
          <bitfield caption="Current Month" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Current Day in Current Week" mask="0x00E00000" name="DAY"/>
          <bitfield caption="Current Day in Current Month" mask="0x3F000000" name="DATE"/>
        </register>
        <register caption="Time Alarm Register" name="RTC_TIMALR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Second Alarm" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Second Alarm Enable" mask="0x00000080" name="SECEN"/>
          <bitfield caption="Minute Alarm" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Minute Alarm Enable" mask="0x00008000" name="MINEN"/>
          <bitfield caption="Hour Alarm" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="AM/PM Indicator" mask="0x00400000" name="AMPM"/>
          <bitfield caption="Hour Alarm Enable" mask="0x00800000" name="HOUREN"/>
        </register>
        <register caption="Calendar Alarm Register" name="RTC_CALALR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Month Alarm" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Month Alarm Enable" mask="0x00800000" name="MTHEN"/>
          <bitfield caption="Date Alarm" mask="0x3F000000" name="DATE"/>
          <bitfield caption="Date Alarm Enable" mask="0x80000000" name="DATEEN"/>
        </register>
        <register caption="Status Register" name="RTC_SR" offset="0x18" rw="R" size="4">
          <bitfield caption="Acknowledge for Update" mask="0x00000001" name="ACKUPD" values="RTC_SR__ACKUPD"/>
          <bitfield caption="Alarm Flag" mask="0x00000002" name="ALARM" values="RTC_SR__ALARM"/>
          <bitfield caption="Second Event" mask="0x00000004" name="SEC" values="RTC_SR__SEC"/>
          <bitfield caption="Time Event" mask="0x00000008" name="TIMEV" values="RTC_SR__TIMEV"/>
          <bitfield caption="Calendar Event" mask="0x00000010" name="CALEV" values="RTC_SR__CALEV"/>
          <bitfield caption="Time and/or Date Free Running Error" mask="0x00000020" name="TDERR" values="RTC_SR__TDERR"/>
        </register>
        <register caption="Status Clear Command Register" name="RTC_SCCR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Acknowledge Clear" mask="0x00000001" name="ACKCLR"/>
          <bitfield caption="Alarm Clear" mask="0x00000002" name="ALRCLR"/>
          <bitfield caption="Second Clear" mask="0x00000004" name="SECCLR"/>
          <bitfield caption="Time Clear" mask="0x00000008" name="TIMCLR"/>
          <bitfield caption="Calendar Clear" mask="0x00000010" name="CALCLR"/>
          <bitfield caption="Time and/or Date Free Running Error Clear" mask="0x00000020" name="TDERRCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="RTC_IER" offset="0x20" rw="W" size="4" atomic-op="set:RTC_IMR">
          <bitfield caption="Acknowledge Update Interrupt Enable" mask="0x00000001" name="ACKEN"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00000002" name="ALREN"/>
          <bitfield caption="Second Event Interrupt Enable" mask="0x00000004" name="SECEN"/>
          <bitfield caption="Time Event Interrupt Enable" mask="0x00000008" name="TIMEN"/>
          <bitfield caption="Calendar Event Interrupt Enable" mask="0x00000010" name="CALEN"/>
          <bitfield caption="Time and/or Date Error Interrupt Enable" mask="0x00000020" name="TDERREN"/>
        </register>
        <register caption="Interrupt Disable Register" name="RTC_IDR" offset="0x24" rw="W" size="4" atomic-op="clear:RTC_IMR">
          <bitfield caption="Acknowledge Update Interrupt Disable" mask="0x00000001" name="ACKDIS"/>
          <bitfield caption="Alarm Interrupt Disable" mask="0x00000002" name="ALRDIS"/>
          <bitfield caption="Second Event Interrupt Disable" mask="0x00000004" name="SECDIS"/>
          <bitfield caption="Time Event Interrupt Disable" mask="0x00000008" name="TIMDIS"/>
          <bitfield caption="Calendar Event Interrupt Disable" mask="0x00000010" name="CALDIS"/>
          <bitfield caption="Time and/or Date Error Interrupt Disable" mask="0x00000020" name="TDERRDIS"/>
        </register>
        <register caption="Interrupt Mask Register" name="RTC_IMR" offset="0x28" rw="R" size="4" atomic-op="read:RTC_IMR">
          <bitfield caption="Acknowledge Update Interrupt Mask" mask="0x00000001" name="ACK"/>
          <bitfield caption="Alarm Interrupt Mask" mask="0x00000002" name="ALR"/>
          <bitfield caption="Second Event Interrupt Mask" mask="0x00000004" name="SEC"/>
          <bitfield caption="Time Event Interrupt Mask" mask="0x00000008" name="TIM"/>
          <bitfield caption="Calendar Event Interrupt Mask" mask="0x00000010" name="CAL"/>
          <bitfield caption="Time and/or Date Error Mask" mask="0x00000020" name="TDERR"/>
        </register>
        <register caption="Valid Entry Register" name="RTC_VER" offset="0x2C" rw="R" size="4">
          <bitfield caption="Non-valid Time" mask="0x00000001" name="NVTIM"/>
          <bitfield caption="Non-valid Calendar" mask="0x00000002" name="NVCAL"/>
          <bitfield caption="Non-valid Time Alarm" mask="0x00000004" name="NVTIMALR"/>
          <bitfield caption="Non-valid Calendar Alarm" mask="0x00000008" name="NVCALALR"/>
        </register>
      </register-group>
      <value-group caption="" name="RTC_CR__TIMEVSEL">
        <value caption="Minute change" name="MINUTE" value="0x0"/>
        <value caption="Hour change" name="HOUR" value="0x1"/>
        <value caption="Every day at midnight" name="MIDNIGHT" value="0x2"/>
        <value caption="Every day at noon" name="NOON" value="0x3"/>
      </value-group>
      <value-group caption="" name="RTC_CR__CALEVSEL">
        <value caption="Week change (every Monday at time 00:00:00)" name="WEEK" value="0x0"/>
        <value caption="Month change (every 01 of each month at time 00:00:00)" name="MONTH" value="0x1"/>
        <value caption="Year change (every January 1 at time 00:00:00)" name="YEAR" value="0x2"/>
      </value-group>
      <value-group caption="" name="RTC_MR__OUT0">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="" name="RTC_MR__OUT1">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="" name="RTC_MR__THIGH">
        <value caption="31.2 ms" name="H_31MS" value="0x0"/>
        <value caption="15.6 ms" name="H_16MS" value="0x1"/>
        <value caption="3.91 ms" name="H_4MS" value="0x2"/>
        <value caption="976 us" name="H_976US" value="0x3"/>
        <value caption="488 us" name="H_488US" value="0x4"/>
        <value caption="122 us" name="H_122US" value="0x5"/>
        <value caption="30.5 us" name="H_30US" value="0x6"/>
        <value caption="15.2 us" name="H_15US" value="0x7"/>
      </value-group>
      <value-group caption="" name="RTC_MR__TPERIOD">
        <value caption="1 second" name="P_1S" value="0x0"/>
        <value caption="500 ms" name="P_500MS" value="0x1"/>
        <value caption="250 ms" name="P_250MS" value="0x2"/>
        <value caption="125 ms" name="P_125MS" value="0x3"/>
      </value-group>
      <value-group caption="" name="RTC_SR__ACKUPD">
        <value caption="Time and calendar registers cannot be updated." name="FREERUN" value="0"/>
        <value caption="Time and calendar registers can be updated." name="UPDATE" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__ALARM">
        <value caption="No alarm matching condition occurred." name="NO_ALARMEVENT" value="0"/>
        <value caption="An alarm matching condition has occurred." name="ALARMEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__SEC">
        <value caption="No second event has occurred since the last clear." name="NO_SECEVENT" value="0"/>
        <value caption="At least one second event has occurred since the last clear." name="SECEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__TIMEV">
        <value caption="No time event has occurred since the last clear." name="NO_TIMEVENT" value="0"/>
        <value caption="At least one time event has occurred since the last clear." name="TIMEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__CALEV">
        <value caption="No calendar event has occurred since the last clear." name="NO_CALEVENT" value="0"/>
        <value caption="At least one calendar event has occurred since the last clear." name="CALEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__TDERR">
        <value caption="The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR)." name="CORRECT" value="0"/>
        <value caption="The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid." name="ERR_TIMEDATE" value="1"/>
      </value-group>
    </module>
    <module name="RTT" caption="Real-time Timer" id="6081" version="M">
      <register-group name="RTT">
        <register caption="Mode Register" name="RTT_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Real-time Timer Prescaler Value" mask="0x0000FFFF" name="RTPRES"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00010000" name="ALMIEN"/>
          <bitfield caption="Real-time Timer Increment Interrupt Enable" mask="0x00020000" name="RTTINCIEN"/>
          <bitfield caption="Real-time Timer Restart" mask="0x00040000" name="RTTRST"/>
          <bitfield caption="Real-time Timer Disable" mask="0x00100000" name="RTTDIS"/>
          <bitfield caption="Real-Time Clock 1Hz Clock Selection" mask="0x01000000" name="RTC1HZ"/>
        </register>
        <register caption="Alarm Register" name="RTT_AR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Alarm Value" mask="0xFFFFFFFF" name="ALMV"/>
        </register>
        <register caption="Value Register" name="RTT_VR" offset="0x08" rw="R" size="4">
          <bitfield caption="Current Real-time Value" mask="0xFFFFFFFF" name="CRTV"/>
        </register>
        <register caption="Status Register" name="RTT_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Real-time Alarm Status (cleared on read)" mask="0x00000001" name="ALMS"/>
          <bitfield caption="Prescaler Roll-over Status (cleared on read)" mask="0x00000002" name="RTTINC"/>
        </register>
      </register-group>
    </module>
    <module name="SDRAMC" caption="SDRAM Controller" id="6100" version="U">
      <register-group name="SDRAMC">
        <register caption="SDRAMC Mode Register" name="SDRAMC_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="SDRAMC Command Mode" mask="0x00000007" name="MODE" values="SDRAMC_MR__MODE"/>
        </register>
        <register caption="SDRAMC Refresh Timer Register" name="SDRAMC_TR" offset="0x04" rw="RW" size="4">
          <bitfield caption="SDRAMC Refresh Timer Count" mask="0x00000FFF" name="COUNT"/>
        </register>
        <register caption="SDRAMC Configuration Register" name="SDRAMC_CR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Number of Column Bits" mask="0x00000003" name="NC" values="SDRAMC_CR__NC"/>
          <bitfield caption="Number of Row Bits" mask="0x0000000C" name="NR" values="SDRAMC_CR__NR"/>
          <bitfield caption="Number of Banks" mask="0x00000010" name="NB" values="SDRAMC_CR__NB"/>
          <bitfield caption="CAS Latency" mask="0x00000060" name="CAS" values="SDRAMC_CR__CAS"/>
          <bitfield caption="Data Bus Width" mask="0x00000080" name="DBW"/>
          <bitfield caption="Write Recovery Delay" mask="0x00000F00" name="TWR"/>
          <bitfield caption="Row Cycle Delay and Row Refresh Cycle" mask="0x0000F000" name="TRC_TRFC"/>
          <bitfield caption="Row Precharge Delay" mask="0x000F0000" name="TRP"/>
          <bitfield caption="Row to Column Delay" mask="0x00F00000" name="TRCD"/>
          <bitfield caption="Active to Precharge Delay" mask="0x0F000000" name="TRAS"/>
          <bitfield caption="Exit Self-Refresh to Active Delay" mask="0xF0000000" name="TXSR"/>
        </register>
        <register caption="SDRAMC Low Power Register" name="SDRAMC_LPR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Low-power Configuration Bits" mask="0x00000003" name="LPCB" values="SDRAMC_LPR__LPCB"/>
          <bitfield caption="Partial Array Self-refresh (only for low-power SDRAM)" mask="0x00000070" name="PASR"/>
          <bitfield caption="Temperature Compensated Self-Refresh (only for low-power SDRAM)" mask="0x00000300" name="TCSR"/>
          <bitfield caption="Drive Strength (only for low-power SDRAM)" mask="0x00000C00" name="DS"/>
          <bitfield caption="Time to Define When Low-power Mode Is Enabled" mask="0x00003000" name="TIMEOUT" values="SDRAMC_LPR__TIMEOUT"/>
        </register>
        <register caption="SDRAMC Interrupt Enable Register" name="SDRAMC_IER" offset="0x14" rw="W" size="4" atomic-op="set:SDRAMC_IMR">
          <bitfield caption="Refresh Error Interrupt Enable" mask="0x00000001" name="RES"/>
        </register>
        <register caption="SDRAMC Interrupt Disable Register" name="SDRAMC_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:SDRAMC_IMR">
          <bitfield caption="Refresh Error Interrupt Disable" mask="0x00000001" name="RES"/>
        </register>
        <register caption="SDRAMC Interrupt Mask Register" name="SDRAMC_IMR" offset="0x1C" rw="R" size="4" atomic-op="read:SDRAMC_IMR">
          <bitfield caption="Refresh Error Interrupt Mask" mask="0x00000001" name="RES"/>
        </register>
        <register caption="SDRAMC Interrupt Status Register" name="SDRAMC_ISR" offset="0x20" rw="R" size="4" atomic-op="clear:SDRAMC_ISR">
          <bitfield caption="Refresh Error Status (cleared on read)" mask="0x00000001" name="RES"/>
        </register>
        <register caption="SDRAMC Memory Device Register" name="SDRAMC_MDR" offset="0x24" rw="RW" size="4">
          <bitfield caption="Memory Device Type" mask="0x00000003" name="MD" values="SDRAMC_MDR__MD"/>
        </register>
        <register caption="SDRAMC Configuration Register 1" name="SDRAMC_CFR1" offset="0x28" rw="RW" size="4">
          <bitfield caption="Load Mode Register Command to Active or Refresh Command" mask="0x0000000F" name="TMRD"/>
          <bitfield caption="Support Unaligned Access" mask="0x00000100" name="UNAL" values="SDRAMC_CFR1__UNAL"/>
        </register>
        <register caption="SDRAMC OCMS Register" name="SDRAMC_OCMS" offset="0x2C" rw="RW" size="4">
          <bitfield caption="SDRAM Memory Controller Scrambling Enable" mask="0x00000001" name="SDR_SE"/>
        </register>
        <register caption="SDRAMC OCMS KEY1 Register" name="SDRAMC_OCMS_KEY1" offset="0x30" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="SDRAMC OCMS KEY2 Register" name="SDRAMC_OCMS_KEY2" offset="0x34" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
      </register-group>
      <value-group caption="" name="SDRAMC_MR__MODE">
        <value caption="Normal mode. Any access to the SDRAM is decoded normally. To activate this mode, the command must be followed by a write to the SDRAM." name="NORMAL" value="0x0"/>
        <value caption="The SDRAMC issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="NOP" value="0x1"/>
        <value caption="The SDRAMC issues an &quot;All Banks Precharge&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="ALLBANKS_PRECHARGE" value="0x2"/>
        <value caption="The SDRAMC issues a &quot;Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="LOAD_MODEREG" value="0x3"/>
        <value caption="The SDRAMC issues an &quot;Auto-Refresh&quot; Command when the SDRAM device is accessed regardless of the cycle. Previously, an &quot;All Banks Precharge&quot; command must be issued. To activate this mode, the command must be followed by a write to the SDRAM." name="AUTO_REFRESH" value="0x4"/>
        <value caption="The SDRAMC issues an &quot;Extended Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the &quot;Extended Load Mode Register&quot; command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1." name="EXT_LOAD_MODEREG" value="0x5"/>
        <value caption="Deep Power-down mode. Enters Deep Power-down mode." name="DEEP_POWERDOWN" value="0x6"/>
      </value-group>
      <value-group caption="" name="SDRAMC_CR__NC">
        <value caption="8 column bits" name="COL8" value="0x0"/>
        <value caption="9 column bits" name="COL9" value="0x1"/>
        <value caption="10 column bits" name="COL10" value="0x2"/>
        <value caption="11 column bits" name="COL11" value="0x3"/>
      </value-group>
      <value-group caption="" name="SDRAMC_CR__NR">
        <value caption="11 row bits" name="ROW11" value="0x0"/>
        <value caption="12 row bits" name="ROW12" value="0x1"/>
        <value caption="13 row bits" name="ROW13" value="0x2"/>
      </value-group>
      <value-group caption="" name="SDRAMC_CR__NB">
        <value caption="2 banks" name="BANK2" value="0"/>
        <value caption="4 banks" name="BANK4" value="1"/>
      </value-group>
      <value-group caption="" name="SDRAMC_CR__CAS">
        <value caption="1 cycle latency" name="LATENCY1" value="0x1"/>
        <value caption="2 cycle latency" name="LATENCY2" value="0x2"/>
        <value caption="3 cycle latency" name="LATENCY3" value="0x3"/>
      </value-group>
      <value-group caption="" name="SDRAMC_LPR__LPCB">
        <value caption="The low-power feature is inhibited: no Power-down, Self-refresh or Deep Power-down command is issued to the SDRAM device." name="DISABLED" value="0x0"/>
        <value caption="The SDRAMC issues a Self-refresh command to the SDRAM device, the SDCK clock is deactivated and the SDCKE signal is set low. The SDRAM device leaves the Self-refresh mode when accessed and enters it after the access." name="SELF_REFRESH" value="0x1"/>
        <value caption="The SDRAMC issues a Power-down Command to the SDRAM device after each access, the SDCKE signal is set to low. The SDRAM device leaves the Power-down mode when accessed and enters it after the access." name="POWER_DOWN" value="0x2"/>
        <value caption="The SDRAMC issues a Deep Power-down command to the SDRAM device. This mode is unique to low-power SDRAM." name="DEEP_POWER_DOWN" value="0x3"/>
      </value-group>
      <value-group caption="" name="SDRAMC_LPR__TIMEOUT">
        <value caption="The SDRAMC activates the SDRAM Low-power mode immediately after the end of the last transfer." name="LP_LAST_XFER" value="0x0"/>
        <value caption="The SDRAMC activates the SDRAM Low-power mode 64 clock cycles after the end of the last transfer." name="LP_LAST_XFER_64" value="0x1"/>
        <value caption="The SDRAMC activates the SDRAM Low-power mode 128 clock cycles after the end of the last transfer." name="LP_LAST_XFER_128" value="0x2"/>
      </value-group>
      <value-group caption="" name="SDRAMC_MDR__MD">
        <value caption="SDRAM" name="SDRAM" value="0"/>
        <value caption="Low-power SDRAM" name="LPSDRAM" value="1"/>
      </value-group>
      <value-group caption="" name="SDRAMC_CFR1__UNAL">
        <value caption="Unaligned access is not supported." name="UNSUPPORTED" value="0"/>
        <value caption="Unaligned access is supported." name="SUPPORTED" value="1"/>
      </value-group>
    </module>
    <module name="SMC" caption="Static Memory Controller" id="6498" version="J">
      <register-group name="SMC_CS_NUMBER" size="16">
        <register caption="SMC Setup Register (CS_number = 0)" name="SMC_SETUP" offset="0x00" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in WRITE Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in READ Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="SMC Pulse Register (CS_number = 0)" name="SMC_PULSE" offset="0x04" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000007F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00007F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x007F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x7F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="SMC Cycle Register (CS_number = 0)" name="SMC_CYCLE" offset="0x08" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="SMC Mode Register (CS_number = 0)" name="SMC_MODE" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Read Mode" mask="0x00000001" name="READ_MODE"/>
          <bitfield caption="Write Mode" mask="0x00000002" name="WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="SMC_MODE0__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT" values="SMC_MODE0__BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="SMC_MODE0__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
          <bitfield caption="Page Mode Enabled" mask="0x01000000" name="PMEN"/>
          <bitfield caption="Page Size" mask="0x30000000" name="PS" values="SMC_MODE0__PS"/>
        </register>
      </register-group>
      <register-group name="SMC">
        <register-group caption="SMC Setup Register (CS_number = 0)" offset="0x0" name="SMC_CS_NUMBER" size="16" count="4" name-in-module="SMC_CS_NUMBER"/>
        <register caption="SMC Off-Chip Memory Scrambling Register" name="SMC_OCMS" offset="0x80" rw="RW" size="4">
          <bitfield caption="Static Memory Controller Scrambling Enable" mask="0x00000001" name="SMSE"/>
          <bitfield caption="Chip Select (x = 0 to 3) Scrambling Enable" mask="0x00000100" name="CS0SE"/>
          <bitfield caption="Chip Select (x = 0 to 3) Scrambling Enable" mask="0x00000200" name="CS1SE"/>
          <bitfield caption="Chip Select (x = 0 to 3) Scrambling Enable" mask="0x00000400" name="CS2SE"/>
          <bitfield caption="Chip Select (x = 0 to 3) Scrambling Enable" mask="0x00000800" name="CS3SE"/>
        </register>
        <register caption="SMC Off-Chip Memory Scrambling KEY1 Register" name="SMC_KEY1" offset="0x84" rw="W" size="4">
          <bitfield caption="Off-Chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="SMC Off-Chip Memory Scrambling KEY2 Register" name="SMC_KEY2" offset="0x88" rw="W" size="4">
          <bitfield caption="Off-Chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="SMC Write Protection Mode Register" name="SMC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SMC_WPMR__WPKEY"/>
        </register>
        <register caption="SMC Write Protection Status Register" name="SMC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="SMC_MODE0__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding chip select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE0__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE0__DBW">
        <value caption="8-bit Data Bus" name="_8_BIT" value="0"/>
        <value caption="16-bit Data Bus" name="_16_BIT" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE0__PS">
        <value caption="4-byte page" name="_4_BYTE" value="0x0"/>
        <value caption="8-byte page" name="_8_BYTE" value="0x1"/>
        <value caption="16-byte page" name="_16_BYTE" value="0x2"/>
        <value caption="32-byte page" name="_32_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE1__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding chip select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE1__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE1__DBW">
        <value caption="8-bit Data Bus" name="_8_BIT" value="0"/>
        <value caption="16-bit Data Bus" name="_16_BIT" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE1__PS">
        <value caption="4-byte page" name="_4_BYTE" value="0x0"/>
        <value caption="8-byte page" name="_8_BYTE" value="0x1"/>
        <value caption="16-byte page" name="_16_BYTE" value="0x2"/>
        <value caption="32-byte page" name="_32_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE2__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding chip select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE2__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE2__DBW">
        <value caption="8-bit Data Bus" name="_8_BIT" value="0"/>
        <value caption="16-bit Data Bus" name="_16_BIT" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE2__PS">
        <value caption="4-byte page" name="_4_BYTE" value="0x0"/>
        <value caption="8-byte page" name="_8_BYTE" value="0x1"/>
        <value caption="16-byte page" name="_16_BYTE" value="0x2"/>
        <value caption="32-byte page" name="_32_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE3__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding chip select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE3__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE3__DBW">
        <value caption="8-bit Data Bus" name="_8_BIT" value="0"/>
        <value caption="16-bit Data Bus" name="_16_BIT" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE3__PS">
        <value caption="4-byte page" name="_4_BYTE" value="0x0"/>
        <value caption="8-byte page" name="_8_BYTE" value="0x1"/>
        <value caption="16-byte page" name="_16_BYTE" value="0x2"/>
        <value caption="32-byte page" name="_32_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x534D43"/>
      </value-group>
    </module>
    <module name="SPI" caption="Serial Peripheral Interface" id="6088" version="ZM">
      <register-group name="SPI">
        <register caption="Control Register" name="SPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="SPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Master/Slave Mode" mask="0x00000001" name="MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="Receive Data Register" name="SPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
        </register>
        <register caption="Transmit Data Register" name="SPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Status Register" name="SPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing SPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Slave mode only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
        </register>
        <register caption="Interrupt Enable Register" name="SPI_IER" offset="0x14" rw="W" size="4" atomic-op="set:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Interrupt Disable Register" name="SPI_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Interrupt Mask Register" name="SPI_IMR" offset="0x1C" rw="R" size="4" atomic-op="read:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Chip Select Register (CS_number = 0) 0" name="SPI_CSR" offset="0x30" rw="RW" size="4" count="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Write Protection Mode Register" name="SPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x535049"/>
      </value-group>
    </module>
    <module name="SSC" caption="Synchronous Serial Controller" id="6078" version="Q">
      <register-group name="SSC">
        <register caption="Control Register" name="SSC_CR" offset="0x0" rw="W" size="4">
          <bitfield caption="Receive Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receive Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Transmit Enable" mask="0x00000100" name="TXEN"/>
          <bitfield caption="Transmit Disable" mask="0x00000200" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00008000" name="SWRST"/>
        </register>
        <register caption="Clock Mode Register" name="SSC_CMR" offset="0x4" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x00000FFF" name="DIV"/>
        </register>
        <register caption="Receive Clock Mode Register" name="SSC_RCMR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Receive Clock Selection" mask="0x00000003" name="CKS" values="SSC_RCMR__CKS"/>
          <bitfield caption="Receive Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_RCMR__CKO"/>
          <bitfield caption="Receive Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Receive Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_RCMR__CKG"/>
          <bitfield caption="Receive Start Selection" mask="0x00000F00" name="START" values="SSC_RCMR__START"/>
          <bitfield caption="Receive Stop Selection" mask="0x00001000" name="STOP"/>
          <bitfield caption="Receive Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Receive Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Receive Frame Mode Register" name="SSC_RFMR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Loop Mode" mask="0x00000020" name="LOOP"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per Frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Receive Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Receive Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_RFMR__FSOS"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_RFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Transmit Clock Mode Register" name="SSC_TCMR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Transmit Clock Selection" mask="0x00000003" name="CKS" values="SSC_TCMR__CKS"/>
          <bitfield caption="Transmit Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_TCMR__CKO"/>
          <bitfield caption="Transmit Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Transmit Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_TCMR__CKG"/>
          <bitfield caption="Transmit Start Selection" mask="0x00000F00" name="START" values="SSC_TCMR__START"/>
          <bitfield caption="Transmit Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Transmit Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Transmit Frame Mode Register" name="SSC_TFMR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Data Default Value" mask="0x00000020" name="DATDEF"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per Frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Transmit Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Transmit Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_TFMR__FSOS"/>
          <bitfield caption="Frame Sync Data Enable" mask="0x00800000" name="FSDEN"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_TFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Receive Holding Register" name="SSC_RHR" offset="0x20" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0xFFFFFFFF" name="RDAT"/>
        </register>
        <register caption="Transmit Holding Register" name="SSC_THR" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0xFFFFFFFF" name="TDAT"/>
        </register>
        <register caption="Receive Sync. Holding Register" name="SSC_RSHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Receive Synchronization Data" mask="0x0000FFFF" name="RSDAT"/>
        </register>
        <register caption="Transmit Sync. Holding Register" name="SSC_TSHR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Transmit Synchronization Data" mask="0x0000FFFF" name="TSDAT"/>
        </register>
        <register caption="Receive Compare 0 Register" name="SSC_RC0R" offset="0x38" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 0" mask="0x0000FFFF" name="CP0"/>
        </register>
        <register caption="Receive Compare 1 Register" name="SSC_RC1R" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 1" mask="0x0000FFFF" name="CP1"/>
        </register>
        <register caption="Status Register" name="SSC_SR" offset="0x40" rw="R" size="4">
          <bitfield caption="Transmit Ready" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1" mask="0x00000200" name="CP1"/>
          <bitfield caption="Transmit Sync" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Receive Sync" mask="0x00000800" name="RXSYN"/>
          <bitfield caption="Transmit Enable" mask="0x00010000" name="TXEN"/>
          <bitfield caption="Receive Enable" mask="0x00020000" name="RXEN"/>
        </register>
        <register caption="Interrupt Enable Register" name="SSC_IER" offset="0x44" rw="W" size="4" atomic-op="set:SSC_IMR">
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Enable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Enable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Enable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Enable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Enable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Disable Register" name="SSC_IDR" offset="0x48" rw="W" size="4" atomic-op="clear:SSC_IMR">
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Disable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Disable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Disable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Disable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Disable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Mask Register" name="SSC_IMR" offset="0x4C" rw="R" size="4" atomic-op="read:SSC_IMR">
          <bitfield caption="Transmit Ready Interrupt Mask" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Mask" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Mask" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Mask" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Mask" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Mask" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Mask" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Mask" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Write Protection Mode Register" name="SSC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SSC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SSC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="SSC_RCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="TK Clock signal" name="TK" value="0x1"/>
        <value caption="RK pin" name="RK" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_RCMR__CKO">
        <value caption="None, RK pin is an input" name="NONE" value="0x0"/>
        <value caption="Continuous Receive Clock, RK pin is an output" name="CONTINUOUS" value="0x1"/>
        <value caption="Receive Clock only during data transfers, RK pin is an output" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_RCMR__CKG">
        <value caption="None" name="CONTINUOUS" value="0x0"/>
        <value caption="Receive Clock enabled only if RF Low" name="EN_RF_LOW" value="0x1"/>
        <value caption="Receive Clock enabled only if RF High" name="EN_RF_HIGH" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_RCMR__START">
        <value caption="Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data." name="CONTINUOUS" value="0x0"/>
        <value caption="Transmit start" name="TRANSMIT" value="0x1"/>
        <value caption="Detection of a low level on RF signal" name="RF_LOW" value="0x2"/>
        <value caption="Detection of a high level on RF signal" name="RF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on RF signal" name="RF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on RF signal" name="RF_RISING" value="0x5"/>
        <value caption="Detection of any level change on RF signal" name="RF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on RF signal" name="RF_EDGE" value="0x7"/>
        <value caption="Compare 0" name="CMP_0" value="0x8"/>
      </value-group>
      <value-group caption="" name="SSC_RFMR__FSOS">
        <value caption="None, RF pin is an input" name="NONE" value="0x0"/>
        <value caption="Negative Pulse, RF pin is an output" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse, RF pin is an output" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer, RF pin is an output" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer, RF pin is an output" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer, RF pin is an output" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="" name="SSC_RFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="RK Clock signal" name="RK" value="0x1"/>
        <value caption="TK pin" name="TK" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__CKO">
        <value caption="None, TK pin is an input" name="NONE" value="0x0"/>
        <value caption="Continuous Transmit Clock, TK pin is an output" name="CONTINUOUS" value="0x1"/>
        <value caption="Transmit Clock only during data transfers, TK pin is an output" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__CKG">
        <value caption="None" name="CONTINUOUS" value="0x0"/>
        <value caption="Transmit Clock enabled only if TF Low" name="EN_TF_LOW" value="0x1"/>
        <value caption="Transmit Clock enabled only if TF High" name="EN_TF_HIGH" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__START">
        <value caption="Continuous, as soon as a word is written in the SSC_THR (if Transmit is enabled), and immediately after the end of transfer of the previous data" name="CONTINUOUS" value="0x0"/>
        <value caption="Receive start" name="RECEIVE" value="0x1"/>
        <value caption="Detection of a low level on TF signal" name="TF_LOW" value="0x2"/>
        <value caption="Detection of a high level on TF signal" name="TF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on TF signal" name="TF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on TF signal" name="TF_RISING" value="0x5"/>
        <value caption="Detection of any level change on TF signal" name="TF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on TF signal" name="TF_EDGE" value="0x7"/>
      </value-group>
      <value-group caption="" name="SSC_TFMR__FSOS">
        <value caption="None, TF pin is an input" name="NONE" value="0x0"/>
        <value caption="Negative Pulse, TF pin is an output" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse, TF pin is an output" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="" name="SSC_TFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
      <value-group caption="" name="SSC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x535343"/>
      </value-group>
    </module>
    <module name="SUPC" caption="Supply Controller" id="6452" version="ZE">
      <register-group name="SUPC">
        <register caption="Supply Controller Control Register" name="SUPC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Voltage Regulator Off" mask="0x00000004" name="VROFF" values="SUPC_CR__VROFF"/>
          <bitfield caption="Crystal Oscillator Select" mask="0x00000008" name="XTALSEL" values="SUPC_CR__XTALSEL"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="SUPC_CR__KEY"/>
        </register>
        <register caption="Supply Controller Supply Monitor Mode Register" name="SUPC_SMMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Supply Monitor Threshold" mask="0x0000000F" name="SMTH"/>
          <bitfield caption="Supply Monitor Sampling Period" mask="0x00000700" name="SMSMPL" values="SUPC_SMMR__SMSMPL"/>
          <bitfield caption="Supply Monitor Reset Enable" mask="0x00001000" name="SMRSTEN" values="SUPC_SMMR__SMRSTEN"/>
          <bitfield caption="Supply Monitor Interrupt Enable" mask="0x00002000" name="SMIEN" values="SUPC_SMMR__SMIEN"/>
        </register>
        <register caption="Supply Controller Mode Register" name="SUPC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Brownout Detector Reset Enable" mask="0x00001000" name="BODRSTEN" values="SUPC_MR__BODRSTEN"/>
          <bitfield caption="Brownout Detector Disable" mask="0x00002000" name="BODDIS" values="SUPC_MR__BODDIS"/>
          <bitfield caption="Voltage Regulator Enable" mask="0x00004000" name="ONREG" values="SUPC_MR__ONREG"/>
          <bitfield caption="SRAM On In Backup Mode" mask="0x00020000" name="BKUPRETON"/>
          <bitfield caption="Oscillator Bypass" mask="0x00100000" name="OSCBYPASS" values="SUPC_MR__OSCBYPASS"/>
          <bitfield caption="Password Key" mask="0xFF000000" name="KEY" values="SUPC_MR__KEY"/>
        </register>
        <register caption="Supply Controller Wakeup Mode Register" name="SUPC_WUMR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Supply Monitor Wakeup Enable" mask="0x00000002" name="SMEN" values="SUPC_WUMR__SMEN"/>
          <bitfield caption="Real-time Timer Wakeup Enable" mask="0x00000004" name="RTTEN" values="SUPC_WUMR__RTTEN"/>
          <bitfield caption="Real-time Clock Wakeup Enable" mask="0x00000008" name="RTCEN" values="SUPC_WUMR__RTCEN"/>
          <bitfield caption="Low-power Debouncer Enable WKUP0" mask="0x00000020" name="LPDBCEN0" values="SUPC_WUMR__LPDBCEN0"/>
          <bitfield caption="Low-power Debouncer Enable WKUP1" mask="0x00000040" name="LPDBCEN1" values="SUPC_WUMR__LPDBCEN1"/>
          <bitfield caption="Low-power Debouncer Clear" mask="0x00000080" name="LPDBCCLR" values="SUPC_WUMR__LPDBCCLR"/>
          <bitfield caption="Wakeup Inputs Debouncer Period" mask="0x00007000" name="WKUPDBC" values="SUPC_WUMR__WKUPDBC"/>
          <bitfield caption="Low-power Debouncer Period" mask="0x00070000" name="LPDBC" values="SUPC_WUMR__LPDBC"/>
        </register>
        <register caption="Supply Controller Wakeup Inputs Register" name="SUPC_WUIR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Wakeup Input Enable 0 to 0" mask="0x00000001" name="WKUPEN0" values="SUPC_WUIR__WKUPEN0"/>
          <bitfield caption="Wakeup Input Enable 0 to 1" mask="0x00000002" name="WKUPEN1" values="SUPC_WUIR__WKUPEN1"/>
          <bitfield caption="Wakeup Input Enable 0 to 2" mask="0x00000004" name="WKUPEN2" values="SUPC_WUIR__WKUPEN2"/>
          <bitfield caption="Wakeup Input Enable 0 to 3" mask="0x00000008" name="WKUPEN3" values="SUPC_WUIR__WKUPEN3"/>
          <bitfield caption="Wakeup Input Enable 0 to 4" mask="0x00000010" name="WKUPEN4" values="SUPC_WUIR__WKUPEN4"/>
          <bitfield caption="Wakeup Input Enable 0 to 5" mask="0x00000020" name="WKUPEN5" values="SUPC_WUIR__WKUPEN5"/>
          <bitfield caption="Wakeup Input Enable 0 to 6" mask="0x00000040" name="WKUPEN6" values="SUPC_WUIR__WKUPEN6"/>
          <bitfield caption="Wakeup Input Enable 0 to 7" mask="0x00000080" name="WKUPEN7" values="SUPC_WUIR__WKUPEN7"/>
          <bitfield caption="Wakeup Input Enable 0 to 8" mask="0x00000100" name="WKUPEN8" values="SUPC_WUIR__WKUPEN8"/>
          <bitfield caption="Wakeup Input Enable 0 to 9" mask="0x00000200" name="WKUPEN9" values="SUPC_WUIR__WKUPEN9"/>
          <bitfield caption="Wakeup Input Enable 0 to 10" mask="0x00000400" name="WKUPEN10" values="SUPC_WUIR__WKUPEN10"/>
          <bitfield caption="Wakeup Input Enable 0 to 11" mask="0x00000800" name="WKUPEN11" values="SUPC_WUIR__WKUPEN11"/>
          <bitfield caption="Wakeup Input Enable 0 to 12" mask="0x00001000" name="WKUPEN12" values="SUPC_WUIR__WKUPEN12"/>
          <bitfield caption="Wakeup Input Enable 0 to 13" mask="0x00002000" name="WKUPEN13" values="SUPC_WUIR__WKUPEN13"/>
          <bitfield caption="Wakeup Input Type 0 to 0" mask="0x00010000" name="WKUPT0" values="SUPC_WUIR__WKUPT0"/>
          <bitfield caption="Wakeup Input Type 0 to 1" mask="0x00020000" name="WKUPT1" values="SUPC_WUIR__WKUPT1"/>
          <bitfield caption="Wakeup Input Type 0 to 2" mask="0x00040000" name="WKUPT2" values="SUPC_WUIR__WKUPT2"/>
          <bitfield caption="Wakeup Input Type 0 to 3" mask="0x00080000" name="WKUPT3" values="SUPC_WUIR__WKUPT3"/>
          <bitfield caption="Wakeup Input Type 0 to 4" mask="0x00100000" name="WKUPT4" values="SUPC_WUIR__WKUPT4"/>
          <bitfield caption="Wakeup Input Type 0 to 5" mask="0x00200000" name="WKUPT5" values="SUPC_WUIR__WKUPT5"/>
          <bitfield caption="Wakeup Input Type 0 to 6" mask="0x00400000" name="WKUPT6" values="SUPC_WUIR__WKUPT6"/>
          <bitfield caption="Wakeup Input Type 0 to 7" mask="0x00800000" name="WKUPT7" values="SUPC_WUIR__WKUPT7"/>
          <bitfield caption="Wakeup Input Type 0 to 8" mask="0x01000000" name="WKUPT8" values="SUPC_WUIR__WKUPT8"/>
          <bitfield caption="Wakeup Input Type 0 to 9" mask="0x02000000" name="WKUPT9" values="SUPC_WUIR__WKUPT9"/>
          <bitfield caption="Wakeup Input Type 0 to 10" mask="0x04000000" name="WKUPT10" values="SUPC_WUIR__WKUPT10"/>
          <bitfield caption="Wakeup Input Type 0 to 11" mask="0x08000000" name="WKUPT11" values="SUPC_WUIR__WKUPT11"/>
          <bitfield caption="Wakeup Input Type 0 to 12" mask="0x10000000" name="WKUPT12" values="SUPC_WUIR__WKUPT12"/>
          <bitfield caption="Wakeup Input Type 0 to 13" mask="0x20000000" name="WKUPT13" values="SUPC_WUIR__WKUPT13"/>
        </register>
        <register caption="Supply Controller Status Register" name="SUPC_SR" offset="0x14" rw="R" size="4">
          <bitfield caption="WKUP Wakeup Status (cleared on read)" mask="0x00000002" name="WKUPS" values="SUPC_SR__WKUPS"/>
          <bitfield caption="Supply Monitor Detection Wakeup Status (cleared on read)" mask="0x00000004" name="SMWS" values="SUPC_SR__SMWS"/>
          <bitfield caption="Brownout Detector Reset Status (cleared on read)" mask="0x00000008" name="BODRSTS" values="SUPC_SR__BODRSTS"/>
          <bitfield caption="Supply Monitor Reset Status (cleared on read)" mask="0x00000010" name="SMRSTS" values="SUPC_SR__SMRSTS"/>
          <bitfield caption="Supply Monitor Status (cleared on read)" mask="0x00000020" name="SMS" values="SUPC_SR__SMS"/>
          <bitfield caption="Supply Monitor Output Status" mask="0x00000040" name="SMOS" values="SUPC_SR__SMOS"/>
          <bitfield caption="32-kHz Oscillator Selection Status" mask="0x00000080" name="OSCSEL" values="SUPC_SR__OSCSEL"/>
          <bitfield caption="Low-power Debouncer Wakeup Status on WKUP0 (cleared on read)" mask="0x00002000" name="LPDBCS0" values="SUPC_SR__LPDBCS0"/>
          <bitfield caption="Low-power Debouncer Wakeup Status on WKUP1 (cleared on read)" mask="0x00004000" name="LPDBCS1" values="SUPC_SR__LPDBCS1"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x00010000" name="WKUPIS0" values="SUPC_SR__WKUPIS0"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x00020000" name="WKUPIS1" values="SUPC_SR__WKUPIS1"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x00040000" name="WKUPIS2" values="SUPC_SR__WKUPIS2"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x00080000" name="WKUPIS3" values="SUPC_SR__WKUPIS3"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x00100000" name="WKUPIS4" values="SUPC_SR__WKUPIS4"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x00200000" name="WKUPIS5" values="SUPC_SR__WKUPIS5"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x00400000" name="WKUPIS6" values="SUPC_SR__WKUPIS6"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x00800000" name="WKUPIS7" values="SUPC_SR__WKUPIS7"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x01000000" name="WKUPIS8" values="SUPC_SR__WKUPIS8"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x02000000" name="WKUPIS9" values="SUPC_SR__WKUPIS9"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x04000000" name="WKUPIS10" values="SUPC_SR__WKUPIS10"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x08000000" name="WKUPIS11" values="SUPC_SR__WKUPIS11"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x10000000" name="WKUPIS12" values="SUPC_SR__WKUPIS12"/>
          <bitfield caption="WKUPx Input Status (cleared on read)" mask="0x20000000" name="WKUPIS13" values="SUPC_SR__WKUPIS13"/>
        </register>
      </register-group>
      <value-group caption="" name="SUPC_CR__VROFF">
        <value caption="No effect." name="NO_EFFECT" value="0"/>
        <value caption="If KEY is correct, VROFF asserts the vddcore_nreset and stops the voltage regulator." name="STOP_VREG" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_CR__XTALSEL">
        <value caption="No effect." name="NO_EFFECT" value="0"/>
        <value caption="If KEY is correct, XTALSEL switches the slow clock on the crystal oscillator output." name="CRYSTAL_SEL" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="" name="SUPC_SMMR__SMSMPL">
        <value caption="Supply Monitor disabled" name="SMD" value="0x0"/>
        <value caption="Continuous Supply Monitor" name="CSM" value="0x1"/>
        <value caption="Supply Monitor enabled one SLCK period every 32 SLCK periods" name="_32SLCK" value="0x2"/>
        <value caption="Supply Monitor enabled one SLCK period every 256 SLCK periods" name="_256SLCK" value="0x3"/>
        <value caption="Supply Monitor enabled one SLCK period every 2,048 SLCK periods" name="_2048SLCK" value="0x4"/>
      </value-group>
      <value-group caption="" name="SUPC_SMMR__SMRSTEN">
        <value caption="The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs." name="NOT_ENABLE" value="0"/>
        <value caption="The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SMMR__SMIEN">
        <value caption="The SUPC interrupt signal is not affected when a supply monitor detection occurs." name="NOT_ENABLE" value="0"/>
        <value caption="The SUPC interrupt signal is asserted when a supply monitor detection occurs." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__BODRSTEN">
        <value caption="The core reset signal vddcore_nreset is not affected when a brownout detection occurs." name="NOT_ENABLE" value="0"/>
        <value caption="The core reset signal, vddcore_nreset is asserted when a brownout detection occurs." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__BODDIS">
        <value caption="The core brownout detector is enabled." name="ENABLE" value="0"/>
        <value caption="The core brownout detector is disabled." name="DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__ONREG">
        <value caption="Internal voltage regulator is not used (external power supply is used)." name="ONREG_UNUSED" value="0"/>
        <value caption="Internal voltage regulator is used." name="ONREG_USED" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__OSCBYPASS">
        <value caption="No effect. Clock selection depends on the value of XTALSEL (SUPC_CR)." name="NO_EFFECT" value="0"/>
        <value caption="The 32 kHz crystal oscillator is bypassed if XTALSEL (SUPC_CR) is set. OSCBYPASS must be set prior to setting XTALSEL." name="BYPASS" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="" name="SUPC_WUMR__SMEN">
        <value caption="The supply monitor detection has no wakeup effect." name="NOT_ENABLE" value="0"/>
        <value caption="The supply monitor detection forces the wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUMR__RTTEN">
        <value caption="The RTT alarm signal has no wakeup effect." name="NOT_ENABLE" value="0"/>
        <value caption="The RTT alarm signal forces the wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUMR__RTCEN">
        <value caption="The RTC alarm signal has no wakeup effect." name="NOT_ENABLE" value="0"/>
        <value caption="The RTC alarm signal forces the wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUMR__LPDBCEN0">
        <value caption="The WKUP0 input pin is not connected to the low-power debouncer." name="NOT_ENABLE" value="0"/>
        <value caption="The WKUP0 input pin is connected to the low-power debouncer and forces a system wakeup." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUMR__LPDBCEN1">
        <value caption="The WKUP1 input pin is not connected to the low-power debouncer." name="NOT_ENABLE" value="0"/>
        <value caption="The WKUP1 input pin is connected to the low-power debouncer and forces a system wakeup." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUMR__LPDBCCLR">
        <value caption="A low-power debounce event does not create an immediate clear on the first half of GPBR registers." name="NOT_ENABLE" value="0"/>
        <value caption="A low-power debounce event on WKUP0 or WKUP1 generates an immediate clear on the first half of GPBR registers." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUMR__WKUPDBC">
        <value caption="Immediate, no debouncing, detected active at least on one Slow Clock edge." name="IMMEDIATE" value="0x0"/>
        <value caption="WKUPx shall be in its active state for at least 3 SLCK periods" name="_3_SLCK" value="0x1"/>
        <value caption="WKUPx shall be in its active state for at least 32 SLCK periods" name="_32_SLCK" value="0x2"/>
        <value caption="WKUPx shall be in its active state for at least 512 SLCK periods" name="_512_SLCK" value="0x3"/>
        <value caption="WKUPx shall be in its active state for at least 4,096 SLCK periods" name="_4096_SLCK" value="0x4"/>
        <value caption="WKUPx shall be in its active state for at least 32,768 SLCK periods" name="_32768_SLCK" value="0x5"/>
      </value-group>
      <value-group caption="" name="SUPC_WUMR__LPDBC">
        <value caption="Disables the low-power debouncers." name="DISABLE" value="0x0"/>
        <value caption="WKUP0/1 in active state for at least 2 RTCOUTx clock periods" name="_2_RTCOUT" value="0x1"/>
        <value caption="WKUP0/1 in active state for at least 3 RTCOUTx clock periods" name="_3_RTCOUT" value="0x2"/>
        <value caption="WKUP0/1 in active state for at least 4 RTCOUTx clock periods" name="_4_RTCOUT" value="0x3"/>
        <value caption="WKUP0/1 in active state for at least 5 RTCOUTx clock periods" name="_5_RTCOUT" value="0x4"/>
        <value caption="WKUP0/1 in active state for at least 6 RTCOUTx clock periods" name="_6_RTCOUT" value="0x5"/>
        <value caption="WKUP0/1 in active state for at least 7 RTCOUTx clock periods" name="_7_RTCOUT" value="0x6"/>
        <value caption="WKUP0/1 in active state for at least 8 RTCOUTx clock periods" name="_8_RTCOUT" value="0x7"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN0">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN1">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN2">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN3">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN4">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN5">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN6">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN7">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN8">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN9">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN10">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN11">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN12">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPEN13">
        <value caption="The corresponding wakeup input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The corresponding wakeup input is enabled for a wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT0">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT1">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT2">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT3">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT4">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT5">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT6">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT7">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT8">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT9">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT10">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT11">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT12">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_WUIR__WKUPT13">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wakeup input forces the wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wakeup input forces the wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPS">
        <value caption="No wakeup due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR." name="NO" value="0"/>
        <value caption="At least one wakeup due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__SMWS">
        <value caption="No wakeup due to a supply monitor detection has occurred since the last read of SUPC_SR." name="NO" value="0"/>
        <value caption="At least one wakeup due to a supply monitor detection has occurred since the last read of SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__BODRSTS">
        <value caption="No core brownout rising edge event has been detected since the last read of the SUPC_SR." name="NO" value="0"/>
        <value caption="At least one brownout output rising edge event has been detected since the last read of the SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__SMRSTS">
        <value caption="No supply monitor detection has generated a core reset since the last read of the SUPC_SR." name="NO" value="0"/>
        <value caption="At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__SMS">
        <value caption="No supply monitor detection since the last read of SUPC_SR." name="NO" value="0"/>
        <value caption="At least one supply monitor detection since the last read of SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__SMOS">
        <value caption="The supply monitor detected VDDIO higher than its threshold at its last measurement." name="HIGH" value="0"/>
        <value caption="The supply monitor detected VDDIO lower than its threshold at its last measurement." name="LOW" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__OSCSEL">
        <value caption="The slow clock, SLCK, is generated by the embedded 32 kHz RC oscillator." name="RC" value="0"/>
        <value caption="The slow clock, SLCK, is generated by the 32 kHz crystal oscillator." name="CRYST" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__LPDBCS0">
        <value caption="No wakeup due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR." name="NO" value="0"/>
        <value caption="At least one wakeup due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__LPDBCS1">
        <value caption="No wakeup due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR." name="NO" value="0"/>
        <value caption="At least one wakeup due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS0">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS1">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS2">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS3">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS4">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS5">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS6">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS7">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS8">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS9">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS10">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS11">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS12">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="SUPC_SR__WKUPIS13">
        <value caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DIS" value="0"/>
        <value caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event since the last read of SUPC_SR." name="EN" value="1"/>
      </value-group>
    </module>
    <module name="TC" caption="Timer Counter" id="6082" version="ZL">
      <register-group name="TC_CHANNEL" size="64">
        <register caption="Channel Control Register (channel = 0)" name="TC_CCR" offset="0x00" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register (channel = 0)" name="TC_CMR" offset="0x04" rw="RW" size="4">
          <mode name="CAPTURE" qualifier="TC_CMR.WAVE" value="0x0" caption="Capture"/>
          <mode name="WAVEFORM" qualifier="TC_CMR.WAVE" value="0x1" caption="Waveform"/>
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR0__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR0__BURST"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Stopped with RC Compare" mask="0x00000040" name="CPCSTOP"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Disable with RC Loading" mask="0x00000080" name="CPCDIS"/>
          <bitfield modes="CAPTURE" caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR0__ETRGEDG"/>
          <bitfield modes="WAVEFORM" caption="External Event Edge Selection" mask="0x00000300" name="EEVTEDG" values="TC_CMR0__EEVTEDG"/>
          <bitfield modes="CAPTURE" caption="TIOAx or TIOBx External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield modes="WAVEFORM" caption="External Event Selection" mask="0x00000C00" name="EEVT" values="TC_CMR0__EEVT"/>
          <bitfield modes="WAVEFORM" caption="External Event Trigger Enable" mask="0x00001000" name="ENETRG"/>
          <bitfield modes="WAVEFORM" caption="Waveform Selection" mask="0x00006000" name="WAVSEL" values="TC_CMR0__WAVSEL"/>
          <bitfield modes="CAPTURE" caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield modes="CAPTURE" caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR0__LDRA"/>
          <bitfield modes="WAVEFORM" caption="RA Compare Effect on TIOAx" mask="0x00030000" name="ACPA" values="TC_CMR0__ACPA"/>
          <bitfield modes="CAPTURE" caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR0__LDRB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOAx" mask="0x000C0000" name="ACPC" values="TC_CMR0__ACPC"/>
          <bitfield modes="CAPTURE" caption="Loading Edge Subsampling Ratio" mask="0x00700000" name="SBSMPLR" values="TC_CMR0__SBSMPLR"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOAx" mask="0x00300000" name="AEEVT" values="TC_CMR0__AEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOAx" mask="0x00C00000" name="ASWTRG" values="TC_CMR0__ASWTRG"/>
          <bitfield modes="WAVEFORM" caption="RB Compare Effect on TIOBx" mask="0x03000000" name="BCPB" values="TC_CMR0__BCPB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOBx" mask="0x0C000000" name="BCPC" values="TC_CMR0__BCPC"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOBx" mask="0x30000000" name="BEEVT" values="TC_CMR0__BEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOBx" mask="0xC0000000" name="BSWTRG" values="TC_CMR0__BSWTRG"/>
        </register>
        <register caption="Stepper Motor Mode Register (channel = 0)" name="TC_SMMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN"/>
          <bitfield caption="Down Count" mask="0x00000002" name="DOWN"/>
        </register>
        <register caption="Register AB (channel = 0)" name="TC_RAB" offset="0x0C" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value (channel = 0)" name="TC_CV" offset="0x10" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A (channel = 0)" name="TC_RA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B (channel = 0)" name="TC_RB" offset="0x18" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C (channel = 0)" name="TC_RC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Status Register (channel = 0)" name="TC_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Counter Overflow Status (cleared on read)" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status (cleared on read)" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status (cleared on read)" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status (cleared on read)" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status (cleared on read)" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status (cleared on read)" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status (cleared on read)" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status (cleared on read)" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOAx Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOBx Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register (channel = 0)" name="TC_IER" offset="0x24" rw="W" size="4" atomic-op="set:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Disable Register (channel = 0)" name="TC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Mask Register (channel = 0)" name="TC_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Extended Mode Register (channel = 0)" name="TC_EMR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Trigger Source for Input A" mask="0x00000003" name="TRIGSRCA" values="TC_EMR0__TRIGSRCA"/>
          <bitfield caption="Trigger Source for Input B" mask="0x00000030" name="TRIGSRCB" values="TC_EMR0__TRIGSRCB"/>
          <bitfield caption="No Divided Clock" mask="0x00000100" name="NODIVCLK"/>
        </register>
      </register-group>
      <register-group name="TC">
        <register-group caption="Channel Control Register (channel = 0)" offset="0x0" name="TC_CHANNEL" size="64" count="3" name-in-module="TC_CHANNEL"/>
        <register caption="Block Control Register" name="TC_BCR" offset="0xC0" rw="W" size="4">
          <bitfield caption="Synchro Command" mask="0x00000001" name="SYNC"/>
        </register>
        <register caption="Block Mode Register" name="TC_BMR" offset="0xC4" rw="RW" size="4">
          <bitfield caption="External Clock Signal 0 Selection" mask="0x00000003" name="TC0XC0S" values="TC_BMR__TC0XC0S"/>
          <bitfield caption="External Clock Signal 1 Selection" mask="0x0000000C" name="TC1XC1S" values="TC_BMR__TC1XC1S"/>
          <bitfield caption="External Clock Signal 2 Selection" mask="0x00000030" name="TC2XC2S" values="TC_BMR__TC2XC2S"/>
          <bitfield caption="Quadrature Decoder Enabled" mask="0x00000100" name="QDEN"/>
          <bitfield caption="Position Enabled" mask="0x00000200" name="POSEN"/>
          <bitfield caption="Speed Enabled" mask="0x00000400" name="SPEEDEN"/>
          <bitfield caption="Quadrature Decoding Transparent" mask="0x00000800" name="QDTRANS"/>
          <bitfield caption="Edge on PHA Count Mode" mask="0x00001000" name="EDGPHA"/>
          <bitfield caption="Inverted PHA" mask="0x00002000" name="INVA"/>
          <bitfield caption="Inverted PHB" mask="0x00004000" name="INVB"/>
          <bitfield caption="Inverted Index" mask="0x00008000" name="INVIDX"/>
          <bitfield caption="Swap PHA and PHB" mask="0x00010000" name="SWAP"/>
          <bitfield caption="Index Pin is PHB Pin" mask="0x00020000" name="IDXPHB"/>
          <bitfield caption="Maximum Filter" mask="0x03F00000" name="MAXFILT"/>
        </register>
        <register caption="QDEC Interrupt Enable Register" name="TC_QIER" offset="0xC8" rw="W" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
        </register>
        <register caption="QDEC Interrupt Disable Register" name="TC_QIDR" offset="0xCC" rw="W" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
        </register>
        <register caption="QDEC Interrupt Mask Register" name="TC_QIMR" offset="0xD0" rw="R" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
        </register>
        <register caption="QDEC Interrupt Status Register" name="TC_QISR" offset="0xD4" rw="R" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR"/>
        </register>
        <register caption="Fault Mode Register" name="TC_FMR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Enable Compare Fault Channel 0" mask="0x00000001" name="ENCF0"/>
          <bitfield caption="Enable Compare Fault Channel 1" mask="0x00000002" name="ENCF1"/>
        </register>
        <register caption="Write Protection Mode Register" name="TC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TC_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="" name="TC_CMR0__TCCLKS">
        <value caption="Clock selected: internal PCK6 clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal MCK/8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal MCK/32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal MCK/128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__SBSMPLR">
        <value caption="Load a Capture Register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture Register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture Register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture Register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture Register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__EEVTEDG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edges" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__EEVT">
        <value caption="TIOB" name="TIOB" value="0x0"/>
        <value caption="XC0" name="XC0" value="0x1"/>
        <value caption="XC1" name="XC1" value="0x2"/>
        <value caption="XC2" name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__WAVSEL">
        <value caption="UP mode without automatic trigger on RC Compare" name="UP" value="0x0"/>
        <value caption="UPDOWN mode without automatic trigger on RC Compare" name="UPDOWN" value="0x1"/>
        <value caption="UP mode with automatic trigger on RC Compare" name="UP_RC" value="0x2"/>
        <value caption="UPDOWN mode with automatic trigger on RC Compare" name="UPDOWN_RC" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ACPA">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ACPC">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__AEEVT">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ASWTRG">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BCPB">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BCPC">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BEEVT">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BSWTRG">
        <value caption="NONE" name="NONE" value="0x0"/>
        <value caption="SET" name="SET" value="0x1"/>
        <value caption="CLEAR" name="CLEAR" value="0x2"/>
        <value caption="TOGGLE" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_EMR0__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_EMR0__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="For TC0 to TC10: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx.For TC11: The trigger/capture input B is driven internally by the GTSUCOMP signal of the Ethernet MAC (GMAC)." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__TCCLKS">
        <value caption="Clock selected: internal PCK6 clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal MCK/8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal MCK/32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal MCK/128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__SBSMPLR">
        <value caption="Load a Capture Register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture Register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture Register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture Register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture Register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="" name="TC_EMR1__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_EMR1__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="For TC0 to TC10: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx.For TC11: The trigger/capture input B is driven internally by the GTSUCOMP signal of the Ethernet MAC (GMAC)." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__TCCLKS">
        <value caption="Clock selected: internal PCK6 clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal MCK/8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal MCK/32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal MCK/128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__SBSMPLR">
        <value caption="Load a Capture Register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture Register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture Register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture Register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture Register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="" name="TC_EMR2__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_EMR2__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="For TC0 to TC10: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx.For TC11: The trigger/capture input B is driven internally by the GTSUCOMP signal of the Ethernet MAC (GMAC)." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC0XC0S">
        <value caption="Signal connected to XC0: TCLK0" name="TCLK0" value="0x0"/>
        <value caption="Signal connected to XC0: TIOA1" name="TIOA1" value="0x2"/>
        <value caption="Signal connected to XC0: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC1XC1S">
        <value caption="Signal connected to XC1: TCLK1" name="TCLK1" value="0x0"/>
        <value caption="Signal connected to XC1: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC1: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC2XC2S">
        <value caption="Signal connected to XC2: TCLK2" name="TCLK2" value="0x0"/>
        <value caption="Signal connected to XC2: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC2: TIOA1" name="TIOA1" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x54494D"/>
      </value-group>
    </module>
    <module name="TRNG" caption="True Random Number Generator" id="6334" version="G">
      <register-group name="TRNG">
        <register caption="Control Register" name="TRNG_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Enables the TRNG to Provide Random Values" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Security Key" mask="0xFFFFFF00" name="KEY" values="TRNG_CR__KEY"/>
        </register>
        <register caption="Interrupt Enable Register" name="TRNG_IER" offset="0x10" rw="W" size="4" atomic-op="set:TRNG_IMR">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Disable Register" name="TRNG_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:TRNG_IMR">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="TRNG_IMR" offset="0x18" rw="R" size="4" atomic-op="read:TRNG_IMR">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Status Register" name="TRNG_ISR" offset="0x1C" rw="R" size="4" atomic-op="clear:TRNG_ISR">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Output Data Register" name="TRNG_ODATA" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
      </register-group>
      <value-group caption="" name="TRNG_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0x524E47"/>
      </value-group>
    </module>
    <module name="TWI" caption="Two-wire Interface" id="11210" version="Z">
      <register-group name="TWI">
        <register caption="Control Register" name="TWI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" name="MSEN"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" name="MSDIS"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" name="SVEN"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" name="HSEN"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" name="HSDIS"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" name="SMBEN"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" name="SMBDIS"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" name="PECEN"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" name="PECDIS"/>
          <bitfield caption="PEC Request" mask="0x00004000" name="PECRQ"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" name="ACMDIS"/>
          <bitfield caption="Transmit Holding Register Clear" mask="0x01000000" name="THRCLR"/>
          <bitfield caption="Lock Clear" mask="0x04000000" name="LOCKCLR"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" name="FIFODIS"/>
        </register>
        <register caption="Master Mode Register" name="TWI_MMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="TWI_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
        </register>
        <register caption="Slave Mode Register" name="TWI_SMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Slave Receiver Data Phase NACK enable" mask="0x00000001" name="NACKEN"/>
          <bitfield caption="SMBus Default Address" mask="0x00000004" name="SMDA"/>
          <bitfield caption="SMBus Host Header" mask="0x00000008" name="SMHH"/>
          <bitfield caption="Clock Wait State Disable" mask="0x00000040" name="SCLWSDIS"/>
          <bitfield caption="Slave Address Mask" mask="0x00007F00" name="MASK"/>
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
          <bitfield caption="Slave Address 1 Enable" mask="0x10000000" name="SADR1EN"/>
          <bitfield caption="Slave Address 2 Enable" mask="0x20000000" name="SADR2EN"/>
          <bitfield caption="Slave Address 3 Enable" mask="0x40000000" name="SADR3EN"/>
          <bitfield caption="Data Matching Enable" mask="0x80000000" name="DATAMEN"/>
        </register>
        <register caption="Internal Address Register" name="TWI_IADR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="Clock Waveform Generator Register" name="TWI_CWGR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="TWD Hold Time Versus TWCK Falling" mask="0x3F000000" name="HOLD"/>
        </register>
        <register caption="Status Register" name="TWI_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Transmission Completed (cleared by writing TWI_THR)" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared by reading TWI_RHR)" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing TWI_THR)" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" name="SMBHHM"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" name="SCL"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" name="SDA"/>
        </register>
        <register caption="Interrupt Enable Register" name="TWI_IER" offset="0x24" rw="W" size="4" atomic-op="set:TWI_IMR">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge Interrupt Enable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Enable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Enable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Enable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Enable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="Interrupt Disable Register" name="TWI_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TWI_IMR">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge Interrupt Disable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Disable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Disable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Disable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Disable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="Interrupt Mask Register" name="TWI_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:TWI_IMR">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge Interrupt Mask" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Mask" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Mask" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Mask" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Mask" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="Receive Holding Register" name="TWI_RHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" name="RXDATA"/>
        </register>
        <register caption="Transmit Holding Register" name="TWI_THR" offset="0x34" rw="W" size="4">
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" name="TXDATA"/>
        </register>
        <register caption="SMBus Timing Register" name="TWI_SMBTR" offset="0x38" rw="RW" size="4">
          <bitfield caption="SMBus Clock Prescaler" mask="0x0000000F" name="PRESC"/>
          <bitfield caption="Slave Clock Stretch Maximum Cycles" mask="0x0000FF00" name="TLOWS"/>
          <bitfield caption="Master Clock Stretch Maximum Cycles" mask="0x00FF0000" name="TLOWM"/>
          <bitfield caption="Clock High Maximum Cycles" mask="0xFF000000" name="THMAX"/>
        </register>
        <register caption="Filter Register" name="TWI_FILTR" offset="0x44" rw="RW" size="4">
          <bitfield caption="RX Digital Filter" mask="0x00000001" name="FILT"/>
          <bitfield caption="PAD Filter Enable" mask="0x00000002" name="PADFEN"/>
          <bitfield caption="PAD Filter Config" mask="0x00000004" name="PADFCFG"/>
          <bitfield caption="Digital Filter Threshold" mask="0x00000700" name="THRES"/>
        </register>
        <register caption="SleepWalking Matching Register" name="TWI_SWMR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Slave Address 1" mask="0x0000007F" name="SADR1"/>
          <bitfield caption="Slave Address 2" mask="0x00007F00" name="SADR2"/>
          <bitfield caption="Slave Address 3" mask="0x007F0000" name="SADR3"/>
          <bitfield caption="Data Match" mask="0xFF000000" name="DATAM"/>
        </register>
        <register caption="Debug Register" name="TWI_DR" offset="0xD0" rw="R" size="4">
          <bitfield caption="SleepWalking Enable" mask="0x00000001" name="SWEN"/>
          <bitfield caption="Clock Request" mask="0x00000002" name="CLKRQ"/>
          <bitfield caption="SleepWalking Match" mask="0x00000004" name="SWMATCH"/>
          <bitfield caption="Transfer Pending" mask="0x00000008" name="TRP"/>
        </register>
        <register caption="Write Protection Mode Register" name="TWI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TWI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="TWI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="TWI_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="_1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="_2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="_3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TWI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module name="UART" caption="Universal Asynchronous Receiver Transmitter" id="6418" version="R">
      <register-group name="UART">
        <register caption="Control Register" name="UART_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Request Clear" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Debug Enable" mask="0x00008000" name="DBGE"/>
        </register>
        <register caption="Mode Register" name="UART_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Receiver Digital Filter" mask="0x00000010" name="FILTER" values="UART_MR__FILTER"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="UART_MR__PAR"/>
          <bitfield caption="Baud Rate Source Clock" mask="0x00001000" name="BRSRCCK" values="UART_MR__BRSRCCK"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="UART_MR__CHMODE"/>
        </register>
        <register caption="Interrupt Enable Register" name="UART_IER" offset="0x0008" rw="W" size="4" atomic-op="set:UART_IMR">
          <bitfield caption="Enable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Enable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Enable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Enable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Enable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Enable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Enable Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Interrupt Disable Register" name="UART_IDR" offset="0x000C" rw="W" size="4" atomic-op="clear:UART_IMR">
          <bitfield caption="Disable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Disable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Disable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Disable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Disable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Disable Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Interrupt Mask Register" name="UART_IMR" offset="0x0010" rw="R" size="4" atomic-op="read:UART_IMR">
          <bitfield caption="Mask RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Mask Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Mask Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Mask Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Mask TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Mask Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Status Register" name="UART_SR" offset="0x0014" rw="R" size="4">
          <bitfield caption="Receiver Ready" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE"/>
          <bitfield caption="Transmitter Empty" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Comparison Match" mask="0x00008000" name="CMP"/>
          <bitfield caption="SleepWalking Enable Status" mask="0x00200000" name="SWES"/>
          <bitfield caption="Clock Request" mask="0x00400000" name="CLKREQ"/>
          <bitfield caption="Wake-Up Request" mask="0x00800000" name="WKUPREQ"/>
        </register>
        <register caption="Receive Holding Register" name="UART_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Transmit Holding Register" name="UART_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="UART_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x0000FFFF" name="CD"/>
        </register>
        <register caption="Comparison Register" name="UART_CMPR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000000FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="UART_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x00FF0000" name="VAL2"/>
        </register>
        <register caption="Write Protection Mode Register" name="UART_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="UART_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="" name="UART_MR__FILTER">
        <value caption="UART does not filter the receive line." name="DISABLED" value="0"/>
        <value caption="UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="UART_MR__PAR">
        <value caption="Even Parity" name="EVEN" value="0x0"/>
        <value caption="Odd Parity" name="ODD" value="0x1"/>
        <value caption="Space: parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Mark: parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
      </value-group>
      <value-group caption="" name="UART_MR__BRSRCCK">
        <value caption="The baud rate is driven by the peripheral clock" name="PERIPH_CLK" value="0"/>
        <value caption="The baud rate is driven by a PMC-programmable clock PCK (see section Power Management Controller (PMC))." name="PMC_PCK" value="1"/>
      </value-group>
      <value-group caption="" name="UART_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic echo" name="AUTOMATIC" value="0x1"/>
        <value caption="Local loopback" name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote loopback" name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="" name="UART_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="" name="UART_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x554152"/>
      </value-group>
    </module>
    <module name="USART" caption="Universal Synchronous Asynchronous Receiver Transmitter" id="6089" version="ZW">
      <register-group name="USART">
        <register caption="Control Register" name="US_CR" offset="0x0000" rw="W" size="4">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <mode name="LIN" caption="LIN" qualifier="US_MR.USART_MODE"/>
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" name="RSTSTA"/>
          <bitfield modes="USART" caption="Start Break" mask="0x00000200" name="STTBRK"/>
          <bitfield modes="USART" caption="Stop Break" mask="0x00000400" name="STPBRK"/>
          <bitfield modes="USART" caption="Clear TIMEOUT Flag and Start Timeout After Next Character Received" mask="0x00000800" name="STTTO"/>
          <bitfield modes="USART" caption="Send Address" mask="0x00001000" name="SENDA"/>
          <bitfield modes="USART" caption="Reset Iterations" mask="0x00002000" name="RSTIT"/>
          <bitfield modes="USART" caption="Reset Non Acknowledge" mask="0x00004000" name="RSTNACK"/>
          <bitfield modes="USART" caption="Start Timeout Immediately" mask="0x00008000" name="RETTO"/>
          <bitfield modes="USART" caption="Data Terminal Ready Enable" mask="0x00010000" name="DTREN"/>
          <bitfield modes="USART" caption="Data Terminal Ready Disable" mask="0x00020000" name="DTRDIS"/>
          <bitfield modes="USART" caption="Request to Send Enable" mask="0x00040000" name="RTSEN"/>
          <bitfield modes="USART" caption="Request to Send Disable" mask="0x00080000" name="RTSDIS"/>
          <bitfield modes="LIN" caption="Abort LIN Transmission" mask="0x00100000" name="LINABT"/>
          <bitfield modes="LIN" caption="Send LIN Wakeup Signal" mask="0x00200000" name="LINWKUP"/>
          <bitfield modes="SPI" caption="Force SPI Chip Select" mask="0x00040000" name="FCS"/>
          <bitfield modes="SPI" caption="Release SPI Chip Select" mask="0x00080000" name="RCS"/>
        </register>
        <register caption="Mode Register" name="US_MR" offset="0x0004" rw="RW" size="4">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <bitfield caption="USART Mode of Operation" mask="0x0000000F" name="USART_MODE" values="US_MR__USART_MODE"/>
          <bitfield caption="Clock Selection" mask="0x00000030" name="USCLKS" values="US_MR__USCLKS"/>
          <bitfield caption="Character Length" mask="0x000000C0" name="CHRL" values="US_MR__CHRL"/>
          <bitfield modes="USART" caption="Synchronous Mode Select" mask="0x00000100" name="SYNC"/>
          <bitfield modes="USART" caption="Parity Type" mask="0x00000E00" name="PAR" values="US_MR__PAR"/>
          <bitfield modes="USART" caption="Number of Stop Bits" mask="0x00003000" name="NBSTOP" values="US_MR__NBSTOP"/>
          <bitfield modes="USART" caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="US_MR__CHMODE"/>
          <bitfield modes="USART" caption="Bit Order" mask="0x00010000" name="MSBF"/>
          <bitfield modes="USART" caption="9-bit Character Length" mask="0x00020000" name="MODE9"/>
          <bitfield caption="Clock Output Select" mask="0x00040000" name="CLKO"/>
          <bitfield modes="USART" caption="Oversampling Mode" mask="0x00080000" name="OVER"/>
          <bitfield modes="USART" caption="Inhibit Non Acknowledge" mask="0x00100000" name="INACK"/>
          <bitfield modes="USART" caption="Disable Successive NACK" mask="0x00200000" name="DSNACK"/>
          <bitfield modes="USART" caption="Variable Synchronization of Command/Data Sync Start Frame Delimiter" mask="0x00400000" name="VAR_SYNC"/>
          <bitfield modes="USART" caption="Inverted Data" mask="0x00800000" name="INVDATA"/>
          <bitfield modes="USART" caption="Maximum Number of Automatic Iteration" mask="0x07000000" name="MAX_ITERATION"/>
          <bitfield modes="USART" caption="Receive Line Filter" mask="0x10000000" name="FILTER"/>
          <bitfield modes="USART" caption="Manchester Encoder/Decoder Enable" mask="0x20000000" name="MAN"/>
          <bitfield modes="USART" caption="Manchester Synchronization Mode" mask="0x40000000" name="MODSYNC"/>
          <bitfield modes="USART" caption="Start Frame Delimiter Selector" mask="0x80000000" name="ONEBIT"/>
          <bitfield modes="SPI" caption="SPI Clock Phase" mask="0x00000100" name="CPHA"/>
          <bitfield modes="SPI" caption="SPI Clock Polarity" mask="0x00010000" name="CPOL"/>
          <bitfield modes="SPI" caption="Wait Read Data Before Transfer" mask="0x00100000" name="WRDBT"/>
        </register>
        <register caption="Interrupt Enable Register" name="US_IER" offset="0x0008" rw="W" size="4" atomic-op="set:US_IMR">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="USART_LIN" caption="USART and LIN" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <mode name="LIN" caption="LIN" qualifier="US_MR.USART_MODE"/>
          <mode name="LON" caption="LON" qualifier="US_MR.USART_MODE"/>
          <mode name="LON_SPI" caption="LON and SPI mode" qualifier="US_MR.USART_MODE"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="USART" caption="Receiver Break Interrupt Enable" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield modes="USART_LIN" caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME"/>
          <bitfield modes="USART_LIN" caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE"/>
          <bitfield modes="USART_LIN" caption="Timeout Interrupt Enable" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="USART" caption="Max number of Repetitions Reached Interrupt Enable" mask="0x00000400" name="ITER"/>
          <bitfield modes="USART" caption="Non Acknowledge Interrupt Enable" mask="0x00002000" name="NACK"/>
          <bitfield modes="USART" caption="Ring Indicator Input Change Enable" mask="0x00010000" name="RIIC"/>
          <bitfield modes="USART" caption="Data Set Ready Input Change Enable" mask="0x00020000" name="DSRIC"/>
          <bitfield modes="USART" caption="Data Carrier Detect Input Change Interrupt Enable" mask="0x00040000" name="DCDIC"/>
          <bitfield modes="USART" caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" name="CTSIC"/>
          <bitfield modes="USART" caption="Manchester Error Interrupt Enable" mask="0x01000000" name="MANE"/>
          <bitfield modes="LON_SPI" caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNRE"/>
          <bitfield modes="SPI" caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event" mask="0x00080000" name="NSSE"/>
          <bitfield modes="LIN" caption="LIN Break Sent or LIN Break Received Interrupt Enable" mask="0x00002000" name="LINBK"/>
          <bitfield modes="LIN" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable" mask="0x00004000" name="LINID"/>
          <bitfield modes="LIN" caption="LIN Transfer Completed Interrupt Enable" mask="0x00008000" name="LINTC"/>
          <bitfield modes="LIN" caption="LIN Bus Error Interrupt Enable" mask="0x02000000" name="LINBE"/>
          <bitfield modes="LIN" caption="LIN Inconsistent Synch Field Error Interrupt Enable" mask="0x04000000" name="LINISFE"/>
          <bitfield modes="LIN" caption="LIN Identifier Parity Interrupt Enable" mask="0x08000000" name="LINIPE"/>
          <bitfield modes="LIN" caption="LIN Checksum Error Interrupt Enable" mask="0x10000000" name="LINCE"/>
          <bitfield modes="LIN" caption="LIN Slave Not Responding Error Interrupt Enable" mask="0x20000000" name="LINSNRE"/>
          <bitfield modes="LIN" caption="LIN Synch Tolerance Error Interrupt Enable" mask="0x40000000" name="LINSTE"/>
          <bitfield modes="LIN" caption="LIN Header Timeout Error Interrupt Enable" mask="0x80000000" name="LINHTE"/>
          <bitfield modes="LON" caption="LON Short Frame Error Interrupt Enable" mask="0x00000040" name="LSFE"/>
          <bitfield modes="LON" caption="LON CRC Error Interrupt Enable" mask="0x00000080" name="LCRCE"/>
          <bitfield modes="LON" caption="LON Transmission Done Interrupt Enable" mask="0x01000000" name="LTXD"/>
          <bitfield modes="LON" caption="LON Collision Interrupt Enable" mask="0x02000000" name="LCOL"/>
          <bitfield modes="LON" caption="LON Frame Early Termination Interrupt Enable" mask="0x04000000" name="LFET"/>
          <bitfield modes="LON" caption="LON Reception Done Interrupt Enable" mask="0x08000000" name="LRXD"/>
          <bitfield modes="LON" caption="LON Backlog Overflow Error Interrupt Enable" mask="0x10000000" name="LBLOVFE"/>
        </register>
        <register caption="Interrupt Disable Register" name="US_IDR" offset="0x000C" rw="W" size="4" atomic-op="clear:US_IMR">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="USART_LIN" caption="USART and LIN" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <mode name="LIN" caption="LIN" qualifier="US_MR.USART_MODE"/>
          <mode name="LON" caption="LON" qualifier="US_MR.USART_MODE"/>
          <mode name="LON_SPI" caption="LON and SPI mode" qualifier="US_MR.USART_MODE"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="USART" caption="Receiver Break Interrupt Disable" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield modes="USART_LIN" caption="Framing Error Interrupt Disable" mask="0x00000040" name="FRAME"/>
          <bitfield modes="USART_LIN" caption="Parity Error Interrupt Disable" mask="0x00000080" name="PARE"/>
          <bitfield modes="USART_LIN" caption="Timeout Interrupt Disable" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="USART" caption="Max Number of Repetitions Reached Interrupt Disable" mask="0x00000400" name="ITER"/>
          <bitfield modes="USART" caption="Non Acknowledge Interrupt Disable" mask="0x00002000" name="NACK"/>
          <bitfield caption="Ring Indicator Input Change Disable" mask="0x00010000" name="RIIC"/>
          <bitfield caption="Data Set Ready Input Change Disable" mask="0x00020000" name="DSRIC"/>
          <bitfield caption="Data Carrier Detect Input Change Interrupt Disable" mask="0x00040000" name="DCDIC"/>
          <bitfield modes="USART" caption="Clear to Send Input Change Interrupt Disable" mask="0x00080000" name="CTSIC"/>
          <bitfield modes="USART" caption="Manchester Error Interrupt Disable" mask="0x01000000" name="MANE"/>
          <bitfield modes="LON_SPI" caption="SPI Underrun Error Interrupt Disable" mask="0x00000400" name="UNRE"/>
          <bitfield modes="SPI" caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event" mask="0x00080000" name="NSSE"/>
          <bitfield modes="LIN" caption="LIN Break Sent or LIN Break Received Interrupt Disable" mask="0x00002000" name="LINBK"/>
          <bitfield modes="LIN" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Disable" mask="0x00004000" name="LINID"/>
          <bitfield modes="LIN" caption="LIN Transfer Completed Interrupt Disable" mask="0x00008000" name="LINTC"/>
          <bitfield modes="LIN" caption="LIN Bus Error Interrupt Disable" mask="0x02000000" name="LINBE"/>
          <bitfield modes="LIN" caption="LIN Inconsistent Synch Field Error Interrupt Disable" mask="0x04000000" name="LINISFE"/>
          <bitfield modes="LIN" caption="LIN Identifier Parity Interrupt Disable" mask="0x08000000" name="LINIPE"/>
          <bitfield modes="LIN" caption="LIN Checksum Error Interrupt Disable" mask="0x10000000" name="LINCE"/>
          <bitfield modes="LIN" caption="LIN Slave Not Responding Error Interrupt Disable" mask="0x20000000" name="LINSNRE"/>
          <bitfield modes="LIN" caption="LIN Synch Tolerance Error Interrupt Disable" mask="0x40000000" name="LINSTE"/>
          <bitfield modes="LIN" caption="LIN Header Timeout Error Interrupt Disable" mask="0x80000000" name="LINHTE"/>
          <bitfield modes="LON" caption="LON Short Frame Error Interrupt Disable" mask="0x00000040" name="LSFE"/>
          <bitfield modes="LON" caption="LON CRC Error Interrupt Disable" mask="0x00000080" name="LCRCE"/>
          <bitfield modes="LON" caption="LON Transmission Done Interrupt Disable" mask="0x01000000" name="LTXD"/>
          <bitfield modes="LON" caption="LON Collision Interrupt Disable" mask="0x02000000" name="LCOL"/>
          <bitfield modes="LON" caption="LON Frame Early Termination Interrupt Disable" mask="0x04000000" name="LFET"/>
          <bitfield modes="LON" caption="LON Reception Done Interrupt Disable" mask="0x08000000" name="LRXD"/>
          <bitfield modes="LON" caption="LON Backlog Overflow Error Interrupt Disable" mask="0x10000000" name="LBLOVFE"/>
        </register>
        <register caption="Interrupt Mask Register" name="US_IMR" offset="0x0010" rw="R" size="4" atomic-op="read:US_IMR">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="USART_LIN" caption="USART and LIN" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <mode name="LIN" caption="LIN" qualifier="US_MR.USART_MODE"/>
          <mode name="LON" caption="LON" qualifier="US_MR.USART_MODE"/>
          <mode name="LON_SPI" caption="LON and SPI" qualifier="US_MR.USART_MODE"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="USART" caption="Receiver Break Interrupt Mask" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" name="OVRE"/>
          <bitfield modes="USART_LIN" caption="Framing Error Interrupt Mask" mask="0x00000040" name="FRAME"/>
          <bitfield modes="USART_LIN" caption="Parity Error Interrupt Mask" mask="0x00000080" name="PARE"/>
          <bitfield modes="USART_LIN" caption="Timeout Interrupt Mask" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="USART" caption="Max Number of Repetitions Reached Interrupt Mask" mask="0x00000400" name="ITER"/>
          <bitfield modes="USART" caption="Non Acknowledge Interrupt Mask" mask="0x00002000" name="NACK"/>
          <bitfield caption="Ring Indicator Input Change Mask" mask="0x00010000" name="RIIC"/>
          <bitfield caption="Data Set Ready Input Change Mask" mask="0x00020000" name="DSRIC"/>
          <bitfield caption="Data Carrier Detect Input Change Interrupt Mask" mask="0x00040000" name="DCDIC"/>
          <bitfield modes="USART" caption="Clear to Send Input Change Interrupt Mask" mask="0x00080000" name="CTSIC"/>
          <bitfield modes="USART" caption="Manchester Error Interrupt Mask" mask="0x01000000" name="MANE"/>
          <bitfield modes="LON_SPI" caption="SPI Underrun Error Interrupt Mask" mask="0x00000400" name="UNRE"/>
          <bitfield modes="SPI" caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event" mask="0x00080000" name="NSSE"/>
          <bitfield modes="LIN" caption="LIN Break Sent or LIN Break Received Interrupt Mask" mask="0x00002000" name="LINBK"/>
          <bitfield modes="LIN" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Mask" mask="0x00004000" name="LINID"/>
          <bitfield modes="LIN" caption="LIN Transfer Completed Interrupt Mask" mask="0x00008000" name="LINTC"/>
          <bitfield modes="LIN" caption="LIN Bus Error Interrupt Mask" mask="0x02000000" name="LINBE"/>
          <bitfield modes="LIN" caption="LIN Inconsistent Synch Field Error Interrupt Mask" mask="0x04000000" name="LINISFE"/>
          <bitfield modes="LIN" caption="LIN Identifier Parity Interrupt Mask" mask="0x08000000" name="LINIPE"/>
          <bitfield modes="LIN" caption="LIN Checksum Error Interrupt Mask" mask="0x10000000" name="LINCE"/>
          <bitfield modes="LIN" caption="LIN Slave Not Responding Error Interrupt Mask" mask="0x20000000" name="LINSNRE"/>
          <bitfield modes="LIN" caption="LIN Synch Tolerance Error Interrupt Mask" mask="0x40000000" name="LINSTE"/>
          <bitfield modes="LIN" caption="LIN Header Timeout Error Interrupt Mask" mask="0x80000000" name="LINHTE"/>
          <bitfield modes="LON" caption="LON Short Frame Error Interrupt Mask" mask="0x00000040" name="LSFE"/>
          <bitfield modes="LON" caption="LON CRC Error Interrupt Mask" mask="0x00000080" name="LCRCE"/>
          <bitfield modes="LON" caption="LON Transmission Done Interrupt Mask" mask="0x01000000" name="LTXD"/>
          <bitfield modes="LON" caption="LON Collision Interrupt Mask" mask="0x02000000" name="LCOL"/>
          <bitfield modes="LON" caption="LON Frame Early Termination Interrupt Mask" mask="0x04000000" name="LFET"/>
          <bitfield modes="LON" caption="LON Reception Done Interrupt Mask" mask="0x08000000" name="LRXD"/>
          <bitfield modes="LON" caption="LON Backlog Overflow Error Interrupt Mask" mask="0x10000000" name="LBLOVFE"/>
        </register>
        <register caption="Channel Status Register" name="US_CSR" offset="0x0014" rw="R" size="4">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="USART_LIN" caption="USART and LIN" qualifier="US_MR.USART_MODE"/>
          <mode name="SPI" caption="SPI" qualifier="US_MR.USART_MODE"/>
          <mode name="LIN" caption="LIN" qualifier="US_MR.USART_MODE"/>
          <mode name="LON" caption="LON" qualifier="US_MR.USART_MODE"/>
          <mode name="LON_SPI" caption="LON and SPI" qualifier="US_MR.USART_MODE"/>
          <bitfield caption="Receiver Ready (cleared by reading US_RHR)" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready (cleared by writing US_THR)" mask="0x00000002" name="TXRDY"/>
          <bitfield modes="USART" caption="Break Received/End of Break (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000020" name="OVRE"/>
          <bitfield modes="USART_LIN" caption="Framing Error (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000040" name="FRAME"/>
          <bitfield modes="USART_LIN" caption="Parity Error (cleared by writing a one to bit US_CR.RSTSTA)" mask="0x00000080" name="PARE"/>
          <bitfield modes="USART_LIN" caption="Receiver Timeout (cleared by writing a one to bit US_CR.STTTO)" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty (cleared by writing US_THR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield modes="USART" caption="Max Number of Repetitions Reached (cleared by writing a one to bit US_CR.RSTIT)" mask="0x00000400" name="ITER"/>
          <bitfield modes="USART" caption="Non Acknowledge Interrupt (cleared by writing a one to bit US_CR.RSTNACK)" mask="0x00002000" name="NACK"/>
          <bitfield caption="Ring Indicator Input Change Flag (cleared on read)" mask="0x00010000" name="RIIC"/>
          <bitfield caption="Data Set Ready Input Change Flag (cleared on read)" mask="0x00020000" name="DSRIC"/>
          <bitfield caption="Data Carrier Detect Input Change Flag (cleared on read)" mask="0x00040000" name="DCDIC"/>
          <bitfield modes="USART" caption="Clear to Send Input Change Flag (cleared on read)" mask="0x00080000" name="CTSIC"/>
          <bitfield modes="USART" caption="Image of RI Input" mask="0x00100000" name="RI"/>
          <bitfield modes="USART" caption="Image of DSR Input" mask="0x00200000" name="DSR"/>
          <bitfield modes="USART" caption="Image of DCD Input" mask="0x00400000" name="DCD"/>
          <bitfield modes="USART" caption="Image of CTS Input" mask="0x00800000" name="CTS"/>
          <bitfield modes="USART" caption="Manchester Error (cleared by writing a one to the bit US_CR.RSTSTA)" mask="0x01000000" name="MANERR"/>
          <bitfield modes="LON_SPI" caption="SPI Underrun Error" mask="0x00000400" name="UNRE"/>
          <bitfield modes="SPI" caption="NSS Line (Driving CTS Pin) Rising or Falling Edge Event" mask="0x00080000" name="NSSE"/>
          <bitfield modes="SPI" caption="Image of NSS Line" mask="0x00800000" name="NSS"/>
          <bitfield modes="LIN" caption="LIN Break Sent or LIN Break Received" mask="0x00002000" name="LINBK"/>
          <bitfield modes="LIN" caption="LIN Identifier Sent or LIN Identifier Received" mask="0x00004000" name="LINID"/>
          <bitfield modes="LIN" caption="LIN Transfer Completed" mask="0x00008000" name="LINTC"/>
          <bitfield modes="LIN" caption="LIN Bus Line Status" mask="0x00800000" name="LINBLS"/>
          <bitfield modes="LIN" caption="LIN Bus Error" mask="0x02000000" name="LINBE"/>
          <bitfield modes="LIN" caption="LIN Inconsistent Synch Field Error" mask="0x04000000" name="LINISFE"/>
          <bitfield modes="LIN" caption="LIN Identifier Parity Error" mask="0x08000000" name="LINIPE"/>
          <bitfield modes="LIN" caption="LIN Checksum Error" mask="0x10000000" name="LINCE"/>
          <bitfield modes="LIN" caption="LIN Slave Not Responding Error Interrupt Mask" mask="0x20000000" name="LINSNRE"/>
          <bitfield modes="LIN" caption="LIN Synch Tolerance Error" mask="0x40000000" name="LINSTE"/>
          <bitfield modes="LIN" caption="LIN Header Timeout Error" mask="0x80000000" name="LINHTE"/>
          <bitfield modes="LON" caption="LON Short Frame Error" mask="0x00000040" name="LSFE"/>
          <bitfield modes="LON" caption="LON CRC Error" mask="0x00000080" name="LCRCE"/>
          <bitfield modes="LON" caption="LON Transmission End Flag" mask="0x01000000" name="LTXD"/>
          <bitfield modes="LON" caption="LON Collision Detected Flag" mask="0x02000000" name="LCOL"/>
          <bitfield modes="LON" caption="LON Frame Early Termination" mask="0x04000000" name="LFET"/>
          <bitfield modes="LON" caption="LON Reception End Flag" mask="0x08000000" name="LRXD"/>
          <bitfield modes="LON" caption="LON Backlog Overflow Error" mask="0x10000000" name="LBLOVFE"/>
        </register>
        <register caption="Receive Holding Register" name="US_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000001FF" name="RXCHR"/>
          <bitfield caption="Received Sync" mask="0x00008000" name="RXSYNH"/>
        </register>
        <register caption="Transmit Holding Register" name="US_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000001FF" name="TXCHR"/>
          <bitfield caption="Sync Field to be Transmitted" mask="0x00008000" name="TXSYNH"/>
        </register>
        <register caption="Baud Rate Generator Register" name="US_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x0000FFFF" name="CD"/>
          <bitfield caption="Fractional Part" mask="0x00070000" name="FP"/>
        </register>
        <register caption="Receiver Timeout Register" name="US_RTOR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Timeout Value" mask="0x0001FFFF" name="TO"/>
        </register>
        <register caption="Transmitter Timeguard Register" name="US_TTGR" offset="0x0028" rw="RW" size="4">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="LON" caption="LON" qualifier="US_MR.USART_MODE"/>
          <bitfield modes="USART" caption="Timeguard Value" mask="0x000000FF" name="TG"/>
          <bitfield modes="LON" caption="LON PCYCLE Length" mask="0x00FFFFFF" name="PCYCLE"/>
        </register>
        <register caption="FI DI Ratio Register" name="US_FIDI" offset="0x0040" rw="RW" size="4">
          <mode name="USART" caption="USART" qualifier="US_MR.USART_MODE"/>
          <mode name="LON" caption="LON" qualifier="US_MR.USART_MODE"/>
          <bitfield modes="USART" caption="FI Over DI Ratio Value" mask="0x0000FFFF" name="FI_DI_RATIO"/>
          <bitfield modes="LON" caption="LON BETA2 Length" mask="0x00FFFFFF" name="BETA2"/>
        </register>
        <register caption="Number of Errors Register" name="US_NER" offset="0x0044" rw="R" size="4">
          <bitfield caption="Number of Errors" mask="0x000000FF" name="NB_ERRORS"/>
        </register>
        <register caption="IrDA Filter Register" name="US_IF" offset="0x004C" rw="RW" size="4">
          <bitfield caption="IrDA Filter" mask="0x000000FF" name="IRDA_FILTER"/>
        </register>
        <register caption="Manchester Configuration Register" name="US_MAN" offset="0x0050" rw="RW" size="4">
          <bitfield caption="Transmitter Preamble Length" mask="0x0000000F" name="TX_PL"/>
          <bitfield caption="Transmitter Preamble Pattern" mask="0x00000300" name="TX_PP" values="US_MAN__TX_PP"/>
          <bitfield caption="Transmitter Manchester Polarity" mask="0x00001000" name="TX_MPOL"/>
          <bitfield caption="Receiver Preamble Length" mask="0x000F0000" name="RX_PL"/>
          <bitfield caption="Receiver Preamble Pattern detected" mask="0x03000000" name="RX_PP" values="US_MAN__RX_PP"/>
          <bitfield caption="Receiver Manchester Polarity" mask="0x10000000" name="RX_MPOL"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
          <bitfield caption="Drift Compensation" mask="0x40000000" name="DRIFT"/>
          <bitfield caption="Receiver Idle Value" mask="0x80000000" name="RXIDLEV"/>
        </register>
        <register caption="LIN Mode Register" name="US_LINMR" offset="0x0054" rw="RW" size="4">
          <bitfield caption="LIN Node Action" mask="0x00000003" name="NACT" values="US_LINMR__NACT"/>
          <bitfield caption="Parity Disable" mask="0x00000004" name="PARDIS"/>
          <bitfield caption="Checksum Disable" mask="0x00000008" name="CHKDIS"/>
          <bitfield caption="Checksum Type" mask="0x00000010" name="CHKTYP"/>
          <bitfield caption="Data Length Mode" mask="0x00000020" name="DLM"/>
          <bitfield caption="Frame Slot Mode Disable" mask="0x00000040" name="FSDIS"/>
          <bitfield caption="Wakeup Signal Type" mask="0x00000080" name="WKUPTYP"/>
          <bitfield caption="Data Length Control" mask="0x0000FF00" name="DLC"/>
          <bitfield caption="DMAC Mode" mask="0x00010000" name="PDCM"/>
          <bitfield caption="Synchronization Disable" mask="0x00020000" name="SYNCDIS"/>
        </register>
        <register caption="LIN Identifier Register" name="US_LINIR" offset="0x0058" rw="RW" size="4">
          <bitfield caption="Identifier Character" mask="0x000000FF" name="IDCHR"/>
        </register>
        <register caption="LIN Baud Rate Register" name="US_LINBRR" offset="0x005C" rw="R" size="4">
          <bitfield caption="Clock Divider after Synchronization" mask="0x0000FFFF" name="LINCD"/>
          <bitfield caption="Fractional Part after Synchronization" mask="0x00070000" name="LINFP"/>
        </register>
        <register caption="LON Mode Register" name="US_LONMR" offset="0x0060" rw="RW" size="4">
          <bitfield caption="LON comm_type Parameter Value" mask="0x00000001" name="COMMT"/>
          <bitfield caption="LON Collision Detection Feature" mask="0x00000002" name="COLDET"/>
          <bitfield caption="Terminate Frame upon Collision Notification" mask="0x00000004" name="TCOL"/>
          <bitfield caption="LON Collision Detection on Frame Tail" mask="0x00000008" name="CDTAIL"/>
          <bitfield caption="LON DMA Mode" mask="0x00000010" name="DMAM"/>
          <bitfield caption="LON Collision Detection Source" mask="0x00000020" name="LCDS"/>
          <bitfield caption="End of Frame Condition Size" mask="0x00FF0000" name="EOFS"/>
        </register>
        <register caption="LON Preamble Register" name="US_LONPR" offset="0x0064" rw="RW" size="4">
          <bitfield caption="LON Preamble Length" mask="0x00003FFF" name="LONPL"/>
        </register>
        <register caption="LON Data Length Register" name="US_LONDL" offset="0x0068" rw="RW" size="4">
          <bitfield caption="LON Data Length" mask="0x000000FF" name="LONDL"/>
        </register>
        <register caption="LON L2HDR Register" name="US_LONL2HDR" offset="0x006C" rw="RW" size="4">
          <bitfield caption="LON Backlog Increment" mask="0x0000003F" name="BLI"/>
          <bitfield caption="LON Alternate Path Bit" mask="0x00000040" name="ALTP"/>
          <bitfield caption="LON Priority Bit" mask="0x00000080" name="PB"/>
        </register>
        <register caption="LON Backlog Register" name="US_LONBL" offset="0x0070" rw="R" size="4">
          <bitfield caption="LON Node Backlog Value" mask="0x0000003F" name="LONBL"/>
        </register>
        <register caption="LON Beta1 Tx Register" name="US_LONB1TX" offset="0x0074" rw="RW" size="4">
          <bitfield caption="LON Beta1 Length after Transmission" mask="0x00FFFFFF" name="BETA1TX"/>
        </register>
        <register caption="LON Beta1 Rx Register" name="US_LONB1RX" offset="0x0078" rw="RW" size="4">
          <bitfield caption="LON Beta1 Length after Reception" mask="0x00FFFFFF" name="BETA1RX"/>
        </register>
        <register caption="LON Priority Register" name="US_LONPRIO" offset="0x007C" rw="RW" size="4">
          <bitfield caption="LON Priority Slot Number" mask="0x0000007F" name="PSNB"/>
          <bitfield caption="LON Node Priority Slot" mask="0x00007F00" name="NPS"/>
        </register>
        <register caption="LON IDT Tx Register" name="US_IDTTX" offset="0x0080" rw="RW" size="4">
          <bitfield caption="LON Indeterminate Time after Transmission (comm_type = 1 mode only)" mask="0x00FFFFFF" name="IDTTX"/>
        </register>
        <register caption="LON IDT Rx Register" name="US_IDTRX" offset="0x0084" rw="RW" size="4">
          <bitfield caption="LON Indeterminate Time after Reception (comm_type = 1 mode only)" mask="0x00FFFFFF" name="IDTRX"/>
        </register>
        <register caption="IC DIFF Register" name="US_ICDIFF" offset="0x0088" rw="RW" size="4">
          <bitfield caption="IC Differentiator Number" mask="0x0000000F" name="ICDIFF"/>
        </register>
        <register caption="Write Protection Mode Register" name="US_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="US_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="US_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="US_MR__USART_MODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="RS485" name="RS485" value="0x1"/>
        <value caption="Hardware handshaking" name="HW_HANDSHAKING" value="0x2"/>
        <value caption="Modem" name="MODEM" value="0x3"/>
        <value caption="IS07816 Protocol: T = 0" name="IS07816_T_0" value="0x4"/>
        <value caption="IS07816 Protocol: T = 1" name="IS07816_T_1" value="0x6"/>
        <value caption="IrDA" name="IRDA" value="0x8"/>
        <value caption="LON" name="LON" value="0x9"/>
        <value caption="LIN Master mode" name="LIN_MASTER" value="0xA"/>
        <value caption="LIN Slave mode" name="LIN_SLAVE" value="0xB"/>
        <value caption="SPI Master mode (CLKO must be written to 1 and USCLKS = 0, 1 or 2)" name="SPI_MASTER" value="0xE"/>
        <value caption="SPI Slave mode" name="SPI_SLAVE" value="0xF"/>
      </value-group>
      <value-group caption="" name="US_MR__USCLKS">
        <value caption="Peripheral clock is selected" name="MCK" value="0x0"/>
        <value caption="Peripheral clock divided (DIV = 8) is selected" name="DIV" value="0x1"/>
        <value caption="PMC programmable clock (PCK) is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1." name="PCK" value="0x2"/>
        <value caption="Serial clock (SCK) is selected" name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MR__CHRL">
        <value caption="Character length is 5 bits" name="_5_BIT" value="0x0"/>
        <value caption="Character length is 6 bits" name="_6_BIT" value="0x1"/>
        <value caption="Character length is 7 bits" name="_7_BIT" value="0x2"/>
        <value caption="Character length is 8 bits" name="_8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MR__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0 (Space)" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1 (Mark)" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
        <value caption="Multidrop mode" name="MULTIDROP" value="0x6"/>
      </value-group>
      <value-group caption="" name="US_MR__NBSTOP">
        <value caption="1 stop bit" name="_1_BIT" value="0x0"/>
        <value caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" name="_1_5_BIT" value="0x1"/>
        <value caption="2 stop bits" name="_2_BIT" value="0x2"/>
      </value-group>
      <value-group caption="" name="US_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo. Receiver input is connected to the TXD pin." name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback. Transmitter output is connected to the Receiver Input." name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback. RXD pin is internally connected to the TXD pin." name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MAN__TX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MAN__RX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_LINMR__NACT">
        <value caption="The USART transmits the response." name="PUBLISH" value="0x0"/>
        <value caption="The USART receives the response." name="SUBSCRIBE" value="0x1"/>
        <value caption="The USART does not transmit and does not receive the response." name="IGNORE" value="0x2"/>
      </value-group>
      <value-group caption="" name="US_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x555341"/>
      </value-group>
    </module>
    <module name="USBHS" caption="USB High-Speed Interface" id="11292" version="G">
      <register-group name="USBHS_DEVDMA" size="16">
        <register caption="Device DMA Channel Next Descriptor Address Register (n = 1)" name="USBHS_DEVDMANXTDSC" offset="0x00" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="Device DMA Channel Address Register (n = 1)" name="USBHS_DEVDMAADDRESS" offset="0x04" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="Device DMA Channel Control Register (n = 1)" name="USBHS_DEVDMACONTROL" offset="0x08" rw="RW" size="4">
          <bitfield caption="Channel Enable Command" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable Command" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable Control (OUT transfers only)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable Control" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="Device DMA Channel Status Register (n = 1)" name="USBHS_DEVDMASTATUS" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
      </register-group>
      <register-group name="USBHS_HSTDMA" size="16">
        <register caption="Host DMA Channel Next Descriptor Address Register (n = 1)" name="USBHS_HSTDMANXTDSC" offset="0x00" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="Host DMA Channel Address Register (n = 1)" name="USBHS_HSTDMAADDRESS" offset="0x04" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="Host DMA Channel Control Register (n = 1)" name="USBHS_HSTDMACONTROL" offset="0x08" rw="RW" size="4">
          <bitfield caption="Channel Enable Command" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable Command" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable Control (OUT transfers only)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable Control" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="Host DMA Channel Status Register (n = 1)" name="USBHS_HSTDMASTATUS" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
      </register-group>
      <register-group name="USBHS">
        <register caption="Device General Control Register" name="USBHS_DEVCTRL" offset="0x0000" rw="RW" size="4">
          <bitfield caption="USB Address" mask="0x0000007F" name="UADD"/>
          <bitfield caption="Address Enable" mask="0x00000080" name="ADDEN"/>
          <bitfield caption="Detach" mask="0x00000100" name="DETACH"/>
          <bitfield caption="Remote Wake-Up" mask="0x00000200" name="RMWKUP"/>
          <bitfield caption="Mode Configuration" mask="0x00000C00" name="SPDCONF" values="USBHS_DEVCTRL__SPDCONF"/>
          <bitfield caption="Low-Speed Mode Force" mask="0x00001000" name="LS"/>
          <bitfield caption="Test mode J" mask="0x00002000" name="TSTJ"/>
          <bitfield caption="Test mode K" mask="0x00004000" name="TSTK"/>
          <bitfield caption="Test packet mode" mask="0x00008000" name="TSTPCKT"/>
          <bitfield caption="Specific Operational mode" mask="0x00010000" name="OPMODE2"/>
        </register>
        <register caption="Device Global Interrupt Status Register" name="USBHS_DEVISR" offset="0x0004" rw="R" size="4">
          <bitfield caption="Suspend Interrupt" mask="0x00000001" name="SUSP"/>
          <bitfield caption="Micro Start of Frame Interrupt" mask="0x00000002" name="MSOF"/>
          <bitfield caption="Start of Frame Interrupt" mask="0x00000004" name="SOF"/>
          <bitfield caption="End of Reset Interrupt" mask="0x00000008" name="EORST"/>
          <bitfield caption="Wake-Up Interrupt" mask="0x00000010" name="WAKEUP"/>
          <bitfield caption="End of Resume Interrupt" mask="0x00000020" name="EORSM"/>
          <bitfield caption="Upstream Resume Interrupt" mask="0x00000040" name="UPRSM"/>
          <bitfield caption="Endpoint 0 Interrupt" mask="0x00001000" name="PEP_0"/>
          <bitfield caption="Endpoint 1 Interrupt" mask="0x00002000" name="PEP_1"/>
          <bitfield caption="Endpoint 2 Interrupt" mask="0x00004000" name="PEP_2"/>
          <bitfield caption="Endpoint 3 Interrupt" mask="0x00008000" name="PEP_3"/>
          <bitfield caption="Endpoint 4 Interrupt" mask="0x00010000" name="PEP_4"/>
          <bitfield caption="Endpoint 5 Interrupt" mask="0x00020000" name="PEP_5"/>
          <bitfield caption="Endpoint 6 Interrupt" mask="0x00040000" name="PEP_6"/>
          <bitfield caption="Endpoint 7 Interrupt" mask="0x00080000" name="PEP_7"/>
          <bitfield caption="Endpoint 8 Interrupt" mask="0x00100000" name="PEP_8"/>
          <bitfield caption="Endpoint 9 Interrupt" mask="0x00200000" name="PEP_9"/>
          <bitfield caption="DMA Channel 1 Interrupt" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Device Global Interrupt Clear Register" name="USBHS_DEVICR" offset="0x0008" rw="W" size="4" atomic-op="clear:USBHS_DEVISR">
          <bitfield caption="Suspend Interrupt Clear" mask="0x00000001" name="SUSPC"/>
          <bitfield caption="Micro Start of Frame Interrupt Clear" mask="0x00000002" name="MSOFC"/>
          <bitfield caption="Start of Frame Interrupt Clear" mask="0x00000004" name="SOFC"/>
          <bitfield caption="End of Reset Interrupt Clear" mask="0x00000008" name="EORSTC"/>
          <bitfield caption="Wake-Up Interrupt Clear" mask="0x00000010" name="WAKEUPC"/>
          <bitfield caption="End of Resume Interrupt Clear" mask="0x00000020" name="EORSMC"/>
          <bitfield caption="Upstream Resume Interrupt Clear" mask="0x00000040" name="UPRSMC"/>
        </register>
        <register caption="Device Global Interrupt Set Register" name="USBHS_DEVIFR" offset="0x000C" rw="W" size="4" atomic-op="set:USBHS_DEVISR">
          <bitfield caption="Suspend Interrupt Set" mask="0x00000001" name="SUSPS"/>
          <bitfield caption="Micro Start of Frame Interrupt Set" mask="0x00000002" name="MSOFS"/>
          <bitfield caption="Start of Frame Interrupt Set" mask="0x00000004" name="SOFS"/>
          <bitfield caption="End of Reset Interrupt Set" mask="0x00000008" name="EORSTS"/>
          <bitfield caption="Wake-Up Interrupt Set" mask="0x00000010" name="WAKEUPS"/>
          <bitfield caption="End of Resume Interrupt Set" mask="0x00000020" name="EORSMS"/>
          <bitfield caption="Upstream Resume Interrupt Set" mask="0x00000040" name="UPRSMS"/>
          <bitfield caption="DMA Channel 1 Interrupt Set" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Set" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Set" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Set" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Set" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Set" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Set" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Device Global Interrupt Mask Register" name="USBHS_DEVIMR" offset="0x0010" rw="R" size="4">
          <bitfield caption="Suspend Interrupt Mask" mask="0x00000001" name="SUSPE"/>
          <bitfield caption="Micro Start of Frame Interrupt Mask" mask="0x00000002" name="MSOFE"/>
          <bitfield caption="Start of Frame Interrupt Mask" mask="0x00000004" name="SOFE"/>
          <bitfield caption="End of Reset Interrupt Mask" mask="0x00000008" name="EORSTE"/>
          <bitfield caption="Wake-Up Interrupt Mask" mask="0x00000010" name="WAKEUPE"/>
          <bitfield caption="End of Resume Interrupt Mask" mask="0x00000020" name="EORSME"/>
          <bitfield caption="Upstream Resume Interrupt Mask" mask="0x00000040" name="UPRSME"/>
          <bitfield caption="Endpoint 0 Interrupt Mask" mask="0x00001000" name="PEP_0"/>
          <bitfield caption="Endpoint 1 Interrupt Mask" mask="0x00002000" name="PEP_1"/>
          <bitfield caption="Endpoint 2 Interrupt Mask" mask="0x00004000" name="PEP_2"/>
          <bitfield caption="Endpoint 3 Interrupt Mask" mask="0x00008000" name="PEP_3"/>
          <bitfield caption="Endpoint 4 Interrupt Mask" mask="0x00010000" name="PEP_4"/>
          <bitfield caption="Endpoint 5 Interrupt Mask" mask="0x00020000" name="PEP_5"/>
          <bitfield caption="Endpoint 6 Interrupt Mask" mask="0x00040000" name="PEP_6"/>
          <bitfield caption="Endpoint 7 Interrupt Mask" mask="0x00080000" name="PEP_7"/>
          <bitfield caption="Endpoint 8 Interrupt Mask" mask="0x00100000" name="PEP_8"/>
          <bitfield caption="Endpoint 9 Interrupt Mask" mask="0x00200000" name="PEP_9"/>
          <bitfield caption="DMA Channel 1 Interrupt Mask" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Mask" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Mask" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Mask" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Mask" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Mask" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Mask" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Device Global Interrupt Disable Register" name="USBHS_DEVIDR" offset="0x0014" rw="W" size="4" atomic-op="clear:USBHS_DEVIMR">
          <bitfield caption="Suspend Interrupt Disable" mask="0x00000001" name="SUSPEC"/>
          <bitfield caption="Micro Start of Frame Interrupt Disable" mask="0x00000002" name="MSOFEC"/>
          <bitfield caption="Start of Frame Interrupt Disable" mask="0x00000004" name="SOFEC"/>
          <bitfield caption="End of Reset Interrupt Disable" mask="0x00000008" name="EORSTEC"/>
          <bitfield caption="Wake-Up Interrupt Disable" mask="0x00000010" name="WAKEUPEC"/>
          <bitfield caption="End of Resume Interrupt Disable" mask="0x00000020" name="EORSMEC"/>
          <bitfield caption="Upstream Resume Interrupt Disable" mask="0x00000040" name="UPRSMEC"/>
          <bitfield caption="Endpoint 0 Interrupt Disable" mask="0x00001000" name="PEP_0"/>
          <bitfield caption="Endpoint 1 Interrupt Disable" mask="0x00002000" name="PEP_1"/>
          <bitfield caption="Endpoint 2 Interrupt Disable" mask="0x00004000" name="PEP_2"/>
          <bitfield caption="Endpoint 3 Interrupt Disable" mask="0x00008000" name="PEP_3"/>
          <bitfield caption="Endpoint 4 Interrupt Disable" mask="0x00010000" name="PEP_4"/>
          <bitfield caption="Endpoint 5 Interrupt Disable" mask="0x00020000" name="PEP_5"/>
          <bitfield caption="Endpoint 6 Interrupt Disable" mask="0x00040000" name="PEP_6"/>
          <bitfield caption="Endpoint 7 Interrupt Disable" mask="0x00080000" name="PEP_7"/>
          <bitfield caption="Endpoint 8 Interrupt Disable" mask="0x00100000" name="PEP_8"/>
          <bitfield caption="Endpoint 9 Interrupt Disable" mask="0x00200000" name="PEP_9"/>
          <bitfield caption="DMA Channel 1 Interrupt Disable" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Disable" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Disable" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Disable" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Disable" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Disable" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Disable" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Device Global Interrupt Enable Register" name="USBHS_DEVIER" offset="0x0018" rw="W" size="4" atomic-op="set:USBHS_DEVIMR">
          <bitfield caption="Suspend Interrupt Enable" mask="0x00000001" name="SUSPES"/>
          <bitfield caption="Micro Start of Frame Interrupt Enable" mask="0x00000002" name="MSOFES"/>
          <bitfield caption="Start of Frame Interrupt Enable" mask="0x00000004" name="SOFES"/>
          <bitfield caption="End of Reset Interrupt Enable" mask="0x00000008" name="EORSTES"/>
          <bitfield caption="Wake-Up Interrupt Enable" mask="0x00000010" name="WAKEUPES"/>
          <bitfield caption="End of Resume Interrupt Enable" mask="0x00000020" name="EORSMES"/>
          <bitfield caption="Upstream Resume Interrupt Enable" mask="0x00000040" name="UPRSMES"/>
          <bitfield caption="Endpoint 0 Interrupt Enable" mask="0x00001000" name="PEP_0"/>
          <bitfield caption="Endpoint 1 Interrupt Enable" mask="0x00002000" name="PEP_1"/>
          <bitfield caption="Endpoint 2 Interrupt Enable" mask="0x00004000" name="PEP_2"/>
          <bitfield caption="Endpoint 3 Interrupt Enable" mask="0x00008000" name="PEP_3"/>
          <bitfield caption="Endpoint 4 Interrupt Enable" mask="0x00010000" name="PEP_4"/>
          <bitfield caption="Endpoint 5 Interrupt Enable" mask="0x00020000" name="PEP_5"/>
          <bitfield caption="Endpoint 6 Interrupt Enable" mask="0x00040000" name="PEP_6"/>
          <bitfield caption="Endpoint 7 Interrupt Enable" mask="0x00080000" name="PEP_7"/>
          <bitfield caption="Endpoint 8 Interrupt Enable" mask="0x00100000" name="PEP_8"/>
          <bitfield caption="Endpoint 9 Interrupt Enable" mask="0x00200000" name="PEP_9"/>
          <bitfield caption="DMA Channel 1 Interrupt Enable" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Enable" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Enable" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Enable" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Enable" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Enable" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Enable" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Device Endpoint Register" name="USBHS_DEVEPT" offset="0x001C" rw="RW" size="4">
          <bitfield caption="Endpoint 0 Enable" mask="0x00000001" name="EPEN0"/>
          <bitfield caption="Endpoint 1 Enable" mask="0x00000002" name="EPEN1"/>
          <bitfield caption="Endpoint 2 Enable" mask="0x00000004" name="EPEN2"/>
          <bitfield caption="Endpoint 3 Enable" mask="0x00000008" name="EPEN3"/>
          <bitfield caption="Endpoint 4 Enable" mask="0x00000010" name="EPEN4"/>
          <bitfield caption="Endpoint 5 Enable" mask="0x00000020" name="EPEN5"/>
          <bitfield caption="Endpoint 6 Enable" mask="0x00000040" name="EPEN6"/>
          <bitfield caption="Endpoint 7 Enable" mask="0x00000080" name="EPEN7"/>
          <bitfield caption="Endpoint 8 Enable" mask="0x00000100" name="EPEN8"/>
          <bitfield caption="Endpoint 9 Enable" mask="0x00000200" name="EPEN9"/>
          <bitfield caption="Endpoint 0 Reset" mask="0x00010000" name="EPRST0"/>
          <bitfield caption="Endpoint 1 Reset" mask="0x00020000" name="EPRST1"/>
          <bitfield caption="Endpoint 2 Reset" mask="0x00040000" name="EPRST2"/>
          <bitfield caption="Endpoint 3 Reset" mask="0x00080000" name="EPRST3"/>
          <bitfield caption="Endpoint 4 Reset" mask="0x00100000" name="EPRST4"/>
          <bitfield caption="Endpoint 5 Reset" mask="0x00200000" name="EPRST5"/>
          <bitfield caption="Endpoint 6 Reset" mask="0x00400000" name="EPRST6"/>
          <bitfield caption="Endpoint 7 Reset" mask="0x00800000" name="EPRST7"/>
          <bitfield caption="Endpoint 8 Reset" mask="0x01000000" name="EPRST8"/>
          <bitfield caption="Endpoint 9 Reset" mask="0x02000000" name="EPRST9"/>
        </register>
        <register caption="Device Frame Number Register" name="USBHS_DEVFNUM" offset="0x0020" rw="R" size="4">
          <bitfield caption="Micro Frame Number" mask="0x00000007" name="MFNUM"/>
          <bitfield caption="Frame Number" mask="0x00003FF8" name="FNUM"/>
          <bitfield caption="Frame Number CRC Error" mask="0x00008000" name="FNCERR"/>
        </register>
        <register caption="Device Endpoint Configuration Register" name="USBHS_DEVEPTCFG" offset="0x100" rw="RW" size="4" count="10">
          <bitfield caption="Endpoint Memory Allocate" mask="0x00000002" name="ALLOC"/>
          <bitfield caption="Endpoint Banks" mask="0x0000000C" name="EPBK" values="USBHS_DEVEPTCFG__EPBK"/>
          <bitfield caption="Endpoint Size" mask="0x00000070" name="EPSIZE" values="USBHS_DEVEPTCFG__EPSIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000100" name="EPDIR" values="USBHS_DEVEPTCFG__EPDIR"/>
          <bitfield caption="Automatic Switch" mask="0x00000200" name="AUTOSW"/>
          <bitfield caption="Endpoint Type" mask="0x00001800" name="EPTYPE" values="USBHS_DEVEPTCFG__EPTYPE"/>
          <bitfield caption="Number of transactions per microframe for isochronous endpoint" mask="0x00006000" name="NBTRANS" values="USBHS_DEVEPTCFG__NBTRANS"/>
        </register>
        <register caption="Device Endpoint Status Register" name="USBHS_DEVEPTISR" offset="0x130" rw="R" size="4" count="10">
          <mode name="CTRL_BULK_INT" caption="Control, Bulk and Interrupt Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_DEVEPTCFG.EPTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Transmitted IN Data Interrupt" mask="0x00000001" name="TXINI"/>
          <bitfield caption="Received OUT Data Interrupt" mask="0x00000002" name="RXOUTI"/>
          <bitfield caption="Received SETUP Interrupt" mask="0x00000004" name="RXSTPI"/>
          <bitfield modes="ISOCHRONOUS" caption="Underflow Interrupt" mask="0x00000004" name="UNDERFI"/>
          <bitfield caption="NAKed OUT Interrupt" mask="0x00000008" name="NAKOUTI"/>
          <bitfield caption="NAKed IN Interrupt" mask="0x00000010" name="NAKINI"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Underflow Error Interrupt" mask="0x00000008" name="HBISOINERRI"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Flush Interrupt" mask="0x00000010" name="HBISOFLUSHI"/>
          <bitfield caption="Overflow Interrupt" mask="0x00000020" name="OVERFI"/>
          <bitfield caption="STALLed Interrupt" mask="0x00000040" name="STALLEDI"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt" mask="0x00000040" name="CRCERRI"/>
          <bitfield caption="Short Packet Interrupt" mask="0x00000080" name="SHORTPACKET"/>
          <bitfield caption="Data Toggle Sequence" mask="0x00000300" name="DTSEQ" values="USBHS_DEVEPTISR__DTSEQ"/>
          <bitfield modes="ISOCHRONOUS" caption="High-bandwidth Isochronous OUT Endpoint Transaction Error Interrupt" mask="0x00000400" name="ERRORTRANS"/>
          <bitfield caption="Number of Busy Banks" mask="0x00003000" name="NBUSYBK" values="USBHS_DEVEPTISR__NBUSYBK"/>
          <bitfield caption="Current Bank" mask="0x0000C000" name="CURRBK" values="USBHS_DEVEPTISR__CURRBK"/>
          <bitfield caption="Read/Write Allowed" mask="0x00010000" name="RWALL"/>
          <bitfield modes="CTRL_BULK_INT" caption="Control Direction" mask="0x00020000" name="CTRLDIR"/>
          <bitfield caption="Configuration OK Status" mask="0x00040000" name="CFGOK"/>
          <bitfield caption="Byte Count" mask="0x7FF00000" name="BYCT"/>
        </register>
        <register caption="Device Endpoint Clear Register" name="USBHS_DEVEPTICR" offset="0x160" rw="W" size="4" count="10" atomic-op="clear:USBHS_DEVEPTISR">
          <mode name="ISOCHRONOUS" qualifier="USBHS_DEVEPTCFG.EPTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Transmitted IN Data Interrupt Clear" mask="0x00000001" name="TXINIC"/>
          <bitfield caption="Received OUT Data Interrupt Clear" mask="0x00000002" name="RXOUTIC"/>
          <bitfield caption="Received SETUP Interrupt Clear" mask="0x00000004" name="RXSTPIC"/>
          <bitfield modes="ISOCHRONOUS" caption="Underflow Interrupt Clear" mask="0x00000004" name="UNDERFIC"/>
          <bitfield caption="NAKed OUT Interrupt Clear" mask="0x00000008" name="NAKOUTIC"/>
          <bitfield caption="NAKed IN Interrupt Clear" mask="0x00000010" name="NAKINIC"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Underflow Error Interrupt Clear" mask="0x00000008" name="HBISOINERRIC"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Flush Interrupt Clear" mask="0x00000010" name="HBISOFLUSHIC"/>
          <bitfield caption="Overflow Interrupt Clear" mask="0x00000020" name="OVERFIC"/>
          <bitfield caption="STALLed Interrupt Clear" mask="0x00000040" name="STALLEDIC"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt Clear" mask="0x00000040" name="CRCERRIC"/>
          <bitfield caption="Short Packet Interrupt Clear" mask="0x00000080" name="SHORTPACKETC"/>
        </register>
        <register caption="Device Endpoint Set Register" name="USBHS_DEVEPTIFR" offset="0x190" rw="W" size="4" count="10" atomic-op="set:USBHS_DEVEPTISR">
          <mode name="ISOCHRONOUS" qualifier="USBHS_DEVEPTCFG.EPTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Transmitted IN Data Interrupt Set" mask="0x00000001" name="TXINIS"/>
          <bitfield caption="Received OUT Data Interrupt Set" mask="0x00000002" name="RXOUTIS"/>
          <bitfield caption="Received SETUP Interrupt Set" mask="0x00000004" name="RXSTPIS"/>
          <bitfield modes="ISOCHRONOUS" caption="Underflow Interrupt Set" mask="0x00000004" name="UNDERFIS"/>
          <bitfield caption="NAKed OUT Interrupt Set" mask="0x00000008" name="NAKOUTIS"/>
          <bitfield caption="NAKed IN Interrupt Set" mask="0x00000010" name="NAKINIS"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Underflow Error Interrupt Set" mask="0x00000008" name="HBISOINERRIS"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Flush Interrupt Set" mask="0x00000010" name="HBISOFLUSHIS"/>
          <bitfield caption="Overflow Interrupt Set" mask="0x00000020" name="OVERFIS"/>
          <bitfield caption="STALLed Interrupt Set" mask="0x00000040" name="STALLEDIS"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt Set" mask="0x00000040" name="CRCERRIS"/>
          <bitfield caption="Short Packet Interrupt Set" mask="0x00000080" name="SHORTPACKETS"/>
          <bitfield caption="Number of Busy Banks Interrupt Set" mask="0x00001000" name="NBUSYBKS"/>
        </register>
        <register caption="Device Endpoint Mask Register" name="USBHS_DEVEPTIMR" offset="0x1C0" rw="R" size="4" count="10">
          <mode name="CTRL_BULK_INT" caption="Control, Bulk and Interrupt Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_DEVEPTCFG.EPTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Transmitted IN Data Interrupt" mask="0x00000001" name="TXINE"/>
          <bitfield caption="Received OUT Data Interrupt" mask="0x00000002" name="RXOUTE"/>
          <bitfield caption="Received SETUP Interrupt" mask="0x00000004" name="RXSTPE"/>
          <bitfield modes="ISOCHRONOUS" caption="Underflow Interrupt" mask="0x00000004" name="UNDERFE"/>
          <bitfield caption="NAKed OUT Interrupt" mask="0x00000008" name="NAKOUTE"/>
          <bitfield caption="NAKed IN Interrupt" mask="0x00000010" name="NAKINE"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Underflow Error Interrupt" mask="0x00000008" name="HBISOINERRE"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Flush Interrupt" mask="0x00000010" name="HBISOFLUSHE"/>
          <bitfield caption="Overflow Interrupt" mask="0x00000020" name="OVERFE"/>
          <bitfield caption="STALLed Interrupt" mask="0x00000040" name="STALLEDE"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt" mask="0x00000040" name="CRCERRE"/>
          <bitfield caption="Short Packet Interrupt" mask="0x00000080" name="SHORTPACKETE"/>
          <bitfield modes="ISOCHRONOUS" caption="MData Interrupt" mask="0x00000100" name="MDATAE"/>
          <bitfield modes="ISOCHRONOUS" caption="DataX Interrupt" mask="0x00000200" name="DATAXE"/>
          <bitfield modes="ISOCHRONOUS" caption="Transaction Error Interrupt" mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield caption="Number of Busy Banks Interrupt" mask="0x00001000" name="NBUSYBKE"/>
          <bitfield caption="Kill IN Bank" mask="0x00002000" name="KILLBK"/>
          <bitfield caption="FIFO Control" mask="0x00004000" name="FIFOCON"/>
          <bitfield caption="Endpoint Interrupts Disable HDMA Request" mask="0x00010000" name="EPDISHDMA"/>
          <bitfield modes="CTRL_BULK_INT" caption="NYET Token Disable" mask="0x00020000" name="NYETDIS"/>
          <bitfield caption="Reset Data Toggle" mask="0x00040000" name="RSTDT"/>
          <bitfield modes="CTRL_BULK_INT" caption="STALL Request" mask="0x00080000" name="STALLRQ"/>
        </register>
        <register caption="Device Endpoint Enable Register" name="USBHS_DEVEPTIER" offset="0x1F0" rw="W" size="4" count="10" atomic-op="set:USBHS_DEVEPTIMR">
          <mode name="CTRL_BULK_INT" caption="Control, Bulk and Interrupt Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_DEVEPTCFG.EPTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Transmitted IN Data Interrupt Enable" mask="0x00000001" name="TXINES"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000002" name="RXOUTES"/>
          <bitfield caption="Received SETUP Interrupt Enable" mask="0x00000004" name="RXSTPES"/>
          <bitfield modes="ISOCHRONOUS" caption="Underflow Interrupt Enable" mask="0x00000004" name="UNDERFES"/>
          <bitfield caption="NAKed OUT Interrupt Enable" mask="0x00000008" name="NAKOUTES"/>
          <bitfield caption="NAKed IN Interrupt Enable" mask="0x00000010" name="NAKINES"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Underflow Error Interrupt Enable" mask="0x00000008" name="HBISOINERRES"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Flush Interrupt Enable" mask="0x00000010" name="HBISOFLUSHES"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000020" name="OVERFES"/>
          <bitfield caption="STALLed Interrupt Enable" mask="0x00000040" name="STALLEDES"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt Enable" mask="0x00000040" name="CRCERRES"/>
          <bitfield caption="Short Packet Interrupt Enable" mask="0x00000080" name="SHORTPACKETES"/>
          <bitfield modes="ISOCHRONOUS" caption="MData Interrupt Enable" mask="0x00000100" name="MDATAES"/>
          <bitfield modes="ISOCHRONOUS" caption="DataX Interrupt Enable" mask="0x00000200" name="DATAXES"/>
          <bitfield modes="ISOCHRONOUS" caption="Transaction Error Interrupt Enable" mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield caption="Number of Busy Banks Interrupt Enable" mask="0x00001000" name="NBUSYBKES"/>
          <bitfield caption="Kill IN Bank" mask="0x00002000" name="KILLBKS"/>
          <bitfield caption="FIFO Control" mask="0x00004000" name="FIFOCONS"/>
          <bitfield caption="Endpoint Interrupts Disable HDMA Request Enable" mask="0x00010000" name="EPDISHDMAS"/>
          <bitfield modes="CTRL_BULK_INT" caption="NYET Token Disable Enable" mask="0x00020000" name="NYETDISS"/>
          <bitfield caption="Reset Data Toggle Enable" mask="0x00040000" name="RSTDTS"/>
          <bitfield modes="CTRL_BULK_INT" caption="STALL Request Enable" mask="0x00080000" name="STALLRQS"/>
        </register>
        <register caption="Device Endpoint Disable Register" name="USBHS_DEVEPTIDR" offset="0x220" rw="W" size="4" count="10" atomic-op="clear:USBHS_DEVEPTIMR">
          <mode name="CTRL_BULK_INT" caption="Control, Bulk and Interrupt Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_DEVEPTCFG.EPTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Transmitted IN Interrupt Clear" mask="0x00000001" name="TXINEC"/>
          <bitfield caption="Received OUT Data Interrupt Clear" mask="0x00000002" name="RXOUTEC"/>
          <bitfield caption="Received SETUP Interrupt Clear" mask="0x00000004" name="RXSTPEC"/>
          <bitfield modes="ISOCHRONOUS" caption="Underflow Interrupt Clear" mask="0x00000004" name="UNDERFEC"/>
          <bitfield caption="NAKed OUT Interrupt Clear" mask="0x00000008" name="NAKOUTEC"/>
          <bitfield caption="NAKed IN Interrupt Clear" mask="0x00000010" name="NAKINEC"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Underflow Error Interrupt Clear" mask="0x00000008" name="HBISOINERREC"/>
          <bitfield modes="ISOCHRONOUS" caption="High Bandwidth Isochronous IN Flush Interrupt Clear" mask="0x00000010" name="HBISOFLUSHEC"/>
          <bitfield caption="Overflow Interrupt Clear" mask="0x00000020" name="OVERFEC"/>
          <bitfield caption="STALLed Interrupt Clear" mask="0x00000040" name="STALLEDEC"/>
          <bitfield caption="Shortpacket Interrupt Clear" mask="0x00000080" name="SHORTPACKETEC"/>
          <bitfield modes="ISOCHRONOUS" caption="MData Interrupt Clear" mask="0x00000100" name="MDATAEC"/>
          <bitfield modes="ISOCHRONOUS" caption="DataX Interrupt Clear" mask="0x00000200" name="DATAXEC"/>
          <bitfield modes="ISOCHRONOUS" caption="Transaction Error Interrupt Clear" mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield caption="Number of Busy Banks Interrupt Clear" mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield caption="FIFO Control Clear" mask="0x00004000" name="FIFOCONC"/>
          <bitfield caption="Endpoint Interrupts Disable HDMA Request Clear" mask="0x00010000" name="EPDISHDMAC"/>
          <bitfield modes="CTRL_BULK_INT" caption="NYET Token Disable Clear" mask="0x00020000" name="NYETDISC"/>
          <bitfield modes="CTRL_BULK_INT" caption="STALL Request Clear" mask="0x00080000" name="STALLRQC"/>
        </register>
        <register-group caption="Device DMA Channel Next Descriptor Address Register (n = 1)" offset="0x310" name="USBHS_DEVDMA" size="16" count="7" name-in-module="USBHS_DEVDMA"/>
        <register caption="Host General Control Register" name="USBHS_HSTCTRL" offset="0x0400" rw="RW" size="4">
          <bitfield caption="Start of Frame Generation Enable" mask="0x00000100" name="SOFE"/>
          <bitfield caption="Send USB Reset" mask="0x00000200" name="RESET"/>
          <bitfield caption="Send USB Resume" mask="0x00000400" name="RESUME"/>
          <bitfield caption="Mode Configuration" mask="0x00003000" name="SPDCONF" values="USBHS_HSTCTRL__SPDCONF"/>
        </register>
        <register caption="Host Global Interrupt Status Register" name="USBHS_HSTISR" offset="0x0404" rw="R" size="4">
          <bitfield caption="Device Connection Interrupt" mask="0x00000001" name="DCONNI"/>
          <bitfield caption="Device Disconnection Interrupt" mask="0x00000002" name="DDISCI"/>
          <bitfield caption="USB Reset Sent Interrupt" mask="0x00000004" name="RSTI"/>
          <bitfield caption="Downstream Resume Sent Interrupt" mask="0x00000008" name="RSMEDI"/>
          <bitfield caption="Upstream Resume Received Interrupt" mask="0x00000010" name="RXRSMI"/>
          <bitfield caption="Host Start of Frame Interrupt" mask="0x00000020" name="HSOFI"/>
          <bitfield caption="Host Wake-Up Interrupt" mask="0x00000040" name="HWUPI"/>
          <bitfield caption="Pipe 0 Interrupt" mask="0x00000100" name="PEP_0"/>
          <bitfield caption="Pipe 1 Interrupt" mask="0x00000200" name="PEP_1"/>
          <bitfield caption="Pipe 2 Interrupt" mask="0x00000400" name="PEP_2"/>
          <bitfield caption="Pipe 3 Interrupt" mask="0x00000800" name="PEP_3"/>
          <bitfield caption="Pipe 4 Interrupt" mask="0x00001000" name="PEP_4"/>
          <bitfield caption="Pipe 5 Interrupt" mask="0x00002000" name="PEP_5"/>
          <bitfield caption="Pipe 6 Interrupt" mask="0x00004000" name="PEP_6"/>
          <bitfield caption="Pipe 7 Interrupt" mask="0x00008000" name="PEP_7"/>
          <bitfield caption="Pipe 8 Interrupt" mask="0x00010000" name="PEP_8"/>
          <bitfield caption="Pipe 9 Interrupt" mask="0x00020000" name="PEP_9"/>
          <bitfield caption="DMA Channel 1 Interrupt" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Host Global Interrupt Clear Register" name="USBHS_HSTICR" offset="0x0408" rw="W" size="4" atomic-op="clear:USBHS_HSTISR">
          <bitfield caption="Device Connection Interrupt Clear" mask="0x00000001" name="DCONNIC"/>
          <bitfield caption="Device Disconnection Interrupt Clear" mask="0x00000002" name="DDISCIC"/>
          <bitfield caption="USB Reset Sent Interrupt Clear" mask="0x00000004" name="RSTIC"/>
          <bitfield caption="Downstream Resume Sent Interrupt Clear" mask="0x00000008" name="RSMEDIC"/>
          <bitfield caption="Upstream Resume Received Interrupt Clear" mask="0x00000010" name="RXRSMIC"/>
          <bitfield caption="Host Start of Frame Interrupt Clear" mask="0x00000020" name="HSOFIC"/>
          <bitfield caption="Host Wake-Up Interrupt Clear" mask="0x00000040" name="HWUPIC"/>
        </register>
        <register caption="Host Global Interrupt Set Register" name="USBHS_HSTIFR" offset="0x040C" rw="W" size="4" atomic-op="set:USBHS_HSTISR">
          <bitfield caption="Device Connection Interrupt Set" mask="0x00000001" name="DCONNIS"/>
          <bitfield caption="Device Disconnection Interrupt Set" mask="0x00000002" name="DDISCIS"/>
          <bitfield caption="USB Reset Sent Interrupt Set" mask="0x00000004" name="RSTIS"/>
          <bitfield caption="Downstream Resume Sent Interrupt Set" mask="0x00000008" name="RSMEDIS"/>
          <bitfield caption="Upstream Resume Received Interrupt Set" mask="0x00000010" name="RXRSMIS"/>
          <bitfield caption="Host Start of Frame Interrupt Set" mask="0x00000020" name="HSOFIS"/>
          <bitfield caption="Host Wake-Up Interrupt Set" mask="0x00000040" name="HWUPIS"/>
          <bitfield caption="DMA Channel 1 Interrupt Set" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Set" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Set" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Set" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Set" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Set" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Set" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Host Global Interrupt Mask Register" name="USBHS_HSTIMR" offset="0x0410" rw="R" size="4">
          <bitfield caption="Device Connection Interrupt Enable" mask="0x00000001" name="DCONNIE"/>
          <bitfield caption="Device Disconnection Interrupt Enable" mask="0x00000002" name="DDISCIE"/>
          <bitfield caption="USB Reset Sent Interrupt Enable" mask="0x00000004" name="RSTIE"/>
          <bitfield caption="Downstream Resume Sent Interrupt Enable" mask="0x00000008" name="RSMEDIE"/>
          <bitfield caption="Upstream Resume Received Interrupt Enable" mask="0x00000010" name="RXRSMIE"/>
          <bitfield caption="Host Start of Frame Interrupt Enable" mask="0x00000020" name="HSOFIE"/>
          <bitfield caption="Host Wake-Up Interrupt Enable" mask="0x00000040" name="HWUPIE"/>
          <bitfield caption="Pipe 0 Interrupt Enable" mask="0x00000100" name="PEP_0"/>
          <bitfield caption="Pipe 1 Interrupt Enable" mask="0x00000200" name="PEP_1"/>
          <bitfield caption="Pipe 2 Interrupt Enable" mask="0x00000400" name="PEP_2"/>
          <bitfield caption="Pipe 3 Interrupt Enable" mask="0x00000800" name="PEP_3"/>
          <bitfield caption="Pipe 4 Interrupt Enable" mask="0x00001000" name="PEP_4"/>
          <bitfield caption="Pipe 5 Interrupt Enable" mask="0x00002000" name="PEP_5"/>
          <bitfield caption="Pipe 6 Interrupt Enable" mask="0x00004000" name="PEP_6"/>
          <bitfield caption="Pipe 7 Interrupt Enable" mask="0x00008000" name="PEP_7"/>
          <bitfield caption="Pipe 8 Interrupt Enable" mask="0x00010000" name="PEP_8"/>
          <bitfield caption="Pipe 9 Interrupt Enable" mask="0x00020000" name="PEP_9"/>
          <bitfield caption="DMA Channel 1 Interrupt Enable" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Enable" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Enable" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Enable" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Enable" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Enable" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Enable" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Host Global Interrupt Disable Register" name="USBHS_HSTIDR" offset="0x0414" rw="W" size="4" atomic-op="clear:USBHS_HSTIMR">
          <bitfield caption="Device Connection Interrupt Disable" mask="0x00000001" name="DCONNIEC"/>
          <bitfield caption="Device Disconnection Interrupt Disable" mask="0x00000002" name="DDISCIEC"/>
          <bitfield caption="USB Reset Sent Interrupt Disable" mask="0x00000004" name="RSTIEC"/>
          <bitfield caption="Downstream Resume Sent Interrupt Disable" mask="0x00000008" name="RSMEDIEC"/>
          <bitfield caption="Upstream Resume Received Interrupt Disable" mask="0x00000010" name="RXRSMIEC"/>
          <bitfield caption="Host Start of Frame Interrupt Disable" mask="0x00000020" name="HSOFIEC"/>
          <bitfield caption="Host Wake-Up Interrupt Disable" mask="0x00000040" name="HWUPIEC"/>
          <bitfield caption="Pipe 0 Interrupt Disable" mask="0x00000100" name="PEP_0"/>
          <bitfield caption="Pipe 1 Interrupt Disable" mask="0x00000200" name="PEP_1"/>
          <bitfield caption="Pipe 2 Interrupt Disable" mask="0x00000400" name="PEP_2"/>
          <bitfield caption="Pipe 3 Interrupt Disable" mask="0x00000800" name="PEP_3"/>
          <bitfield caption="Pipe 4 Interrupt Disable" mask="0x00001000" name="PEP_4"/>
          <bitfield caption="Pipe 5 Interrupt Disable" mask="0x00002000" name="PEP_5"/>
          <bitfield caption="Pipe 6 Interrupt Disable" mask="0x00004000" name="PEP_6"/>
          <bitfield caption="Pipe 7 Interrupt Disable" mask="0x00008000" name="PEP_7"/>
          <bitfield caption="Pipe 8 Interrupt Disable" mask="0x00010000" name="PEP_8"/>
          <bitfield caption="Pipe 9 Interrupt Disable" mask="0x00020000" name="PEP_9"/>
          <bitfield caption="DMA Channel 1 Interrupt Disable" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Disable" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Disable" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Disable" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Disable" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Disable" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Disable" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Host Global Interrupt Enable Register" name="USBHS_HSTIER" offset="0x0418" rw="W" size="4" atomic-op="set:USBHS_HSTIMR">
          <bitfield caption="Device Connection Interrupt Enable" mask="0x00000001" name="DCONNIES"/>
          <bitfield caption="Device Disconnection Interrupt Enable" mask="0x00000002" name="DDISCIES"/>
          <bitfield caption="USB Reset Sent Interrupt Enable" mask="0x00000004" name="RSTIES"/>
          <bitfield caption="Downstream Resume Sent Interrupt Enable" mask="0x00000008" name="RSMEDIES"/>
          <bitfield caption="Upstream Resume Received Interrupt Enable" mask="0x00000010" name="RXRSMIES"/>
          <bitfield caption="Host Start of Frame Interrupt Enable" mask="0x00000020" name="HSOFIES"/>
          <bitfield caption="Host Wake-Up Interrupt Enable" mask="0x00000040" name="HWUPIES"/>
          <bitfield caption="Pipe 0 Interrupt Enable" mask="0x00000100" name="PEP_0"/>
          <bitfield caption="Pipe 1 Interrupt Enable" mask="0x00000200" name="PEP_1"/>
          <bitfield caption="Pipe 2 Interrupt Enable" mask="0x00000400" name="PEP_2"/>
          <bitfield caption="Pipe 3 Interrupt Enable" mask="0x00000800" name="PEP_3"/>
          <bitfield caption="Pipe 4 Interrupt Enable" mask="0x00001000" name="PEP_4"/>
          <bitfield caption="Pipe 5 Interrupt Enable" mask="0x00002000" name="PEP_5"/>
          <bitfield caption="Pipe 6 Interrupt Enable" mask="0x00004000" name="PEP_6"/>
          <bitfield caption="Pipe 7 Interrupt Enable" mask="0x00008000" name="PEP_7"/>
          <bitfield caption="Pipe 8 Interrupt Enable" mask="0x00010000" name="PEP_8"/>
          <bitfield caption="Pipe 9 Interrupt Enable" mask="0x00020000" name="PEP_9"/>
          <bitfield caption="DMA Channel 1 Interrupt Enable" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Enable" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Enable" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Enable" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Enable" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Enable" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Enable" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="Host Pipe Register" name="USBHS_HSTPIP" offset="0x0041C" rw="RW" size="4">
          <bitfield caption="Pipe 0 Enable" mask="0x00000001" name="PEN0"/>
          <bitfield caption="Pipe 1 Enable" mask="0x00000002" name="PEN1"/>
          <bitfield caption="Pipe 2 Enable" mask="0x00000004" name="PEN2"/>
          <bitfield caption="Pipe 3 Enable" mask="0x00000008" name="PEN3"/>
          <bitfield caption="Pipe 4 Enable" mask="0x00000010" name="PEN4"/>
          <bitfield caption="Pipe 5 Enable" mask="0x00000020" name="PEN5"/>
          <bitfield caption="Pipe 6 Enable" mask="0x00000040" name="PEN6"/>
          <bitfield caption="Pipe 7 Enable" mask="0x00000080" name="PEN7"/>
          <bitfield caption="Pipe 8 Enable" mask="0x00000100" name="PEN8"/>
          <bitfield caption="Pipe 0 Reset" mask="0x00010000" name="PRST0"/>
          <bitfield caption="Pipe 1 Reset" mask="0x00020000" name="PRST1"/>
          <bitfield caption="Pipe 2 Reset" mask="0x00040000" name="PRST2"/>
          <bitfield caption="Pipe 3 Reset" mask="0x00080000" name="PRST3"/>
          <bitfield caption="Pipe 4 Reset" mask="0x00100000" name="PRST4"/>
          <bitfield caption="Pipe 5 Reset" mask="0x00200000" name="PRST5"/>
          <bitfield caption="Pipe 6 Reset" mask="0x00400000" name="PRST6"/>
          <bitfield caption="Pipe 7 Reset" mask="0x00800000" name="PRST7"/>
          <bitfield caption="Pipe 8 Reset" mask="0x01000000" name="PRST8"/>
        </register>
        <register caption="Host Frame Number Register" name="USBHS_HSTFNUM" offset="0x0420" rw="RW" size="4">
          <bitfield caption="Micro Frame Number" mask="0x00000007" name="MFNUM"/>
          <bitfield caption="Frame Number" mask="0x00003FF8" name="FNUM"/>
          <bitfield caption="Frame Length" mask="0x00FF0000" name="FLENHIGH"/>
        </register>
        <register caption="Host Address 1 Register" name="USBHS_HSTADDR1" offset="0x0424" rw="RW" size="4">
          <bitfield caption="USB Host Address" mask="0x0000007F" name="HSTADDRP0"/>
          <bitfield caption="USB Host Address" mask="0x00007F00" name="HSTADDRP1"/>
          <bitfield caption="USB Host Address" mask="0x007F0000" name="HSTADDRP2"/>
          <bitfield caption="USB Host Address" mask="0x7F000000" name="HSTADDRP3"/>
        </register>
        <register caption="Host Address 2 Register" name="USBHS_HSTADDR2" offset="0x0428" rw="RW" size="4">
          <bitfield caption="USB Host Address" mask="0x0000007F" name="HSTADDRP4"/>
          <bitfield caption="USB Host Address" mask="0x00007F00" name="HSTADDRP5"/>
          <bitfield caption="USB Host Address" mask="0x007F0000" name="HSTADDRP6"/>
          <bitfield caption="USB Host Address" mask="0x7F000000" name="HSTADDRP7"/>
        </register>
        <register caption="Host Address 3 Register" name="USBHS_HSTADDR3" offset="0x042C" rw="RW" size="4">
          <bitfield caption="USB Host Address" mask="0x0000007F" name="HSTADDRP8"/>
          <bitfield caption="USB Host Address" mask="0x00007F00" name="HSTADDRP9"/>
        </register>
        <register caption="Host Pipe Configuration Register" name="USBHS_HSTPIPCFG" offset="0x500" rw="RW" size="4" count="10">
          <mode name="CTRL_BULK" caption="Control and Bulk Endpoints"/>
          <bitfield caption="Pipe Memory Allocate" mask="0x00000002" name="ALLOC"/>
          <bitfield caption="Pipe Banks" mask="0x0000000C" name="PBK" values="USBHS_HSTPIPCFG__PBK"/>
          <bitfield caption="Pipe Size" mask="0x00000070" name="PSIZE" values="USBHS_HSTPIPCFG__PSIZE"/>
          <bitfield caption="Pipe Token" mask="0x00000300" name="PTOKEN" values="USBHS_HSTPIPCFG__PTOKEN"/>
          <bitfield caption="Automatic Switch" mask="0x00000400" name="AUTOSW"/>
          <bitfield caption="Pipe Type" mask="0x00003000" name="PTYPE" values="USBHS_HSTPIPCFG__PTYPE"/>
          <bitfield caption="Pipe Endpoint Number" mask="0x000F0000" name="PEPNUM"/>
          <bitfield modes="CTRL_BULK" caption="Ping Enable" mask="0x00100000" name="PINGEN"/>
          <bitfield caption="Pipe Interrupt Request Frequency" mask="0xFF000000" name="INTFRQ"/>
          <bitfield modes="CTRL_BULK" caption="bInterval Parameter for the Bulk-Out/Ping Transaction" mask="0xFF000000" name="BINTERVAL"/>
        </register>
        <register caption="Host Pipe Status Register" name="USBHS_HSTPIPISR" offset="0x530" rw="R" size="4" count="10">
          <mode name="CTRL_BULK_INT" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Control, Interrupt and Bulk Endpoints"/>
          <mode name="INT_ISO" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Interrupt and Isochronous Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_HSTPIPCFG.PTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Received IN Data Interrupt" mask="0x00000001" name="RXINI"/>
          <bitfield caption="Transmitted OUT Data Interrupt" mask="0x00000002" name="TXOUTI"/>
          <bitfield caption="Transmitted SETUP Interrupt" mask="0x00000004" name="TXSTPI"/>
          <bitfield modes="INT_ISO" caption="Underflow Interrupt" mask="0x00000004" name="UNDERFI"/>
          <bitfield caption="Pipe Error Interrupt" mask="0x00000008" name="PERRI"/>
          <bitfield caption="NAKed Interrupt" mask="0x00000010" name="NAKEDI"/>
          <bitfield caption="Overflow Interrupt" mask="0x00000020" name="OVERFI"/>
          <bitfield modes="CTRL_BULK_INT" caption="Received STALLed Interrupt" mask="0x00000040" name="RXSTALLDI"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt" mask="0x00000040" name="CRCERRI"/>
          <bitfield caption="Short Packet Interrupt" mask="0x00000080" name="SHORTPACKETI"/>
          <bitfield caption="Data Toggle Sequence" mask="0x00000300" name="DTSEQ" values="USBHS_HSTPIPISR__DTSEQ"/>
          <bitfield caption="Number of Busy Banks" mask="0x00003000" name="NBUSYBK" values="USBHS_HSTPIPISR__NBUSYBK"/>
          <bitfield caption="Current Bank" mask="0x0000C000" name="CURRBK" values="USBHS_HSTPIPISR__CURRBK"/>
          <bitfield caption="Read/Write Allowed" mask="0x00010000" name="RWALL"/>
          <bitfield caption="Configuration OK Status" mask="0x00040000" name="CFGOK"/>
          <bitfield caption="Pipe Byte Count" mask="0x7FF00000" name="PBYCT"/>
        </register>
        <register caption="Host Pipe Clear Register" name="USBHS_HSTPIPICR" offset="0x560" rw="W" size="4" count="10" atomic-op="clear:USBHS_HSTPIPISR">
          <mode name="CTRL_BULK_INT" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Control, Interrupt and Bulk Endpoints"/>
          <mode name="INT_ISO" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Interrupt and Isochronous Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_HSTPIPCFG.PTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Received IN Data Interrupt Clear" mask="0x00000001" name="RXINIC"/>
          <bitfield caption="Transmitted OUT Data Interrupt Clear" mask="0x00000002" name="TXOUTIC"/>
          <bitfield caption="Transmitted SETUP Interrupt Clear" mask="0x00000004" name="TXSTPIC"/>
          <bitfield modes="INT_ISO" caption="Underflow Interrupt Clear" mask="0x00000004" name="UNDERFIC"/>
          <bitfield caption="NAKed Interrupt Clear" mask="0x00000010" name="NAKEDIC"/>
          <bitfield caption="Overflow Interrupt Clear" mask="0x00000020" name="OVERFIC"/>
          <bitfield modes="CTRL_BULK_INT" caption="Received STALLed Interrupt Clear" mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt Clear" mask="0x00000040" name="CRCERRIC"/>
          <bitfield caption="Short Packet Interrupt Clear" mask="0x00000080" name="SHORTPACKETIC"/>
        </register>
        <register caption="Host Pipe Set Register" name="USBHS_HSTPIPIFR" offset="0x590" rw="W" size="4" count="10" atomic-op="set:USBHS_HSTPIPISR">
          <mode name="CTRL_BULK_INT" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Control, Interrupt and Bulk Endpoints"/>
          <mode name="INT_ISO" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Interrupt and Isochronous Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_HSTPIPCFG.PTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Received IN Data Interrupt Set" mask="0x00000001" name="RXINIS"/>
          <bitfield caption="Transmitted OUT Data Interrupt Set" mask="0x00000002" name="TXOUTIS"/>
          <bitfield caption="Transmitted SETUP Interrupt Set" mask="0x00000004" name="TXSTPIS"/>
          <bitfield modes="INT_ISO" caption="Underflow Interrupt Set" mask="0x00000004" name="UNDERFIS"/>
          <bitfield caption="Pipe Error Interrupt Set" mask="0x00000008" name="PERRIS"/>
          <bitfield caption="NAKed Interrupt Set" mask="0x00000010" name="NAKEDIS"/>
          <bitfield caption="Overflow Interrupt Set" mask="0x00000020" name="OVERFIS"/>
          <bitfield modes="CTRL_BULK_INT" caption="Received STALLed Interrupt Set" mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt Set" mask="0x00000040" name="CRCERRIS"/>
          <bitfield caption="Short Packet Interrupt Set" mask="0x00000080" name="SHORTPACKETIS"/>
          <bitfield caption="Number of Busy Banks Set" mask="0x00001000" name="NBUSYBKS"/>
        </register>
        <register caption="Host Pipe Mask Register" name="USBHS_HSTPIPIMR" offset="0x5C0" rw="R" size="4" count="10">
          <mode name="CTRL_BULK_INT" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Control, Interrupt and Bulk Endpoints"/>
          <mode name="INT_ISO" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Interrupt and Isochronous Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_HSTPIPCFG.PTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Received IN Data Interrupt Enable" mask="0x00000001" name="RXINE"/>
          <bitfield caption="Transmitted OUT Data Interrupt Enable" mask="0x00000002" name="TXOUTE"/>
          <bitfield caption="Transmitted SETUP Interrupt Enable" mask="0x00000004" name="TXSTPE"/>
          <bitfield modes="INT_ISO" caption="Underflow Interrupt Enable" mask="0x00000004" name="UNDERFIE"/>
          <bitfield caption="Pipe Error Interrupt Enable" mask="0x00000008" name="PERRE"/>
          <bitfield caption="NAKed Interrupt Enable" mask="0x00000010" name="NAKEDE"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000020" name="OVERFIE"/>
          <bitfield modes="CTRL_BULK_INT" caption="Received STALLed Interrupt Enable" mask="0x00000040" name="RXSTALLDE"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt Enable" mask="0x00000040" name="CRCERRE"/>
          <bitfield caption="Short Packet Interrupt Enable" mask="0x00000080" name="SHORTPACKETIE"/>
          <bitfield caption="Number of Busy Banks Interrupt Enable" mask="0x00001000" name="NBUSYBKE"/>
          <bitfield caption="FIFO Control" mask="0x00004000" name="FIFOCON"/>
          <bitfield caption="Pipe Interrupts Disable HDMA Request Enable" mask="0x00010000" name="PDISHDMA"/>
          <bitfield caption="Pipe Freeze" mask="0x00020000" name="PFREEZE"/>
          <bitfield caption="Reset Data Toggle" mask="0x00040000" name="RSTDT"/>
        </register>
        <register caption="Host Pipe Enable Register" name="USBHS_HSTPIPIER" offset="0x5F0" rw="W" size="4" count="10" atomic-op="set:USBHS_HSTPIPIMR">
          <mode name="CTRL_BULK_INT" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Control, Interrupt and Bulk Endpoints"/>
          <mode name="INT_ISO" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Interrupt and Isochronous Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_HSTPIPCFG.PTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Received IN Data Interrupt Enable" mask="0x00000001" name="RXINES"/>
          <bitfield caption="Transmitted OUT Data Interrupt Enable" mask="0x00000002" name="TXOUTES"/>
          <bitfield caption="Transmitted SETUP Interrupt Enable" mask="0x00000004" name="TXSTPES"/>
          <bitfield modes="INT_ISO" caption="Underflow Interrupt Enable" mask="0x00000004" name="UNDERFIES"/>
          <bitfield caption="Pipe Error Interrupt Enable" mask="0x00000008" name="PERRES"/>
          <bitfield caption="NAKed Interrupt Enable" mask="0x00000010" name="NAKEDES"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000020" name="OVERFIES"/>
          <bitfield modes="CTRL_BULK_INT" caption="Received STALLed Interrupt Enable" mask="0x00000040" name="RXSTALLDES"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt Enable" mask="0x00000040" name="CRCERRES"/>
          <bitfield caption="Short Packet Interrupt Enable" mask="0x00000080" name="SHORTPACKETIES"/>
          <bitfield caption="Number of Busy Banks Enable" mask="0x00001000" name="NBUSYBKES"/>
          <bitfield caption="Pipe Interrupts Disable HDMA Request Enable" mask="0x00010000" name="PDISHDMAS"/>
          <bitfield caption="Pipe Freeze Enable" mask="0x00020000" name="PFREEZES"/>
          <bitfield caption="Reset Data Toggle Enable" mask="0x00040000" name="RSTDTS"/>
        </register>
        <register caption="Host Pipe Disable Register" name="USBHS_HSTPIPIDR" offset="0x620" rw="W" size="4" count="10" atomic-op="clear:USBHS_HSTPIPIMR">
          <mode name="CTRL_BULK_INT" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Control, Interrupt and Bulk Endpoints"/>
          <mode name="INT_ISO" qualifier="USBHS_HSTPIPCFG.PTYPE" caption="Interrupt and Isochronous Endpoints"/>
          <mode name="ISOCHRONOUS" qualifier="USBHS_HSTPIPCFG.PTYPE" value="0x1" caption="Isochronous Endpoints"/>
          <bitfield caption="Received IN Data Interrupt Disable" mask="0x00000001" name="RXINEC"/>
          <bitfield caption="Transmitted OUT Data Interrupt Disable" mask="0x00000002" name="TXOUTEC"/>
          <bitfield caption="Transmitted SETUP Interrupt Disable" mask="0x00000004" name="TXSTPEC"/>
          <bitfield modes="INT_ISO" caption="Underflow Interrupt Disable" mask="0x00000004" name="UNDERFIEC"/>
          <bitfield caption="Pipe Error Interrupt Disable" mask="0x00000008" name="PERREC"/>
          <bitfield caption="NAKed Interrupt Disable" mask="0x00000010" name="NAKEDEC"/>
          <bitfield caption="Overflow Interrupt Disable" mask="0x00000020" name="OVERFIEC"/>
          <bitfield modes="CTRL_BULK_INT" caption="Received STALLed Interrupt Disable" mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield modes="ISOCHRONOUS" caption="CRC Error Interrupt Disable" mask="0x00000040" name="CRCERREC"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x00000080" name="SHORTPACKETIEC"/>
          <bitfield caption="Number of Busy Banks Disable" mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield caption="FIFO Control Disable" mask="0x00004000" name="FIFOCONC"/>
          <bitfield caption="Pipe Interrupts Disable HDMA Request Disable" mask="0x00010000" name="PDISHDMAC"/>
          <bitfield caption="Pipe Freeze Disable" mask="0x00020000" name="PFREEZEC"/>
        </register>
        <register caption="Host Pipe IN Request Register" name="USBHS_HSTPIPINRQ" offset="0x650" rw="RW" size="4" count="10">
          <bitfield caption="IN Request Number before Freeze" mask="0x000000FF" name="INRQ"/>
          <bitfield caption="IN Request Mode" mask="0x00000100" name="INMODE"/>
        </register>
        <register caption="Host Pipe Error Register" name="USBHS_HSTPIPERR" offset="0x680" rw="RW" size="4" count="10">
          <bitfield caption="Data Toggle Error" mask="0x00000001" name="DATATGL"/>
          <bitfield caption="Data PID Error" mask="0x00000002" name="DATAPID"/>
          <bitfield caption="Data PID Error" mask="0x00000004" name="PID"/>
          <bitfield caption="Time-Out Error" mask="0x00000008" name="TIMEOUT"/>
          <bitfield caption="CRC16 Error" mask="0x00000010" name="CRC16"/>
          <bitfield caption="Error Counter" mask="0x00000060" name="COUNTER"/>
        </register>
        <register-group caption="Host DMA Channel Next Descriptor Address Register (n = 1)" offset="0x710" name="USBHS_HSTDMA" size="16" count="7" name-in-module="USBHS_HSTDMA"/>
        <register caption="General Control Register" name="USBHS_CTRL" offset="0x0800" rw="RW" size="4">
          <bitfield caption="Remote Device Connection Error Interrupt Enable" mask="0x00000010" name="RDERRE"/>
          <bitfield caption="VBUS Hardware Control" mask="0x00000100" name="VBUSHWC"/>
          <bitfield caption="Freeze USB Clock" mask="0x00004000" name="FRZCLK"/>
          <bitfield caption="USBHS Enable" mask="0x00008000" name="USBE"/>
          <bitfield caption="UID Pin Enable" mask="0x01000000" name="UID"/>
          <bitfield caption="USBHS Mode" mask="0x02000000" name="UIMOD" values="USBHS_CTRL__UIMOD"/>
        </register>
        <register caption="General Status Register" name="USBHS_SR" offset="0x0804" rw="R" size="4">
          <bitfield caption="Remote Device Connection Error Interrupt (Host mode only)" mask="0x00000010" name="RDERRI"/>
          <bitfield caption="Speed Status (Device mode only)" mask="0x00003000" name="SPEED" values="USBHS_SR__SPEED"/>
          <bitfield caption="UTMI Clock Usable" mask="0x00004000" name="CLKUSABLE"/>
        </register>
        <register caption="General Status Clear Register" name="USBHS_SCR" offset="0x0808" rw="W" size="4" atomic-op="clear:USBHS_SR">
          <bitfield caption="Remote Device Connection Error Interrupt Clear" mask="0x00000010" name="RDERRIC"/>
        </register>
        <register caption="General Status Set Register" name="USBHS_SFR" offset="0x080C" rw="W" size="4" atomic-op="set:USBHS_SR">
          <bitfield caption="Remote Device Connection Error Interrupt Set" mask="0x00000010" name="RDERRIS"/>
          <bitfield caption="VBUS Request Set" mask="0x00000200" name="VBUSRQS"/>
        </register>
        <register caption="General Test A1 Register" name="USBHS_TSTA1" offset="0x0810" rw="RW" size="4">
          <bitfield caption="Counter A" mask="0x00007FFF" name="CounterA"/>
          <bitfield caption="Load CounterA" mask="0x00008000" name="LoadCntA"/>
          <bitfield caption="Counter B" mask="0x003F0000" name="CounterB"/>
          <bitfield caption="Load CounterB" mask="0x00800000" name="LoadCntB"/>
          <bitfield caption="SOF Counter Max" mask="0x7F000000" name="SOFCntMa1"/>
          <bitfield caption="Load SOF Counter" mask="0x80000000" name="LoadSOFCnt"/>
        </register>
        <register caption="General Test A2 Register" name="USBHS_TSTA2" offset="0x0814" rw="RW" size="4">
          <bitfield caption="Full Detach Enable" mask="0x00000001" name="FullDetachEn"/>
          <bitfield caption="HS Serial Mode" mask="0x00000002" name="HSSerialMode"/>
          <bitfield caption="Loop-back Mode" mask="0x00000004" name="LoopBackMode"/>
          <bitfield caption="Disable Gated Clock" mask="0x00000008" name="DisableGatedClock"/>
          <bitfield caption="Force SuspendM to 1" mask="0x00000010" name="ForceSuspendMTo1"/>
          <bitfield caption="Bypass DPLL" mask="0x00000020" name="ByPassDpll"/>
          <bitfield caption="Host HS Disconnect Disable" mask="0x00000040" name="HostHSDisconnectDisable"/>
          <bitfield caption="Force HS Reset to 50 ms" mask="0x00000080" name="ForceHSRst_50ms"/>
          <bitfield caption="Remove Pull-up When TX" mask="0x00000200" name="RemovePUWhenTX"/>
        </register>
        <register caption="General Finite State Machine Register" name="USBHS_FSM" offset="0x082C" rw="R" size="4">
          <bitfield caption="Dual Role Device State" mask="0x0000000F" name="DRDSTATE" values="USBHS_FSM__DRDSTATE"/>
        </register>
      </register-group>
      <value-group caption="" name="USBHS_DEVCTRL__SPDCONF">
        <value caption="The peripheral starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the host is high-speed-capable." name="NORMAL" value="0x0"/>
        <value caption="For a better consumption, if high speed is not needed." name="LOW_POWER" value="0x1"/>
        <value caption="Forced high speed." name="HIGH_SPEED" value="0x2"/>
        <value caption="The peripheral remains in Full-speed mode whatever the host speed capability." name="FORCED_FS" value="0x3"/>
      </value-group>
      <value-group caption="" name="USBHS_DEVEPTCFG__EPBK">
        <value caption="Single-bank endpoint" name="_1_BANK" value="0x0"/>
        <value caption="Double-bank endpoint" name="_2_BANK" value="0x1"/>
        <value caption="Triple-bank endpoint" name="_3_BANK" value="0x2"/>
      </value-group>
      <value-group caption="" name="USBHS_DEVEPTCFG__EPSIZE">
        <value caption="8 bytes" name="_8_BYTE" value="0x0"/>
        <value caption="16 bytes" name="_16_BYTE" value="0x1"/>
        <value caption="32 bytes" name="_32_BYTE" value="0x2"/>
        <value caption="64 bytes" name="_64_BYTE" value="0x3"/>
        <value caption="128 bytes" name="_128_BYTE" value="0x4"/>
        <value caption="256 bytes" name="_256_BYTE" value="0x5"/>
        <value caption="512 bytes" name="_512_BYTE" value="0x6"/>
        <value caption="1024 bytes" name="_1024_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="" name="USBHS_DEVEPTCFG__EPDIR">
        <value caption="The endpoint direction is OUT." name="OUT" value="0"/>
        <value caption="The endpoint direction is IN (nor for control endpoints)." name="IN" value="1"/>
      </value-group>
      <value-group caption="" name="USBHS_DEVEPTCFG__EPTYPE">
        <value caption="Control" name="CTRL" value="0x0"/>
        <value caption="Isochronous" name="ISO" value="0x1"/>
        <value caption="Bulk" name="BLK" value="0x2"/>
        <value caption="Interrupt" name="INTRPT" value="0x3"/>
      </value-group>
      <value-group caption="" name="USBHS_DEVEPTCFG__NBTRANS">
        <value caption="Reserved to endpoint that does not have the high-bandwidth isochronous capability." name="_0_TRANS" value="0x0"/>
        <value caption="Default value: one transaction per microframe." name="_1_TRANS" value="0x1"/>
        <value caption="Two transactions per microframe. This endpoint should be configured as double-bank." name="_2_TRANS" value="0x2"/>
        <value caption="Three transactions per microframe. This endpoint should be configured as triple-bank." name="_3_TRANS" value="0x3"/>
      </value-group>
      <value-group caption="" name="USBHS_DEVEPTISR__DTSEQ">
        <value caption="Data0 toggle sequence" name="DATA0" value="0x0"/>
        <value caption="Data1 toggle sequence" name="DATA1" value="0x1"/>
        <value caption="Reserved for high-bandwidth isochronous endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for high-bandwidth isochronous endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="USBHS_DEVEPTISR__NBUSYBK">
        <value caption="0 busy bank (all banks free)" name="_0_BUSY" value="0x0"/>
        <value caption="1 busy bank" name="_1_BUSY" value="0x1"/>
        <value caption="2 busy banks" name="_2_BUSY" value="0x2"/>
        <value caption="3 busy banks" name="_3_BUSY" value="0x3"/>
      </value-group>
      <value-group caption="" name="USBHS_DEVEPTISR__CURRBK">
        <value caption="Current bank is bank0" name="BANK0" value="0x0"/>
        <value caption="Current bank is bank1" name="BANK1" value="0x1"/>
        <value caption="Current bank is bank2" name="BANK2" value="0x2"/>
      </value-group>
      <value-group caption="" name="USBHS_HSTCTRL__SPDCONF">
        <value caption="The host starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the downstream peripheral is high-speed capable." name="NORMAL" value="0x0"/>
        <value caption="For a better consumption, if high speed is not needed." name="LOW_POWER" value="0x1"/>
        <value caption="Forced high speed." name="HIGH_SPEED" value="0x2"/>
        <value caption="The host remains in Full-speed mode whatever the peripheral speed capability." name="FORCED_FS" value="0x3"/>
      </value-group>
      <value-group caption="" name="USBHS_HSTPIPCFG__PBK">
        <value caption="Single-bank pipe" name="_1_BANK" value="0x0"/>
        <value caption="Double-bank pipe" name="_2_BANK" value="0x1"/>
        <value caption="Triple-bank pipe" name="_3_BANK" value="0x2"/>
      </value-group>
      <value-group caption="" name="USBHS_HSTPIPCFG__PSIZE">
        <value caption="8 bytes" name="_8_BYTE" value="0x0"/>
        <value caption="16 bytes" name="_16_BYTE" value="0x1"/>
        <value caption="32 bytes" name="_32_BYTE" value="0x2"/>
        <value caption="64 bytes" name="_64_BYTE" value="0x3"/>
        <value caption="128 bytes" name="_128_BYTE" value="0x4"/>
        <value caption="256 bytes" name="_256_BYTE" value="0x5"/>
        <value caption="512 bytes" name="_512_BYTE" value="0x6"/>
        <value caption="1024 bytes" name="_1024_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="" name="USBHS_HSTPIPCFG__PTOKEN">
        <value caption="SETUP" name="SETUP" value="0x0"/>
        <value caption="IN" name="IN" value="0x1"/>
        <value caption="OUT" name="OUT" value="0x2"/>
      </value-group>
      <value-group caption="" name="USBHS_HSTPIPCFG__PTYPE">
        <value caption="Control" name="CTRL" value="0x0"/>
        <value caption="Isochronous" name="ISO" value="0x1"/>
        <value caption="Bulk" name="BLK" value="0x2"/>
        <value caption="Interrupt" name="INTRPT" value="0x3"/>
      </value-group>
      <value-group caption="" name="USBHS_HSTPIPISR__DTSEQ">
        <value caption="Data0 toggle sequence" name="DATA0" value="0"/>
        <value caption="Data1 toggle sequence" name="DATA1" value="1"/>
      </value-group>
      <value-group caption="" name="USBHS_HSTPIPISR__NBUSYBK">
        <value caption="0 busy bank (all banks free)" name="_0_BUSY" value="0x0"/>
        <value caption="1 busy bank" name="_1_BUSY" value="0x1"/>
        <value caption="2 busy banks" name="_2_BUSY" value="0x2"/>
        <value caption="3 busy banks" name="_3_BUSY" value="0x3"/>
      </value-group>
      <value-group caption="" name="USBHS_HSTPIPISR__CURRBK">
        <value caption="Current bank is bank0" name="BANK0" value="0x0"/>
        <value caption="Current bank is bank1" name="BANK1" value="0x1"/>
        <value caption="Current bank is bank2" name="BANK2" value="0x2"/>
      </value-group>
      <value-group caption="" name="USBHS_CTRL__UIMOD">
        <value caption="The module is in USB Host mode." name="HOST" value="0"/>
        <value caption="The module is in USB Device mode." name="DEVICE" value="1"/>
      </value-group>
      <value-group caption="" name="USBHS_SR__SPEED">
        <value caption="Full-Speed mode" name="FULL_SPEED" value="0x0"/>
        <value caption="High-Speed mode" name="HIGH_SPEED" value="0x1"/>
        <value caption="Low-Speed mode" name="LOW_SPEED" value="0x2"/>
      </value-group>
      <value-group caption="" name="USBHS_FSM__DRDSTATE">
        <value caption="This is the start state for A-devices (when the ID pin is 0)" name="A_IDLESTATE" value="0x0"/>
        <value caption="In this state, the A-device waits for the voltage on VBus to rise above the A-device VBus Valid threshold (4.4 V)." name="A_WAIT_VRISE" value="0x1"/>
        <value caption="In this state, the A-device waits for the B-device to signal a connection." name="A_WAIT_BCON" value="0x2"/>
        <value caption="In this state, the A-device that operates in Host mode is operational." name="A_HOST" value="0x3"/>
        <value caption="The A-device operating as a host is in the Suspend mode." name="A_SUSPEND" value="0x4"/>
        <value caption="The A-device operates as a peripheral." name="A_PERIPHERAL" value="0x5"/>
        <value caption="In this state, the A-device waits for the voltage on VBus to drop below the A-device Session Valid threshold (1.4 V)." name="A_WAIT_VFALL" value="0x6"/>
        <value caption="In this state, the A-device waits for recovery of the over-current condition that caused it to enter this state." name="A_VBUS_ERR" value="0x7"/>
        <value caption="In this state, the A-device waits for the data USB line to discharge (100 us)." name="A_WAIT_DISCHARGE" value="0x8"/>
        <value caption="This is the start state for B-device (when the ID pin is 1)." name="B_IDLE" value="0x9"/>
        <value caption="In this state, the B-device acts as the peripheral." name="B_PERIPHERAL" value="0xA"/>
        <value caption="In this state, the B-device is in Suspend mode and waits until 3 ms before initiating the HNP protocol if requested." name="B_WAIT_BEGIN_HNP" value="0xB"/>
        <value caption="In this state, the B-device waits for the data USB line to discharge (100 us)) before becoming Host." name="B_WAIT_DISCHARGE" value="0xC"/>
        <value caption="In this state, the B-device waits for the A-device to signal a connect before becoming B-Host." name="B_WAIT_ACON" value="0xD"/>
        <value caption="In this state, the B-device acts as the Host." name="B_HOST" value="0xE"/>
        <value caption="In this state, the B-device attempts to start a session using the SRP protocol." name="B_SRP_INIT" value="0xF"/>
      </value-group>
    </module>
    <module name="UTMI" caption="USB Transmitter Interface Macrocell" id="11300" version="A">
      <register-group name="UTMI">
        <register caption="OHCI Interrupt Configuration Register" name="UTMI_OHCIICR" offset="0x10" rw="RW" size="4">
          <bitfield caption="USB PORTx Reset" mask="0x00000001" name="RES0"/>
          <bitfield caption="OHCI Asynchronous Resume Interrupt Enable" mask="0x00000010" name="ARIE"/>
          <bitfield caption="Reserved" mask="0x00000020" name="APPSTART"/>
          <bitfield caption="USB Device Pull-up Disable" mask="0x00800000" name="UDPPUDIS"/>
        </register>
        <register caption="UTMI Clock Trimming Register" name="UTMI_CKTRIM" offset="0x30" rw="RW" size="4">
          <bitfield caption="UTMI Reference Clock Frequency" mask="0x00000003" name="FREQ" values="UTMI_CKTRIM__FREQ"/>
        </register>
      </register-group>
      <value-group caption="" name="UTMI_CKTRIM__FREQ">
        <value caption="12 MHz reference clock" name="XTAL12" value="0"/>
        <value caption="16 MHz reference clock" name="XTAL16" value="1"/>
      </value-group>
    </module>
    <module name="WDT" caption="Watchdog Timer" id="6080" version="N">
      <register-group name="WDT">
        <register caption="Control Register" name="WDT_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Lock Mode Register Write Access" mask="0x00000010" name="LOCKMR"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="WDT_CR__KEY"/>
        </register>
        <register caption="Mode Register" name="WDT_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Watchdog Counter Value" mask="0x00000FFF" name="WDV"/>
          <bitfield caption="Watchdog Fault Interrupt Enable" mask="0x00001000" name="WDFIEN"/>
          <bitfield caption="Watchdog Reset Enable" mask="0x00002000" name="WDRSTEN"/>
          <bitfield caption="Watchdog Disable" mask="0x00008000" name="WDDIS"/>
          <bitfield caption="Watchdog Delta Value" mask="0x0FFF0000" name="WDD"/>
          <bitfield caption="Watchdog Debug Halt" mask="0x10000000" name="WDDBGHLT"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x20000000" name="WDIDLEHLT"/>
        </register>
        <register caption="Status Register" name="WDT_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Watchdog Underflow (cleared on read)" mask="0x00000001" name="WDUNF"/>
          <bitfield caption="Watchdog Error (cleared on read)" mask="0x00000002" name="WDERR"/>
        </register>
      </register-group>
      <value-group caption="" name="WDT_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module name="XDMAC" caption="Extensible DMA Controller" id="11161" version="K">
      <register-group name="XDMAC_CHID" size="64">
        <register caption="Channel Interrupt Enable Register (chid = 0)" name="XDMAC_CIE" offset="0x00" rw="W" size="4" atomic-op="set:XDMAC_CIM">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 0)" name="XDMAC_CID" offset="0x04" rw="W" size="4" atomic-op="clear:XDMAC_CIM">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 0)" name="XDMAC_CIM" offset="0x08" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 0)" name="XDMAC_CIS" offset="0x0C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 0)" name="XDMAC_CSA" offset="0x10" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 0)" name="XDMAC_CDA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 0)" name="XDMAC_CNDA" offset="0x18" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 0)" name="XDMAC_CNDC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC0__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC0__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC0__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC0__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 0)" name="XDMAC_CUBC" offset="0x20" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 0)" name="XDMAC_CBC" offset="0x24" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 0)" name="XDMAC_CC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC0__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC0__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC0__DSYNC"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC0__SWREQ"/>
          <bitfield caption="Channel x Fill Block of Memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC0__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC0__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC0__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC0__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC0__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC0__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC0__DAM"/>
          <bitfield caption="Channel Initialization Done (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC0__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC0__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC0__WRIP"/>
          <bitfield caption="Channel x Peripheral Hardware Request Line Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 0)" name="XDMAC_CDS_MSP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 0)" name="XDMAC_CSUS" offset="0x30" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 0)" name="XDMAC_CDUS" offset="0x34" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
      </register-group>
      <register-group name="XDMAC">
        <register caption="Global Type Register" name="XDMAC_GTYPE" offset="0x00" rw="R" size="4">
          <bitfield caption="Number of Channels Minus One" mask="0x0000001F" name="NB_CH"/>
          <bitfield caption="Number of Bytes" mask="0x0000FFE0" name="FIFO_SZ"/>
          <bitfield caption="Number of Peripheral Requests Minus One" mask="0x007F0000" name="NB_REQ"/>
        </register>
        <register caption="Global Configuration Register" name="XDMAC_GCFG" offset="0x04" rw="RW" size="4">
          <bitfield caption="Configuration Registers Clock Gating Disable" mask="0x00000001" name="CGDISREG"/>
          <bitfield caption="Pipeline Clock Gating Disable" mask="0x00000002" name="CGDISPIPE"/>
          <bitfield caption="FIFO Clock Gating Disable" mask="0x00000004" name="CGDISFIFO"/>
          <bitfield caption="Bus Interface Clock Gating Disable" mask="0x00000008" name="CGDISIF"/>
          <bitfield caption="Boundary X Kilobyte Enable" mask="0x00000100" name="BXKBEN"/>
        </register>
        <register caption="Global Weighted Arbiter Configuration Register" name="XDMAC_GWAC" offset="0x08" rw="RW" size="4">
          <bitfield caption="Pool Weight 0" mask="0x0000000F" name="PW0"/>
          <bitfield caption="Pool Weight 1" mask="0x000000F0" name="PW1"/>
          <bitfield caption="Pool Weight 2" mask="0x00000F00" name="PW2"/>
          <bitfield caption="Pool Weight 3" mask="0x0000F000" name="PW3"/>
        </register>
        <register caption="Global Interrupt Enable Register" name="XDMAC_GIE" offset="0x0C" rw="W" size="4" atomic-op="set:XDMAC_GIM">
          <bitfield caption="XDMAC Channel 0 Interrupt Enable Bit" mask="0x00000001" name="IE0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Enable Bit" mask="0x00000002" name="IE1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Enable Bit" mask="0x00000004" name="IE2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Enable Bit" mask="0x00000008" name="IE3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Enable Bit" mask="0x00000010" name="IE4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Enable Bit" mask="0x00000020" name="IE5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Enable Bit" mask="0x00000040" name="IE6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Enable Bit" mask="0x00000080" name="IE7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Enable Bit" mask="0x00000100" name="IE8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Enable Bit" mask="0x00000200" name="IE9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Enable Bit" mask="0x00000400" name="IE10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Enable Bit" mask="0x00000800" name="IE11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Enable Bit" mask="0x00001000" name="IE12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Enable Bit" mask="0x00002000" name="IE13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Enable Bit" mask="0x00004000" name="IE14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Enable Bit" mask="0x00008000" name="IE15"/>
          <bitfield caption="XDMAC Channel 16 Interrupt Enable Bit" mask="0x00010000" name="IE16"/>
          <bitfield caption="XDMAC Channel 17 Interrupt Enable Bit" mask="0x00020000" name="IE17"/>
          <bitfield caption="XDMAC Channel 18 Interrupt Enable Bit" mask="0x00040000" name="IE18"/>
          <bitfield caption="XDMAC Channel 19 Interrupt Enable Bit" mask="0x00080000" name="IE19"/>
          <bitfield caption="XDMAC Channel 20 Interrupt Enable Bit" mask="0x00100000" name="IE20"/>
          <bitfield caption="XDMAC Channel 21 Interrupt Enable Bit" mask="0x00200000" name="IE21"/>
          <bitfield caption="XDMAC Channel 22 Interrupt Enable Bit" mask="0x00400000" name="IE22"/>
          <bitfield caption="XDMAC Channel 23 Interrupt Enable Bit" mask="0x00800000" name="IE23"/>
        </register>
        <register caption="Global Interrupt Disable Register" name="XDMAC_GID" offset="0x10" rw="W" size="4" atomic-op="clear:XDMAC_GIM">
          <bitfield caption="XDMAC Channel 0 Interrupt Disable Bit" mask="0x00000001" name="ID0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Disable Bit" mask="0x00000002" name="ID1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Disable Bit" mask="0x00000004" name="ID2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Disable Bit" mask="0x00000008" name="ID3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Disable Bit" mask="0x00000010" name="ID4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Disable Bit" mask="0x00000020" name="ID5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Disable Bit" mask="0x00000040" name="ID6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Disable Bit" mask="0x00000080" name="ID7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Disable Bit" mask="0x00000100" name="ID8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Disable Bit" mask="0x00000200" name="ID9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Disable Bit" mask="0x00000400" name="ID10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Disable Bit" mask="0x00000800" name="ID11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Disable Bit" mask="0x00001000" name="ID12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Disable Bit" mask="0x00002000" name="ID13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Disable Bit" mask="0x00004000" name="ID14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Disable Bit" mask="0x00008000" name="ID15"/>
          <bitfield caption="XDMAC Channel 16 Interrupt Disable Bit" mask="0x00010000" name="ID16"/>
          <bitfield caption="XDMAC Channel 17 Interrupt Disable Bit" mask="0x00020000" name="ID17"/>
          <bitfield caption="XDMAC Channel 18 Interrupt Disable Bit" mask="0x00040000" name="ID18"/>
          <bitfield caption="XDMAC Channel 19 Interrupt Disable Bit" mask="0x00080000" name="ID19"/>
          <bitfield caption="XDMAC Channel 20 Interrupt Disable Bit" mask="0x00100000" name="ID20"/>
          <bitfield caption="XDMAC Channel 21 Interrupt Disable Bit" mask="0x00200000" name="ID21"/>
          <bitfield caption="XDMAC Channel 22 Interrupt Disable Bit" mask="0x00400000" name="ID22"/>
          <bitfield caption="XDMAC Channel 23 Interrupt Disable Bit" mask="0x00800000" name="ID23"/>
        </register>
        <register caption="Global Interrupt Mask Register" name="XDMAC_GIM" offset="0x14" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Mask Bit" mask="0x00000001" name="IM0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Mask Bit" mask="0x00000002" name="IM1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Mask Bit" mask="0x00000004" name="IM2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Mask Bit" mask="0x00000008" name="IM3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Mask Bit" mask="0x00000010" name="IM4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Mask Bit" mask="0x00000020" name="IM5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Mask Bit" mask="0x00000040" name="IM6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Mask Bit" mask="0x00000080" name="IM7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Mask Bit" mask="0x00000100" name="IM8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Mask Bit" mask="0x00000200" name="IM9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Mask Bit" mask="0x00000400" name="IM10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Mask Bit" mask="0x00000800" name="IM11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Mask Bit" mask="0x00001000" name="IM12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Mask Bit" mask="0x00002000" name="IM13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Mask Bit" mask="0x00004000" name="IM14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Mask Bit" mask="0x00008000" name="IM15"/>
          <bitfield caption="XDMAC Channel 16 Interrupt Mask Bit" mask="0x00010000" name="IM16"/>
          <bitfield caption="XDMAC Channel 17 Interrupt Mask Bit" mask="0x00020000" name="IM17"/>
          <bitfield caption="XDMAC Channel 18 Interrupt Mask Bit" mask="0x00040000" name="IM18"/>
          <bitfield caption="XDMAC Channel 19 Interrupt Mask Bit" mask="0x00080000" name="IM19"/>
          <bitfield caption="XDMAC Channel 20 Interrupt Mask Bit" mask="0x00100000" name="IM20"/>
          <bitfield caption="XDMAC Channel 21 Interrupt Mask Bit" mask="0x00200000" name="IM21"/>
          <bitfield caption="XDMAC Channel 22 Interrupt Mask Bit" mask="0x00400000" name="IM22"/>
          <bitfield caption="XDMAC Channel 23 Interrupt Mask Bit" mask="0x00800000" name="IM23"/>
        </register>
        <register caption="Global Interrupt Status Register" name="XDMAC_GIS" offset="0x18" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Status Bit" mask="0x00000001" name="IS0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Status Bit" mask="0x00000002" name="IS1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Status Bit" mask="0x00000004" name="IS2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Status Bit" mask="0x00000008" name="IS3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Status Bit" mask="0x00000010" name="IS4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Status Bit" mask="0x00000020" name="IS5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Status Bit" mask="0x00000040" name="IS6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Status Bit" mask="0x00000080" name="IS7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Status Bit" mask="0x00000100" name="IS8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Status Bit" mask="0x00000200" name="IS9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Status Bit" mask="0x00000400" name="IS10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Status Bit" mask="0x00000800" name="IS11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Status Bit" mask="0x00001000" name="IS12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Status Bit" mask="0x00002000" name="IS13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Status Bit" mask="0x00004000" name="IS14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Status Bit" mask="0x00008000" name="IS15"/>
          <bitfield caption="XDMAC Channel 16 Interrupt Status Bit" mask="0x00010000" name="IS16"/>
          <bitfield caption="XDMAC Channel 17 Interrupt Status Bit" mask="0x00020000" name="IS17"/>
          <bitfield caption="XDMAC Channel 18 Interrupt Status Bit" mask="0x00040000" name="IS18"/>
          <bitfield caption="XDMAC Channel 19 Interrupt Status Bit" mask="0x00080000" name="IS19"/>
          <bitfield caption="XDMAC Channel 20 Interrupt Status Bit" mask="0x00100000" name="IS20"/>
          <bitfield caption="XDMAC Channel 21 Interrupt Status Bit" mask="0x00200000" name="IS21"/>
          <bitfield caption="XDMAC Channel 22 Interrupt Status Bit" mask="0x00400000" name="IS22"/>
          <bitfield caption="XDMAC Channel 23 Interrupt Status Bit" mask="0x00800000" name="IS23"/>
        </register>
        <register caption="Global Channel Enable Register" name="XDMAC_GE" offset="0x1C" rw="W" size="4" atomic-op="set:XDMAC_GS">
          <bitfield caption="XDMAC Channel 0 Enable Bit" mask="0x00000001" name="EN0"/>
          <bitfield caption="XDMAC Channel 1 Enable Bit" mask="0x00000002" name="EN1"/>
          <bitfield caption="XDMAC Channel 2 Enable Bit" mask="0x00000004" name="EN2"/>
          <bitfield caption="XDMAC Channel 3 Enable Bit" mask="0x00000008" name="EN3"/>
          <bitfield caption="XDMAC Channel 4 Enable Bit" mask="0x00000010" name="EN4"/>
          <bitfield caption="XDMAC Channel 5 Enable Bit" mask="0x00000020" name="EN5"/>
          <bitfield caption="XDMAC Channel 6 Enable Bit" mask="0x00000040" name="EN6"/>
          <bitfield caption="XDMAC Channel 7 Enable Bit" mask="0x00000080" name="EN7"/>
          <bitfield caption="XDMAC Channel 8 Enable Bit" mask="0x00000100" name="EN8"/>
          <bitfield caption="XDMAC Channel 9 Enable Bit" mask="0x00000200" name="EN9"/>
          <bitfield caption="XDMAC Channel 10 Enable Bit" mask="0x00000400" name="EN10"/>
          <bitfield caption="XDMAC Channel 11 Enable Bit" mask="0x00000800" name="EN11"/>
          <bitfield caption="XDMAC Channel 12 Enable Bit" mask="0x00001000" name="EN12"/>
          <bitfield caption="XDMAC Channel 13 Enable Bit" mask="0x00002000" name="EN13"/>
          <bitfield caption="XDMAC Channel 14 Enable Bit" mask="0x00004000" name="EN14"/>
          <bitfield caption="XDMAC Channel 15 Enable Bit" mask="0x00008000" name="EN15"/>
          <bitfield caption="XDMAC Channel 16 Enable Bit" mask="0x00010000" name="EN16"/>
          <bitfield caption="XDMAC Channel 17 Enable Bit" mask="0x00020000" name="EN17"/>
          <bitfield caption="XDMAC Channel 18 Enable Bit" mask="0x00040000" name="EN18"/>
          <bitfield caption="XDMAC Channel 19 Enable Bit" mask="0x00080000" name="EN19"/>
          <bitfield caption="XDMAC Channel 20 Enable Bit" mask="0x00100000" name="EN20"/>
          <bitfield caption="XDMAC Channel 21 Enable Bit" mask="0x00200000" name="EN21"/>
          <bitfield caption="XDMAC Channel 22 Enable Bit" mask="0x00400000" name="EN22"/>
          <bitfield caption="XDMAC Channel 23 Enable Bit" mask="0x00800000" name="EN23"/>
        </register>
        <register caption="Global Channel Disable Register" name="XDMAC_GD" offset="0x20" rw="W" size="4" atomic-op="clear:XDMAC_GS">
          <bitfield caption="XDMAC Channel 0 Disable Bit" mask="0x00000001" name="DI0"/>
          <bitfield caption="XDMAC Channel 1 Disable Bit" mask="0x00000002" name="DI1"/>
          <bitfield caption="XDMAC Channel 2 Disable Bit" mask="0x00000004" name="DI2"/>
          <bitfield caption="XDMAC Channel 3 Disable Bit" mask="0x00000008" name="DI3"/>
          <bitfield caption="XDMAC Channel 4 Disable Bit" mask="0x00000010" name="DI4"/>
          <bitfield caption="XDMAC Channel 5 Disable Bit" mask="0x00000020" name="DI5"/>
          <bitfield caption="XDMAC Channel 6 Disable Bit" mask="0x00000040" name="DI6"/>
          <bitfield caption="XDMAC Channel 7 Disable Bit" mask="0x00000080" name="DI7"/>
          <bitfield caption="XDMAC Channel 8 Disable Bit" mask="0x00000100" name="DI8"/>
          <bitfield caption="XDMAC Channel 9 Disable Bit" mask="0x00000200" name="DI9"/>
          <bitfield caption="XDMAC Channel 10 Disable Bit" mask="0x00000400" name="DI10"/>
          <bitfield caption="XDMAC Channel 11 Disable Bit" mask="0x00000800" name="DI11"/>
          <bitfield caption="XDMAC Channel 12 Disable Bit" mask="0x00001000" name="DI12"/>
          <bitfield caption="XDMAC Channel 13 Disable Bit" mask="0x00002000" name="DI13"/>
          <bitfield caption="XDMAC Channel 14 Disable Bit" mask="0x00004000" name="DI14"/>
          <bitfield caption="XDMAC Channel 15 Disable Bit" mask="0x00008000" name="DI15"/>
          <bitfield caption="XDMAC Channel 16 Disable Bit" mask="0x00010000" name="DI16"/>
          <bitfield caption="XDMAC Channel 17 Disable Bit" mask="0x00020000" name="DI17"/>
          <bitfield caption="XDMAC Channel 18 Disable Bit" mask="0x00040000" name="DI18"/>
          <bitfield caption="XDMAC Channel 19 Disable Bit" mask="0x00080000" name="DI19"/>
          <bitfield caption="XDMAC Channel 20 Disable Bit" mask="0x00100000" name="DI20"/>
          <bitfield caption="XDMAC Channel 21 Disable Bit" mask="0x00200000" name="DI21"/>
          <bitfield caption="XDMAC Channel 22 Disable Bit" mask="0x00400000" name="DI22"/>
          <bitfield caption="XDMAC Channel 23 Disable Bit" mask="0x00800000" name="DI23"/>
        </register>
        <register caption="Global Channel Status Register" name="XDMAC_GS" offset="0x24" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Status Bit" mask="0x00000001" name="ST0"/>
          <bitfield caption="XDMAC Channel 1 Status Bit" mask="0x00000002" name="ST1"/>
          <bitfield caption="XDMAC Channel 2 Status Bit" mask="0x00000004" name="ST2"/>
          <bitfield caption="XDMAC Channel 3 Status Bit" mask="0x00000008" name="ST3"/>
          <bitfield caption="XDMAC Channel 4 Status Bit" mask="0x00000010" name="ST4"/>
          <bitfield caption="XDMAC Channel 5 Status Bit" mask="0x00000020" name="ST5"/>
          <bitfield caption="XDMAC Channel 6 Status Bit" mask="0x00000040" name="ST6"/>
          <bitfield caption="XDMAC Channel 7 Status Bit" mask="0x00000080" name="ST7"/>
          <bitfield caption="XDMAC Channel 8 Status Bit" mask="0x00000100" name="ST8"/>
          <bitfield caption="XDMAC Channel 9 Status Bit" mask="0x00000200" name="ST9"/>
          <bitfield caption="XDMAC Channel 10 Status Bit" mask="0x00000400" name="ST10"/>
          <bitfield caption="XDMAC Channel 11 Status Bit" mask="0x00000800" name="ST11"/>
          <bitfield caption="XDMAC Channel 12 Status Bit" mask="0x00001000" name="ST12"/>
          <bitfield caption="XDMAC Channel 13 Status Bit" mask="0x00002000" name="ST13"/>
          <bitfield caption="XDMAC Channel 14 Status Bit" mask="0x00004000" name="ST14"/>
          <bitfield caption="XDMAC Channel 15 Status Bit" mask="0x00008000" name="ST15"/>
          <bitfield caption="XDMAC Channel 16 Status Bit" mask="0x00010000" name="ST16"/>
          <bitfield caption="XDMAC Channel 17 Status Bit" mask="0x00020000" name="ST17"/>
          <bitfield caption="XDMAC Channel 18 Status Bit" mask="0x00040000" name="ST18"/>
          <bitfield caption="XDMAC Channel 19 Status Bit" mask="0x00080000" name="ST19"/>
          <bitfield caption="XDMAC Channel 20 Status Bit" mask="0x00100000" name="ST20"/>
          <bitfield caption="XDMAC Channel 21 Status Bit" mask="0x00200000" name="ST21"/>
          <bitfield caption="XDMAC Channel 22 Status Bit" mask="0x00400000" name="ST22"/>
          <bitfield caption="XDMAC Channel 23 Status Bit" mask="0x00800000" name="ST23"/>
        </register>
        <register caption="Global Channel Read Suspend Register" name="XDMAC_GRS" offset="0x28" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Read Suspend Bit" mask="0x00000001" name="RS0"/>
          <bitfield caption="XDMAC Channel 1 Read Suspend Bit" mask="0x00000002" name="RS1"/>
          <bitfield caption="XDMAC Channel 2 Read Suspend Bit" mask="0x00000004" name="RS2"/>
          <bitfield caption="XDMAC Channel 3 Read Suspend Bit" mask="0x00000008" name="RS3"/>
          <bitfield caption="XDMAC Channel 4 Read Suspend Bit" mask="0x00000010" name="RS4"/>
          <bitfield caption="XDMAC Channel 5 Read Suspend Bit" mask="0x00000020" name="RS5"/>
          <bitfield caption="XDMAC Channel 6 Read Suspend Bit" mask="0x00000040" name="RS6"/>
          <bitfield caption="XDMAC Channel 7 Read Suspend Bit" mask="0x00000080" name="RS7"/>
          <bitfield caption="XDMAC Channel 8 Read Suspend Bit" mask="0x00000100" name="RS8"/>
          <bitfield caption="XDMAC Channel 9 Read Suspend Bit" mask="0x00000200" name="RS9"/>
          <bitfield caption="XDMAC Channel 10 Read Suspend Bit" mask="0x00000400" name="RS10"/>
          <bitfield caption="XDMAC Channel 11 Read Suspend Bit" mask="0x00000800" name="RS11"/>
          <bitfield caption="XDMAC Channel 12 Read Suspend Bit" mask="0x00001000" name="RS12"/>
          <bitfield caption="XDMAC Channel 13 Read Suspend Bit" mask="0x00002000" name="RS13"/>
          <bitfield caption="XDMAC Channel 14 Read Suspend Bit" mask="0x00004000" name="RS14"/>
          <bitfield caption="XDMAC Channel 15 Read Suspend Bit" mask="0x00008000" name="RS15"/>
          <bitfield caption="XDMAC Channel 16 Read Suspend Bit" mask="0x00010000" name="RS16"/>
          <bitfield caption="XDMAC Channel 17 Read Suspend Bit" mask="0x00020000" name="RS17"/>
          <bitfield caption="XDMAC Channel 18 Read Suspend Bit" mask="0x00040000" name="RS18"/>
          <bitfield caption="XDMAC Channel 19 Read Suspend Bit" mask="0x00080000" name="RS19"/>
          <bitfield caption="XDMAC Channel 20 Read Suspend Bit" mask="0x00100000" name="RS20"/>
          <bitfield caption="XDMAC Channel 21 Read Suspend Bit" mask="0x00200000" name="RS21"/>
          <bitfield caption="XDMAC Channel 22 Read Suspend Bit" mask="0x00400000" name="RS22"/>
          <bitfield caption="XDMAC Channel 23 Read Suspend Bit" mask="0x00800000" name="RS23"/>
        </register>
        <register caption="Global Channel Write Suspend Register" name="XDMAC_GWS" offset="0x2C" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Write Suspend Bit" mask="0x00000001" name="WS0"/>
          <bitfield caption="XDMAC Channel 1 Write Suspend Bit" mask="0x00000002" name="WS1"/>
          <bitfield caption="XDMAC Channel 2 Write Suspend Bit" mask="0x00000004" name="WS2"/>
          <bitfield caption="XDMAC Channel 3 Write Suspend Bit" mask="0x00000008" name="WS3"/>
          <bitfield caption="XDMAC Channel 4 Write Suspend Bit" mask="0x00000010" name="WS4"/>
          <bitfield caption="XDMAC Channel 5 Write Suspend Bit" mask="0x00000020" name="WS5"/>
          <bitfield caption="XDMAC Channel 6 Write Suspend Bit" mask="0x00000040" name="WS6"/>
          <bitfield caption="XDMAC Channel 7 Write Suspend Bit" mask="0x00000080" name="WS7"/>
          <bitfield caption="XDMAC Channel 8 Write Suspend Bit" mask="0x00000100" name="WS8"/>
          <bitfield caption="XDMAC Channel 9 Write Suspend Bit" mask="0x00000200" name="WS9"/>
          <bitfield caption="XDMAC Channel 10 Write Suspend Bit" mask="0x00000400" name="WS10"/>
          <bitfield caption="XDMAC Channel 11 Write Suspend Bit" mask="0x00000800" name="WS11"/>
          <bitfield caption="XDMAC Channel 12 Write Suspend Bit" mask="0x00001000" name="WS12"/>
          <bitfield caption="XDMAC Channel 13 Write Suspend Bit" mask="0x00002000" name="WS13"/>
          <bitfield caption="XDMAC Channel 14 Write Suspend Bit" mask="0x00004000" name="WS14"/>
          <bitfield caption="XDMAC Channel 15 Write Suspend Bit" mask="0x00008000" name="WS15"/>
          <bitfield caption="XDMAC Channel 16 Write Suspend Bit" mask="0x00010000" name="WS16"/>
          <bitfield caption="XDMAC Channel 17 Write Suspend Bit" mask="0x00020000" name="WS17"/>
          <bitfield caption="XDMAC Channel 18 Write Suspend Bit" mask="0x00040000" name="WS18"/>
          <bitfield caption="XDMAC Channel 19 Write Suspend Bit" mask="0x00080000" name="WS19"/>
          <bitfield caption="XDMAC Channel 20 Write Suspend Bit" mask="0x00100000" name="WS20"/>
          <bitfield caption="XDMAC Channel 21 Write Suspend Bit" mask="0x00200000" name="WS21"/>
          <bitfield caption="XDMAC Channel 22 Write Suspend Bit" mask="0x00400000" name="WS22"/>
          <bitfield caption="XDMAC Channel 23 Write Suspend Bit" mask="0x00800000" name="WS23"/>
        </register>
        <register caption="Global Channel Read Write Suspend Register" name="XDMAC_GRWS" offset="0x30" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Suspend Bit" mask="0x00000001" name="RWS0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Suspend Bit" mask="0x00000002" name="RWS1"/>
          <bitfield caption="XDMAC Channel 2 Read Write Suspend Bit" mask="0x00000004" name="RWS2"/>
          <bitfield caption="XDMAC Channel 3 Read Write Suspend Bit" mask="0x00000008" name="RWS3"/>
          <bitfield caption="XDMAC Channel 4 Read Write Suspend Bit" mask="0x00000010" name="RWS4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Suspend Bit" mask="0x00000020" name="RWS5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Suspend Bit" mask="0x00000040" name="RWS6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Suspend Bit" mask="0x00000080" name="RWS7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Suspend Bit" mask="0x00000100" name="RWS8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Suspend Bit" mask="0x00000200" name="RWS9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Suspend Bit" mask="0x00000400" name="RWS10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Suspend Bit" mask="0x00000800" name="RWS11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Suspend Bit" mask="0x00001000" name="RWS12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Suspend Bit" mask="0x00002000" name="RWS13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Suspend Bit" mask="0x00004000" name="RWS14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Suspend Bit" mask="0x00008000" name="RWS15"/>
          <bitfield caption="XDMAC Channel 16 Read Write Suspend Bit" mask="0x00010000" name="RWS16"/>
          <bitfield caption="XDMAC Channel 17 Read Write Suspend Bit" mask="0x00020000" name="RWS17"/>
          <bitfield caption="XDMAC Channel 18 Read Write Suspend Bit" mask="0x00040000" name="RWS18"/>
          <bitfield caption="XDMAC Channel 19 Read Write Suspend Bit" mask="0x00080000" name="RWS19"/>
          <bitfield caption="XDMAC Channel 20 Read Write Suspend Bit" mask="0x00100000" name="RWS20"/>
          <bitfield caption="XDMAC Channel 21 Read Write Suspend Bit" mask="0x00200000" name="RWS21"/>
          <bitfield caption="XDMAC Channel 22 Read Write Suspend Bit" mask="0x00400000" name="RWS22"/>
          <bitfield caption="XDMAC Channel 23 Read Write Suspend Bit" mask="0x00800000" name="RWS23"/>
        </register>
        <register caption="Global Channel Read Write Resume Register" name="XDMAC_GRWR" offset="0x34" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Resume Bit" mask="0x00000001" name="RWR0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Resume Bit" mask="0x00000002" name="RWR1"/>
          <bitfield caption="XDMAC Channel 2 Read Write Resume Bit" mask="0x00000004" name="RWR2"/>
          <bitfield caption="XDMAC Channel 3 Read Write Resume Bit" mask="0x00000008" name="RWR3"/>
          <bitfield caption="XDMAC Channel 4 Read Write Resume Bit" mask="0x00000010" name="RWR4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Resume Bit" mask="0x00000020" name="RWR5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Resume Bit" mask="0x00000040" name="RWR6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Resume Bit" mask="0x00000080" name="RWR7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Resume Bit" mask="0x00000100" name="RWR8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Resume Bit" mask="0x00000200" name="RWR9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Resume Bit" mask="0x00000400" name="RWR10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Resume Bit" mask="0x00000800" name="RWR11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Resume Bit" mask="0x00001000" name="RWR12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Resume Bit" mask="0x00002000" name="RWR13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Resume Bit" mask="0x00004000" name="RWR14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Resume Bit" mask="0x00008000" name="RWR15"/>
          <bitfield caption="XDMAC Channel 16 Read Write Resume Bit" mask="0x00010000" name="RWR16"/>
          <bitfield caption="XDMAC Channel 17 Read Write Resume Bit" mask="0x00020000" name="RWR17"/>
          <bitfield caption="XDMAC Channel 18 Read Write Resume Bit" mask="0x00040000" name="RWR18"/>
          <bitfield caption="XDMAC Channel 19 Read Write Resume Bit" mask="0x00080000" name="RWR19"/>
          <bitfield caption="XDMAC Channel 20 Read Write Resume Bit" mask="0x00100000" name="RWR20"/>
          <bitfield caption="XDMAC Channel 21 Read Write Resume Bit" mask="0x00200000" name="RWR21"/>
          <bitfield caption="XDMAC Channel 22 Read Write Resume Bit" mask="0x00400000" name="RWR22"/>
          <bitfield caption="XDMAC Channel 23 Read Write Resume Bit" mask="0x00800000" name="RWR23"/>
        </register>
        <register caption="Global Channel Software Request Register" name="XDMAC_GSWR" offset="0x38" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request Bit" mask="0x00000001" name="SWREQ0"/>
          <bitfield caption="XDMAC Channel 1 Software Request Bit" mask="0x00000002" name="SWREQ1"/>
          <bitfield caption="XDMAC Channel 2 Software Request Bit" mask="0x00000004" name="SWREQ2"/>
          <bitfield caption="XDMAC Channel 3 Software Request Bit" mask="0x00000008" name="SWREQ3"/>
          <bitfield caption="XDMAC Channel 4 Software Request Bit" mask="0x00000010" name="SWREQ4"/>
          <bitfield caption="XDMAC Channel 5 Software Request Bit" mask="0x00000020" name="SWREQ5"/>
          <bitfield caption="XDMAC Channel 6 Software Request Bit" mask="0x00000040" name="SWREQ6"/>
          <bitfield caption="XDMAC Channel 7 Software Request Bit" mask="0x00000080" name="SWREQ7"/>
          <bitfield caption="XDMAC Channel 8 Software Request Bit" mask="0x00000100" name="SWREQ8"/>
          <bitfield caption="XDMAC Channel 9 Software Request Bit" mask="0x00000200" name="SWREQ9"/>
          <bitfield caption="XDMAC Channel 10 Software Request Bit" mask="0x00000400" name="SWREQ10"/>
          <bitfield caption="XDMAC Channel 11 Software Request Bit" mask="0x00000800" name="SWREQ11"/>
          <bitfield caption="XDMAC Channel 12 Software Request Bit" mask="0x00001000" name="SWREQ12"/>
          <bitfield caption="XDMAC Channel 13 Software Request Bit" mask="0x00002000" name="SWREQ13"/>
          <bitfield caption="XDMAC Channel 14 Software Request Bit" mask="0x00004000" name="SWREQ14"/>
          <bitfield caption="XDMAC Channel 15 Software Request Bit" mask="0x00008000" name="SWREQ15"/>
          <bitfield caption="XDMAC Channel 16 Software Request Bit" mask="0x00010000" name="SWREQ16"/>
          <bitfield caption="XDMAC Channel 17 Software Request Bit" mask="0x00020000" name="SWREQ17"/>
          <bitfield caption="XDMAC Channel 18 Software Request Bit" mask="0x00040000" name="SWREQ18"/>
          <bitfield caption="XDMAC Channel 19 Software Request Bit" mask="0x00080000" name="SWREQ19"/>
          <bitfield caption="XDMAC Channel 20 Software Request Bit" mask="0x00100000" name="SWREQ20"/>
          <bitfield caption="XDMAC Channel 21 Software Request Bit" mask="0x00200000" name="SWREQ21"/>
          <bitfield caption="XDMAC Channel 22 Software Request Bit" mask="0x00400000" name="SWREQ22"/>
          <bitfield caption="XDMAC Channel 23 Software Request Bit" mask="0x00800000" name="SWREQ23"/>
        </register>
        <register caption="Global Channel Software Request Status Register" name="XDMAC_GSWS" offset="0x3C" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request Status Bit" mask="0x00000001" name="SWRS0"/>
          <bitfield caption="XDMAC Channel 1 Software Request Status Bit" mask="0x00000002" name="SWRS1"/>
          <bitfield caption="XDMAC Channel 2 Software Request Status Bit" mask="0x00000004" name="SWRS2"/>
          <bitfield caption="XDMAC Channel 3 Software Request Status Bit" mask="0x00000008" name="SWRS3"/>
          <bitfield caption="XDMAC Channel 4 Software Request Status Bit" mask="0x00000010" name="SWRS4"/>
          <bitfield caption="XDMAC Channel 5 Software Request Status Bit" mask="0x00000020" name="SWRS5"/>
          <bitfield caption="XDMAC Channel 6 Software Request Status Bit" mask="0x00000040" name="SWRS6"/>
          <bitfield caption="XDMAC Channel 7 Software Request Status Bit" mask="0x00000080" name="SWRS7"/>
          <bitfield caption="XDMAC Channel 8 Software Request Status Bit" mask="0x00000100" name="SWRS8"/>
          <bitfield caption="XDMAC Channel 9 Software Request Status Bit" mask="0x00000200" name="SWRS9"/>
          <bitfield caption="XDMAC Channel 10 Software Request Status Bit" mask="0x00000400" name="SWRS10"/>
          <bitfield caption="XDMAC Channel 11 Software Request Status Bit" mask="0x00000800" name="SWRS11"/>
          <bitfield caption="XDMAC Channel 12 Software Request Status Bit" mask="0x00001000" name="SWRS12"/>
          <bitfield caption="XDMAC Channel 13 Software Request Status Bit" mask="0x00002000" name="SWRS13"/>
          <bitfield caption="XDMAC Channel 14 Software Request Status Bit" mask="0x00004000" name="SWRS14"/>
          <bitfield caption="XDMAC Channel 15 Software Request Status Bit" mask="0x00008000" name="SWRS15"/>
          <bitfield caption="XDMAC Channel 16 Software Request Status Bit" mask="0x00010000" name="SWRS16"/>
          <bitfield caption="XDMAC Channel 17 Software Request Status Bit" mask="0x00020000" name="SWRS17"/>
          <bitfield caption="XDMAC Channel 18 Software Request Status Bit" mask="0x00040000" name="SWRS18"/>
          <bitfield caption="XDMAC Channel 19 Software Request Status Bit" mask="0x00080000" name="SWRS19"/>
          <bitfield caption="XDMAC Channel 20 Software Request Status Bit" mask="0x00100000" name="SWRS20"/>
          <bitfield caption="XDMAC Channel 21 Software Request Status Bit" mask="0x00200000" name="SWRS21"/>
          <bitfield caption="XDMAC Channel 22 Software Request Status Bit" mask="0x00400000" name="SWRS22"/>
          <bitfield caption="XDMAC Channel 23 Software Request Status Bit" mask="0x00800000" name="SWRS23"/>
        </register>
        <register caption="Global Channel Software Flush Request Register" name="XDMAC_GSWF" offset="0x40" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Flush Request Bit" mask="0x00000001" name="SWF0"/>
          <bitfield caption="XDMAC Channel 1 Software Flush Request Bit" mask="0x00000002" name="SWF1"/>
          <bitfield caption="XDMAC Channel 2 Software Flush Request Bit" mask="0x00000004" name="SWF2"/>
          <bitfield caption="XDMAC Channel 3 Software Flush Request Bit" mask="0x00000008" name="SWF3"/>
          <bitfield caption="XDMAC Channel 4 Software Flush Request Bit" mask="0x00000010" name="SWF4"/>
          <bitfield caption="XDMAC Channel 5 Software Flush Request Bit" mask="0x00000020" name="SWF5"/>
          <bitfield caption="XDMAC Channel 6 Software Flush Request Bit" mask="0x00000040" name="SWF6"/>
          <bitfield caption="XDMAC Channel 7 Software Flush Request Bit" mask="0x00000080" name="SWF7"/>
          <bitfield caption="XDMAC Channel 8 Software Flush Request Bit" mask="0x00000100" name="SWF8"/>
          <bitfield caption="XDMAC Channel 9 Software Flush Request Bit" mask="0x00000200" name="SWF9"/>
          <bitfield caption="XDMAC Channel 10 Software Flush Request Bit" mask="0x00000400" name="SWF10"/>
          <bitfield caption="XDMAC Channel 11 Software Flush Request Bit" mask="0x00000800" name="SWF11"/>
          <bitfield caption="XDMAC Channel 12 Software Flush Request Bit" mask="0x00001000" name="SWF12"/>
          <bitfield caption="XDMAC Channel 13 Software Flush Request Bit" mask="0x00002000" name="SWF13"/>
          <bitfield caption="XDMAC Channel 14 Software Flush Request Bit" mask="0x00004000" name="SWF14"/>
          <bitfield caption="XDMAC Channel 15 Software Flush Request Bit" mask="0x00008000" name="SWF15"/>
          <bitfield caption="XDMAC Channel 16 Software Flush Request Bit" mask="0x00010000" name="SWF16"/>
          <bitfield caption="XDMAC Channel 17 Software Flush Request Bit" mask="0x00020000" name="SWF17"/>
          <bitfield caption="XDMAC Channel 18 Software Flush Request Bit" mask="0x00040000" name="SWF18"/>
          <bitfield caption="XDMAC Channel 19 Software Flush Request Bit" mask="0x00080000" name="SWF19"/>
          <bitfield caption="XDMAC Channel 20 Software Flush Request Bit" mask="0x00100000" name="SWF20"/>
          <bitfield caption="XDMAC Channel 21 Software Flush Request Bit" mask="0x00200000" name="SWF21"/>
          <bitfield caption="XDMAC Channel 22 Software Flush Request Bit" mask="0x00400000" name="SWF22"/>
          <bitfield caption="XDMAC Channel 23 Software Flush Request Bit" mask="0x00800000" name="SWF23"/>
        </register>
        <register-group caption="Channel Interrupt Enable Register (chid = 0)" offset="0x50" name="XDMAC_CHID" size="64" count="24" name-in-module="XDMAC_CHID"/>
      </register-group>
      <value-group caption="" name="XDMAC_CNDC0__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC0__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC0__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC0__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC1__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC1__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC1__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC1__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC2__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC2__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC2__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC2__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC3__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC3__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC3__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC3__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC4__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC4__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC4__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC4__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC5__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC5__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC5__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC5__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC6__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC6__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC6__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC6__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC7__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC7__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC7__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC7__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC8__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC8__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC8__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC8__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC9__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC9__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC9__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC9__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC10__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC10__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC10__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC10__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC11__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC11__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC11__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC11__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC12__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC12__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC12__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC12__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC13__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC13__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC13__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC13__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC14__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC14__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC14__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC14__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC15__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC15__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC15__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC15__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC16__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC16__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC16__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC16__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC16__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC17__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC17__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC17__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC17__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC17__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC18__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC18__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC18__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC18__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC18__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC19__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC19__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC19__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC19__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC19__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC20__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC20__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC20__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC20__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC20__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC21__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC21__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC21__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC21__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC21__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC22__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC22__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC22__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC22__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC22__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC23__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC23__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC23__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC23__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC23__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
    </module>
    <module name="FUSES" id="1" version="1">
      <register-group caption="GPNVM Bits" name="GPNVMBITS">
        <register caption="GPNVM Bits" name="GPNVMBITS" offset="0x0" rw="RW" size="2">
          <bitfield caption="Security Bit" mask="0x00000001" name="SECURITY_BIT" rw="R"/>
          <bitfield caption="Boot Mode Selection" mask="0x00000002" name="BOOT_MODE"/>
          <bitfield caption="TCM Configuration" mask="0x00000180" name="TCM_CONFIGURATION"/>
        </register>
      </register-group>
    </module>
    <module name="LOCKBIT" id="1" version="1">
      <register-group name="LOCKBIT">
        <register caption="Lock Bits Word 0" name="LOCKBIT_WORD0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Lock Region 0" mask="0x00000001" name="LOCK_REGION_0"/>
          <bitfield caption="Lock Region 1" mask="0x00000002" name="LOCK_REGION_1"/>
          <bitfield caption="Lock Region 2" mask="0x00000004" name="LOCK_REGION_2"/>
          <bitfield caption="Lock Region 3" mask="0x00000008" name="LOCK_REGION_3"/>
          <bitfield caption="Lock Region 4" mask="0x00000010" name="LOCK_REGION_4"/>
          <bitfield caption="Lock Region 5" mask="0x00000020" name="LOCK_REGION_5"/>
          <bitfield caption="Lock Region 6" mask="0x00000040" name="LOCK_REGION_6"/>
          <bitfield caption="Lock Region 7" mask="0x00000080" name="LOCK_REGION_7"/>
          <bitfield caption="Lock Region 8" mask="0x00000100" name="LOCK_REGION_8"/>
          <bitfield caption="Lock Region 9" mask="0x00000200" name="LOCK_REGION_9"/>
          <bitfield caption="Lock Region 10" mask="0x00000400" name="LOCK_REGION_10"/>
          <bitfield caption="Lock Region 11" mask="0x00000800" name="LOCK_REGION_11"/>
          <bitfield caption="Lock Region 12" mask="0x00001000" name="LOCK_REGION_12"/>
          <bitfield caption="Lock Region 13" mask="0x00002000" name="LOCK_REGION_13"/>
          <bitfield caption="Lock Region 14" mask="0x00004000" name="LOCK_REGION_14"/>
          <bitfield caption="Lock Region 15" mask="0x00008000" name="LOCK_REGION_15"/>
          <bitfield caption="Lock Region 16" mask="0x00010000" name="LOCK_REGION_16"/>
          <bitfield caption="Lock Region 17" mask="0x00020000" name="LOCK_REGION_17"/>
          <bitfield caption="Lock Region 18" mask="0x00040000" name="LOCK_REGION_18"/>
          <bitfield caption="Lock Region 19" mask="0x00080000" name="LOCK_REGION_19"/>
          <bitfield caption="Lock Region 20" mask="0x00100000" name="LOCK_REGION_20"/>
          <bitfield caption="Lock Region 21" mask="0x00200000" name="LOCK_REGION_21"/>
          <bitfield caption="Lock Region 22" mask="0x00400000" name="LOCK_REGION_22"/>
          <bitfield caption="Lock Region 23" mask="0x00800000" name="LOCK_REGION_23"/>
          <bitfield caption="Lock Region 24" mask="0x01000000" name="LOCK_REGION_24"/>
          <bitfield caption="Lock Region 25" mask="0x02000000" name="LOCK_REGION_25"/>
          <bitfield caption="Lock Region 26" mask="0x04000000" name="LOCK_REGION_26"/>
          <bitfield caption="Lock Region 27" mask="0x08000000" name="LOCK_REGION_27"/>
          <bitfield caption="Lock Region 28" mask="0x10000000" name="LOCK_REGION_28"/>
          <bitfield caption="Lock Region 29" mask="0x20000000" name="LOCK_REGION_29"/>
          <bitfield caption="Lock Region 30" mask="0x40000000" name="LOCK_REGION_30"/>
          <bitfield caption="Lock Region 31" mask="0x80000000" name="LOCK_REGION_31"/>
        </register>
        <register caption="Lock Bits Word 1" name="LOCKBIT_WORD1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Lock Region 32" mask="0x00000001" name="LOCK_REGION_32"/>
          <bitfield caption="Lock Region 33" mask="0x00000002" name="LOCK_REGION_33"/>
          <bitfield caption="Lock Region 34" mask="0x00000004" name="LOCK_REGION_34"/>
          <bitfield caption="Lock Region 35" mask="0x00000008" name="LOCK_REGION_35"/>
          <bitfield caption="Lock Region 36" mask="0x00000010" name="LOCK_REGION_36"/>
          <bitfield caption="Lock Region 37" mask="0x00000020" name="LOCK_REGION_37"/>
          <bitfield caption="Lock Region 38" mask="0x00000040" name="LOCK_REGION_38"/>
          <bitfield caption="Lock Region 39" mask="0x00000080" name="LOCK_REGION_39"/>
          <bitfield caption="Lock Region 40" mask="0x00000100" name="LOCK_REGION_40"/>
          <bitfield caption="Lock Region 41" mask="0x00000200" name="LOCK_REGION_41"/>
          <bitfield caption="Lock Region 42" mask="0x00000400" name="LOCK_REGION_42"/>
          <bitfield caption="Lock Region 43" mask="0x00000800" name="LOCK_REGION_43"/>
          <bitfield caption="Lock Region 44" mask="0x00001000" name="LOCK_REGION_44"/>
          <bitfield caption="Lock Region 45" mask="0x00002000" name="LOCK_REGION_45"/>
          <bitfield caption="Lock Region 46" mask="0x00004000" name="LOCK_REGION_46"/>
          <bitfield caption="Lock Region 47" mask="0x00008000" name="LOCK_REGION_47"/>
          <bitfield caption="Lock Region 48" mask="0x00010000" name="LOCK_REGION_48"/>
          <bitfield caption="Lock Region 49" mask="0x00020000" name="LOCK_REGION_49"/>
          <bitfield caption="Lock Region 50" mask="0x00040000" name="LOCK_REGION_50"/>
          <bitfield caption="Lock Region 51" mask="0x00080000" name="LOCK_REGION_51"/>
          <bitfield caption="Lock Region 52" mask="0x00100000" name="LOCK_REGION_52"/>
          <bitfield caption="Lock Region 53" mask="0x00200000" name="LOCK_REGION_53"/>
          <bitfield caption="Lock Region 54" mask="0x00400000" name="LOCK_REGION_54"/>
          <bitfield caption="Lock Region 55" mask="0x00800000" name="LOCK_REGION_55"/>
          <bitfield caption="Lock Region 56" mask="0x01000000" name="LOCK_REGION_56"/>
          <bitfield caption="Lock Region 57" mask="0x02000000" name="LOCK_REGION_57"/>
          <bitfield caption="Lock Region 58" mask="0x04000000" name="LOCK_REGION_58"/>
          <bitfield caption="Lock Region 59" mask="0x08000000" name="LOCK_REGION_59"/>
          <bitfield caption="Lock Region 60" mask="0x10000000" name="LOCK_REGION_60"/>
          <bitfield caption="Lock Region 61" mask="0x20000000" name="LOCK_REGION_61"/>
          <bitfield caption="Lock Region 62" mask="0x40000000" name="LOCK_REGION_62"/>
          <bitfield caption="Lock Region 63" mask="0x80000000" name="LOCK_REGION_63"/>
        </register>
        <register caption="Lock Bits Word 2" name="LOCKBIT_WORD2" offset="0x8" rw="RW" size="4">
          <bitfield caption="Lock Region 64" mask="0x00000001" name="LOCK_REGION_64"/>
          <bitfield caption="Lock Region 65" mask="0x00000002" name="LOCK_REGION_65"/>
          <bitfield caption="Lock Region 66" mask="0x00000004" name="LOCK_REGION_66"/>
          <bitfield caption="Lock Region 67" mask="0x00000008" name="LOCK_REGION_67"/>
          <bitfield caption="Lock Region 68" mask="0x00000010" name="LOCK_REGION_68"/>
          <bitfield caption="Lock Region 69" mask="0x00000020" name="LOCK_REGION_69"/>
          <bitfield caption="Lock Region 70" mask="0x00000040" name="LOCK_REGION_70"/>
          <bitfield caption="Lock Region 71" mask="0x00000080" name="LOCK_REGION_71"/>
          <bitfield caption="Lock Region 72" mask="0x00000100" name="LOCK_REGION_72"/>
          <bitfield caption="Lock Region 73" mask="0x00000200" name="LOCK_REGION_73"/>
          <bitfield caption="Lock Region 74" mask="0x00000400" name="LOCK_REGION_74"/>
          <bitfield caption="Lock Region 75" mask="0x00000800" name="LOCK_REGION_75"/>
          <bitfield caption="Lock Region 76" mask="0x00001000" name="LOCK_REGION_76"/>
          <bitfield caption="Lock Region 77" mask="0x00002000" name="LOCK_REGION_77"/>
          <bitfield caption="Lock Region 78" mask="0x00004000" name="LOCK_REGION_78"/>
          <bitfield caption="Lock Region 79" mask="0x00008000" name="LOCK_REGION_79"/>
          <bitfield caption="Lock Region 80" mask="0x00010000" name="LOCK_REGION_80"/>
          <bitfield caption="Lock Region 81" mask="0x00020000" name="LOCK_REGION_81"/>
          <bitfield caption="Lock Region 82" mask="0x00040000" name="LOCK_REGION_82"/>
          <bitfield caption="Lock Region 83" mask="0x00080000" name="LOCK_REGION_83"/>
          <bitfield caption="Lock Region 84" mask="0x00100000" name="LOCK_REGION_84"/>
          <bitfield caption="Lock Region 85" mask="0x00200000" name="LOCK_REGION_85"/>
          <bitfield caption="Lock Region 86" mask="0x00400000" name="LOCK_REGION_86"/>
          <bitfield caption="Lock Region 87" mask="0x00800000" name="LOCK_REGION_87"/>
          <bitfield caption="Lock Region 88" mask="0x01000000" name="LOCK_REGION_88"/>
          <bitfield caption="Lock Region 89" mask="0x02000000" name="LOCK_REGION_89"/>
          <bitfield caption="Lock Region 90" mask="0x04000000" name="LOCK_REGION_90"/>
          <bitfield caption="Lock Region 91" mask="0x08000000" name="LOCK_REGION_91"/>
          <bitfield caption="Lock Region 92" mask="0x10000000" name="LOCK_REGION_92"/>
          <bitfield caption="Lock Region 93" mask="0x20000000" name="LOCK_REGION_93"/>
          <bitfield caption="Lock Region 94" mask="0x40000000" name="LOCK_REGION_94"/>
          <bitfield caption="Lock Region 95" mask="0x80000000" name="LOCK_REGION_95"/>
        </register>
        <register caption="Lock Bits Word 3" name="LOCKBIT_WORD3" offset="0xC" rw="RW" size="4">
          <bitfield caption="Lock Region 96" mask="0x00000001" name="LOCK_REGION_96"/>
          <bitfield caption="Lock Region 97" mask="0x00000002" name="LOCK_REGION_97"/>
          <bitfield caption="Lock Region 98" mask="0x00000004" name="LOCK_REGION_98"/>
          <bitfield caption="Lock Region 99" mask="0x00000008" name="LOCK_REGION_99"/>
          <bitfield caption="Lock Region 100" mask="0x00000010" name="LOCK_REGION_100"/>
          <bitfield caption="Lock Region 101" mask="0x00000020" name="LOCK_REGION_101"/>
          <bitfield caption="Lock Region 102" mask="0x00000040" name="LOCK_REGION_102"/>
          <bitfield caption="Lock Region 103" mask="0x00000080" name="LOCK_REGION_103"/>
          <bitfield caption="Lock Region 104" mask="0x00000100" name="LOCK_REGION_104"/>
          <bitfield caption="Lock Region 105" mask="0x00000200" name="LOCK_REGION_105"/>
          <bitfield caption="Lock Region 106" mask="0x00000400" name="LOCK_REGION_106"/>
          <bitfield caption="Lock Region 107" mask="0x00000800" name="LOCK_REGION_107"/>
          <bitfield caption="Lock Region 108" mask="0x00001000" name="LOCK_REGION_108"/>
          <bitfield caption="Lock Region 109" mask="0x00002000" name="LOCK_REGION_109"/>
          <bitfield caption="Lock Region 110" mask="0x00004000" name="LOCK_REGION_110"/>
          <bitfield caption="Lock Region 111" mask="0x00008000" name="LOCK_REGION_111"/>
          <bitfield caption="Lock Region 112" mask="0x00010000" name="LOCK_REGION_112"/>
          <bitfield caption="Lock Region 113" mask="0x00020000" name="LOCK_REGION_113"/>
          <bitfield caption="Lock Region 114" mask="0x00040000" name="LOCK_REGION_114"/>
          <bitfield caption="Lock Region 115" mask="0x00080000" name="LOCK_REGION_115"/>
          <bitfield caption="Lock Region 116" mask="0x00100000" name="LOCK_REGION_116"/>
          <bitfield caption="Lock Region 117" mask="0x00200000" name="LOCK_REGION_117"/>
          <bitfield caption="Lock Region 118" mask="0x00400000" name="LOCK_REGION_118"/>
          <bitfield caption="Lock Region 119" mask="0x00800000" name="LOCK_REGION_119"/>
          <bitfield caption="Lock Region 120" mask="0x01000000" name="LOCK_REGION_120"/>
          <bitfield caption="Lock Region 121" mask="0x02000000" name="LOCK_REGION_121"/>
          <bitfield caption="Lock Region 122" mask="0x04000000" name="LOCK_REGION_122"/>
          <bitfield caption="Lock Region 123" mask="0x08000000" name="LOCK_REGION_123"/>
          <bitfield caption="Lock Region 124" mask="0x10000000" name="LOCK_REGION_124"/>
          <bitfield caption="Lock Region 125" mask="0x20000000" name="LOCK_REGION_125"/>
          <bitfield caption="Lock Region 126" mask="0x40000000" name="LOCK_REGION_126"/>
          <bitfield caption="Lock Region 127" mask="0x80000000" name="LOCK_REGION_127"/>
        </register>
      </register-group>
    </module>
    <module name="SystemControl" caption="System Control Registers">
      <register-group name="SystemControl" caption="System Control Registers">
        <register offset="0x00000008" size="4" name="ACTLR" initval="0" caption="Auxiliary Control Register,">
          <bitfield mask="0x00000001" name="DISMCYCINT" caption="Disables interruption of multi-cycle instructions."/>
          <bitfield mask="0x00000002" name="DISDEFWBUF" caption="Disables write buffer use during default memory map accesses."/>
          <bitfield mask="0x00000004" name="DISFOLD" caption="Disables folding of IT instructions."/>
        </register>
        <register offset="0x00000d00" size="4" name="CPUID" initval="0x410FC240" caption="CPUID Base Register">
          <bitfield mask="0x0000000f" name="REVISION" caption="Indicates patch release: 0x0 = Patch 0"/>
          <bitfield mask="0x0000fff0" name="PARTNO" caption="Indicates part number"/>
          <bitfield mask="0x00f00000" name="VARIANT" caption="Indicates processor revision: 0x2 = Revision 2"/>
          <bitfield mask="0xff000000" name="IMPLEMENTER" caption="Implementer code"/>
        </register>
        <register offset="0x00000d04" size="4" name="ICSR" initval="0" caption="Interrupt Control and State Register">
          <bitfield mask="0x000001ff" name="VECTACTIVE" caption="Active exception number"/>
          <bitfield mask="0x00000800" name="RETTOBASE" values="RETTOBASE" caption="no description available"/>
          <bitfield mask="0x0003f000" name="VECTPENDING" caption="Exception number of the highest priority pending enabled exception"/>
          <bitfield mask="0x00400000" name="ISRPENDING" caption="no description available"/>
          <bitfield mask="0x00800000" name="ISRPREEMPT" values="ISRPREEMPT" caption="no description available"/>
          <bitfield mask="0x02000000" name="PENDSTCLR" values="PENDSTCLR" caption="no description available"/>
          <bitfield mask="0x04000000" name="PENDSTSET" values="PENDSTSET" caption="no description available"/>
          <bitfield mask="0x08000000" name="PENDSVCLR" values="PENDSVCLR" caption="no description available"/>
          <bitfield mask="0x10000000" name="PENDSVSET" values="PENDSVSET" caption="no description available"/>
          <bitfield mask="0x80000000" name="NMIPENDSET" values="NMIPENDSET" caption="no description available"/>
        </register>
        <register offset="0x00000d08" size="4" name="VTOR" initval="0" caption="Vector Table Offset Register">
          <bitfield mask="0xffffff80" name="TBLOFF" caption="Vector table base offset"/>
        </register>
        <register offset="0x00000d0c" size="4" name="AIRCR" initval="0" caption="Application Interrupt and Reset Control Register">
          <bitfield mask="0x00000001" name="VECTRESET" caption="no description available"/>
          <bitfield mask="0x00000002" name="VECTCLRACTIVE" caption="no description available"/>
          <bitfield mask="0x00000004" name="SYSRESETREQ" values="SYSRESETREQ" caption="no description available"/>
          <bitfield mask="0x00000700" name="PRIGROUP" caption="Interrupt priority grouping field. This field determines the split of group priority from subpriority."/>
          <bitfield mask="0x00008000" name="ENDIANNESS" values="ENDIANNESS" caption="no description available"/>
          <bitfield mask="0xffff0000" name="VECTKEY" caption="Register key"/>
        </register>
        <register offset="0x00000d10" size="4" name="SCR" initval="0" caption="System Control Register">
          <bitfield mask="0x00000002" name="SLEEPONEXIT" values="SLEEPONEXIT" caption="no description available"/>
          <bitfield mask="0x00000004" name="SLEEPDEEP" values="SLEEPDEEP" caption="no description available"/>
          <bitfield mask="0x00000010" name="SEVONPEND" values="SEVONPEND" caption="no description available"/>
        </register>
        <register offset="0x00000d14" size="4" name="CCR" initval="0" caption="Configuration and Control Register">
          <bitfield mask="0x00000001" name="NONBASETHRDENA" values="NONBASETHRDENA" caption="no description available"/>
          <bitfield mask="0x00000002" name="USERSETMPEND" values="USERSETMPEND" caption="Enables unprivileged software access to the STIR"/>
          <bitfield mask="0x00000008" name="UNALIGN_TRP" values="UNALIGN_TRP" caption="Enables unaligned access traps"/>
          <bitfield mask="0x00000010" name="DIV_0_TRP" values="DIV_0_TRP" caption="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"/>
          <bitfield mask="0x00000100" name="BFHFNMIGN" values="BFHFNMIGN" caption="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."/>
          <bitfield mask="0x00000200" name="STKALIGN" values="STKALIGN" caption="Indicates stack alignment on exception entry"/>
        </register>
        <register offset="0x00000d18" size="4" name="SHPR1" initval="0" caption="System Handler Priority Register 1">
          <bitfield mask="0x000000ff" name="PRI_4" caption="Priority of system handler 4, MemManage"/>
          <bitfield mask="0x0000ff00" name="PRI_5" caption="Priority of system handler 5, BusFault"/>
          <bitfield mask="0x00ff0000" name="PRI_6" caption="Priority of system handler 6, UsageFault"/>
        </register>
        <register offset="0x00000d1c" size="4" name="SHPR2" initval="0" caption="System Handler Priority Register 2">
          <bitfield mask="0xff000000" name="PRI_11" caption="Priority of system handler 11, SVCall"/>
        </register>
        <register offset="0x00000d20" size="4" name="SHPR3" initval="0" caption="System Handler Priority Register 3">
          <bitfield mask="0x00ff0000" name="PRI_14" caption="Priority of system handler 14, PendSV"/>
          <bitfield mask="0xff000000" name="PRI_15" caption="Priority of system handler 15, SysTick exception"/>
        </register>
        <register offset="0x00000d24" size="4" name="SHCSR" initval="0" caption="System Handler Control and State Register">
          <bitfield mask="0x00000001" name="MEMFAULTACT" values="MEMFAULTACT" caption="no description available"/>
          <bitfield mask="0x00000002" name="BUSFAULTACT" values="BUSFAULTACT" caption="no description available"/>
          <bitfield mask="0x00000008" name="USGFAULTACT" values="USGFAULTACT" caption="no description available"/>
          <bitfield mask="0x00000080" name="SVCALLACT" values="SVCALLACT" caption="no description available"/>
          <bitfield mask="0x00000100" name="MONITORACT" values="MONITORACT" caption="no description available"/>
          <bitfield mask="0x00000400" name="PENDSVACT" values="PENDSVACT" caption="no description available"/>
          <bitfield mask="0x00000800" name="SYSTICKACT" values="SYSTICKACT" caption="no description available"/>
          <bitfield mask="0x00001000" name="USGFAULTPENDED" values="USGFAULTPENDED" caption="no description available"/>
          <bitfield mask="0x00002000" name="MEMFAULTPENDED" values="MEMFAULTPENDED" caption="no description available"/>
          <bitfield mask="0x00004000" name="BUSFAULTPENDED" values="BUSFAULTPENDED" caption="no description available"/>
          <bitfield mask="0x00008000" name="SVCALLPENDED" values="SVCALLPENDED" caption="no description available"/>
          <bitfield mask="0x00010000" name="MEMFAULTENA" values="MEMFAULTENA" caption="no description available"/>
          <bitfield mask="0x00020000" name="BUSFAULTENA" values="BUSFAULTENA" caption="no description available"/>
          <bitfield mask="0x00040000" name="USGFAULTENA" values="USGFAULTENA" caption="no description available"/>
        </register>
        <register offset="0x00000d28" size="4" name="CFSR" initval="0" caption="Configurable Fault Status Registers">
          <bitfield mask="0x00000001" name="IACCVIOL" values="IACCVIOL" caption="no description available"/>
          <bitfield mask="0x00000002" name="DACCVIOL" values="DACCVIOL" caption="no description available"/>
          <bitfield mask="0x00000008" name="MUNSTKERR" values="MUNSTKERR" caption="no description available"/>
          <bitfield mask="0x00000010" name="MSTKERR" values="MSTKERR" caption="no description available"/>
          <bitfield mask="0x00000020" name="MLSPERR" values="MLSPERR" caption="no description available"/>
          <bitfield mask="0x00000080" name="MMARVALID" values="MMARVALID" caption="no description available"/>
          <bitfield mask="0x00000100" name="IBUSERR" values="IBUSERR" caption="no description available"/>
          <bitfield mask="0x00000200" name="PRECISERR" values="PRECISERR" caption="no description available"/>
          <bitfield mask="0x00000400" name="IMPRECISERR" values="IMPRECISERR" caption="no description available"/>
          <bitfield mask="0x00000800" name="UNSTKERR" values="UNSTKERR" caption="no description available"/>
          <bitfield mask="0x00001000" name="STKERR" values="STKERR" caption="no description available"/>
          <bitfield mask="0x00002000" name="LSPERR" values="LSPERR" caption="no description available"/>
          <bitfield mask="0x00008000" name="BFARVALID" values="BFARVALID" caption="no description available"/>
          <bitfield mask="0x00010000" name="UNDEFINSTR" values="UNDEFINSTR" caption="no description available"/>
          <bitfield mask="0x00020000" name="INVSTATE" values="INVSTATE" caption="no description available"/>
          <bitfield mask="0x00040000" name="INVPC" values="INVPC" caption="no description available"/>
          <bitfield mask="0x00080000" name="NOCP" values="NOCP" caption="no description available"/>
          <bitfield mask="0x01000000" name="UNALIGNED" values="UNALIGNED" caption="no description available"/>
          <bitfield mask="0x02000000" name="DIVBYZERO" values="DIVBYZERO" caption="no description available"/>
        </register>
        <register offset="0x00000d2c" size="4" name="HFSR" initval="0" caption="HardFault Status register">
          <bitfield mask="0x00000002" name="VECTTBL" values="VECTTBL" caption="no description available"/>
          <bitfield mask="0x40000000" name="FORCED" values="FORCED" caption="no description available"/>
          <bitfield mask="0x80000000" name="DEBUGEVT" caption="no description available"/>
        </register>
        <register offset="0x00000d30" size="4" name="DFSR" initval="0" caption="Debug Fault Status Register">
          <bitfield mask="0x00000001" name="HALTED" values="HALTED" caption="no description available"/>
          <bitfield mask="0x00000002" name="BKPT" values="BKPT" caption="no description available"/>
          <bitfield mask="0x00000004" name="DWTTRAP" values="DWTTRAP" caption="no description available"/>
          <bitfield mask="0x00000008" name="VCATCH" values="VCATCH" caption="no description available"/>
          <bitfield mask="0x00000010" name="EXTERNAL" values="EXTERNAL" caption="no description available"/>
        </register>
        <register offset="0x00000d34" size="4" name="MMFAR" initval="0" caption="MemManage Address Register">
          <bitfield mask="0xffffffff" name="ADDRESS" caption="Address of MemManage fault location"/>
        </register>
        <register offset="0x00000d38" size="4" name="BFAR" initval="0" caption="BusFault Address Register">
          <bitfield mask="0xffffffff" name="ADDRESS" caption="Address of the BusFault location"/>
        </register>
        <register offset="0x00000d3c" size="4" name="AFSR" initval="0" caption="Auxiliary Fault Status Register">
          <bitfield mask="0xffffffff" name="AUXFAULT" caption="Latched version of the AUXFAULT inputs"/>
        </register>
        <register offset="0x00000d88" size="4" name="CPACR" initval="0" caption="Coprocessor Access Control Register">
          <bitfield mask="0x00300000" name="CP10" caption="Access privileges for coprocessor 10."/>
          <bitfield mask="0x00C00000" name="CP11" caption="Access privileges for coprocessor 11."/>
        </register>
      </register-group>
      <value-group name="RETTOBASE">
        <value value="0" name="VALUE_0" caption="there are preempted active exceptions to execute"/>
        <value value="1" name="VALUE_1" caption="there are no active exceptions, or the currently-executing exception is the only active exception"/>
      </value-group>
      <value-group name="ISRPREEMPT">
        <value value="0" name="VALUE_0" caption="Will not service"/>
        <value value="1" name="VALUE_1" caption="Will service a pending exception"/>
      </value-group>
      <value-group name="PENDSTCLR">
        <value value="0" name="VALUE_0" caption="no effect"/>
        <value value="1" name="VALUE_1" caption="removes the pending state from the SysTick exception"/>
      </value-group>
      <value-group name="PENDSTSET">
        <value value="0" name="VALUE_0" caption="write: no effect; read: SysTick exception is not pending"/>
        <value value="1" name="VALUE_1" caption="write: changes SysTick exception state to pending; read: SysTick exception is pending"/>
      </value-group>
      <value-group name="PENDSVCLR">
        <value value="0" name="VALUE_0" caption="no effect"/>
        <value value="1" name="VALUE_1" caption="removes the pending state from the PendSV exception"/>
      </value-group>
      <value-group name="PENDSVSET">
        <value value="0" name="VALUE_0" caption="write: no effect; read: PendSV exception is not pending"/>
        <value value="1" name="VALUE_1" caption="write: changes PendSV exception state to pending; read: PendSV exception is pending"/>
      </value-group>
      <value-group name="NMIPENDSET">
        <value value="0" name="VALUE_0" caption="write: no effect; read: NMI exception is not pending"/>
        <value value="1" name="VALUE_1" caption="write: changes NMI exception state to pending; read: NMI exception is pending"/>
      </value-group>
      <value-group name="SYSRESETREQ">
        <value value="0" name="VALUE_0" caption="no system reset request"/>
        <value value="1" name="VALUE_1" caption="asserts a signal to the outer system that requests a reset"/>
      </value-group>
      <value-group name="ENDIANNESS">
        <value value="0" name="VALUE_0" caption="Little-endian"/>
        <value value="1" name="VALUE_1" caption="Big-endian"/>
      </value-group>
      <value-group name="SLEEPONEXIT">
        <value value="0" name="VALUE_0" caption="o not sleep when returning to Thread mode"/>
        <value value="1" name="VALUE_1" caption="enter sleep, or deep sleep, on return from an ISR"/>
      </value-group>
      <value-group name="SLEEPDEEP">
        <value value="0" name="VALUE_0" caption="sleep"/>
        <value value="1" name="VALUE_1" caption="deep sleep"/>
      </value-group>
      <value-group name="SEVONPEND">
        <value value="0" name="VALUE_0" caption="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded"/>
        <value value="1" name="VALUE_1" caption="enabled events and all interrupts, including disabled interrupts, can wakeup the processor"/>
      </value-group>
      <value-group name="NONBASETHRDENA">
        <value value="0" name="VALUE_0" caption="processor can enter Thread mode only when no exception is active"/>
        <value value="1" name="VALUE_1" caption="processor can enter Thread mode from any level under the control of an EXC_RETURN value"/>
      </value-group>
      <value-group name="USERSETMPEND">
        <value value="0" name="VALUE_0" caption="disable"/>
        <value value="1" name="VALUE_1" caption="enable"/>
      </value-group>
      <value-group name="UNALIGN_TRP">
        <value value="0" name="VALUE_0" caption="do not trap unaligned halfword and word accesses"/>
        <value value="1" name="VALUE_1" caption="trap unaligned halfword and word accesses"/>
      </value-group>
      <value-group name="DIV_0_TRP">
        <value value="0" name="VALUE_0" caption="do not trap divide by 0"/>
        <value value="1" name="VALUE_1" caption="trap divide by 0"/>
      </value-group>
      <value-group name="BFHFNMIGN">
        <value value="0" name="VALUE_0" caption="data bus faults caused by load and store instructions cause a lock-up"/>
        <value value="1" name="VALUE_1" caption="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions"/>
      </value-group>
      <value-group name="STKALIGN">
        <value value="0" name="VALUE_0" caption="4-byte aligned"/>
        <value value="1" name="VALUE_1" caption="8-byte aligned"/>
      </value-group>
      <value-group name="MEMFAULTACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="BUSFAULTACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="USGFAULTACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="SVCALLACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="MONITORACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="PENDSVACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="SYSTICKACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="USGFAULTPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="MEMFAULTPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="BUSFAULTPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="SVCALLPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="MEMFAULTENA">
        <value value="0" name="VALUE_0" caption="disable the exception"/>
        <value value="1" name="VALUE_1" caption="enable the exception"/>
      </value-group>
      <value-group name="BUSFAULTENA">
        <value value="0" name="VALUE_0" caption="disable the exception"/>
        <value value="1" name="VALUE_1" caption="enable the exception"/>
      </value-group>
      <value-group name="USGFAULTENA">
        <value value="0" name="VALUE_0" caption="disable the exception"/>
        <value value="1" name="VALUE_1" caption="enable the exception"/>
      </value-group>
      <value-group name="IACCVIOL">
        <value value="0" name="VALUE_0" caption="no instruction access violation fault"/>
        <value value="1" name="VALUE_1" caption="the processor attempted an instruction fetch from a location that does not permit execution"/>
      </value-group>
      <value-group name="DACCVIOL">
        <value value="0" name="VALUE_0" caption="no data access violation fault"/>
        <value value="1" name="VALUE_1" caption="the processor attempted a load or store at a location that does not permit the operation"/>
      </value-group>
      <value-group name="MUNSTKERR">
        <value value="0" name="VALUE_0" caption="no unstacking fault"/>
        <value value="1" name="VALUE_1" caption="unstack for an exception return has caused one or more access violations"/>
      </value-group>
      <value-group name="MSTKERR">
        <value value="0" name="VALUE_0" caption="no stacking fault"/>
        <value value="1" name="VALUE_1" caption="stacking for an exception entry has caused one or more access violations"/>
      </value-group>
      <value-group name="MLSPERR">
        <value value="0" name="VALUE_0" caption="No MemManage fault occurred during floating-point lazy state preservation"/>
        <value value="1" name="VALUE_1" caption="A MemManage fault occurred during floating-point lazy state preservation"/>
      </value-group>
      <value-group name="MMARVALID">
        <value value="0" name="VALUE_0" caption="value in MMAR is not a valid fault address"/>
        <value value="1" name="VALUE_1" caption="MMAR holds a valid fault address"/>
      </value-group>
      <value-group name="IBUSERR">
        <value value="0" name="VALUE_0" caption="no instruction bus error"/>
        <value value="1" name="VALUE_1" caption="instruction bus error"/>
      </value-group>
      <value-group name="PRECISERR">
        <value value="0" name="VALUE_0" caption="no precise data bus error"/>
        <value value="1" name="VALUE_1" caption="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault"/>
      </value-group>
      <value-group name="IMPRECISERR">
        <value value="0" name="VALUE_0" caption="no imprecise data bus error"/>
        <value value="1" name="VALUE_1" caption="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error"/>
      </value-group>
      <value-group name="UNSTKERR">
        <value value="0" name="VALUE_0" caption="no unstacking fault"/>
        <value value="1" name="VALUE_1" caption="unstack for an exception return has caused one or more BusFaults"/>
      </value-group>
      <value-group name="STKERR">
        <value value="0" name="VALUE_0" caption="no stacking fault"/>
        <value value="1" name="VALUE_1" caption="stacking for an exception entry has caused one or more BusFaults"/>
      </value-group>
      <value-group name="LSPERR">
        <value value="0" name="VALUE_0" caption="No bus fault occurred during floating-point lazy state preservation"/>
        <value value="1" name="VALUE_1" caption="A bus fault occurred during floating-point lazy state preservation"/>
      </value-group>
      <value-group name="BFARVALID">
        <value value="0" name="VALUE_0" caption="value in BFAR is not a valid fault address"/>
        <value value="1" name="VALUE_1" caption="BFAR holds a valid fault address"/>
      </value-group>
      <value-group name="UNDEFINSTR">
        <value value="0" name="VALUE_0" caption="no undefined instruction UsageFault"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted to execute an undefined instruction"/>
      </value-group>
      <value-group name="INVSTATE">
        <value value="0" name="VALUE_0" caption="no invalid state UsageFault"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted to execute an instruction that makes illegal use of the EPSR"/>
      </value-group>
      <value-group name="INVPC">
        <value value="0" name="VALUE_0" caption="no invalid PC load UsageFault"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted an illegal load of EXC_RETURN to the PC"/>
      </value-group>
      <value-group name="NOCP">
        <value value="0" name="VALUE_0" caption="no UsageFault caused by attempting to access a coprocessor"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted to access a coprocessor"/>
      </value-group>
      <value-group name="UNALIGNED">
        <value value="0" name="VALUE_0" caption="no unaligned access fault, or unaligned access trapping not enabled"/>
        <value value="1" name="VALUE_1" caption="the processor has made an unaligned memory access"/>
      </value-group>
      <value-group name="DIVBYZERO">
        <value value="0" name="VALUE_0" caption="no divide by zero fault, or divide by zero trapping not enabled"/>
        <value value="1" name="VALUE_1" caption="the processor has executed an SDIV or UDIV instruction with a divisor of 0"/>
      </value-group>
      <value-group name="VECTTBL">
        <value value="0" name="VALUE_0" caption="no BusFault on vector table read"/>
        <value value="1" name="VALUE_1" caption="BusFault on vector table read"/>
      </value-group>
      <value-group name="FORCED">
        <value value="0" name="VALUE_0" caption="no forced HardFault"/>
        <value value="1" name="VALUE_1" caption="forced HardFault"/>
      </value-group>
      <value-group name="HALTED">
        <value value="0" name="VALUE_0" caption="No active halt request debug event"/>
        <value value="1" name="VALUE_1" caption="Halt request debug event active"/>
      </value-group>
      <value-group name="BKPT">
        <value value="0" name="VALUE_0" caption="No current breakpoint debug event"/>
        <value value="1" name="VALUE_1" caption="At least one current breakpoint debug event"/>
      </value-group>
      <value-group name="DWTTRAP">
        <value value="0" name="VALUE_0" caption="No current debug events generated by the DWT"/>
        <value value="1" name="VALUE_1" caption="At least one current debug event generated by the DWT"/>
      </value-group>
      <value-group name="VCATCH">
        <value value="0" name="VALUE_0" caption="No Vector catch triggered"/>
        <value value="1" name="VALUE_1" caption="Vector catch triggered"/>
      </value-group>
      <value-group name="EXTERNAL">
        <value value="0" name="VALUE_0" caption="No EDBGRQ debug event"/>
        <value value="1" name="VALUE_1" caption="EDBGRQ debug event"/>
      </value-group>
    </module>
    <module name="SysTick" caption="System timer">
      <register-group name="SysTick" caption="System timer">
        <register offset="0x00000000" size="4" name="CSR" initval="0x4" caption="SysTick Control and Status Register">
          <bitfield mask="0x00000001" name="ENABLE" values="ENABLE" caption="no description available"/>
          <bitfield mask="0x00000002" name="TICKINT" values="TICKINT" caption="no description available"/>
          <bitfield mask="0x00000004" name="CLKSOURCE" values="CLKSOURCE" caption="no description available"/>
          <bitfield mask="0x00010000" name="COUNTFLAG" caption="no description available"/>
        </register>
        <register offset="0x00000004" size="4" name="RVR" initval="0" caption="SysTick Reload Value Register">
          <bitfield mask="0x00ffffff" name="RELOAD" caption="Value to load into the SysTick Current Value Register when the counter reaches 0"/>
        </register>
        <register offset="0x00000008" size="4" name="CVR" initval="0" caption="SysTick Current Value Register">
          <bitfield mask="0x00ffffff" name="CURRENT" caption="Current value at the time the register is accessed"/>
        </register>
        <register offset="0x0000000c" size="4" name="CALIB" initval="0" caption="SysTick Calibration Value Register">
          <bitfield mask="0x00ffffff" name="TENMS" caption="Reload value to use for 10ms timing"/>
          <bitfield mask="0x40000000" name="SKEW" values="SKEW" caption="no description available"/>
          <bitfield mask="0x80000000" name="NOREF" values="NOREF" caption="no description available"/>
        </register>
      </register-group>
      <value-group name="ENABLE">
        <value value="0" name="VALUE_0" caption="counter disabled"/>
        <value value="1" name="VALUE_1" caption="counter enabled"/>
      </value-group>
      <value-group name="TICKINT">
        <value value="0" name="VALUE_0" caption="counting down to 0 does not assert the SysTick exception request"/>
        <value value="1" name="VALUE_1" caption="counting down to 0 asserts the SysTick exception request"/>
      </value-group>
      <value-group name="CLKSOURCE">
        <value value="0" name="VALUE_0" caption="external clock"/>
        <value value="1" name="VALUE_1" caption="processor clock"/>
      </value-group>
      <value-group name="SKEW">
        <value value="0" name="VALUE_0" caption="10ms calibration value is exact"/>
        <value value="1" name="VALUE_1" caption="10ms calibration value is inexact, because of the clock frequency"/>
      </value-group>
      <value-group name="NOREF">
        <value value="0" name="VALUE_0" caption="The reference clock is provided"/>
        <value value="1" name="VALUE_1" caption="The reference clock is not provided"/>
      </value-group>
    </module>
    <module name="NVIC" caption="Nested Vectored Interrupt Controller">
      <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
        <register offset="0x00000000" size="4" name="NVICISER0" initval="0" caption="Interrupt Set Enable Register n">
          <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
        </register>
        <register offset="0x00000004" size="4" name="NVICISER1" initval="0" caption="Interrupt Set Enable Register n">
          <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
        </register>
        <register offset="0x00000008" size="4" name="NVICISER2" initval="0" caption="Interrupt Set Enable Register n">
          <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
        </register>
        <register offset="0x0000000c" size="4" name="NVICISER3" initval="0" caption="Interrupt Set Enable Register n">
          <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
        </register>
        <register offset="0x00000080" size="4" name="NVICICER0" initval="0" caption="Interrupt Clear Enable Register n">
          <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
        </register>
        <register offset="0x00000084" size="4" name="NVICICER1" initval="0" caption="Interrupt Clear Enable Register n">
          <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
        </register>
        <register offset="0x00000088" size="4" name="NVICICER2" initval="0" caption="Interrupt Clear Enable Register n">
          <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
        </register>
        <register offset="0x0000008c" size="4" name="NVICICER3" initval="0" caption="Interrupt Clear Enable Register n">
          <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
        </register>
        <register offset="0x00000100" size="4" name="NVICISPR0" initval="0" caption="Interrupt Set Pending Register n">
          <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
        </register>
        <register offset="0x00000104" size="4" name="NVICISPR1" initval="0" caption="Interrupt Set Pending Register n">
          <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
        </register>
        <register offset="0x00000108" size="4" name="NVICISPR2" initval="0" caption="Interrupt Set Pending Register n">
          <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
        </register>
        <register offset="0x0000010c" size="4" name="NVICISPR3" initval="0" caption="Interrupt Set Pending Register n">
          <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
        </register>
        <register offset="0x00000180" size="4" name="NVICICPR0" initval="0" caption="Interrupt Clear Pending Register n">
          <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
        </register>
        <register offset="0x00000184" size="4" name="NVICICPR1" initval="0" caption="Interrupt Clear Pending Register n">
          <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
        </register>
        <register offset="0x00000188" size="4" name="NVICICPR2" initval="0" caption="Interrupt Clear Pending Register n">
          <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
        </register>
        <register offset="0x0000018c" size="4" name="NVICICPR3" initval="0" caption="Interrupt Clear Pending Register n">
          <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
        </register>
        <register offset="0x00000200" size="4" name="NVICIABR0" initval="0" caption="Interrupt Active bit Register n">
          <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
        </register>
        <register offset="0x00000204" size="4" name="NVICIABR1" initval="0" caption="Interrupt Active bit Register n">
          <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
        </register>
        <register offset="0x00000208" size="4" name="NVICIABR2" initval="0" caption="Interrupt Active bit Register n">
          <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
        </register>
        <register offset="0x0000020c" size="4" name="NVICIABR3" initval="0" caption="Interrupt Active bit Register n">
          <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
        </register>
        <register offset="0x00000300" size="1" name="NVICIP0" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI0" caption="Priority of interrupt 0"/>
        </register>
        <register offset="0x00000301" size="1" name="NVICIP1" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI1" caption="Priority of interrupt 1"/>
        </register>
        <register offset="0x00000302" size="1" name="NVICIP2" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI2" caption="Priority of interrupt 2"/>
        </register>
        <register offset="0x00000303" size="1" name="NVICIP3" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI3" caption="Priority of interrupt 3"/>
        </register>
        <register offset="0x00000304" size="1" name="NVICIP4" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI4" caption="Priority of interrupt 4"/>
        </register>
        <register offset="0x00000305" size="1" name="NVICIP5" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI5" caption="Priority of interrupt 5"/>
        </register>
        <register offset="0x00000306" size="1" name="NVICIP6" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI6" caption="Priority of interrupt 6"/>
        </register>
        <register offset="0x00000307" size="1" name="NVICIP7" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI7" caption="Priority of interrupt 7"/>
        </register>
        <register offset="0x00000308" size="1" name="NVICIP8" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI8" caption="Priority of interrupt 8"/>
        </register>
        <register offset="0x00000309" size="1" name="NVICIP9" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI9" caption="Priority of interrupt 9"/>
        </register>
        <register offset="0x0000030a" size="1" name="NVICIP10" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI10" caption="Priority of interrupt 10"/>
        </register>
        <register offset="0x0000030b" size="1" name="NVICIP11" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI11" caption="Priority of interrupt 11"/>
        </register>
        <register offset="0x0000030c" size="1" name="NVICIP12" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI12" caption="Priority of interrupt 12"/>
        </register>
        <register offset="0x0000030d" size="1" name="NVICIP13" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI13" caption="Priority of interrupt 13"/>
        </register>
        <register offset="0x0000030e" size="1" name="NVICIP14" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI14" caption="Priority of interrupt 14"/>
        </register>
        <register offset="0x0000030f" size="1" name="NVICIP15" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI15" caption="Priority of interrupt 15"/>
        </register>
        <register offset="0x00000310" size="1" name="NVICIP16" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI16" caption="Priority of interrupt 16"/>
        </register>
        <register offset="0x00000311" size="1" name="NVICIP17" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI17" caption="Priority of interrupt 17"/>
        </register>
        <register offset="0x00000312" size="1" name="NVICIP18" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI18" caption="Priority of interrupt 18"/>
        </register>
        <register offset="0x00000313" size="1" name="NVICIP19" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI19" caption="Priority of interrupt 19"/>
        </register>
        <register offset="0x00000314" size="1" name="NVICIP20" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI20" caption="Priority of interrupt 20"/>
        </register>
        <register offset="0x00000315" size="1" name="NVICIP21" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI21" caption="Priority of interrupt 21"/>
        </register>
        <register offset="0x00000316" size="1" name="NVICIP22" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI22" caption="Priority of interrupt 22"/>
        </register>
        <register offset="0x00000317" size="1" name="NVICIP23" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI23" caption="Priority of interrupt 23"/>
        </register>
        <register offset="0x00000318" size="1" name="NVICIP24" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI24" caption="Priority of interrupt 24"/>
        </register>
        <register offset="0x00000319" size="1" name="NVICIP25" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI25" caption="Priority of interrupt 25"/>
        </register>
        <register offset="0x0000031a" size="1" name="NVICIP26" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI26" caption="Priority of interrupt 26"/>
        </register>
        <register offset="0x0000031b" size="1" name="NVICIP27" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI27" caption="Priority of interrupt 27"/>
        </register>
        <register offset="0x0000031c" size="1" name="NVICIP28" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI28" caption="Priority of interrupt 28"/>
        </register>
        <register offset="0x0000031d" size="1" name="NVICIP29" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI29" caption="Priority of interrupt 29"/>
        </register>
        <register offset="0x0000031e" size="1" name="NVICIP30" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI30" caption="Priority of interrupt 30"/>
        </register>
        <register offset="0x0000031f" size="1" name="NVICIP31" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI31" caption="Priority of interrupt 31"/>
        </register>
        <register offset="0x00000320" size="1" name="NVICIP32" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI32" caption="Priority of interrupt 32"/>
        </register>
        <register offset="0x00000321" size="1" name="NVICIP33" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI33" caption="Priority of interrupt 33"/>
        </register>
        <register offset="0x00000322" size="1" name="NVICIP34" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI34" caption="Priority of interrupt 34"/>
        </register>
        <register offset="0x00000323" size="1" name="NVICIP35" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI35" caption="Priority of interrupt 35"/>
        </register>
        <register offset="0x00000324" size="1" name="NVICIP36" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI36" caption="Priority of interrupt 36"/>
        </register>
        <register offset="0x00000325" size="1" name="NVICIP37" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI37" caption="Priority of interrupt 37"/>
        </register>
        <register offset="0x00000326" size="1" name="NVICIP38" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI38" caption="Priority of interrupt 38"/>
        </register>
        <register offset="0x00000327" size="1" name="NVICIP39" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI39" caption="Priority of interrupt 39"/>
        </register>
        <register offset="0x00000328" size="1" name="NVICIP40" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI40" caption="Priority of interrupt 40"/>
        </register>
        <register offset="0x00000329" size="1" name="NVICIP41" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI41" caption="Priority of interrupt 41"/>
        </register>
        <register offset="0x0000032a" size="1" name="NVICIP42" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI42" caption="Priority of interrupt 42"/>
        </register>
        <register offset="0x0000032b" size="1" name="NVICIP43" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI43" caption="Priority of interrupt 43"/>
        </register>
        <register offset="0x0000032c" size="1" name="NVICIP44" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI44" caption="Priority of interrupt 44"/>
        </register>
        <register offset="0x0000032d" size="1" name="NVICIP45" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI45" caption="Priority of interrupt 45"/>
        </register>
        <register offset="0x0000032e" size="1" name="NVICIP46" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI46" caption="Priority of interrupt 46"/>
        </register>
        <register offset="0x0000032f" size="1" name="NVICIP47" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI47" caption="Priority of interrupt 47"/>
        </register>
        <register offset="0x00000330" size="1" name="NVICIP48" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI48" caption="Priority of interrupt 48"/>
        </register>
        <register offset="0x00000331" size="1" name="NVICIP49" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI49" caption="Priority of interrupt 49"/>
        </register>
        <register offset="0x00000332" size="1" name="NVICIP50" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI50" caption="Priority of interrupt 50"/>
        </register>
        <register offset="0x00000333" size="1" name="NVICIP51" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI51" caption="Priority of interrupt 51"/>
        </register>
        <register offset="0x00000334" size="1" name="NVICIP52" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI52" caption="Priority of interrupt 52"/>
        </register>
        <register offset="0x00000335" size="1" name="NVICIP53" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI53" caption="Priority of interrupt 53"/>
        </register>
        <register offset="0x00000336" size="1" name="NVICIP54" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI54" caption="Priority of interrupt 54"/>
        </register>
        <register offset="0x00000337" size="1" name="NVICIP55" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI55" caption="Priority of interrupt 55"/>
        </register>
        <register offset="0x00000338" size="1" name="NVICIP56" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI56" caption="Priority of interrupt 56"/>
        </register>
        <register offset="0x00000339" size="1" name="NVICIP57" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI57" caption="Priority of interrupt 57"/>
        </register>
        <register offset="0x0000033a" size="1" name="NVICIP58" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI58" caption="Priority of interrupt 58"/>
        </register>
        <register offset="0x0000033b" size="1" name="NVICIP59" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI59" caption="Priority of interrupt 59"/>
        </register>
        <register offset="0x0000033c" size="1" name="NVICIP60" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI60" caption="Priority of interrupt 60"/>
        </register>
        <register offset="0x0000033d" size="1" name="NVICIP61" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI61" caption="Priority of interrupt 61"/>
        </register>
        <register offset="0x0000033e" size="1" name="NVICIP62" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI62" caption="Priority of interrupt 62"/>
        </register>
        <register offset="0x0000033f" size="1" name="NVICIP63" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI63" caption="Priority of interrupt 63"/>
        </register>
        <register offset="0x00000340" size="1" name="NVICIP64" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI64" caption="Priority of interrupt 64"/>
        </register>
        <register offset="0x00000341" size="1" name="NVICIP65" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI65" caption="Priority of interrupt 65"/>
        </register>
        <register offset="0x00000342" size="1" name="NVICIP66" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI66" caption="Priority of interrupt 66"/>
        </register>
        <register offset="0x00000343" size="1" name="NVICIP67" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI67" caption="Priority of interrupt 67"/>
        </register>
        <register offset="0x00000344" size="1" name="NVICIP68" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI68" caption="Priority of interrupt 68"/>
        </register>
        <register offset="0x00000345" size="1" name="NVICIP69" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI69" caption="Priority of interrupt 69"/>
        </register>
        <register offset="0x00000346" size="1" name="NVICIP70" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI70" caption="Priority of interrupt 70"/>
        </register>
        <register offset="0x00000347" size="1" name="NVICIP71" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI71" caption="Priority of interrupt 71"/>
        </register>
        <register offset="0x00000348" size="1" name="NVICIP72" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI72" caption="Priority of interrupt 72"/>
        </register>
        <register offset="0x00000349" size="1" name="NVICIP73" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI73" caption="Priority of interrupt 73"/>
        </register>
        <register offset="0x0000034a" size="1" name="NVICIP74" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI74" caption="Priority of interrupt 74"/>
        </register>
        <register offset="0x0000034b" size="1" name="NVICIP75" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI75" caption="Priority of interrupt 75"/>
        </register>
        <register offset="0x0000034c" size="1" name="NVICIP76" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI76" caption="Priority of interrupt 76"/>
        </register>
        <register offset="0x0000034d" size="1" name="NVICIP77" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI77" caption="Priority of interrupt 77"/>
        </register>
        <register offset="0x0000034e" size="1" name="NVICIP78" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI78" caption="Priority of interrupt 78"/>
        </register>
        <register offset="0x0000034f" size="1" name="NVICIP79" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI79" caption="Priority of interrupt 79"/>
        </register>
        <register offset="0x00000350" size="1" name="NVICIP80" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI80" caption="Priority of interrupt 80"/>
        </register>
        <register offset="0x00000351" size="1" name="NVICIP81" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI81" caption="Priority of interrupt 81"/>
        </register>
        <register offset="0x00000352" size="1" name="NVICIP82" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI82" caption="Priority of interrupt 82"/>
        </register>
        <register offset="0x00000353" size="1" name="NVICIP83" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI83" caption="Priority of interrupt 83"/>
        </register>
        <register offset="0x00000354" size="1" name="NVICIP84" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI84" caption="Priority of interrupt 84"/>
        </register>
        <register offset="0x00000355" size="1" name="NVICIP85" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI85" caption="Priority of interrupt 85"/>
        </register>
        <register offset="0x00000356" size="1" name="NVICIP86" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI86" caption="Priority of interrupt 86"/>
        </register>
        <register offset="0x00000357" size="1" name="NVICIP87" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI87" caption="Priority of interrupt 87"/>
        </register>
        <register offset="0x00000358" size="1" name="NVICIP88" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI88" caption="Priority of interrupt 88"/>
        </register>
        <register offset="0x00000359" size="1" name="NVICIP89" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI89" caption="Priority of interrupt 89"/>
        </register>
        <register offset="0x0000035a" size="1" name="NVICIP90" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI90" caption="Priority of interrupt 90"/>
        </register>
        <register offset="0x0000035b" size="1" name="NVICIP91" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI91" caption="Priority of interrupt 91"/>
        </register>
        <register offset="0x0000035c" size="1" name="NVICIP92" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI92" caption="Priority of interrupt 92"/>
        </register>
        <register offset="0x0000035d" size="1" name="NVICIP93" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI93" caption="Priority of interrupt 93"/>
        </register>
        <register offset="0x0000035e" size="1" name="NVICIP94" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI94" caption="Priority of interrupt 94"/>
        </register>
        <register offset="0x0000035f" size="1" name="NVICIP95" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI95" caption="Priority of interrupt 95"/>
        </register>
        <register offset="0x00000360" size="1" name="NVICIP96" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI96" caption="Priority of interrupt 96"/>
        </register>
        <register offset="0x00000361" size="1" name="NVICIP97" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI97" caption="Priority of interrupt 97"/>
        </register>
        <register offset="0x00000362" size="1" name="NVICIP98" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI98" caption="Priority of interrupt 98"/>
        </register>
        <register offset="0x00000363" size="1" name="NVICIP99" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI99" caption="Priority of interrupt 99"/>
        </register>
        <register offset="0x00000364" size="1" name="NVICIP100" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI100" caption="Priority of interrupt 100"/>
        </register>
        <register offset="0x00000365" size="1" name="NVICIP101" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI101" caption="Priority of interrupt 101"/>
        </register>
        <register offset="0x00000366" size="1" name="NVICIP102" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI102" caption="Priority of interrupt 102"/>
        </register>
        <register offset="0x00000367" size="1" name="NVICIP103" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI103" caption="Priority of interrupt 103"/>
        </register>
        <register offset="0x00000368" size="1" name="NVICIP104" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI104" caption="Priority of interrupt 104"/>
        </register>
        <register offset="0x00000369" size="1" name="NVICIP105" initval="0" caption="Interrupt Priority Register n">
          <bitfield mask="0x000000ff" name="PRI105" caption="Priority of interrupt 105"/>
        </register>
        <register offset="0x00000e00" size="4" name="NVICSTIR" initval="0" caption="Software Trigger Interrupt Register">
          <bitfield mask="0x000001ff" name="INTID" caption="Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3."/>
        </register>
      </register-group>
    </module>
    <module name="MPU" caption="Memory Protection Unit Registers">
      <register-group name="MPU" caption="Memory Protection Unit">
        <register offset="0x00000000" size="4" name="MPU_TYPE" initval="0x00001000" caption="MPU Type Register">
          <bitfield mask="0x00000001" name="SEPARATE" caption="Indicates support for unified or separate instruction and date memory maps."/>
          <bitfield mask="0x0000FF00" name="DREGION" caption="Indicates the number of supported MPU instruction regions."/>
          <bitfield mask="0x00FF0000" name="IREGION" caption="Indicates the number of supported MPU data regions."/>
        </register>
        <register offset="0x00000004" size="4" name="MPU_CTRL" initval="0x00000000" caption="MPU Control Register">
          <bitfield mask="0x00000001" name="ENABLE" caption="Enables the MPU"/>
          <bitfield mask="0x00000002" name="HFNMIENA" caption="Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers."/>
          <bitfield mask="0x00000004" name="PRIVDEFENA" caption="Enables privileged software access to the default memory map."/>
        </register>
        <register offset="0x00000008" size="4" name="MPU_RNR" caption="MPU Region Number Register">
          <bitfield mask="0x000000FF" name="REGION" caption="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers."/>
        </register>
        <register offset="0x0000000C" size="4" name="MPU_RBAR" caption="MPU Region Base Address Register">
          <bitfield mask="0x0000000F" name="REGION" caption="MPU region field."/>
          <bitfield mask="0x00000010" name="VALID" caption="MPU Region Number valid bit."/>
          <bitfield mask="0xFFFFFFE0" name="ADDR" caption="Region base address field."/>
        </register>
        <register offset="0x00000010" size="4" name="MPU_RASR" caption="MPU Region Attribute and Size Register">
          <bitfield mask="0x00000001" name="ENABLE" caption="Region enable bit."/>
          <bitfield mask="0x0000003E" name="SIZE" caption="Specifies the size of the MPU protection region."/>
          <bitfield mask="0x0000FF00" name="SRD" caption="Subregion disable bits."/>
          <bitfield mask="0x00010000" name="B" caption="MPU access permission attributes."/>
          <bitfield mask="0x00020000" name="C" caption="MPU access permission attributes."/>
          <bitfield mask="0x00040000" name="S" caption="Shareable bit."/>
          <bitfield mask="0x00380000" name="TEX" caption="MPU access permission attributes."/>
          <bitfield mask="0x07000000" name="AP" caption="Access permission field."/>
          <bitfield mask="0x10000000" name="XN" caption="Instruction access disable bit."/>
        </register>
      </register-group>
    </module>
    <module name="FPU" caption="Floating Point Unit Registers">
      <register-group name="FPU" caption="Floating Point Unit">
        <register offset="0x00000000" size="4" name="FPCCR" initval="0xC0000000" caption="Floating-point Context Control Register">
          <bitfield mask="0x00000001" name="LSPACT" caption="Lazy state preservation is active. Floating-point stack frame has been allocated but saving state to it has been deferred."/>
          <bitfield mask="0x00000002" name="USER" caption="Privilege level was user when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000008" name="THREAD" caption="Mode was Thread Mode when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000010" name="HFRDY" caption="Priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000020" name="MMRDY" caption="MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000040" name="BFRDY" caption="BusFault is enabled and priority permitted setting the BusFault handler to the pending state when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000100" name="MONRDY" caption="DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated."/>
          <bitfield mask="0x40000000" name="LSPEN" caption="Enable automatic lazy state preservation for floating-point context."/>
          <bitfield mask="0x80000000" name="ASPEN" caption="Enables CONTROL.FPCA setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit."/>
        </register>
        <register offset="0x00000004" size="4" name="FPCAR" caption="Floating-point Context Address Register">
          <bitfield mask="0xFFFFFFF8" name="ADDRESS" caption="The location of the unpopulated floating-point register space allocated on an exception stack frame."/>
        </register>
        <register offset="0x00000008" size="4" name="FPDSCR" initval="0x00000000" caption="Floating-point Default Status Control Register">
          <bitfield mask="0x00C00000" name="RMode" caption="Default value for FPSCR.RMode."/>
          <bitfield mask="0x01000000" name="FZ" caption="Default value for FPSCR.FZ."/>
          <bitfield mask="0x02000000" name="DN" caption="Default value for FPSCR.DN."/>
          <bitfield mask="0x04000000" name="AHP" caption="Default value for FPSCR.AHP."/>
        </register>
      </register-group>
    </module>
    <module name="EBI" id="A" version="A"/>
    <module name="LPM_WAKEUP"/>
    <module name="OSCILLATOR"/>
    <module name="PORT_CAPTURE"/>
    <module name="FLASH_MEMORY"/>
    <module name="DEBUG"/>
    <module name="TRACE_DEBUG_PORT"/>
  </modules>
  <pinouts>
    <pinout name="TFBGA_LFBGA_144">
      <pin position="A1" pad="PE1"/>
      <pin position="A2" pad="PB9"/>
      <pin position="A3" pad="PB8"/>
      <pin position="A4" pad="HSDP"/>
      <pin position="A5" pad="PD2"/>
      <pin position="A6" pad="PA29"/>
      <pin position="A7" pad="PC21"/>
      <pin position="A8" pad="PD6"/>
      <pin position="A9" pad="PC20"/>
      <pin position="A10" pad="PA30"/>
      <pin position="A11" pad="PD15"/>
      <pin position="A12" pad="PB4"/>
      <pin position="B1" pad="PE2"/>
      <pin position="B2" pad="PB13"/>
      <pin position="B3" pad="VDDUTMIC"/>
      <pin position="B4" pad="HSDM"/>
      <pin position="B5" pad="PD1"/>
      <pin position="B6" pad="PC24"/>
      <pin position="B7" pad="PD3"/>
      <pin position="B8" pad="PD7"/>
      <pin position="B9" pad="PA6"/>
      <pin position="B10" pad="PC18"/>
      <pin position="B11" pad="JTAGSEL"/>
      <pin position="B12" pad="PC17"/>
      <pin position="C1" pad="VDDIN"/>
      <pin position="C2" pad="PE0"/>
      <pin position="C3" pad="VDDOUT"/>
      <pin position="C4" pad="VBG"/>
      <pin position="C5" pad="PC25"/>
      <pin position="C6" pad="PC23"/>
      <pin position="C7" pad="PC22"/>
      <pin position="C8" pad="PA31"/>
      <pin position="C9" pad="PA28"/>
      <pin position="C10" pad="PB5"/>
      <pin position="C11" pad="PA0"/>
      <pin position="C12" pad="PD10"/>
      <pin position="D1" pad="ADVREFP"/>
      <pin position="D2" pad="ADVREFN"/>
      <pin position="D3" pad="PD31"/>
      <pin position="D4" pad="PD0"/>
      <pin position="D5" pad="GNDANA"/>
      <pin position="D6" pad="PD4"/>
      <pin position="D7" pad="PD5"/>
      <pin position="D8" pad="PC19"/>
      <pin position="D9" pad="PD9"/>
      <pin position="D10" pad="PD29"/>
      <pin position="D11" pad="PC16"/>
      <pin position="D12" pad="PA1"/>
      <pin position="E1" pad="PC31"/>
      <pin position="E2" pad="PC27"/>
      <pin position="E3" pad="PE3"/>
      <pin position="E4" pad="PC0"/>
      <pin position="E5" pad="GNDUTMI"/>
      <pin position="E6" pad="GNDPLLUSB"/>
      <pin position="E7" pad="VDDUTMII"/>
      <pin position="E8" pad="VDDCORE"/>
      <pin position="E9" pad="PD8"/>
      <pin position="E10" pad="PC14"/>
      <pin position="E11" pad="PD11"/>
      <pin position="E12" pad="PA2"/>
      <pin position="F1" pad="PC30"/>
      <pin position="F2" pad="PC26"/>
      <pin position="F3" pad="PC29"/>
      <pin position="F4" pad="PC12"/>
      <pin position="F5" pad="GND"/>
      <pin position="F6" pad="GND"/>
      <pin position="F7" pad="GNDPLL"/>
      <pin position="F8" pad="VDDPLLUSB"/>
      <pin position="F9" pad="PB7"/>
      <pin position="F10" pad="PC10"/>
      <pin position="F11" pad="PC11"/>
      <pin position="F12" pad="PA3"/>
      <pin position="G1" pad="PC15"/>
      <pin position="G2" pad="PC13"/>
      <pin position="G3" pad="PB1"/>
      <pin position="G4" pad="GND"/>
      <pin position="G5" pad="GND"/>
      <pin position="G6" pad="GND"/>
      <pin position="G7" pad="GND"/>
      <pin position="G8" pad="VDDIO"/>
      <pin position="G9" pad="PD13"/>
      <pin position="G10" pad="PD12"/>
      <pin position="G11" pad="PC9"/>
      <pin position="G12" pad="PB12"/>
      <pin position="H1" pad="PA19"/>
      <pin position="H2" pad="PA18"/>
      <pin position="H3" pad="PA20"/>
      <pin position="H4" pad="PB0"/>
      <pin position="H5" pad="VDDCORE"/>
      <pin position="H6" pad="VDDIO"/>
      <pin position="H7" pad="VDDIO"/>
      <pin position="H8" pad="VDDCORE"/>
      <pin position="H9" pad="PD21"/>
      <pin position="H10" pad="PD14"/>
      <pin position="H11" pad="TST"/>
      <pin position="H12" pad="NRST"/>
      <pin position="J1" pad="PA17"/>
      <pin position="J2" pad="PB2"/>
      <pin position="J3" pad="PB3"/>
      <pin position="J4" pad="PC1"/>
      <pin position="J5" pad="PC4"/>
      <pin position="J6" pad="PD27"/>
      <pin position="J7" pad="VDDPLL"/>
      <pin position="J8" pad="PA26"/>
      <pin position="J9" pad="PA11"/>
      <pin position="J10" pad="PA27"/>
      <pin position="J11" pad="PB6"/>
      <pin position="J12" pad="PC8"/>
      <pin position="K1" pad="PE4"/>
      <pin position="K2" pad="PA21"/>
      <pin position="K3" pad="PA22"/>
      <pin position="K4" pad="PC2"/>
      <pin position="K5" pad="PA16"/>
      <pin position="K6" pad="PA14"/>
      <pin position="K7" pad="PC6"/>
      <pin position="K8" pad="PA25"/>
      <pin position="K9" pad="PD20"/>
      <pin position="K10" pad="PD28"/>
      <pin position="K11" pad="PD16"/>
      <pin position="K12" pad="PA4"/>
      <pin position="L1" pad="PE5"/>
      <pin position="L2" pad="PA7"/>
      <pin position="L3" pad="PC3"/>
      <pin position="L4" pad="PA23"/>
      <pin position="L5" pad="PA15"/>
      <pin position="L6" pad="PD26"/>
      <pin position="L7" pad="PA24"/>
      <pin position="L8" pad="PC5"/>
      <pin position="L9" pad="PA10"/>
      <pin position="L10" pad="PA12"/>
      <pin position="L11" pad="PD17"/>
      <pin position="L12" pad="PC28"/>
      <pin position="M1" pad="PD30"/>
      <pin position="M2" pad="PA8"/>
      <pin position="M3" pad="PA13"/>
      <pin position="M4" pad="PC7"/>
      <pin position="M5" pad="PD25"/>
      <pin position="M6" pad="PD24"/>
      <pin position="M7" pad="PD23"/>
      <pin position="M8" pad="PD22"/>
      <pin position="M9" pad="PD19"/>
      <pin position="M10" pad="PD18"/>
      <pin position="M11" pad="PA5"/>
      <pin position="M12" pad="PA9"/>
    </pinout>
    <pinout name="LQFP144">
      <pin position="102" pad="PA0"/>
      <pin position="99" pad="PA1"/>
      <pin position="93" pad="PA2"/>
      <pin position="91" pad="PA3"/>
      <pin position="77" pad="PA4"/>
      <pin position="73" pad="PA5"/>
      <pin position="114" pad="PA6"/>
      <pin position="35" pad="PA7"/>
      <pin position="36" pad="PA8"/>
      <pin position="75" pad="PA9"/>
      <pin position="66" pad="PA10"/>
      <pin position="64" pad="PA11"/>
      <pin position="68" pad="PA12"/>
      <pin position="42" pad="PA13"/>
      <pin position="51" pad="PA14"/>
      <pin position="49" pad="PA15"/>
      <pin position="45" pad="PA16"/>
      <pin position="25" pad="PA17"/>
      <pin position="24" pad="PA18"/>
      <pin position="23" pad="PA19"/>
      <pin position="22" pad="PA20"/>
      <pin position="32" pad="PA21"/>
      <pin position="37" pad="PA22"/>
      <pin position="46" pad="PA23"/>
      <pin position="56" pad="PA24"/>
      <pin position="59" pad="PA25"/>
      <pin position="62" pad="PA26"/>
      <pin position="70" pad="PA27"/>
      <pin position="112" pad="PA28"/>
      <pin position="129" pad="PA29"/>
      <pin position="116" pad="PA30"/>
      <pin position="118" pad="PA31"/>
      <pin position="21" pad="PB0"/>
      <pin position="20" pad="PB1"/>
      <pin position="26" pad="PB2"/>
      <pin position="31" pad="PB3"/>
      <pin position="105" pad="PB4"/>
      <pin position="109" pad="PB5"/>
      <pin position="79" pad="PB6"/>
      <pin position="89" pad="PB7"/>
      <pin position="141" pad="PB8"/>
      <pin position="142" pad="PB9"/>
      <pin position="87" pad="PB12"/>
      <pin position="144" pad="PB13"/>
      <pin position="11" pad="PC0"/>
      <pin position="38" pad="PC1"/>
      <pin position="39" pad="PC2"/>
      <pin position="40" pad="PC3"/>
      <pin position="41" pad="PC4"/>
      <pin position="58" pad="PC5"/>
      <pin position="54" pad="PC6"/>
      <pin position="48" pad="PC7"/>
      <pin position="82" pad="PC8"/>
      <pin position="86" pad="PC9"/>
      <pin position="90" pad="PC10"/>
      <pin position="94" pad="PC11"/>
      <pin position="17" pad="PC12"/>
      <pin position="19" pad="PC13"/>
      <pin position="97" pad="PC14"/>
      <pin position="18" pad="PC15"/>
      <pin position="100" pad="PC16"/>
      <pin position="103" pad="PC17"/>
      <pin position="111" pad="PC18"/>
      <pin position="117" pad="PC19"/>
      <pin position="120" pad="PC20"/>
      <pin position="122" pad="PC21"/>
      <pin position="124" pad="PC22"/>
      <pin position="127" pad="PC23"/>
      <pin position="130" pad="PC24"/>
      <pin position="133" pad="PC25"/>
      <pin position="13" pad="PC26"/>
      <pin position="12" pad="PC27"/>
      <pin position="76" pad="PC28"/>
      <pin position="16" pad="PC29"/>
      <pin position="15" pad="PC30"/>
      <pin position="14" pad="PC31"/>
      <pin position="1" pad="PD0"/>
      <pin position="132" pad="PD1"/>
      <pin position="131" pad="PD2"/>
      <pin position="128" pad="PD3"/>
      <pin position="126" pad="PD4"/>
      <pin position="125" pad="PD5"/>
      <pin position="121" pad="PD6"/>
      <pin position="119" pad="PD7"/>
      <pin position="113" pad="PD8"/>
      <pin position="110" pad="PD9"/>
      <pin position="101" pad="PD10"/>
      <pin position="98" pad="PD11"/>
      <pin position="92" pad="PD12"/>
      <pin position="88" pad="PD13"/>
      <pin position="84" pad="PD14"/>
      <pin position="106" pad="PD15"/>
      <pin position="78" pad="PD16"/>
      <pin position="74" pad="PD17"/>
      <pin position="69" pad="PD18"/>
      <pin position="67" pad="PD19"/>
      <pin position="65" pad="PD20"/>
      <pin position="63" pad="PD21"/>
      <pin position="60" pad="PD22"/>
      <pin position="57" pad="PD23"/>
      <pin position="55" pad="PD24"/>
      <pin position="52" pad="PD25"/>
      <pin position="53" pad="PD26"/>
      <pin position="47" pad="PD27"/>
      <pin position="71" pad="PD28"/>
      <pin position="108" pad="PD29"/>
      <pin position="34" pad="PD30"/>
      <pin position="2" pad="PD31"/>
      <pin position="4" pad="PE0"/>
      <pin position="6" pad="PE1"/>
      <pin position="7" pad="PE2"/>
      <pin position="10" pad="PE3"/>
      <pin position="27" pad="PE4"/>
      <pin position="28" pad="PE5"/>
      <pin position="3" pad="VDDOUT"/>
      <pin position="5" pad="VDDIN"/>
      <pin position="8" pad="VREFN"/>
      <pin position="9" pad="VREFP"/>
      <pin position="83" pad="NRST"/>
      <pin position="85" pad="TST"/>
      <pin position="30" pad="VDDIO"/>
      <pin position="43" pad="VDDIO"/>
      <pin position="72" pad="VDDIO"/>
      <pin position="80" pad="VDDIO"/>
      <pin position="96" pad="VDDIO"/>
      <pin position="104" pad="JTAGSEL"/>
      <pin position="29" pad="VDDCORE"/>
      <pin position="33" pad="VDDCORE"/>
      <pin position="50" pad="VDDCORE"/>
      <pin position="81" pad="VDDCORE"/>
      <pin position="107" pad="VDDCORE"/>
      <pin position="123" pad="VDDPLL"/>
      <pin position="134" pad="VDDUTMII"/>
      <pin position="136" pad="HSDM"/>
      <pin position="137" pad="HSDP"/>
      <pin position="44" pad="GND"/>
      <pin position="61" pad="GND"/>
      <pin position="95" pad="GND"/>
      <pin position="115" pad="GND"/>
      <pin position="135" pad="GND"/>
      <pin position="138" pad="GND"/>
      <pin position="139" pad="VDDUTMIC"/>
      <pin position="140" pad="VBG"/>
      <pin position="143" pad="VDDPLLUSB"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
