Analysis & Synthesis report for test3
Tue Dec 12 03:27:12 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |test3|nxt_state
  9. State Machine - |test3|state
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |test3
 15. Parameter Settings for User Entity Instance: pro_7segment_decoder:pro_7sd
 16. Parameter Settings for User Entity Instance: pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component
 17. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div3
 18. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div5
 19. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div4
 20. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div8
 22. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div6
 23. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div12
 24. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div9
 25. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div11
 26. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div13
 27. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult1
 28. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult3
 29. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult4
 30. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult6
 31. Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult7
 32. altpll Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen"
 35. Port Connectivity Checks: "pro_7segment_decoder:pro_7sd"
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 12 03:27:12 2017   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; test3                                   ;
; Top-level Entity Name              ; test3                                   ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 841                                     ;
;     Total combinational functions  ; 829                                     ;
;     Dedicated logic registers      ; 40                                      ;
; Total registers                    ; 40                                      ;
; Total pins                         ; 49                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; test3              ; test3              ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; pro_7segment_decoder.v           ; yes             ; User Verilog HDL File        ; D:/Workspace/Altera_Quartus_Workspace/test3/pro_7segment_decoder.v     ;
; bcd_7segment.v                   ; yes             ; User Verilog HDL File        ; D:/Workspace/Altera_Quartus_Workspace/test3/bcd_7segment.v             ;
; test3.v                          ; yes             ; User Verilog HDL File        ; D:/Workspace/Altera_Quartus_Workspace/test3/test3.v                    ;
; my_clock_gen.v                   ; yes             ; User Wizard-Generated File   ; D:/Workspace/Altera_Quartus_Workspace/test3/my_clock_gen.v             ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf            ;
; db/lpm_divide_nfm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/lpm_divide_nfm.tdf      ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/sign_div_unsign_1nh.tdf ;
; db/alt_u_div_45f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/alt_u_div_45f.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/add_sub_mkc.tdf         ;
; db/lpm_divide_tcm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/lpm_divide_tcm.tdf      ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/sign_div_unsign_7kh.tdf ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/alt_u_div_gve.tdf       ;
; db/lpm_divide_rfm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/lpm_divide_rfm.tdf      ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/sign_div_unsign_5nh.tdf ;
; db/alt_u_div_c5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/alt_u_div_c5f.tdf       ;
; db/lpm_divide_hem.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/lpm_divide_hem.tdf      ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/sign_div_unsign_rlh.tdf ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/alt_u_div_o2f.tdf       ;
; db/lpm_divide_dem.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/lpm_divide_dem.tdf      ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/sign_div_unsign_nlh.tdf ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/alt_u_div_g2f.tdf       ;
; db/lpm_divide_aem.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/lpm_divide_aem.tdf      ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/sign_div_unsign_klh.tdf ;
; db/alt_u_div_a2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/alt_u_div_a2f.tdf       ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/lpm_divide_0dm.tdf      ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/sign_div_unsign_akh.tdf ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Workspace/Altera_Quartus_Workspace/test3/db/alt_u_div_mve.tdf       ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf              ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/multcore.tdf              ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf              ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf              ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimated Total logic elements              ; 841                                       ;
;                                             ;                                           ;
; Total combinational functions               ; 829                                       ;
; Logic element usage by number of LUT inputs ;                                           ;
;     -- 4 input functions                    ; 306                                       ;
;     -- 3 input functions                    ; 251                                       ;
;     -- <=2 input functions                  ; 272                                       ;
;                                             ;                                           ;
; Logic elements by mode                      ;                                           ;
;     -- normal mode                          ; 559                                       ;
;     -- arithmetic mode                      ; 270                                       ;
;                                             ;                                           ;
; Total registers                             ; 40                                        ;
;     -- Dedicated logic registers            ; 40                                        ;
;     -- I/O registers                        ; 0                                         ;
;                                             ;                                           ;
; I/O pins                                    ; 49                                        ;
; Total PLLs                                  ; 1                                         ;
; Maximum fan-out node                        ; pro_7segment_decoder:pro_7sd|digit_1[0]~0 ;
; Maximum fan-out                             ; 109                                       ;
; Total fan-out                               ; 2587                                      ;
; Average fan-out                             ; 2.81                                      ;
+---------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test3                                    ; 829 (15)          ; 40 (14)      ; 0           ; 0            ; 0       ; 0         ; 49   ; 0            ; |test3                                                                                                                               ; work         ;
;    |pro_7segment_decoder:pro_7sd|         ; 814 (232)         ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd                                                                                                  ;              ;
;       |bcd_7segment:bcd_7segment_1000|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1000                                                                   ;              ;
;       |bcd_7segment:bcd_7segment_100|     ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_100                                                                    ;              ;
;       |bcd_7segment:bcd_7segment_10|      ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_10                                                                     ;              ;
;       |bcd_7segment:bcd_7segment_1|       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1                                                                      ;              ;
;       |lpm_divide:Div11|                  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div11                                                                                 ;              ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated                                                   ;              ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                       ;              ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div11|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider ;              ;
;       |lpm_divide:Div12|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div12                                                                                 ;              ;
;          |lpm_divide_tcm:auto_generated|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_tcm:auto_generated                                                   ;              ;
;             |sign_div_unsign_7kh:divider| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                       ;              ;
;                |alt_u_div_gve:divider|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider ;              ;
;       |lpm_divide:Div13|                  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div13                                                                                 ;              ;
;          |lpm_divide_0dm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated                                                   ;              ;
;             |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;                |alt_u_div_mve:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div13|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider ;              ;
;       |lpm_divide:Div2|                   ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div2                                                                                  ;              ;
;          |lpm_divide_rfm:auto_generated|  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated                                                    ;              ;
;             |sign_div_unsign_5nh:divider| ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                        ;              ;
;                |alt_u_div_c5f:divider|    ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider  ;              ;
;       |lpm_divide:Div3|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div3                                                                                  ;              ;
;          |lpm_divide_nfm:auto_generated|  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div3|lpm_divide_nfm:auto_generated                                                    ;              ;
;             |sign_div_unsign_1nh:divider| ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div3|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;                |alt_u_div_45f:divider|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div3|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider  ;              ;
;       |lpm_divide:Div4|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div4                                                                                  ;              ;
;          |lpm_divide_tcm:auto_generated|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div4|lpm_divide_tcm:auto_generated                                                    ;              ;
;             |sign_div_unsign_7kh:divider| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div4|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                        ;              ;
;                |alt_u_div_gve:divider|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div4|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider  ;              ;
;       |lpm_divide:Div5|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div5                                                                                  ;              ;
;          |lpm_divide_tcm:auto_generated|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div5|lpm_divide_tcm:auto_generated                                                    ;              ;
;             |sign_div_unsign_7kh:divider| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div5|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                        ;              ;
;                |alt_u_div_gve:divider|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div5|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider  ;              ;
;       |lpm_divide:Div6|                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div6                                                                                  ;              ;
;          |lpm_divide_rfm:auto_generated|  ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div6|lpm_divide_rfm:auto_generated                                                    ;              ;
;             |sign_div_unsign_5nh:divider| ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div6|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                        ;              ;
;                |alt_u_div_c5f:divider|    ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div6|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider  ;              ;
;       |lpm_divide:Div8|                   ; 139 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div8                                                                                  ;              ;
;          |lpm_divide_hem:auto_generated|  ; 139 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated                                                    ;              ;
;             |sign_div_unsign_rlh:divider| ; 139 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                        ;              ;
;                |alt_u_div_o2f:divider|    ; 139 (139)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider  ;              ;
;       |lpm_divide:Div9|                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div9                                                                                  ;              ;
;          |lpm_divide_dem:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div9|lpm_divide_dem:auto_generated                                                    ;              ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div9|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                        ;              ;
;                |alt_u_div_g2f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_divide:Div9|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider  ;              ;
;       |lpm_mult:Mult3|                    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_mult:Mult3                                                                                   ;              ;
;          |multcore:mult_core|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_mult:Mult3|multcore:mult_core                                                                ;              ;
;       |lpm_mult:Mult4|                    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_mult:Mult4                                                                                   ;              ;
;          |multcore:mult_core|             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_mult:Mult4|multcore:mult_core                                                                ;              ;
;       |lpm_mult:Mult6|                    ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_mult:Mult6                                                                                   ;              ;
;          |multcore:mult_core|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core                                                                ;              ;
;       |lpm_mult:Mult7|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_mult:Mult7                                                                                   ;              ;
;          |multcore:mult_core|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|lpm_mult:Mult7|multcore:mult_core                                                                ;              ;
;       |my_clock_gen:clock_gen|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen                                                                           ;              ;
;          |altpll:altpll_component|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test3|pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component                                                   ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |test3|nxt_state                                                                                      ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; nxt_state.S7 ; nxt_state.S6 ; nxt_state.S5 ; nxt_state.S4 ; nxt_state.S3 ; nxt_state.S2 ; nxt_state.S1 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; nxt_state.S1 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; nxt_state.S2 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; nxt_state.S3 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; nxt_state.S4 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; nxt_state.S5 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; nxt_state.S6 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; nxt_state.S7 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |test3|state                                                          ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S3 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S4 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S5 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S6 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S7 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; pro_7segment_decoder:pro_7sd|digit_10~0                ;   ;
; pro_7segment_decoder:pro_7sd|digit_10~1                ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; nxt_state~4                           ; Lost fanout        ;
; nxt_state~5                           ; Lost fanout        ;
; nxt_state~6                           ; Lost fanout        ;
; state~4                               ; Lost fanout        ;
; state~5                               ; Lost fanout        ;
; state~6                               ; Lost fanout        ;
; Total Number of Removed Registers = 6 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 40    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|mod_100[7]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|Add13         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|Add13         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|Add13         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|digit_1000[1] ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|digit_1[3]    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|digit_100[0]  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|digit_10[2]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|mod_1000[0]   ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |test3|pro_7segment_decoder:pro_7sd|mod_1000[10]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |test3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IdlE           ; 000   ; Unsigned Binary                              ;
; donE           ; 001   ; Unsigned Binary                              ;
; run            ; 010   ; Unsigned Binary                              ;
; SW_FULL        ; 011   ; Unsigned Binary                              ;
; Src_Adr        ; 100   ; Unsigned Binary                              ;
; Dst_Adr        ; 101   ; Unsigned Binary                              ;
; Data_16        ; 110   ; Unsigned Binary                              ;
; S1             ; 000   ; Unsigned Binary                              ;
; S2             ; 001   ; Unsigned Binary                              ;
; S3             ; 010   ; Unsigned Binary                              ;
; S4             ; 11    ; Unsigned Binary                              ;
; S5             ; 100   ; Unsigned Binary                              ;
; S6             ; 101   ; Unsigned Binary                              ;
; S7             ; 110   ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pro_7segment_decoder:pro_7sd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; IdlE           ; 000   ; Unsigned Binary                                  ;
; donE           ; 001   ; Unsigned Binary                                  ;
; run            ; 010   ; Unsigned Binary                                  ;
; SW_FULL        ; 011   ; Unsigned Binary                                  ;
; Src_Adr        ; 100   ; Unsigned Binary                                  ;
; Dst_Adr        ; 101   ; Unsigned Binary                                  ;
; Data_16        ; 110   ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                 ;
+-------------------------------+-------------------+----------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                              ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                              ;
; LOCK_LOW                      ; 1                 ; Untyped                                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                              ;
; SKIP_VCO                      ; OFF               ; Untyped                                                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                              ;
; BANDWIDTH                     ; 0                 ; Untyped                                                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                       ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                                                       ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                              ;
; VCO_MIN                       ; 0                 ; Untyped                                                              ;
; VCO_MAX                       ; 0                 ; Untyped                                                              ;
; VCO_CENTER                    ; 0                 ; Untyped                                                              ;
; PFD_MIN                       ; 0                 ; Untyped                                                              ;
; PFD_MAX                       ; 0                 ; Untyped                                                              ;
; M_INITIAL                     ; 0                 ; Untyped                                                              ;
; M                             ; 0                 ; Untyped                                                              ;
; N                             ; 1                 ; Untyped                                                              ;
; M2                            ; 1                 ; Untyped                                                              ;
; N2                            ; 1                 ; Untyped                                                              ;
; SS                            ; 1                 ; Untyped                                                              ;
; C0_HIGH                       ; 0                 ; Untyped                                                              ;
; C1_HIGH                       ; 0                 ; Untyped                                                              ;
; C2_HIGH                       ; 0                 ; Untyped                                                              ;
; C3_HIGH                       ; 0                 ; Untyped                                                              ;
; C4_HIGH                       ; 0                 ; Untyped                                                              ;
; C5_HIGH                       ; 0                 ; Untyped                                                              ;
; C6_HIGH                       ; 0                 ; Untyped                                                              ;
; C7_HIGH                       ; 0                 ; Untyped                                                              ;
; C8_HIGH                       ; 0                 ; Untyped                                                              ;
; C9_HIGH                       ; 0                 ; Untyped                                                              ;
; C0_LOW                        ; 0                 ; Untyped                                                              ;
; C1_LOW                        ; 0                 ; Untyped                                                              ;
; C2_LOW                        ; 0                 ; Untyped                                                              ;
; C3_LOW                        ; 0                 ; Untyped                                                              ;
; C4_LOW                        ; 0                 ; Untyped                                                              ;
; C5_LOW                        ; 0                 ; Untyped                                                              ;
; C6_LOW                        ; 0                 ; Untyped                                                              ;
; C7_LOW                        ; 0                 ; Untyped                                                              ;
; C8_LOW                        ; 0                 ; Untyped                                                              ;
; C9_LOW                        ; 0                 ; Untyped                                                              ;
; C0_INITIAL                    ; 0                 ; Untyped                                                              ;
; C1_INITIAL                    ; 0                 ; Untyped                                                              ;
; C2_INITIAL                    ; 0                 ; Untyped                                                              ;
; C3_INITIAL                    ; 0                 ; Untyped                                                              ;
; C4_INITIAL                    ; 0                 ; Untyped                                                              ;
; C5_INITIAL                    ; 0                 ; Untyped                                                              ;
; C6_INITIAL                    ; 0                 ; Untyped                                                              ;
; C7_INITIAL                    ; 0                 ; Untyped                                                              ;
; C8_INITIAL                    ; 0                 ; Untyped                                                              ;
; C9_INITIAL                    ; 0                 ; Untyped                                                              ;
; C0_MODE                       ; BYPASS            ; Untyped                                                              ;
; C1_MODE                       ; BYPASS            ; Untyped                                                              ;
; C2_MODE                       ; BYPASS            ; Untyped                                                              ;
; C3_MODE                       ; BYPASS            ; Untyped                                                              ;
; C4_MODE                       ; BYPASS            ; Untyped                                                              ;
; C5_MODE                       ; BYPASS            ; Untyped                                                              ;
; C6_MODE                       ; BYPASS            ; Untyped                                                              ;
; C7_MODE                       ; BYPASS            ; Untyped                                                              ;
; C8_MODE                       ; BYPASS            ; Untyped                                                              ;
; C9_MODE                       ; BYPASS            ; Untyped                                                              ;
; C0_PH                         ; 0                 ; Untyped                                                              ;
; C1_PH                         ; 0                 ; Untyped                                                              ;
; C2_PH                         ; 0                 ; Untyped                                                              ;
; C3_PH                         ; 0                 ; Untyped                                                              ;
; C4_PH                         ; 0                 ; Untyped                                                              ;
; C5_PH                         ; 0                 ; Untyped                                                              ;
; C6_PH                         ; 0                 ; Untyped                                                              ;
; C7_PH                         ; 0                 ; Untyped                                                              ;
; C8_PH                         ; 0                 ; Untyped                                                              ;
; C9_PH                         ; 0                 ; Untyped                                                              ;
; L0_HIGH                       ; 1                 ; Untyped                                                              ;
; L1_HIGH                       ; 1                 ; Untyped                                                              ;
; G0_HIGH                       ; 1                 ; Untyped                                                              ;
; G1_HIGH                       ; 1                 ; Untyped                                                              ;
; G2_HIGH                       ; 1                 ; Untyped                                                              ;
; G3_HIGH                       ; 1                 ; Untyped                                                              ;
; E0_HIGH                       ; 1                 ; Untyped                                                              ;
; E1_HIGH                       ; 1                 ; Untyped                                                              ;
; E2_HIGH                       ; 1                 ; Untyped                                                              ;
; E3_HIGH                       ; 1                 ; Untyped                                                              ;
; L0_LOW                        ; 1                 ; Untyped                                                              ;
; L1_LOW                        ; 1                 ; Untyped                                                              ;
; G0_LOW                        ; 1                 ; Untyped                                                              ;
; G1_LOW                        ; 1                 ; Untyped                                                              ;
; G2_LOW                        ; 1                 ; Untyped                                                              ;
; G3_LOW                        ; 1                 ; Untyped                                                              ;
; E0_LOW                        ; 1                 ; Untyped                                                              ;
; E1_LOW                        ; 1                 ; Untyped                                                              ;
; E2_LOW                        ; 1                 ; Untyped                                                              ;
; E3_LOW                        ; 1                 ; Untyped                                                              ;
; L0_INITIAL                    ; 1                 ; Untyped                                                              ;
; L1_INITIAL                    ; 1                 ; Untyped                                                              ;
; G0_INITIAL                    ; 1                 ; Untyped                                                              ;
; G1_INITIAL                    ; 1                 ; Untyped                                                              ;
; G2_INITIAL                    ; 1                 ; Untyped                                                              ;
; G3_INITIAL                    ; 1                 ; Untyped                                                              ;
; E0_INITIAL                    ; 1                 ; Untyped                                                              ;
; E1_INITIAL                    ; 1                 ; Untyped                                                              ;
; E2_INITIAL                    ; 1                 ; Untyped                                                              ;
; E3_INITIAL                    ; 1                 ; Untyped                                                              ;
; L0_MODE                       ; BYPASS            ; Untyped                                                              ;
; L1_MODE                       ; BYPASS            ; Untyped                                                              ;
; G0_MODE                       ; BYPASS            ; Untyped                                                              ;
; G1_MODE                       ; BYPASS            ; Untyped                                                              ;
; G2_MODE                       ; BYPASS            ; Untyped                                                              ;
; G3_MODE                       ; BYPASS            ; Untyped                                                              ;
; E0_MODE                       ; BYPASS            ; Untyped                                                              ;
; E1_MODE                       ; BYPASS            ; Untyped                                                              ;
; E2_MODE                       ; BYPASS            ; Untyped                                                              ;
; E3_MODE                       ; BYPASS            ; Untyped                                                              ;
; L0_PH                         ; 0                 ; Untyped                                                              ;
; L1_PH                         ; 0                 ; Untyped                                                              ;
; G0_PH                         ; 0                 ; Untyped                                                              ;
; G1_PH                         ; 0                 ; Untyped                                                              ;
; G2_PH                         ; 0                 ; Untyped                                                              ;
; G3_PH                         ; 0                 ; Untyped                                                              ;
; E0_PH                         ; 0                 ; Untyped                                                              ;
; E1_PH                         ; 0                 ; Untyped                                                              ;
; E2_PH                         ; 0                 ; Untyped                                                              ;
; E3_PH                         ; 0                 ; Untyped                                                              ;
; M_PH                          ; 0                 ; Untyped                                                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                              ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                              ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                              ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                              ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                              ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                       ;
+-------------------------------+-------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_nfm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_hem ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div12 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div11 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_divide:Div13 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 14         ; Untyped                        ;
; LPM_WIDTHP                                     ; 18         ; Untyped                        ;
; LPM_WIDTHR                                     ; 18         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult3 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 10         ; Untyped                        ;
; LPM_WIDTHP                                     ; 14         ; Untyped                        ;
; LPM_WIDTHR                                     ; 14         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult4 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 10         ; Untyped                        ;
; LPM_WIDTHP                                     ; 14         ; Untyped                        ;
; LPM_WIDTHR                                     ; 14         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult6 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 7          ; Untyped                        ;
; LPM_WIDTHP                                     ; 11         ; Untyped                        ;
; LPM_WIDTHR                                     ; 11         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pro_7segment_decoder:pro_7sd|lpm_mult:Mult7 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4          ; Untyped                        ;
; LPM_WIDTHB                                     ; 7          ; Untyped                        ;
; LPM_WIDTHP                                     ; 11         ; Untyped                        ;
; LPM_WIDTHR                                     ; 11         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; Value                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                           ;
; Entity Instance               ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 5                                           ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 14                                          ;
;     -- LPM_WIDTHP                     ; 18                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 14                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 14                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 7                                           ;
;     -- LPM_WIDTHP                     ; 11                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; pro_7segment_decoder:pro_7sd|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 7                                           ;
;     -- LPM_WIDTHP                     ; 11                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen" ;
+--------+--------+----------+----------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                            ;
+--------+--------+----------+----------------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                             ;
+--------+--------+----------+----------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "pro_7segment_decoder:pro_7sd" ;
+----------------------+-------+----------+----------------+
; Port                 ; Type  ; Severity ; Details        ;
+----------------------+-------+----------+----------------+
; display_data[15..11] ; Input ; Info     ; Stuck at GND   ;
; display_data[10]     ; Input ; Info     ; Stuck at VCC   ;
+----------------------+-------+----------+----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 12 03:27:04 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test3 -c test3
Info: Found 1 design units, including 1 entities, in source file pro_7segment_decoder.v
    Info: Found entity 1: pro_7segment_decoder
Info: Found 1 design units, including 1 entities, in source file bcd_7segment.v
    Info: Found entity 1: bcd_7segment
Info: Found 1 design units, including 1 entities, in source file test3.v
    Info: Found entity 1: test3
Info: Found 1 design units, including 1 entities, in source file my_clock_gen.v
    Info: Found entity 1: my_clock_gen
Info: Elaborating entity "test3" for the top level hierarchy
Info: Elaborating entity "pro_7segment_decoder" for hierarchy "pro_7segment_decoder:pro_7sd"
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(53): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(55): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(57): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(66): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(73): truncated value with size 14 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(82): truncated value with size 14 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(87): truncated value with size 10 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(96): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at pro_7segment_decoder.v(102): truncated value with size 7 to match size of target (4)
Info: Elaborating entity "bcd_7segment" for hierarchy "pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1000"
Info: Elaborating entity "my_clock_gen" for hierarchy "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen"
Info: Elaborating entity "altpll" for hierarchy "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_clock_gen"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Inferred 15 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div12"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div9"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div11"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pro_7segment_decoder:pro_7sd|Div13"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult6"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "pro_7segment_decoder:pro_7sd|Mult7"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div3"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nfm.tdf
    Info: Found entity 1: lpm_divide_nfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info: Found entity 1: sign_div_unsign_1nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_45f.tdf
    Info: Found entity 1: alt_u_div_45f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div5"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div5" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "4"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info: Found entity 1: lpm_divide_tcm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info: Found entity 1: sign_div_unsign_7kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info: Found entity 1: alt_u_div_gve
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div2"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf
    Info: Found entity 1: lpm_divide_rfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info: Found entity 1: alt_u_div_c5f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div8"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div8" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf
    Info: Found entity 1: lpm_divide_hem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info: Found entity 1: alt_u_div_o2f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div6"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div6" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div9"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div9" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf
    Info: Found entity 1: lpm_divide_dem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info: Found entity 1: sign_div_unsign_nlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info: Found entity 1: alt_u_div_g2f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div11"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div11" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf
    Info: Found entity 1: lpm_divide_aem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info: Found entity 1: sign_div_unsign_klh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info: Found entity 1: alt_u_div_a2f
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_divide:Div13"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_divide:Div13" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info: Found entity 1: lpm_divide_0dm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info: Found entity 1: sign_div_unsign_akh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info: Found entity 1: alt_u_div_mve
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult4"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult4" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|altshift:external_latency_ffs", which is child of megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult6"
Info: Elaborated megafunction instantiation "pro_7segment_decoder:pro_7sd|lpm_mult:Mult7"
Info: Instantiated megafunction "pro_7segment_decoder:pro_7sd|lpm_mult:Mult7" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below.
    Info: Register "nxt_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "nxt_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "nxt_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "state~4" lost all its fanouts during netlist optimizations.
    Info: Register "state~5" lost all its fanouts during netlist optimizations.
    Info: Register "state~6" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[2]~18"
Info: Generated suppressed messages file D:/Workspace/Altera_Quartus_Workspace/test3/test3.map.smsg
Info: Implemented 892 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 36 output pins
    Info: Implemented 842 logic cells
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 293 megabytes
    Info: Processing ended: Tue Dec 12 03:27:12 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Workspace/Altera_Quartus_Workspace/test3/test3.map.smsg.


