pub const FLASH_BASE: u32 = 0x0800_0000;
pub const CCMDATARAM_BASE: u32 = 0x1000_0000;
pub const SRAM1_BASE: u32 = 0x2000_0000;
pub const SRAM2_BASE: u32 = 0x2001_C000;
pub const SRAM3_BASE: u32 = 0x2002_0000;
pub const PERIPH_BASE: u32 = 0x4000_0000;
pub const BKPSRAM_BASE: u32 = 0x4002_4000;
pub const FMC_R_BASE: u32 = 0xA000_0000;
pub const SRAM1_BB_BASE: u32 = 0x2200_0000;
pub const SRAM2_BB_BASE: u32 = 0x2238_0000;
pub const SRAM3_BB_BASE: u32 = 0x2240_0000;
pub const PERIPH_BB_BASE: u32 = 0x4200_0000;
pub const BKPSRAM_BB_BASE: u32 = 0x4248_0000;
pub const FLASH_END: u32 = 0x081F_FFFF;
pub const FLASH_OTP_BASE: u32 = 0x1FFF_7800;
pub const FLASH_OTP_END: u32 = 0x1FFF_7A0F;
pub const CCMDATARAM_END: u32 = 0x1000_FFFF;

pub const APB1PERIPH_BASE: u32 = PERIPH_BASE;
pub const APB2PERIPH_BASE: u32 = PERIPH_BASE + 0x0001_0000;
pub const AHB1PERIPH_BASE: u32 = PERIPH_BASE + 0x0002_0000;
pub const AHB2PERIPH_BASE: u32 = PERIPH_BASE + 0x1000_0000;

pub const TIM2_BASE: u32 = APB1PERIPH_BASE + 0x0000;
pub const TIM3_BASE: u32 = APB1PERIPH_BASE + 0x0400;
pub const TIM4_BASE: u32 = APB1PERIPH_BASE + 0x0800;
pub const TIM5_BASE: u32 = APB1PERIPH_BASE + 0x0C00;
pub const TIM6_BASE: u32 = APB1PERIPH_BASE + 0x1000;
pub const TIM7_BASE: u32 = APB1PERIPH_BASE + 0x1400;
pub const TIM12_BASE: u32 = APB1PERIPH_BASE + 0x1800;
pub const TIM13_BASE: u32 = APB1PERIPH_BASE + 0x1C00;
pub const TIM14_BASE: u32 = APB1PERIPH_BASE + 0x2000;
pub const RTC_BASE: u32 = APB1PERIPH_BASE + 0x2800;
pub const WWDG_BASE: u32 = APB1PERIPH_BASE + 0x2C00;
pub const IWDG_BASE: u32 = APB1PERIPH_BASE + 0x3000;
pub const I2S2EXT_BASE: u32 = APB1PERIPH_BASE + 0x3400;
pub const SPI2_BASE: u32 = APB1PERIPH_BASE + 0x3800;
pub const SPI3_BASE: u32 = APB1PERIPH_BASE + 0x3C00;
pub const I2S3EXT_BASE: u32 = APB1PERIPH_BASE + 0x4000;
pub const USART2_BASE: u32 = APB1PERIPH_BASE + 0x4400;
pub const USART3_BASE: u32 = APB1PERIPH_BASE + 0x4800;
pub const UART4_BASE: u32 = APB1PERIPH_BASE + 0x4C00;
pub const UART5_BASE: u32 = APB1PERIPH_BASE + 0x5000;
pub const I2C1_BASE: u32 = APB1PERIPH_BASE + 0x5400;
pub const I2C2_BASE: u32 = APB1PERIPH_BASE + 0x5800;
pub const I2C3_BASE: u32 = APB1PERIPH_BASE + 0x5C00;
pub const CAN1_BASE: u32 = APB1PERIPH_BASE + 0x6400;
pub const CAN2_BASE: u32 = APB1PERIPH_BASE + 0x6800;
pub const PWR_BASE: u32 = APB1PERIPH_BASE + 0x7000;
pub const DAC_BASE: u32 = APB1PERIPH_BASE + 0x7400;
pub const UART7_BASE: u32 = APB1PERIPH_BASE + 0x7800;
pub const UART8_BASE: u32 = APB1PERIPH_BASE + 0x7C00;

pub const TIM1_BASE: u32 = APB2PERIPH_BASE + 0x0000;
pub const TIM8_BASE: u32 = APB2PERIPH_BASE + 0x0400;
pub const USART1_BASE: u32 = APB2PERIPH_BASE + 0x1000;
pub const USART6_BASE: u32 = APB2PERIPH_BASE + 0x1400;
pub const ADC1_BASE: u32 = APB2PERIPH_BASE + 0x2000;
pub const ADC2_BASE: u32 = APB2PERIPH_BASE + 0x2100;
pub const ADC3_BASE: u32 = APB2PERIPH_BASE + 0x2200;
pub const ADC123_COMMON_BASE: u32 = APB2PERIPH_BASE + 0x2300;
pub const SDIO_BASE: u32 = APB2PERIPH_BASE + 0x2C00;
pub const SPI1_BASE: u32 = APB2PERIPH_BASE + 0x3000;
pub const SPI4_BASE: u32 = APB2PERIPH_BASE + 0x3400;
pub const SYSCFG_BASE: u32 = APB2PERIPH_BASE + 0x3800;
pub const EXTI_BASE: u32 = APB2PERIPH_BASE + 0x3C00;
pub const TIM9_BASE: u32 = APB2PERIPH_BASE + 0x4000;
pub const TIM10_BASE: u32 = APB2PERIPH_BASE + 0x4400;
pub const TIM11_BASE: u32 = APB2PERIPH_BASE + 0x4800;
pub const SPI5_BASE: u32 = APB2PERIPH_BASE + 0x5000;
pub const SPI6_BASE: u32 = APB2PERIPH_BASE + 0x5400;
pub const SAI1_BASE: u32 = APB2PERIPH_BASE + 0x5800;
pub const SAI1_BLOCK_A_BASE: u32 = SAI1_BASE + 0x004;
pub const SAI1_BLOCK_B_BASE: u32 = SAI1_BASE + 0x024;
pub const LTDC_BASE: u32 = APB2PERIPH_BASE + 0x6800;
pub const LTDC_LAYER1_BASE: u32 = LTDC_BASE + 0x84;
pub const LTDC_LAYER2_BASE: u32 = LTDC_BASE + 0x104;

pub const GPIOA_BASE: u32 = AHB1PERIPH_BASE + 0x0000;
pub const GPIOB_BASE: u32 = AHB1PERIPH_BASE + 0x0400;
pub const GPIOC_BASE: u32 = AHB1PERIPH_BASE + 0x0800;
pub const GPIOD_BASE: u32 = AHB1PERIPH_BASE + 0x0C00;
pub const GPIOE_BASE: u32 = AHB1PERIPH_BASE + 0x1000;
pub const GPIOF_BASE: u32 = AHB1PERIPH_BASE + 0x1400;
pub const GPIOG_BASE: u32 = AHB1PERIPH_BASE + 0x1800;
pub const GPIOH_BASE: u32 = AHB1PERIPH_BASE + 0x1C00;
pub const GPIOI_BASE: u32 = AHB1PERIPH_BASE + 0x2000;
pub const GPIOJ_BASE: u32 = AHB1PERIPH_BASE + 0x2400;
pub const GPIOK_BASE: u32 = AHB1PERIPH_BASE + 0x2800;
pub const CRC_BASE: u32 = AHB1PERIPH_BASE + 0x3000;
pub const RCC_BASE: u32 = AHB1PERIPH_BASE + 0x3800;
pub const FLASH_R_BASE: u32 = AHB1PERIPH_BASE + 0x3C00;
pub const DMA1_BASE: u32 = AHB1PERIPH_BASE + 0x6000;
pub const DMA1_STREAM0_BASE: u32 = DMA1_BASE + 0x010;
pub const DMA1_STREAM1_BASE: u32 = DMA1_BASE + 0x028;
pub const DMA1_STREAM2_BASE: u32 = DMA1_BASE + 0x040;
pub const DMA1_STREAM3_BASE: u32 = DMA1_BASE + 0x058;
pub const DMA1_STREAM4_BASE: u32 = DMA1_BASE + 0x070;
pub const DMA1_STREAM5_BASE: u32 = DMA1_BASE + 0x088;
pub const DMA1_STREAM6_BASE: u32 = DMA1_BASE + 0x0A0;
pub const DMA1_STREAM7_BASE: u32 = DMA1_BASE + 0x0B8;
pub const DMA2_BASE: u32 = AHB1PERIPH_BASE + 0x6400;
pub const DMA2_STREAM0_BASE: u32 = DMA2_BASE + 0x010;
pub const DMA2_STREAM1_BASE: u32 = DMA2_BASE + 0x028;
pub const DMA2_STREAM2_BASE: u32 = DMA2_BASE + 0x040;
pub const DMA2_STREAM3_BASE: u32 = DMA2_BASE + 0x058;
pub const DMA2_STREAM4_BASE: u32 = DMA2_BASE + 0x070;
pub const DMA2_STREAM5_BASE: u32 = DMA2_BASE + 0x088;
pub const DMA2_STREAM6_BASE: u32 = DMA2_BASE + 0x0A0;
pub const DMA2_STREAM7_BASE: u32 = DMA2_BASE + 0x0B8;
pub const ETH_BASE: u32 = AHB1PERIPH_BASE + 0x8000;
pub const ETH_MAC_BASE: u32 = ETH_BASE;
pub const ETH_MMC_BASE: u32 = ETH_BASE + 0x0100;
pub const ETH_PTP_BASE: u32 = ETH_BASE + 0x0700;
pub const ETH_DMA_BASE: u32 = ETH_BASE + 0x1000;
pub const DMA2D_BASE: u32 = AHB1PERIPH_BASE + 0xB000;

pub const DCMI_BASE: u32 = AHB2PERIPH_BASE + 0x50000;
pub const RNG_BASE: u32 = AHB2PERIPH_BASE + 0x60800;

pub const FMC_BANK1_R_BASE: u32 = FMC_R_BASE + 0x0000;
pub const FMC_BANK1E_R_BASE: u32 = FMC_R_BASE + 0x0104;
pub const FMC_BANK2_3_R_BASE: u32 = FMC_R_BASE + 0x0060;
pub const FMC_BANK4_R_BASE: u32 = FMC_R_BASE + 0x00A0;
pub const FMC_BANK5_6_R_BASE: u32 = FMC_R_BASE + 0x0140;
