$date
	Fri Nov 12 16:03:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 32 ! data_read [31:0] $end
$var reg 5 " address_read [4:0] $end
$var reg 1 # clk_read $end
$var reg 1 $ clk_write $end
$var reg 32 % data_write [31:0] $end
$var reg 5 & downstream_address_write [4:0] $end
$var reg 1 ' downstream_write_enable $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b11011 &
bx %
0$
0#
b11011 "
bx !
$end
#10
1#
#20
b11000101 %
1'
0#
#30
1$
#40
0'
0$
#50
b11000101 !
1#
#60
0#
