Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 00:26:33 2023
| Host         : DESKTOP-SPL8NC2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DAC_control_sets_placed.rpt
| Design       : DAC
| Device       : xc7s75
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              79 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |              49 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------+------------------+------------------+----------------+--------------+
|  LCD_E_OBUF_BUFG |                              |                  |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | dac_wrn_i_1_n_0              | L1/b2/rst        |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | L1/LCD_RS_i_1_n_0            | L1/b2/rst        |                3 |              8 |         2.67 |
|  LCD_E_OBUF_BUFG | O1/btn_trig_reg[3]_0         | L1/b2/rst        |                2 |              8 |         4.00 |
|  LCD_E_OBUF_BUFG | cnt                          | L1/b2/rst        |                3 |              8 |         2.67 |
|  LCD_E_OBUF_BUFG | L1/b2/bcd_out[11]_i_1_n_0    | L1/b2/rst        |                4 |             12 |         3.00 |
|  LCD_E_OBUF_BUFG | S1/b1/bcd_out[11]_i_1__0_n_0 | L1/b2/rst        |                3 |             12 |         4.00 |
|  LCD_E_OBUF_BUFG | dac_d[7]_i_1_n_0             |                  |                5 |             16 |         3.20 |
|  LCD_E_OBUF_BUFG |                              | L1/b2/rst        |               25 |             79 |         3.16 |
+------------------+------------------------------+------------------+------------------+----------------+--------------+


