

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sat Mar 13 00:33:25 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------------+-----+----------------+---------+
    |        Latency       |       Interval       | Pipeline|
    | min |       max      | min |       max      |   Type  |
    +-----+----------------+-----+----------------+---------+
    |   69|  30651645649968|   70|  30651645649969|   none  |
    +-----+----------------+-----+----------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-----+----------------+--------------------+-----------+-----------+---------+----------+
        |                                     |        Latency       |      Iteration     |  Initiation Interval  |   Trip  |          |
        |              Loop Name              | min |       max      |       Latency      |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+-----+----------------+--------------------+-----------+-----------+---------+----------+
        |- batch_loop                         |   61|  30651645649960| 61 ~ 3065164564996 |          -|          -|  1 ~ 10 |    no    |
        | + output_dimensions_loop            |   57|   3065164564992|   57 ~ 5986649541  |          -|          -| 1 ~ 512 |    no    |
        |  ++ output_y_dimension_loop         |   52|      5986649536|    52 ~ 26726114   |          -|          -| 1 ~ 224 |    no    |
        |   +++ output_x_dimension_loop       |   50|        26726112|     50 ~ 119313    |          -|          -| 1 ~ 224 |    no    |
        |    ++++ input_dimensions_loop       |   33|          119296|      33 ~ 233      |          -|          -| 1 ~ 512 |    no    |
        |     +++++ input_y_dimension_loop    |   28|             228|       28 ~ 76      |          -|          -|  1 ~ 3  |    no    |
        |      ++++++ input_x_dimension_loop  |   24|              72|                  24|          -|          -|  1 ~ 3  |    no    |
        +-------------------------------------+-----+----------------+--------------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|     4329|    1766|
|FIFO             |        -|      -|        -|       -|
|Instance         |        2|     57|     3665|    2417|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     551|
|Register         |        -|      -|     2971|       -|
+-----------------+---------+-------+---------+--------+
|Total            |        2|     57|    10965|    4734|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |    ~0   |      7|        1|   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |conv_layer_CTRL_BUS_s_axi_U  |conv_layer_CTRL_BUS_s_axi  |        0|      0|  454|  744|
    |conv_layer_fadd_3bkb_U1      |conv_layer_fadd_3bkb       |        0|      2|  324|  239|
    |conv_layer_fcmp_3dEe_U3      |conv_layer_fcmp_3dEe       |        0|      0|   66|   72|
    |conv_layer_fmul_3cud_U2      |conv_layer_fmul_3cud       |        0|      3|  151|  145|
    |conv_layer_mem_m_axi_U       |conv_layer_mem_m_axi       |        2|      0|  512|  580|
    |conv_layer_mul_32eOg_U4      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U5      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U6      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U7      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U8      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U9      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U10     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U11     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U12     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U13     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U14     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U15     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U16     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        2|     57| 3665| 2417|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |b_1_fu_558_p2        |     +    |      0|   98|  37|          31|           1|
    |i_d_1_fu_735_p2      |     +    |      0|   98|  37|          31|           1|
    |i_x_1_fu_900_p2      |     +    |      0|  101|  38|          32|           1|
    |i_y_1_fu_906_p2      |     +    |      0|  101|  38|          32|           1|
    |iix_1_fu_828_p2      |     +    |      0|  101|  38|          32|           1|
    |next_mul1_fu_539_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul2_fu_721_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul3_fu_544_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul4_fu_716_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul5_fu_582_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul6_fu_691_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul7_fu_587_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul8_fu_662_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul9_fu_657_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul_fu_800_p2   |     +    |      0|  101|  38|          32|          32|
    |o_d_1_fu_601_p2      |     +    |      0|   98|  37|          31|           1|
    |o_x_1_fu_705_p2      |     +    |      0|   98|  37|          31|           1|
    |o_y_1_fu_676_p2      |     +    |      0|   98|  37|          31|           1|
    |tmp10_fu_791_p2      |     +    |      0|  104|  39|          33|          33|
    |tmp15_fu_847_p2      |     +    |      0|  107|  40|          34|          34|
    |tmp17_fu_838_p2      |     +    |      0|  104|  39|          33|          33|
    |tmp19_fu_880_p2      |     +    |      0|  107|  40|          34|          34|
    |tmp20_fu_871_p2      |     +    |      0|  104|  39|          33|          33|
    |tmp21_fu_750_p2      |     +    |      0|  104|  39|          33|          33|
    |tmp22_fu_759_p2      |     +    |      0|  107|  40|          34|          34|
    |tmp4_fu_533_p2       |     +    |      0|  197|  70|          64|          64|
    |tmp6_fu_647_p2       |     +    |      0|  197|  70|          64|          64|
    |tmp7_fu_611_p2       |     +    |      0|  104|  39|          33|          33|
    |tmp9_fu_652_p2       |     +    |      0|  197|  70|          64|          64|
    |tmp_12_fu_620_p2     |     +    |      0|  197|  70|          64|          64|
    |tmp_19_fu_682_p2     |     +    |      0|  101|  38|          32|          32|
    |tmp_22_fu_711_p2     |     +    |      0|  101|  38|          32|          32|
    |tmp_34_fu_768_p2     |     +    |      0|  197|  70|          64|          64|
    |tmp_42_fu_856_p2     |     +    |      0|  197|  70|          64|          64|
    |tmp_43_fu_889_p2     |     +    |      0|  197|  70|          64|          64|
    |tmp_fu_523_p2        |     +    |      0|  104|  39|          33|          33|
    |ap_block_state17_io  |    and   |      0|    0|   2|           1|           1|
    |tmp_32_fu_948_p2     |    and   |      0|    0|   2|           1|           1|
    |notlhs_fu_930_p2     |   icmp   |      0|    0|   4|           8|           2|
    |notrhs_fu_936_p2     |   icmp   |      0|    0|  13|          23|           1|
    |tmp_10_fu_596_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_17_fu_671_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_20_fu_700_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_24_fu_730_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_36_fu_805_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_40_fu_823_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_8_fu_553_p2      |   icmp   |      0|    0|  16|          32|          32|
    |tmp_30_fu_942_p2     |    or    |      0|    0|   2|           1|           1|
    |tmp_33_fu_954_p3     |  select  |      0|    0|  32|           1|          32|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0| 4329|1766|        1642|        1402|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  273|         64|    1|         64|
    |ap_sig_ioackin_mem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_WREADY   |    9|          2|    1|          2|
    |b_s_reg_203                 |    9|          2|   31|         62|
    |i_d_reg_341                 |    9|          2|   31|         62|
    |i_x1_reg_423                |    9|          2|   32|         64|
    |i_x_reg_319                 |    9|          2|   32|         64|
    |i_y1_reg_388                |    9|          2|   32|         64|
    |i_y_reg_284                 |    9|          2|   32|         64|
    |iix_reg_433                 |    9|          2|   32|         64|
    |mem_ARADDR                  |   17|          4|   64|        256|
    |mem_blk_n_AR                |    9|          2|    1|          2|
    |mem_blk_n_AW                |    9|          2|    1|          2|
    |mem_blk_n_B                 |    9|          2|    1|          2|
    |mem_blk_n_R                 |    9|          2|    1|          2|
    |mem_blk_n_W                 |    9|          2|    1|          2|
    |o_d_reg_238                 |    9|          2|   31|         62|
    |o_x_reg_307                 |    9|          2|   31|         62|
    |o_y_reg_273                 |    9|          2|   31|         62|
    |phi_mul1_reg_352            |    9|          2|   32|         64|
    |phi_mul2_reg_214            |    9|          2|   32|         64|
    |phi_mul3_reg_364            |    9|          2|   32|         64|
    |phi_mul4_reg_226            |    9|          2|   32|         64|
    |phi_mul6_reg_249            |    9|          2|   32|         64|
    |phi_mul8_reg_261            |    9|          2|   32|         64|
    |phi_mul9_reg_296            |    9|          2|   32|         64|
    |phi_mul_reg_399             |    9|          2|   32|         64|
    |tmp_23_reg_331              |    9|          2|   32|         64|
    |tmp_35_reg_376              |    9|          2|   32|         64|
    |tmp_39_reg_411              |    9|          2|   32|         64|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  551|        126|  740|       1670|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  63|   0|   63|          0|
    |ap_reg_ioackin_mem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_WREADY   |   1|   0|    1|          0|
    |b_1_reg_1104                |  31|   0|   31|          0|
    |b_read_reg_1025             |  32|   0|   32|          0|
    |b_s_reg_203                 |  31|   0|   31|          0|
    |i_d_1_reg_1227              |  31|   0|   31|          0|
    |i_d_reg_341                 |  31|   0|   31|          0|
    |i_x1_reg_423                |  32|   0|   32|          0|
    |i_x_1_reg_1290              |  32|   0|   32|          0|
    |i_x_reg_319                 |  32|   0|   32|          0|
    |i_y1_reg_388                |  32|   0|   32|          0|
    |i_y_reg_284                 |  32|   0|   32|          0|
    |id_read_reg_994             |  32|   0|   32|          0|
    |iix_1_reg_1273              |  32|   0|   32|          0|
    |iix_reg_433                 |  32|   0|   32|          0|
    |ix_read_reg_987             |  32|   0|   32|          0|
    |iy_read_reg_981             |  32|   0|   32|          0|
    |k_read_reg_962              |  32|   0|   32|          0|
    |mem_addr_1_reg_1232         |  64|   0|   64|          0|
    |mem_addr_2_read_reg_1300    |  32|   0|   32|          0|
    |mem_addr_2_reg_1278         |  64|   0|   64|          0|
    |mem_addr_3_read_reg_1305    |  32|   0|   32|          0|
    |mem_addr_3_reg_1284         |  64|   0|   64|          0|
    |mem_addr_reg_1137           |  64|   0|   64|          0|
    |next_mul1_reg_1091          |  32|   0|   32|          0|
    |next_mul2_reg_1219          |  32|   0|   32|          0|
    |next_mul3_reg_1096          |  32|   0|   32|          0|
    |next_mul4_reg_1214          |  32|   0|   32|          0|
    |next_mul5_reg_1119          |  32|   0|   32|          0|
    |next_mul6_reg_1191          |  32|   0|   32|          0|
    |next_mul7_reg_1124          |  32|   0|   32|          0|
    |next_mul8_reg_1168          |  32|   0|   32|          0|
    |next_mul9_reg_1163          |  32|   0|   32|          0|
    |next_mul_reg_1252           |  32|   0|   32|          0|
    |num_weights_reg_1050        |  32|   0|   32|          0|
    |o_d_1_reg_1132              |  31|   0|   31|          0|
    |o_d_reg_238                 |  31|   0|   31|          0|
    |o_x_1_reg_1199              |  31|   0|   31|          0|
    |o_x_reg_307                 |  31|   0|   31|          0|
    |o_y_1_reg_1176              |  31|   0|   31|          0|
    |o_y_reg_273                 |  31|   0|   31|          0|
    |od_read_reg_1017            |  32|   0|   32|          0|
    |output_element_reg_1204     |  32|   0|   32|          0|
    |ox_read_reg_1009            |  32|   0|   32|          0|
    |oy_read_reg_1002            |  32|   0|   32|          0|
    |phi_mul1_reg_352            |  32|   0|   32|          0|
    |phi_mul2_reg_214            |  32|   0|   32|          0|
    |phi_mul3_reg_364            |  32|   0|   32|          0|
    |phi_mul4_reg_226            |  32|   0|   32|          0|
    |phi_mul6_reg_249            |  32|   0|   32|          0|
    |phi_mul8_reg_261            |  32|   0|   32|          0|
    |phi_mul9_reg_296            |  32|   0|   32|          0|
    |phi_mul_reg_399             |  32|   0|   32|          0|
    |s_read_reg_975              |  32|   0|   32|          0|
    |tmp16_cast_reg_1247         |  34|   0|   34|          0|
    |tmp1_reg_1040               |  32|   0|   32|          0|
    |tmp2_reg_1045               |  32|   0|   32|          0|
    |tmp3_reg_1071               |  32|   0|   32|          0|
    |tmp4_reg_1086               |  64|   0|   64|          0|
    |tmp5_reg_1076               |  32|   0|   32|          0|
    |tmp6_reg_1153               |  64|   0|   64|          0|
    |tmp8_reg_1081               |  32|   0|   32|          0|
    |tmp9_reg_1158               |  64|   0|   64|          0|
    |tmp_11_cast_reg_1109        |  33|   0|   33|          0|
    |tmp_13_reg_1143             |  32|   0|   32|          0|
    |tmp_15_cast_reg_1114        |  33|   0|   33|          0|
    |tmp_15_reg_1148             |  32|   0|   32|          0|
    |tmp_19_reg_1181             |  32|   0|   32|          0|
    |tmp_22_reg_1209             |  32|   0|   32|          0|
    |tmp_23_reg_331              |  32|   0|   32|          0|
    |tmp_26_reg_1237             |  32|   0|   32|          0|
    |tmp_30_cast_reg_1186        |  34|   0|   34|          0|
    |tmp_33_reg_1320             |  32|   0|   32|          0|
    |tmp_35_reg_376              |  32|   0|   32|          0|
    |tmp_39_reg_411              |  32|   0|   32|          0|
    |tmp_3_reg_1055              |  62|   0|   64|          2|
    |tmp_40_cast_reg_1242        |  34|   0|   34|          0|
    |tmp_44_reg_1310             |  32|   0|   32|          0|
    |tmp_4_cast_reg_1061         |  33|   0|   33|          0|
    |tmp_4_reg_1035              |  30|   0|   30|          0|
    |tmp_51_cast_reg_1260        |  33|   0|   33|          0|
    |tmp_53_cast_reg_1265        |  33|   0|   33|          0|
    |tmp_6_reg_1030              |  30|   0|   30|          0|
    |tmp_7_reg_1066              |  62|   0|   64|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       |2971|   0| 2975|          4|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    7|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    7|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  conv_layer  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  conv_layer  | return value |
|interrupt               | out |    1| ap_ctrl_hs |  conv_layer  | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWADDR        | out |   64|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARADDR        | out |   64|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 63
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (tmp_8)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (tmp_10)
	9  / (!tmp_10)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (tmp_17)
	12  / (!tmp_17)
17 --> 
	18  / (tmp_20)
	16  / (!tmp_20)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / (tmp_24)
	57  / (!tmp_24)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / (tmp_36)
	26  / (!tmp_36)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / (tmp_40)
	30  / (!tmp_40)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	33  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	17  / true
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: k_read (26)  [1/1] 1.00ns
:13  %k_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %k) nounwind

ST_1: s_read (27)  [1/1] 1.00ns
:14  %s_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %s) nounwind

ST_1: iy_read (28)  [1/1] 1.00ns
:15  %iy_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iy) nounwind

ST_1: ix_read (29)  [1/1] 1.00ns
:16  %ix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ix) nounwind

ST_1: id_read (30)  [1/1] 1.00ns
:17  %id_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %id) nounwind

ST_1: oy_read (31)  [1/1] 1.00ns
:18  %oy_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %oy) nounwind

ST_1: ox_read (32)  [1/1] 1.00ns
:19  %ox_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ox) nounwind

ST_1: od_read (33)  [1/1] 1.00ns
:20  %od_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %od) nounwind

ST_1: b_read (34)  [1/1] 1.00ns
:21  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b) nounwind

ST_1: output_offset_read (35)  [1/1] 1.00ns
:22  %output_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_offset) nounwind

ST_1: input_offset_read (36)  [1/1] 1.00ns
:23  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset) nounwind

ST_1: tmp_6 (53)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:40  %tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_offset_read, i32 2, i32 31)

ST_1: tmp_4 (58)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:45  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_offset_read, i32 2, i32 31)


 <State 2>: 3.33ns
ST_2: tmp1 (50)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
:37  %tmp1 = mul i32 %od_read, %id_read

ST_2: tmp2 (51)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
:38  %tmp2 = mul i32 %k_read, %k_read


 <State 3>: 3.33ns
ST_3: tmp1 (50)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
:37  %tmp1 = mul i32 %od_read, %id_read

ST_3: tmp2 (51)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
:38  %tmp2 = mul i32 %k_read, %k_read


 <State 4>: 3.33ns
ST_4: tmp1 (50)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
:37  %tmp1 = mul i32 %od_read, %id_read

ST_4: tmp2 (51)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
:38  %tmp2 = mul i32 %k_read, %k_read


 <State 5>: 3.33ns
ST_5: num_weights (52)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
:39  %num_weights = mul i32 %tmp2, %tmp1


 <State 6>: 3.33ns
ST_6: num_weights (52)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
:39  %num_weights = mul i32 %tmp2, %tmp1

ST_6: tmp3 (61)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:48  %tmp3 = mul i32 %ix_read, %id_read

ST_6: tmp5 (62)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:90
:49  %tmp5 = mul i32 %ox_read, %od_read

ST_6: tmp8 (63)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:50  %tmp8 = mul i32 %id_read, %k_read


 <State 7>: 3.33ns
ST_7: num_weights (52)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
:39  %num_weights = mul i32 %tmp2, %tmp1

ST_7: tmp3 (61)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:48  %tmp3 = mul i32 %ix_read, %id_read

ST_7: tmp5 (62)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:90
:49  %tmp5 = mul i32 %ox_read, %od_read

ST_7: tmp8 (63)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:50  %tmp8 = mul i32 %id_read, %k_read


 <State 8>: 3.33ns
ST_8: StgValue_92 (13)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %mem) nounwind, !map !13

ST_8: StgValue_93 (14)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset) nounwind, !map !19

ST_8: StgValue_94 (15)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %output_offset) nounwind, !map !25

ST_8: StgValue_95 (16)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !29

ST_8: StgValue_96 (17)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %od) nounwind, !map !33

ST_8: StgValue_97 (18)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ox) nounwind, !map !37

ST_8: StgValue_98 (19)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %oy) nounwind, !map !41

ST_8: StgValue_99 (20)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %id) nounwind, !map !45

ST_8: StgValue_100 (21)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ix) nounwind, !map !49

ST_8: StgValue_101 (22)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iy) nounwind, !map !53

ST_8: StgValue_102 (23)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %s) nounwind, !map !57

ST_8: StgValue_103 (24)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %k) nounwind, !map !61

ST_8: StgValue_104 (25)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @conv_layer_str) nounwind

ST_8: StgValue_105 (37)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:23
:24  call void (...)* @_ssdm_op_SpecInterface(float* %mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 2147483648, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_106 (38)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:25
:25  call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_107 (39)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:26
:26  call void (...)* @_ssdm_op_SpecInterface(i32 %od, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_108 (40)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:27
:27  call void (...)* @_ssdm_op_SpecInterface(i32 %ox, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_109 (41)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:28
:28  call void (...)* @_ssdm_op_SpecInterface(i32 %oy, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_110 (42)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:29
:29  call void (...)* @_ssdm_op_SpecInterface(i32 %id, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_111 (43)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:30
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %ix, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_112 (44)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:31
:31  call void (...)* @_ssdm_op_SpecInterface(i32 %iy, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_113 (45)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:32
:32  call void (...)* @_ssdm_op_SpecInterface(i32 %s, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_114 (46)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:33
:33  call void (...)* @_ssdm_op_SpecInterface(i32 %k, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_115 (47)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:34
:34  call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_116 (48)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:35
:35  call void (...)* @_ssdm_op_SpecInterface(i32 %output_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_117 (49)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:36
:36  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: tmp_s (54)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:41  %tmp_s = sext i30 %tmp_6 to i62

ST_8: tmp_3 (55)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:42  %tmp_3 = zext i62 %tmp_s to i64

ST_8: tmp_4_cast (56)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:43  %tmp_4_cast = sext i32 %num_weights to i33

ST_8: tmp_5_cast (57)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:44  %tmp_5_cast = sext i32 %od_read to i33

ST_8: tmp_5 (59)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:46  %tmp_5 = sext i30 %tmp_4 to i62

ST_8: tmp_7 (60)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:47  %tmp_7 = zext i62 %tmp_5 to i64

ST_8: tmp3 (61)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:48  %tmp3 = mul i32 %ix_read, %id_read

ST_8: tmp5 (62)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:90
:49  %tmp5 = mul i32 %ox_read, %od_read

ST_8: tmp8 (63)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:50  %tmp8 = mul i32 %id_read, %k_read

ST_8: tmp (64)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:84
:51  %tmp = add i33 %tmp_5_cast, %tmp_4_cast

ST_8: tmp14_cast (65)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:52  %tmp14_cast = sext i33 %tmp to i64

ST_8: tmp4 (66)  [1/1] 1.13ns  loc: ../conv_test/conv_layer.cpp:84
:53  %tmp4 = add i64 %tmp14_cast, %tmp_3

ST_8: StgValue_130 (67)  [1/1] 0.55ns  loc: ../conv_test/conv_layer.cpp:45
:54  br label %1


 <State 9>: 3.33ns
ST_9: b_s (69)  [1/1] 0.00ns
:0  %b_s = phi i31 [ 0, %0 ], [ %b_1, %20 ]

ST_9: phi_mul2 (70)  [1/1] 0.00ns
:1  %phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %20 ]

ST_9: phi_mul4 (71)  [1/1] 0.00ns
:2  %phi_mul4 = phi i32 [ 0, %0 ], [ %next_mul1, %20 ]

ST_9: next_mul1 (72)  [1/1] 1.01ns
:3  %next_mul1 = add i32 %phi_mul4, %oy_read

ST_9: next_mul3 (73)  [1/1] 1.01ns
:4  %next_mul3 = add i32 %phi_mul2, %iy_read

ST_9: b_cast (74)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:45
:5  %b_cast = zext i31 %b_s to i32

ST_9: tmp_8 (75)  [1/1] 0.90ns  loc: ../conv_test/conv_layer.cpp:45
:6  %tmp_8 = icmp slt i32 %b_cast, %b_read

ST_9: b_1 (76)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:45
:7  %b_1 = add i31 %b_s, 1

ST_9: StgValue_139 (77)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:45
:8  br i1 %tmp_8, label %2, label %21

ST_9: tmp_1 (82)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_1 = mul i32 %phi_mul2, %tmp3

ST_9: tmp_2 (84)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:90
:5  %tmp_2 = mul i32 %phi_mul4, %tmp5

ST_9: StgValue_142 (256)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:95
:0  ret void


 <State 10>: 3.33ns
ST_10: tmp_1 (82)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_1 = mul i32 %phi_mul2, %tmp3

ST_10: tmp_2 (84)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:90
:5  %tmp_2 = mul i32 %phi_mul4, %tmp5


 <State 11>: 3.33ns
ST_11: StgValue_145 (79)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:46
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_11: tmp_9 (80)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:46
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

ST_11: StgValue_147 (81)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:47
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind

ST_11: tmp_1 (82)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_1 = mul i32 %phi_mul2, %tmp3

ST_11: tmp_11_cast (83)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:4  %tmp_11_cast = sext i32 %tmp_1 to i33

ST_11: tmp_2 (84)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:90
:5  %tmp_2 = mul i32 %phi_mul4, %tmp5

ST_11: tmp_15_cast (85)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:50
:6  %tmp_15_cast = sext i32 %tmp_2 to i33

ST_11: StgValue_152 (86)  [1/1] 0.55ns  loc: ../conv_test/conv_layer.cpp:50
:7  br label %3


 <State 12>: 3.33ns
ST_12: o_d (88)  [1/1] 0.00ns
:0  %o_d = phi i31 [ 0, %2 ], [ %o_d_1, %19 ]

ST_12: phi_mul6 (89)  [1/1] 0.00ns
:1  %phi_mul6 = phi i32 [ 0, %2 ], [ %next_mul7, %19 ]

ST_12: phi_mul8 (90)  [1/1] 0.00ns
:2  %phi_mul8 = phi i32 [ 0, %2 ], [ %next_mul5, %19 ]

ST_12: next_mul5 (91)  [1/1] 1.01ns
:3  %next_mul5 = add i32 %phi_mul8, %oy_read

ST_12: next_mul7 (92)  [1/1] 1.01ns
:4  %next_mul7 = add i32 %phi_mul6, %k_read

ST_12: o_d_cast (93)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:50
:5  %o_d_cast = zext i31 %o_d to i32

ST_12: tmp_10 (94)  [1/1] 0.90ns  loc: ../conv_test/conv_layer.cpp:50
:6  %tmp_10 = icmp slt i32 %o_d_cast, %od_read

ST_12: o_d_1 (95)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:50
:7  %o_d_1 = add i31 %o_d, 1

ST_12: StgValue_161 (96)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:50
:8  br i1 %tmp_10, label %4, label %20

ST_12: tmp_17_cast (101)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:3  %tmp_17_cast = zext i31 %o_d to i33

ST_12: tmp7 (102)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:64
:4  %tmp7 = add i33 %tmp_4_cast, %tmp_17_cast

ST_12: tmp7_cast (103)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:5  %tmp7_cast = sext i33 %tmp7 to i64

ST_12: tmp_12 (104)  [1/1] 1.13ns  loc: ../conv_test/conv_layer.cpp:64
:6  %tmp_12 = add i64 %tmp7_cast, %tmp_3

ST_12: mem_addr (105)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:7  %mem_addr = getelementptr inbounds float* %mem, i64 %tmp_12

ST_12: tmp_13 (106)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:8  %tmp_13 = mul i32 %phi_mul6, %tmp8

ST_12: tmp_15 (108)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:90
:10  %tmp_15 = mul i32 %phi_mul8, %ox_read

ST_12: empty_9 (253)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:94
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_9) nounwind

ST_12: StgValue_170 (254)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:45
:1  br label %1


 <State 13>: 3.33ns
ST_13: tmp_13 (106)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:8  %tmp_13 = mul i32 %phi_mul6, %tmp8

ST_13: tmp_15 (108)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:90
:10  %tmp_15 = mul i32 %phi_mul8, %ox_read


 <State 14>: 3.33ns
ST_14: tmp_13 (106)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:8  %tmp_13 = mul i32 %phi_mul6, %tmp8

ST_14: tmp_15 (108)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:90
:10  %tmp_15 = mul i32 %phi_mul8, %ox_read


 <State 15>: 1.13ns
ST_15: StgValue_175 (98)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:51
:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str5) nounwind

ST_15: tmp_11 (99)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:51
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str5) nounwind

ST_15: StgValue_177 (100)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:52
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 512, i32 256, [1 x i8]* @p_str1) nounwind

ST_15: tmp_14 (107)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:9  %tmp_14 = sext i32 %tmp_13 to i64

ST_15: tmp_16 (109)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:11  %tmp_16 = sext i32 %tmp_15 to i64

ST_15: tmp6 (110)  [1/1] 1.13ns  loc: ../conv_test/conv_layer.cpp:84
:12  %tmp6 = add i64 %tmp_3, %tmp_14

ST_15: tmp9 (111)  [1/1] 1.13ns  loc: ../conv_test/conv_layer.cpp:90
:13  %tmp9 = add i64 %tmp_7, %tmp_16

ST_15: StgValue_182 (112)  [1/1] 0.55ns  loc: ../conv_test/conv_layer.cpp:55
:14  br label %5


 <State 16>: 1.01ns
ST_16: o_y (114)  [1/1] 0.00ns
:0  %o_y = phi i31 [ 0, %4 ], [ %o_y_1, %18 ]

ST_16: i_y (115)  [1/1] 0.00ns
:1  %i_y = phi i32 [ 0, %4 ], [ %next_mul8, %18 ]

ST_16: phi_mul9 (116)  [1/1] 0.00ns
:2  %phi_mul9 = phi i32 [ 0, %4 ], [ %next_mul9, %18 ]

ST_16: next_mul9 (117)  [1/1] 1.01ns
:3  %next_mul9 = add i32 %phi_mul9, %ox_read

ST_16: next_mul8 (118)  [1/1] 1.01ns
:4  %next_mul8 = add i32 %i_y, %s_read

ST_16: o_y_cast (119)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:55
:5  %o_y_cast = zext i31 %o_y to i32

ST_16: tmp_17 (120)  [1/1] 0.90ns  loc: ../conv_test/conv_layer.cpp:55
:6  %tmp_17 = icmp slt i32 %o_y_cast, %oy_read

ST_16: o_y_1 (121)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:55
:7  %o_y_1 = add i31 %o_y, 1

ST_16: StgValue_191 (122)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:55
:8  br i1 %tmp_17, label %6, label %19

ST_16: StgValue_192 (124)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:56
:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str6) nounwind

ST_16: tmp_18 (125)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:56
:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str6) nounwind

ST_16: StgValue_194 (126)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:57
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 224, i32 112, [1 x i8]* @p_str1) nounwind

ST_16: tmp_19 (127)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:75
:3  %tmp_19 = add nsw i32 %i_y, %k_read

ST_16: tmp_30_cast (128)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:60
:4  %tmp_30_cast = sext i32 %phi_mul9 to i34

ST_16: StgValue_197 (129)  [1/1] 0.55ns  loc: ../conv_test/conv_layer.cpp:60
:5  br label %7

ST_16: empty_8 (250)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:93
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str5, i32 %tmp_11) nounwind

ST_16: StgValue_199 (251)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:50
:1  br label %3


 <State 17>: 3.50ns
ST_17: o_x (131)  [1/1] 0.00ns
:0  %o_x = phi i31 [ 0, %6 ], [ %o_x_1, %17 ]

ST_17: i_x (132)  [1/1] 0.00ns
:1  %i_x = phi i32 [ 0, %6 ], [ %next_mul6, %17 ]

ST_17: next_mul6 (133)  [1/1] 1.01ns
:2  %next_mul6 = add i32 %i_x, %s_read

ST_17: o_x_cast (134)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:60
:3  %o_x_cast = zext i31 %o_x to i32

ST_17: tmp_20 (135)  [1/1] 0.90ns  loc: ../conv_test/conv_layer.cpp:60
:4  %tmp_20 = icmp slt i32 %o_x_cast, %ox_read

ST_17: o_x_1 (136)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:60
:5  %o_x_1 = add i31 %o_x, 1

ST_17: StgValue_206 (137)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:60
:6  br i1 %tmp_20, label %8, label %18

ST_17: output_element_req (142)  [7/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:64
:3  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind

ST_17: empty_7 (247)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:92
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str6, i32 %tmp_18) nounwind

ST_17: StgValue_209 (248)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:55
:1  br label %5


 <State 18>: 3.50ns
ST_18: output_element_req (142)  [6/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:64
:3  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 19>: 3.50ns
ST_19: output_element_req (142)  [5/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:64
:3  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 20>: 3.50ns
ST_20: output_element_req (142)  [4/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:64
:3  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 21>: 3.50ns
ST_21: output_element_req (142)  [3/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:64
:3  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 22>: 3.50ns
ST_22: output_element_req (142)  [2/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:64
:3  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 23>: 3.50ns
ST_23: output_element_req (142)  [1/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:64
:3  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 24>: 3.50ns
ST_24: output_element (143)  [1/1] 3.50ns  loc: ../conv_test/conv_layer.cpp:64
:4  %output_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr) nounwind


 <State 25>: 1.01ns
ST_25: StgValue_217 (139)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:61
:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str7) nounwind

ST_25: tmp_21 (140)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:61
:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str7) nounwind

ST_25: StgValue_219 (141)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:62
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 224, i32 112, [1 x i8]* @p_str1) nounwind

ST_25: tmp_22 (144)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:80
:5  %tmp_22 = add nsw i32 %i_x, %k_read

ST_25: StgValue_221 (145)  [1/1] 0.55ns  loc: ../conv_test/conv_layer.cpp:70
:6  br label %9


 <State 26>: 3.33ns
ST_26: tmp_23 (147)  [1/1] 0.00ns
:0  %tmp_23 = phi float [ %output_element, %8 ], [ %tmp_35, %16 ]

ST_26: i_d (148)  [1/1] 0.00ns
:1  %i_d = phi i31 [ 0, %8 ], [ %i_d_1, %16 ]

ST_26: phi_mul1 (149)  [1/1] 0.00ns
:2  %phi_mul1 = phi i32 [ 0, %8 ], [ %next_mul2, %16 ]

ST_26: phi_mul3 (150)  [1/1] 0.00ns
:3  %phi_mul3 = phi i32 [ 0, %8 ], [ %next_mul4, %16 ]

ST_26: next_mul4 (151)  [1/1] 1.01ns
:4  %next_mul4 = add i32 %phi_mul3, %k_read

ST_26: next_mul2 (152)  [1/1] 1.01ns
:5  %next_mul2 = add i32 %phi_mul1, %ix_read

ST_26: i_d_cast (153)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:70
:6  %i_d_cast = zext i31 %i_d to i32

ST_26: tmp_24 (154)  [1/1] 0.90ns  loc: ../conv_test/conv_layer.cpp:70
:7  %tmp_24 = icmp slt i32 %i_d_cast, %id_read

ST_26: i_d_1 (155)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:70
:8  %i_d_1 = add i31 %i_d, 1

ST_26: StgValue_231 (156)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:70
:9  br i1 %tmp_24, label %10, label %17

ST_26: tmp_26 (161)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_26 = mul i32 %phi_mul1, %iy_read

ST_26: tmp_31 (231)  [2/2] 2.82ns  loc: /opt/mnt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../conv_test/conv_layer.cpp:90
:6  %tmp_31 = fcmp ogt float %tmp_23, 0.000000e+00

ST_26: tmp_43_cast (234)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:9  %tmp_43_cast = zext i31 %o_x to i33

ST_26: tmp21 (235)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:90
:10  %tmp21 = add i33 %tmp_15_cast, %tmp_43_cast

ST_26: tmp23_cast (236)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:11  %tmp23_cast = sext i33 %tmp21 to i34

ST_26: tmp22 (237)  [1/1] 1.02ns  loc: ../conv_test/conv_layer.cpp:90
:12  %tmp22 = add i34 %tmp23_cast, %tmp_30_cast

ST_26: tmp22_cast (238)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:13  %tmp22_cast = sext i34 %tmp22 to i64

ST_26: tmp_34 (239)  [1/1] 1.14ns  loc: ../conv_test/conv_layer.cpp:90
:14  %tmp_34 = add i64 %tmp22_cast, %tmp9

ST_26: mem_addr_1 (240)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
:15  %mem_addr_1 = getelementptr inbounds float* %mem, i64 %tmp_34


 <State 27>: 3.33ns
ST_27: tmp_26 (161)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_26 = mul i32 %phi_mul1, %iy_read

ST_27: tmp_27 (163)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:5  %tmp_27 = mul i32 %phi_mul3, %k_read


 <State 28>: 3.33ns
ST_28: tmp_26 (161)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_26 = mul i32 %phi_mul1, %iy_read

ST_28: tmp_27 (163)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:5  %tmp_27 = mul i32 %phi_mul3, %k_read


 <State 29>: 3.33ns
ST_29: StgValue_245 (158)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:71
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str8) nounwind

ST_29: tmp_25 (159)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:71
:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str8) nounwind

ST_29: StgValue_247 (160)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:72
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 512, i32 256, [1 x i8]* @p_str1) nounwind

ST_29: tmp_37_cast (162)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:4  %tmp_37_cast = sext i32 %tmp_26 to i33

ST_29: tmp_27 (163)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:5  %tmp_27 = mul i32 %phi_mul3, %k_read

ST_29: tmp_40_cast (164)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:75
:6  %tmp_40_cast = sext i32 %tmp_27 to i34

ST_29: tmp10 (165)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:84
:7  %tmp10 = add i33 %tmp_11_cast, %tmp_37_cast

ST_29: tmp16_cast (166)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:8  %tmp16_cast = sext i33 %tmp10 to i34

ST_29: StgValue_253 (167)  [1/1] 0.55ns  loc: ../conv_test/conv_layer.cpp:75
:9  br label %11


 <State 30>: 3.33ns
ST_30: tmp_35 (169)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:0  %tmp_35 = phi float [ %tmp_23, %10 ], [ %tmp_39, %15 ]

ST_30: i_y1 (170)  [1/1] 0.00ns
:1  %i_y1 = phi i32 [ %i_y, %10 ], [ %i_y_1, %15 ]

ST_30: phi_mul (171)  [1/1] 0.00ns
:2  %phi_mul = phi i32 [ 0, %10 ], [ %next_mul, %15 ]

ST_30: next_mul (172)  [1/1] 1.01ns
:3  %next_mul = add i32 %phi_mul, %k_read

ST_30: tmp_36 (173)  [1/1] 0.90ns  loc: ../conv_test/conv_layer.cpp:75
:4  %tmp_36 = icmp slt i32 %i_y1, %tmp_19

ST_30: StgValue_259 (174)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:75
:5  br i1 %tmp_36, label %12, label %16

ST_30: tmp_38 (179)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_38 = mul nsw i32 %i_y1, %ix_read

ST_30: empty_5 (222)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:88
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str8, i32 %tmp_25) nounwind

ST_30: StgValue_262 (223)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:70
:1  br label %9


 <State 31>: 3.33ns
ST_31: tmp_38 (179)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_38 = mul nsw i32 %i_y1, %ix_read


 <State 32>: 3.33ns
ST_32: StgValue_264 (176)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:76
:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str9) nounwind

ST_32: tmp_37 (177)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:76
:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str9) nounwind

ST_32: StgValue_266 (178)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:77
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str1) nounwind

ST_32: tmp_38 (179)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_38 = mul nsw i32 %i_y1, %ix_read

ST_32: tmp_51_cast (180)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:4  %tmp_51_cast = sext i32 %tmp_38 to i33

ST_32: tmp_53_cast (181)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:80
:5  %tmp_53_cast = sext i32 %phi_mul to i33

ST_32: StgValue_270 (182)  [1/1] 0.55ns  loc: ../conv_test/conv_layer.cpp:80
:6  br label %13


 <State 33>: 3.17ns
ST_33: tmp_39 (184)  [1/1] 0.00ns
:0  %tmp_39 = phi float [ %tmp_35, %12 ], [ %output_element_1, %14 ]

ST_33: i_x1 (185)  [1/1] 0.00ns
:1  %i_x1 = phi i32 [ %i_x, %12 ], [ %i_x_1, %14 ]

ST_33: iix (186)  [1/1] 0.00ns
:2  %iix = phi i32 [ 0, %12 ], [ %iix_1, %14 ]

ST_33: tmp_40 (187)  [1/1] 0.90ns  loc: ../conv_test/conv_layer.cpp:80
:3  %tmp_40 = icmp slt i32 %i_x1, %tmp_22

ST_33: iix_1 (188)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:80
:4  %iix_1 = add nsw i32 %iix, 1

ST_33: StgValue_276 (189)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:80
:5  br i1 %tmp_40, label %14, label %15

ST_33: tmp_56_cast (194)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:3  %tmp_56_cast = sext i32 %i_x1 to i33

ST_33: tmp17 (195)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:84
:4  %tmp17 = add i33 %tmp_51_cast, %tmp_56_cast

ST_33: tmp17_cast (196)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:5  %tmp17_cast = sext i33 %tmp17 to i34

ST_33: tmp15 (197)  [1/1] 1.02ns  loc: ../conv_test/conv_layer.cpp:84
:6  %tmp15 = add i34 %tmp17_cast, %tmp16_cast

ST_33: tmp15_cast (198)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:7  %tmp15_cast = sext i34 %tmp15 to i64

ST_33: tmp_42 (199)  [1/1] 1.14ns  loc: ../conv_test/conv_layer.cpp:84
:8  %tmp_42 = add i64 %tmp15_cast, %tmp4

ST_33: mem_addr_2 (200)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:9  %mem_addr_2 = getelementptr inbounds float* %mem, i64 %tmp_42

ST_33: tmp_63_cast (203)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:12  %tmp_63_cast = sext i32 %iix to i33

ST_33: tmp20 (204)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:84
:13  %tmp20 = add i33 %tmp_53_cast, %tmp_63_cast

ST_33: tmp20_cast (205)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:14  %tmp20_cast = sext i33 %tmp20 to i34

ST_33: tmp19 (206)  [1/1] 1.02ns  loc: ../conv_test/conv_layer.cpp:84
:15  %tmp19 = add i34 %tmp20_cast, %tmp_40_cast

ST_33: tmp19_cast (207)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:16  %tmp19_cast = sext i34 %tmp19 to i64

ST_33: tmp_43 (208)  [1/1] 1.14ns  loc: ../conv_test/conv_layer.cpp:84
:17  %tmp_43 = add i64 %tmp19_cast, %tmp6

ST_33: mem_addr_3 (209)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
:18  %mem_addr_3 = getelementptr inbounds float* %mem, i64 %tmp_43

ST_33: i_x_1 (215)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:80
:24  %i_x_1 = add nsw i32 %i_x1, 1

ST_33: empty_4 (218)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:87
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str9, i32 %tmp_37) nounwind

ST_33: i_y_1 (219)  [1/1] 1.01ns  loc: ../conv_test/conv_layer.cpp:75
:1  %i_y_1 = add nsw i32 %i_y1, 1

ST_33: StgValue_294 (220)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:75
:2  br label %11


 <State 34>: 3.50ns
ST_34: mem_load_req (201)  [7/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:10  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind


 <State 35>: 3.50ns
ST_35: mem_load_req (201)  [6/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:10  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

ST_35: mem_load_1_req (210)  [7/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:19  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind


 <State 36>: 3.50ns
ST_36: mem_load_req (201)  [5/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:10  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

ST_36: mem_load_1_req (210)  [6/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:19  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind


 <State 37>: 3.50ns
ST_37: mem_load_req (201)  [4/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:10  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

ST_37: mem_load_1_req (210)  [5/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:19  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind


 <State 38>: 3.50ns
ST_38: mem_load_req (201)  [3/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:10  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

ST_38: mem_load_1_req (210)  [4/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:19  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind


 <State 39>: 3.50ns
ST_39: mem_load_req (201)  [2/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:10  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

ST_39: mem_load_1_req (210)  [3/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:19  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind


 <State 40>: 3.50ns
ST_40: mem_load_req (201)  [1/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:10  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1) nounwind

ST_40: mem_load_1_req (210)  [2/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:19  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind


 <State 41>: 3.50ns
ST_41: mem_addr_2_read (202)  [1/1] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:11  %mem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_2) nounwind

ST_41: mem_load_1_req (210)  [1/7] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:19  %mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_3, i32 1) nounwind


 <State 42>: 3.50ns
ST_42: mem_addr_3_read (211)  [1/1] 3.50ns  loc: ../conv_test/conv_layer.cpp:84
:20  %mem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_3) nounwind


 <State 43>: 3.08ns
ST_43: tmp_44 (212)  [5/5] 3.08ns  loc: ../conv_test/conv_layer.cpp:84
:21  %tmp_44 = fmul float %mem_addr_2_read, %mem_addr_3_read


 <State 44>: 3.08ns
ST_44: tmp_44 (212)  [4/5] 3.08ns  loc: ../conv_test/conv_layer.cpp:84
:21  %tmp_44 = fmul float %mem_addr_2_read, %mem_addr_3_read


 <State 45>: 3.08ns
ST_45: tmp_44 (212)  [3/5] 3.08ns  loc: ../conv_test/conv_layer.cpp:84
:21  %tmp_44 = fmul float %mem_addr_2_read, %mem_addr_3_read


 <State 46>: 3.08ns
ST_46: tmp_44 (212)  [2/5] 3.08ns  loc: ../conv_test/conv_layer.cpp:84
:21  %tmp_44 = fmul float %mem_addr_2_read, %mem_addr_3_read


 <State 47>: 3.08ns
ST_47: tmp_44 (212)  [1/5] 3.08ns  loc: ../conv_test/conv_layer.cpp:84
:21  %tmp_44 = fmul float %mem_addr_2_read, %mem_addr_3_read


 <State 48>: 2.66ns
ST_48: output_element_1 (213)  [9/9] 2.66ns  loc: ../conv_test/conv_layer.cpp:84
:22  %output_element_1 = fadd float %tmp_39, %tmp_44


 <State 49>: 2.66ns
ST_49: output_element_1 (213)  [8/9] 2.66ns  loc: ../conv_test/conv_layer.cpp:84
:22  %output_element_1 = fadd float %tmp_39, %tmp_44


 <State 50>: 2.66ns
ST_50: output_element_1 (213)  [7/9] 2.66ns  loc: ../conv_test/conv_layer.cpp:84
:22  %output_element_1 = fadd float %tmp_39, %tmp_44


 <State 51>: 2.66ns
ST_51: output_element_1 (213)  [6/9] 2.66ns  loc: ../conv_test/conv_layer.cpp:84
:22  %output_element_1 = fadd float %tmp_39, %tmp_44


 <State 52>: 2.66ns
ST_52: output_element_1 (213)  [5/9] 2.66ns  loc: ../conv_test/conv_layer.cpp:84
:22  %output_element_1 = fadd float %tmp_39, %tmp_44


 <State 53>: 2.66ns
ST_53: output_element_1 (213)  [4/9] 2.66ns  loc: ../conv_test/conv_layer.cpp:84
:22  %output_element_1 = fadd float %tmp_39, %tmp_44


 <State 54>: 2.66ns
ST_54: output_element_1 (213)  [3/9] 2.66ns  loc: ../conv_test/conv_layer.cpp:84
:22  %output_element_1 = fadd float %tmp_39, %tmp_44


 <State 55>: 2.66ns
ST_55: output_element_1 (213)  [2/9] 2.66ns  loc: ../conv_test/conv_layer.cpp:84
:22  %output_element_1 = fadd float %tmp_39, %tmp_44


 <State 56>: 2.66ns
ST_56: StgValue_324 (191)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:81
:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str10) nounwind

ST_56: tmp_41 (192)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:81
:1  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str10) nounwind

ST_56: StgValue_326 (193)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:83
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str1) nounwind

ST_56: output_element_1 (213)  [1/9] 2.66ns  loc: ../conv_test/conv_layer.cpp:84
:22  %output_element_1 = fadd float %tmp_39, %tmp_44

ST_56: empty (214)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:86
:23  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str10, i32 %tmp_41) nounwind

ST_56: StgValue_329 (216)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:80
:25  br label %13


 <State 57>: 3.50ns
ST_57: tmp_33_to_int (225)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:0  %tmp_33_to_int = bitcast float %tmp_23 to i32

ST_57: tmp_28 (226)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:1  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_33_to_int, i32 23, i32 30)

ST_57: tmp_29 (227)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
:2  %tmp_29 = trunc i32 %tmp_33_to_int to i23

ST_57: notlhs (228)  [1/1] 0.69ns  loc: ../conv_test/conv_layer.cpp:64
:3  %notlhs = icmp ne i8 %tmp_28, -1

ST_57: notrhs (229)  [1/1] 0.93ns  loc: ../conv_test/conv_layer.cpp:64
:4  %notrhs = icmp eq i23 %tmp_29, 0

ST_57: tmp_30 (230)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64 (grouped into LUT with out node tmp_33)
:5  %tmp_30 = or i1 %notrhs, %notlhs

ST_57: tmp_31 (231)  [1/2] 2.82ns  loc: /opt/mnt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../conv_test/conv_layer.cpp:90
:6  %tmp_31 = fcmp ogt float %tmp_23, 0.000000e+00

ST_57: tmp_32 (232)  [1/1] 0.00ns  loc: /opt/mnt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../conv_test/conv_layer.cpp:90 (grouped into LUT with out node tmp_33)
:7  %tmp_32 = and i1 %tmp_30, %tmp_31

ST_57: tmp_33 (233)  [1/1] 0.12ns  loc: ../conv_test/conv_layer.cpp:90 (out node of the LUT)
:8  %tmp_33 = select i1 %tmp_32, float %tmp_23, float 0.000000e+00

ST_57: mem_addr_1_req (241)  [1/1] 3.50ns  loc: ../conv_test/conv_layer.cpp:90
:16  %mem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 58>: 3.50ns
ST_58: StgValue_340 (242)  [1/1] 3.50ns  loc: ../conv_test/conv_layer.cpp:90
:17  call void @_ssdm_op_Write.m_axi.floatP(float* %mem_addr_1, float %tmp_33, i4 -1) nounwind


 <State 59>: 3.50ns
ST_59: mem_addr_1_resp (243)  [5/5] 3.50ns  loc: ../conv_test/conv_layer.cpp:90
:18  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind


 <State 60>: 3.50ns
ST_60: mem_addr_1_resp (243)  [4/5] 3.50ns  loc: ../conv_test/conv_layer.cpp:90
:18  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind


 <State 61>: 3.50ns
ST_61: mem_addr_1_resp (243)  [3/5] 3.50ns  loc: ../conv_test/conv_layer.cpp:90
:18  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind


 <State 62>: 3.50ns
ST_62: mem_addr_1_resp (243)  [2/5] 3.50ns  loc: ../conv_test/conv_layer.cpp:90
:18  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind


 <State 63>: 3.50ns
ST_63: mem_addr_1_resp (243)  [1/5] 3.50ns  loc: ../conv_test/conv_layer.cpp:90
:18  %mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_1) nounwind

ST_63: empty_6 (244)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:91
:19  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str7, i32 %tmp_21) nounwind

ST_63: StgValue_347 (245)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:60
:20  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ od]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ox]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_read             (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
s_read             (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
iy_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
ix_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
id_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
oy_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
ox_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
od_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
b_read             (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
output_offset_read (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
input_offset_read  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_6              (partselect       ) [ 0011111110000000000000000000000000000000000000000000000000000000]
tmp_4              (partselect       ) [ 0011111110000000000000000000000000000000000000000000000000000000]
tmp1               (mul              ) [ 0000011100000000000000000000000000000000000000000000000000000000]
tmp2               (mul              ) [ 0000011100000000000000000000000000000000000000000000000000000000]
num_weights        (mul              ) [ 0000000010000000000000000000000000000000000000000000000000000000]
StgValue_92        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_93        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_94        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_95        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_96        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_97        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_98        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_99        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_100       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_101       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_102       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_103       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_104       (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_105       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_106       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_107       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_108       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_109       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_110       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_111       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_112       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_113       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_114       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_115       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_116       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_117       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_3              (zext             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp_4_cast         (sext             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp_5_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_5              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (zext             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp3               (mul              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp5               (mul              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp8               (mul              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp14_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp4               (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
StgValue_130       (br               ) [ 0000000011111111111111111111111111111111111111111111111111111111]
b_s                (phi              ) [ 0000000001000000000000000000000000000000000000000000000000000000]
phi_mul2           (phi              ) [ 0000000001110000000000000000000000000000000000000000000000000000]
phi_mul4           (phi              ) [ 0000000001110000000000000000000000000000000000000000000000000000]
next_mul1          (add              ) [ 0000000011111111111111111111111111111111111111111111111111111111]
next_mul3          (add              ) [ 0000000011111111111111111111111111111111111111111111111111111111]
b_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_8              (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
b_1                (add              ) [ 0000000011111111111111111111111111111111111111111111111111111111]
StgValue_139       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_142       (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_145       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_9              (specregionbegin  ) [ 0000000000001111111111111111111111111111111111111111111111111111]
StgValue_147       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_1              (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_11_cast        (sext             ) [ 0000000000001111111111111111111111111111111111111111111111111111]
tmp_2              (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_15_cast        (sext             ) [ 0000000000001111111111111111111111111111111111111111111111111111]
StgValue_152       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
o_d                (phi              ) [ 0000000000001000000000000000000000000000000000000000000000000000]
phi_mul6           (phi              ) [ 0000000000001110000000000000000000000000000000000000000000000000]
phi_mul8           (phi              ) [ 0000000000001110000000000000000000000000000000000000000000000000]
next_mul5          (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
next_mul7          (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
o_d_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_10             (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
o_d_1              (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
StgValue_161       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_17_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp7               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp7_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_12             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr           (getelementptr    ) [ 0000000000000111111111111111111111111111111111111111111111111111]
empty_9            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_170       (br               ) [ 0000000011111111111111111111111111111111111111111111111111111111]
tmp_13             (mul              ) [ 0000000000000001000000000000000000000000000000000000000000000000]
tmp_15             (mul              ) [ 0000000000000001000000000000000000000000000000000000000000000000]
StgValue_175       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_11             (specregionbegin  ) [ 0000000000000000111111111111111111111111111111111111111111111111]
StgValue_177       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_14             (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_16             (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp6               (add              ) [ 0000000000000000111111111111111111111111111111111111111111111111]
tmp9               (add              ) [ 0000000000000000111111111111111111111111111111111111111111111111]
StgValue_182       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
o_y                (phi              ) [ 0000000000000000100000000000000000000000000000000000000000000000]
i_y                (phi              ) [ 0000000000000000101111111111111111111111111111111111111110000000]
phi_mul9           (phi              ) [ 0000000000000000100000000000000000000000000000000000000000000000]
next_mul9          (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
next_mul8          (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
o_y_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_17             (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
o_y_1              (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
StgValue_191       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_192       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_18             (specregionbegin  ) [ 0000000000000000011111111111111111111111111111111111111111111111]
StgValue_194       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_19             (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111]
tmp_30_cast        (sext             ) [ 0000000000000000011111111111111111111111111111111111111111111111]
StgValue_197       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
empty_8            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_199       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
o_x                (phi              ) [ 0000000000000000011111111111111111111111111111111111111110000000]
i_x                (phi              ) [ 0000000000000000011111111111111111111111111111111111111110000000]
next_mul6          (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
o_x_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_20             (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
o_x_1              (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
StgValue_206       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_7            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_209       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
output_element_req (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
output_element     (read             ) [ 0000000000000000000000000111111111111111111111111111111110000000]
StgValue_217       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_21             (specregionbegin  ) [ 0000000000000000000000000011111111111111111111111111111111111111]
StgValue_219       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_22             (add              ) [ 0000000000000000000000000011111111111111111111111111111110000000]
StgValue_221       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp_23             (phi              ) [ 0000000000000000000000000011111111111111111111111111111111000000]
i_d                (phi              ) [ 0000000000000000000000000010000000000000000000000000000000000000]
phi_mul1           (phi              ) [ 0000000000000000000000000011100000000000000000000000000000000000]
phi_mul3           (phi              ) [ 0000000000000000000000000011110000000000000000000000000000000000]
next_mul4          (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
next_mul2          (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
i_d_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_24             (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
i_d_1              (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
StgValue_231       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_43_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp21              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp23_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp22              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp22_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_34             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_1         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000001111111]
tmp_26             (mul              ) [ 0000000000000000000000000000010000000000000000000000000000000000]
StgValue_245       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_25             (specregionbegin  ) [ 0000000000000000000000000000001111111111111111111111111110000000]
StgValue_247       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_37_cast        (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_27             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_40_cast        (sext             ) [ 0000000000000000000000000000001111111111111111111111111110000000]
tmp10              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp16_cast         (sext             ) [ 0000000000000000000000000000001111111111111111111111111110000000]
StgValue_253       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp_35             (phi              ) [ 0000000001111111111111111110001111111111111111111111111111111111]
i_y1               (phi              ) [ 0000000000000000000000000000001111111111111111111111111110000000]
phi_mul            (phi              ) [ 0000000000000000000000000000001110000000000000000000000000000000]
next_mul           (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp_36             (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
StgValue_259       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_5            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_262       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
StgValue_264       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_37             (specregionbegin  ) [ 0000000000000000000000000000000001111111111111111111111110000000]
StgValue_266       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_38             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_51_cast        (sext             ) [ 0000000000000000000000000000000001111111111111111111111110000000]
tmp_53_cast        (sext             ) [ 0000000000000000000000000000000001111111111111111111111110000000]
StgValue_270       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp_39             (phi              ) [ 0000000001111111111111111111111001111111111111111111111111111111]
i_x1               (phi              ) [ 0000000000000000000000000000000001000000000000000000000000000000]
iix                (phi              ) [ 0000000000000000000000000000000001000000000000000000000000000000]
tmp_40             (icmp             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
iix_1              (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
StgValue_276       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_56_cast        (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp17              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp17_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp15              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp15_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_42             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_2         (getelementptr    ) [ 0000000000000000000000000000000000111111110000000000000000000000]
tmp_63_cast        (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp20              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp20_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp19              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp19_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_43             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_3         (getelementptr    ) [ 0000000000000000000000000000000000111111111000000000000000000000]
i_x_1              (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
empty_4            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
i_y_1              (add              ) [ 0000000001111111111111111111111111111111111111111111111111111111]
StgValue_294       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
mem_load_req       (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_2_read    (read             ) [ 0000000000000000000000000000000000000000001111110000000000000000]
mem_load_1_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_3_read    (read             ) [ 0000000000000000000000000000000000000000000111110000000000000000]
tmp_44             (fmul             ) [ 0000000000000000000000000000000000000000000000001111111110000000]
StgValue_324       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_41             (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_326       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
output_element_1   (fadd             ) [ 0000000001111111111111111111111111111111111111111111111111111111]
empty              (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_329       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
tmp_33_to_int      (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_28             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_29             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
notlhs             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
notrhs             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_30             (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_31             (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_32             (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_33             (select           ) [ 0000000000000000000000000000000000000000000000000000000000100000]
mem_addr_1_req     (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_340       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_1_resp    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_6            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_347       (br               ) [ 0000000001111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="od">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="od"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ox">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ox"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="oy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oy"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="id">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ix">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="iy">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iy"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="k">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="k_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="s_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="iy_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iy_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ix_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ix_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="id_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="oy_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oy_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ox_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ox_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="od_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="od_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="output_offset_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_offset_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_writeresp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="0" index="4" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_element_req/17 mem_load_req/34 mem_load_1_req/35 mem_addr_1_req/57 StgValue_340/58 mem_addr_1_resp/59 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_read_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="8"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_element/24 mem_addr_2_read/41 mem_addr_3_read/42 "/>
</bind>
</comp>

<comp id="203" class="1005" name="b_s_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="1"/>
<pin id="205" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="b_s (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="b_s_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="31" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_s/9 "/>
</bind>
</comp>

<comp id="214" class="1005" name="phi_mul2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="phi_mul2_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/9 "/>
</bind>
</comp>

<comp id="226" class="1005" name="phi_mul4_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="phi_mul4_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4/9 "/>
</bind>
</comp>

<comp id="238" class="1005" name="o_d_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="1"/>
<pin id="240" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_d (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="o_d_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="31" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_d/12 "/>
</bind>
</comp>

<comp id="249" class="1005" name="phi_mul6_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul6 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="phi_mul6_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul6/12 "/>
</bind>
</comp>

<comp id="261" class="1005" name="phi_mul8_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul8 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="phi_mul8_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul8/12 "/>
</bind>
</comp>

<comp id="273" class="1005" name="o_y_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="1"/>
<pin id="275" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_y (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="o_y_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="31" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_y/16 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_y_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_y (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_y_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_y/16 "/>
</bind>
</comp>

<comp id="296" class="1005" name="phi_mul9_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul9 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="phi_mul9_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul9/16 "/>
</bind>
</comp>

<comp id="307" class="1005" name="o_x_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="31" slack="1"/>
<pin id="309" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_x (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="o_x_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="31" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_x/17 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_x_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_x (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_x_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_x/17 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_23_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_23_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="32" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_23/26 "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_d_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="31" slack="1"/>
<pin id="343" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_d (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_d_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="31" slack="0"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_d/26 "/>
</bind>
</comp>

<comp id="352" class="1005" name="phi_mul1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="phi_mul1_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/26 "/>
</bind>
</comp>

<comp id="364" class="1005" name="phi_mul3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="phi_mul3_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/26 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_35_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_35_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="4"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="32" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_35/30 "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_y1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_y1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="i_y1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="14"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="32" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_y1/30 "/>
</bind>
</comp>

<comp id="399" class="1005" name="phi_mul_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="phi_mul_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="32" slack="0"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/30 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_39_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_39_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="3"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="32" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_39/33 "/>
</bind>
</comp>

<comp id="423" class="1005" name="i_x1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="425" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_x1 (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="i_x1_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="16"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_x1/33 "/>
</bind>
</comp>

<comp id="433" class="1005" name="iix_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iix (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="iix_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iix/33 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="15"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="output_element_1/48 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="2"/>
<pin id="451" dir="0" index="1" bw="32" slack="1"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_44/43 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_31/26 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="30" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="3" slack="0"/>
<pin id="463" dir="0" index="3" bw="6" slack="0"/>
<pin id="464" dir="1" index="4" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="30" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="3" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="0" index="1" bw="32" slack="1"/>
<pin id="486" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="num_weights/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="5"/>
<pin id="493" dir="0" index="1" bw="32" slack="5"/>
<pin id="494" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="5"/>
<pin id="497" dir="0" index="1" bw="32" slack="5"/>
<pin id="498" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="5"/>
<pin id="501" dir="0" index="1" bw="32" slack="5"/>
<pin id="502" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_s_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="30" slack="7"/>
<pin id="505" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="30" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_4_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_5_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="7"/>
<pin id="515" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="30" slack="7"/>
<pin id="518" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="30" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp14_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="33" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_cast/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="33" slack="0"/>
<pin id="535" dir="0" index="1" bw="62" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="25"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="next_mul1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="8"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="next_mul3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="8"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="b_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_cast/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_8_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="8"/>
<pin id="556" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="b_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="31" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_1/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="1"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="1"/>
<pin id="572" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_11_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="33" slack="18"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/11 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_15_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="1" index="1" bw="33" slack="15"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="next_mul5_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="11"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul5/12 "/>
</bind>
</comp>

<comp id="587" class="1004" name="next_mul7_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="11"/>
<pin id="590" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul7/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="o_d_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="31" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_d_cast/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_10_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="11"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="o_d_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_d_1/12 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_17_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="31" slack="0"/>
<pin id="609" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp7_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="4"/>
<pin id="613" dir="0" index="1" bw="31" slack="0"/>
<pin id="614" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp7_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="33" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_12_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="33" slack="0"/>
<pin id="622" dir="0" index="1" bw="62" slack="4"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="mem_addr_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="4"/>
<pin id="634" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="11"/>
<pin id="639" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_14_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_16_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp6_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="62" slack="7"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="64" slack="18"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/15 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp9_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="62" slack="7"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/15 "/>
</bind>
</comp>

<comp id="657" class="1004" name="next_mul9_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="15"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul9/16 "/>
</bind>
</comp>

<comp id="662" class="1004" name="next_mul8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="15"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul8/16 "/>
</bind>
</comp>

<comp id="667" class="1004" name="o_y_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="31" slack="0"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_y_cast/16 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_17_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="15"/>
<pin id="674" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="676" class="1004" name="o_y_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="31" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_y_1/16 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_19_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="15"/>
<pin id="685" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/16 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_30_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="1" index="1" bw="34" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/16 "/>
</bind>
</comp>

<comp id="691" class="1004" name="next_mul6_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="16"/>
<pin id="694" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul6/17 "/>
</bind>
</comp>

<comp id="696" class="1004" name="o_x_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="31" slack="0"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_x_cast/17 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_20_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="16"/>
<pin id="703" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="705" class="1004" name="o_x_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="31" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_x_1/17 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_22_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="8"/>
<pin id="713" dir="0" index="1" bw="32" slack="24"/>
<pin id="714" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/25 "/>
</bind>
</comp>

<comp id="716" class="1004" name="next_mul4_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="25"/>
<pin id="719" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/26 "/>
</bind>
</comp>

<comp id="721" class="1004" name="next_mul2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="25"/>
<pin id="724" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/26 "/>
</bind>
</comp>

<comp id="726" class="1004" name="i_d_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="31" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_d_cast/26 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_24_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="25"/>
<pin id="733" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/26 "/>
</bind>
</comp>

<comp id="735" class="1004" name="i_d_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="31" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_d_1/26 "/>
</bind>
</comp>

<comp id="741" class="1004" name="grp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="25"/>
<pin id="744" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_26/26 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_43_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="31" slack="9"/>
<pin id="748" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/26 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp21_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="15"/>
<pin id="752" dir="0" index="1" bw="31" slack="0"/>
<pin id="753" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/26 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp23_cast_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="33" slack="0"/>
<pin id="757" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp23_cast/26 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp22_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="33" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="10"/>
<pin id="762" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/26 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp22_cast_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="34" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp22_cast/26 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_34_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="34" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="11"/>
<pin id="771" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/26 "/>
</bind>
</comp>

<comp id="773" class="1004" name="mem_addr_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="0"/>
<pin id="775" dir="0" index="1" bw="64" slack="0"/>
<pin id="776" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/26 "/>
</bind>
</comp>

<comp id="779" class="1004" name="grp_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="0" index="1" bw="32" slack="26"/>
<pin id="782" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_27/27 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_37_cast_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/29 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_40_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40_cast/29 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp10_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="18"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/29 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp16_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="33" slack="0"/>
<pin id="798" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_cast/29 "/>
</bind>
</comp>

<comp id="800" class="1004" name="next_mul_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="29"/>
<pin id="803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/30 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_36_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="14"/>
<pin id="808" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/30 "/>
</bind>
</comp>

<comp id="810" class="1004" name="grp_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="29"/>
<pin id="813" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_38/30 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_51_cast_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_cast/32 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_53_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="2"/>
<pin id="821" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast/32 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_40_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="8"/>
<pin id="826" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/33 "/>
</bind>
</comp>

<comp id="828" class="1004" name="iix_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iix_1/33 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_56_cast_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_cast/33 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp17_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="0" index="1" bw="32" slack="0"/>
<pin id="841" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/33 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp17_cast_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="33" slack="0"/>
<pin id="845" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp17_cast/33 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp15_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="33" slack="0"/>
<pin id="849" dir="0" index="1" bw="33" slack="4"/>
<pin id="850" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/33 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp15_cast_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="34" slack="0"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp15_cast/33 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_42_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="34" slack="0"/>
<pin id="858" dir="0" index="1" bw="64" slack="25"/>
<pin id="859" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/33 "/>
</bind>
</comp>

<comp id="861" class="1004" name="mem_addr_2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="64" slack="0"/>
<pin id="863" dir="0" index="1" bw="64" slack="0"/>
<pin id="864" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/33 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_63_cast_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_63_cast/33 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp20_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="0" index="1" bw="32" slack="0"/>
<pin id="874" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/33 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp20_cast_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="33" slack="0"/>
<pin id="878" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp20_cast/33 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp19_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="33" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="4"/>
<pin id="883" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/33 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp19_cast_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="34" slack="0"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp19_cast/33 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_43_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="34" slack="0"/>
<pin id="891" dir="0" index="1" bw="64" slack="18"/>
<pin id="892" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/33 "/>
</bind>
</comp>

<comp id="894" class="1004" name="mem_addr_3_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="64" slack="0"/>
<pin id="896" dir="0" index="1" bw="64" slack="0"/>
<pin id="897" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_3/33 "/>
</bind>
</comp>

<comp id="900" class="1004" name="i_x_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_x_1/33 "/>
</bind>
</comp>

<comp id="906" class="1004" name="i_y_1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="3"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_y_1/33 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_33_to_int_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_33_to_int/57 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_28_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="0"/>
<pin id="919" dir="0" index="2" bw="6" slack="0"/>
<pin id="920" dir="0" index="3" bw="6" slack="0"/>
<pin id="921" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/57 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_29_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/57 "/>
</bind>
</comp>

<comp id="930" class="1004" name="notlhs_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/57 "/>
</bind>
</comp>

<comp id="936" class="1004" name="notrhs_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="23" slack="0"/>
<pin id="938" dir="0" index="1" bw="23" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/57 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_30_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_30/57 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_32_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_32/57 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_33_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="1"/>
<pin id="957" dir="0" index="2" bw="32" slack="0"/>
<pin id="958" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/57 "/>
</bind>
</comp>

<comp id="962" class="1005" name="k_read_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="975" class="1005" name="s_read_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="15"/>
<pin id="977" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="s_read "/>
</bind>
</comp>

<comp id="981" class="1005" name="iy_read_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="8"/>
<pin id="983" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="iy_read "/>
</bind>
</comp>

<comp id="987" class="1005" name="ix_read_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="5"/>
<pin id="989" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="ix_read "/>
</bind>
</comp>

<comp id="994" class="1005" name="id_read_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="id_read "/>
</bind>
</comp>

<comp id="1002" class="1005" name="oy_read_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="8"/>
<pin id="1004" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="oy_read "/>
</bind>
</comp>

<comp id="1009" class="1005" name="ox_read_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="5"/>
<pin id="1011" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="ox_read "/>
</bind>
</comp>

<comp id="1017" class="1005" name="od_read_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="od_read "/>
</bind>
</comp>

<comp id="1025" class="1005" name="b_read_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="8"/>
<pin id="1027" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_6_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="30" slack="7"/>
<pin id="1032" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_4_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="30" slack="7"/>
<pin id="1037" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp2_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="num_weights_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_weights "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_3_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="64" slack="4"/>
<pin id="1057" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="tmp_4_cast_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="33" slack="4"/>
<pin id="1063" dir="1" index="1" bw="33" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_7_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="7"/>
<pin id="1068" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp3_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp5_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp8_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="4"/>
<pin id="1083" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp4_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="64" slack="25"/>
<pin id="1088" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="next_mul1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="0"/>
<pin id="1093" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="next_mul3_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="0"/>
<pin id="1098" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="b_1_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="31" slack="0"/>
<pin id="1106" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="b_1 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="tmp_11_cast_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="33" slack="18"/>
<pin id="1111" dir="1" index="1" bw="33" slack="18"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="1114" class="1005" name="tmp_15_cast_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="33" slack="15"/>
<pin id="1116" dir="1" index="1" bw="33" slack="15"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="1119" class="1005" name="next_mul5_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="0"/>
<pin id="1121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul5 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="next_mul7_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="0"/>
<pin id="1126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul7 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="o_d_1_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="31" slack="0"/>
<pin id="1134" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="o_d_1 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="mem_addr_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="5"/>
<pin id="1139" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_13_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="1"/>
<pin id="1145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="tmp_15_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp6_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="64" slack="18"/>
<pin id="1155" dir="1" index="1" bw="64" slack="18"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="tmp9_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="64" slack="11"/>
<pin id="1160" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="next_mul9_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="0"/>
<pin id="1165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul9 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="next_mul8_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul8 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="o_y_1_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="31" slack="0"/>
<pin id="1178" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="o_y_1 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="tmp_19_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="14"/>
<pin id="1183" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="tmp_30_cast_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="34" slack="10"/>
<pin id="1188" dir="1" index="1" bw="34" slack="10"/>
</pin_list>
<bind>
<opset="tmp_30_cast "/>
</bind>
</comp>

<comp id="1191" class="1005" name="next_mul6_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="0"/>
<pin id="1193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul6 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="o_x_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="31" slack="0"/>
<pin id="1201" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="o_x_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="output_element_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="2"/>
<pin id="1206" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_element "/>
</bind>
</comp>

<comp id="1209" class="1005" name="tmp_22_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="8"/>
<pin id="1211" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="next_mul4_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="0"/>
<pin id="1216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="next_mul2_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="0"/>
<pin id="1221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="i_d_1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="31" slack="0"/>
<pin id="1229" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_d_1 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="mem_addr_1_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="tmp_26_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="1"/>
<pin id="1239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="tmp_40_cast_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="34" slack="4"/>
<pin id="1244" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="tmp_40_cast "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp16_cast_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="34" slack="4"/>
<pin id="1249" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="tmp16_cast "/>
</bind>
</comp>

<comp id="1252" class="1005" name="next_mul_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="0"/>
<pin id="1254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_51_cast_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="33" slack="1"/>
<pin id="1262" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51_cast "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_53_cast_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="33" slack="1"/>
<pin id="1267" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53_cast "/>
</bind>
</comp>

<comp id="1273" class="1005" name="iix_1_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iix_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="mem_addr_2_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="mem_addr_3_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="2"/>
<pin id="1286" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr_3 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="i_x_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="0"/>
<pin id="1292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_x_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="i_y_1_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_y_1 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="mem_addr_2_read_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="2"/>
<pin id="1302" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr_2_read "/>
</bind>
</comp>

<comp id="1305" class="1005" name="mem_addr_3_read_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="1"/>
<pin id="1307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_3_read "/>
</bind>
</comp>

<comp id="1310" class="1005" name="tmp_44_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="output_element_1_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="1"/>
<pin id="1317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_element_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tmp_33_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="1"/>
<pin id="1322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="86" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="88" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="112" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="200"><net_src comp="114" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="116" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="202"><net_src comp="118" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="340"><net_src comp="334" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="344"><net_src comp="54" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="386"><net_src comp="331" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="380" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="397"><net_src comp="284" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="391" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="403" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="421"><net_src comp="376" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="432"><net_src comp="319" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="411" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="457"><net_src comp="334" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="180" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="28" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="30" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="174" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="28" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="30" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="513" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="510" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="506" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="230" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="218" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="207" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="207" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="56" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="218" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="230" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="564" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="569" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="265" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="253" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="242" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="242" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="56" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="242" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="0" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="253" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="265" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="651"><net_src comp="641" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="644" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="300" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="288" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="277" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="277" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="56" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="288" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="300" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="323" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="311" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="311" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="56" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="319" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="368" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="356" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="345" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="345" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="56" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="356" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="307" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="750" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="0" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="768" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="364" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="790"><net_src comp="779" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="784" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="791" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="403" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="391" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="391" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="810" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="399" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="426" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="437" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="66" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="426" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="838" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="847" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="0" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="437" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="871" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="880" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="0" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="426" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="66" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="388" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="66" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="331" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="922"><net_src comp="102" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="912" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="104" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="106" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="929"><net_src comp="912" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="916" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="108" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="926" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="110" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="930" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="942" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="453" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="959"><net_src comp="948" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="331" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="92" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="965"><net_src comp="120" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="968"><net_src comp="962" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="969"><net_src comp="962" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="970"><net_src comp="962" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="971"><net_src comp="962" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="972"><net_src comp="962" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="973"><net_src comp="962" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="974"><net_src comp="962" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="978"><net_src comp="126" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="984"><net_src comp="132" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="990"><net_src comp="138" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="997"><net_src comp="144" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1001"><net_src comp="994" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1005"><net_src comp="150" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1012"><net_src comp="156" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1016"><net_src comp="1009" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1020"><net_src comp="162" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1023"><net_src comp="1017" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1024"><net_src comp="1017" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1028"><net_src comp="168" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1033"><net_src comp="459" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1038"><net_src comp="469" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1043"><net_src comp="479" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1048"><net_src comp="483" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1053"><net_src comp="487" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1058"><net_src comp="506" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1064"><net_src comp="510" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1069"><net_src comp="519" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1074"><net_src comp="491" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1079"><net_src comp="495" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1084"><net_src comp="499" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1089"><net_src comp="533" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1094"><net_src comp="539" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1099"><net_src comp="544" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1107"><net_src comp="558" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1112"><net_src comp="574" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1117"><net_src comp="578" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1122"><net_src comp="582" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1127"><net_src comp="587" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1135"><net_src comp="601" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1140"><net_src comp="625" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1146"><net_src comp="631" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1151"><net_src comp="636" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1156"><net_src comp="647" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1161"><net_src comp="652" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1166"><net_src comp="657" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1171"><net_src comp="662" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1179"><net_src comp="676" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1184"><net_src comp="682" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1189"><net_src comp="687" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1194"><net_src comp="691" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1202"><net_src comp="705" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1207"><net_src comp="193" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1212"><net_src comp="711" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1217"><net_src comp="716" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1222"><net_src comp="721" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1230"><net_src comp="735" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1235"><net_src comp="773" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1240"><net_src comp="741" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1245"><net_src comp="787" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1250"><net_src comp="796" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1255"><net_src comp="800" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1263"><net_src comp="815" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1268"><net_src comp="819" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1276"><net_src comp="828" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1281"><net_src comp="861" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1287"><net_src comp="894" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1293"><net_src comp="900" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1298"><net_src comp="906" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1303"><net_src comp="193" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1308"><net_src comp="193" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1313"><net_src comp="449" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1318"><net_src comp="444" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1323"><net_src comp="954" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="186" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {57 58 59 60 61 62 63 }
 - Input state : 
	Port: conv_layer : mem | {17 18 19 20 21 22 23 24 34 35 36 37 38 39 40 41 42 }
	Port: conv_layer : input_offset | {1 }
	Port: conv_layer : output_offset | {1 }
	Port: conv_layer : b | {1 }
	Port: conv_layer : od | {1 }
	Port: conv_layer : ox | {1 }
	Port: conv_layer : oy | {1 }
	Port: conv_layer : id | {1 }
	Port: conv_layer : ix | {1 }
	Port: conv_layer : iy | {1 }
	Port: conv_layer : s | {1 }
	Port: conv_layer : k | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		tmp_3 : 1
		tmp_7 : 1
		tmp : 1
		tmp14_cast : 2
		tmp4 : 3
	State 9
		next_mul1 : 1
		next_mul3 : 1
		b_cast : 1
		tmp_8 : 2
		b_1 : 1
		StgValue_139 : 3
		tmp_1 : 1
		tmp_2 : 1
	State 10
	State 11
		tmp_11_cast : 1
		tmp_15_cast : 1
	State 12
		next_mul5 : 1
		next_mul7 : 1
		o_d_cast : 1
		tmp_10 : 2
		o_d_1 : 1
		StgValue_161 : 3
		tmp_17_cast : 1
		tmp7 : 2
		tmp7_cast : 3
		tmp_12 : 4
		mem_addr : 5
		tmp_13 : 1
		tmp_15 : 1
	State 13
	State 14
	State 15
		tmp6 : 1
		tmp9 : 1
	State 16
		next_mul9 : 1
		next_mul8 : 1
		o_y_cast : 1
		tmp_17 : 2
		o_y_1 : 1
		StgValue_191 : 3
		tmp_19 : 1
		tmp_30_cast : 1
	State 17
		next_mul6 : 1
		o_x_cast : 1
		tmp_20 : 2
		o_x_1 : 1
		StgValue_206 : 3
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		next_mul4 : 1
		next_mul2 : 1
		i_d_cast : 1
		tmp_24 : 2
		i_d_1 : 1
		StgValue_231 : 3
		tmp_26 : 1
		tmp_31 : 1
		tmp21 : 1
		tmp23_cast : 2
		tmp22 : 3
		tmp22_cast : 4
		tmp_34 : 5
		mem_addr_1 : 6
	State 27
	State 28
	State 29
		tmp_40_cast : 1
		tmp10 : 1
		tmp16_cast : 2
	State 30
		next_mul : 1
		tmp_36 : 1
		StgValue_259 : 2
		tmp_38 : 1
	State 31
	State 32
		tmp_51_cast : 1
	State 33
		tmp_40 : 1
		iix_1 : 1
		StgValue_276 : 2
		tmp_56_cast : 1
		tmp17 : 2
		tmp17_cast : 3
		tmp15 : 4
		tmp15_cast : 5
		tmp_42 : 6
		mem_addr_2 : 7
		tmp_63_cast : 1
		tmp20 : 2
		tmp20_cast : 3
		tmp19 : 4
		tmp19_cast : 5
		tmp_43 : 6
		mem_addr_3 : 7
		i_x_1 : 1
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		empty : 1
	State 57
		tmp_28 : 1
		tmp_29 : 1
		notlhs : 2
		notrhs : 2
		tmp_30 : 3
		tmp_32 : 3
		tmp_33 : 3
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_523           |    0    |   101   |    38   |
|          |           tmp4_fu_533          |    0    |   191   |    68   |
|          |        next_mul1_fu_539        |    0    |   101   |    38   |
|          |        next_mul3_fu_544        |    0    |   101   |    38   |
|          |           b_1_fu_558           |    0    |    98   |    37   |
|          |        next_mul5_fu_582        |    0    |   101   |    38   |
|          |        next_mul7_fu_587        |    0    |   101   |    38   |
|          |          o_d_1_fu_601          |    0    |    98   |    37   |
|          |           tmp7_fu_611          |    0    |   101   |    38   |
|          |          tmp_12_fu_620         |    0    |   191   |    68   |
|          |           tmp6_fu_647          |    0    |   191   |    68   |
|          |           tmp9_fu_652          |    0    |   191   |    68   |
|          |        next_mul9_fu_657        |    0    |   101   |    38   |
|          |        next_mul8_fu_662        |    0    |   101   |    38   |
|          |          o_y_1_fu_676          |    0    |    98   |    37   |
|          |          tmp_19_fu_682         |    0    |   101   |    38   |
|          |        next_mul6_fu_691        |    0    |   101   |    38   |
|    add   |          o_x_1_fu_705          |    0    |    98   |    37   |
|          |          tmp_22_fu_711         |    0    |   101   |    38   |
|          |        next_mul4_fu_716        |    0    |   101   |    38   |
|          |        next_mul2_fu_721        |    0    |   101   |    38   |
|          |          i_d_1_fu_735          |    0    |    98   |    37   |
|          |          tmp21_fu_750          |    0    |   101   |    38   |
|          |          tmp22_fu_759          |    0    |   104   |    39   |
|          |          tmp_34_fu_768         |    0    |   197   |    70   |
|          |          tmp10_fu_791          |    0    |   101   |    38   |
|          |         next_mul_fu_800        |    0    |   101   |    38   |
|          |          iix_1_fu_828          |    0    |   101   |    38   |
|          |          tmp17_fu_838          |    0    |   101   |    38   |
|          |          tmp15_fu_847          |    0    |   104   |    39   |
|          |          tmp_42_fu_856         |    0    |   197   |    70   |
|          |          tmp20_fu_871          |    0    |   101   |    38   |
|          |          tmp19_fu_880          |    0    |   104   |    39   |
|          |          tmp_43_fu_889         |    0    |   197   |    70   |
|          |          i_x_1_fu_900          |    0    |   101   |    38   |
|          |          i_y_1_fu_906          |    0    |   101   |    38   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_479           |    4    |   166   |    49   |
|          |           grp_fu_483           |    4    |   166   |    49   |
|          |           grp_fu_487           |    4    |   166   |    49   |
|          |           grp_fu_491           |    4    |   166   |    49   |
|          |           grp_fu_495           |    4    |   166   |    49   |
|          |           grp_fu_499           |    4    |   166   |    49   |
|    mul   |           grp_fu_564           |    4    |   166   |    49   |
|          |           grp_fu_569           |    4    |   166   |    49   |
|          |           grp_fu_631           |    4    |   166   |    49   |
|          |           grp_fu_636           |    4    |   166   |    49   |
|          |           grp_fu_741           |    4    |   166   |    49   |
|          |           grp_fu_779           |    4    |   166   |    49   |
|          |           grp_fu_810           |    4    |   166   |    49   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_444           |    2    |   324   |   239   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_449           |    3    |   151   |   145   |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_453           |    0    |    66   |    72   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_8_fu_553          |    0    |    0    |    16   |
|          |          tmp_10_fu_596         |    0    |    0    |    16   |
|          |          tmp_17_fu_671         |    0    |    0    |    16   |
|          |          tmp_20_fu_700         |    0    |    0    |    16   |
|   icmp   |          tmp_24_fu_730         |    0    |    0    |    16   |
|          |          tmp_36_fu_805         |    0    |    0    |    16   |
|          |          tmp_40_fu_823         |    0    |    0    |    16   |
|          |          notlhs_fu_930         |    0    |    0    |    4    |
|          |          notrhs_fu_936         |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|  select  |          tmp_33_fu_954         |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    or    |          tmp_30_fu_942         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |          tmp_32_fu_948         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |       k_read_read_fu_120       |    0    |    0    |    0    |
|          |       s_read_read_fu_126       |    0    |    0    |    0    |
|          |       iy_read_read_fu_132      |    0    |    0    |    0    |
|          |       ix_read_read_fu_138      |    0    |    0    |    0    |
|          |       id_read_read_fu_144      |    0    |    0    |    0    |
|   read   |       oy_read_read_fu_150      |    0    |    0    |    0    |
|          |       ox_read_read_fu_156      |    0    |    0    |    0    |
|          |       od_read_read_fu_162      |    0    |    0    |    0    |
|          |       b_read_read_fu_168       |    0    |    0    |    0    |
|          | output_offset_read_read_fu_174 |    0    |    0    |    0    |
|          |  input_offset_read_read_fu_180 |    0    |    0    |    0    |
|          |         grp_read_fu_193        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_186      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_6_fu_459          |    0    |    0    |    0    |
|partselect|          tmp_4_fu_469          |    0    |    0    |    0    |
|          |          tmp_28_fu_916         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_s_fu_503          |    0    |    0    |    0    |
|          |        tmp_4_cast_fu_510       |    0    |    0    |    0    |
|          |        tmp_5_cast_fu_513       |    0    |    0    |    0    |
|          |          tmp_5_fu_516          |    0    |    0    |    0    |
|          |        tmp14_cast_fu_529       |    0    |    0    |    0    |
|          |       tmp_11_cast_fu_574       |    0    |    0    |    0    |
|          |       tmp_15_cast_fu_578       |    0    |    0    |    0    |
|          |        tmp7_cast_fu_616        |    0    |    0    |    0    |
|          |          tmp_14_fu_641         |    0    |    0    |    0    |
|          |          tmp_16_fu_644         |    0    |    0    |    0    |
|          |       tmp_30_cast_fu_687       |    0    |    0    |    0    |
|   sext   |        tmp23_cast_fu_755       |    0    |    0    |    0    |
|          |        tmp22_cast_fu_764       |    0    |    0    |    0    |
|          |       tmp_37_cast_fu_784       |    0    |    0    |    0    |
|          |       tmp_40_cast_fu_787       |    0    |    0    |    0    |
|          |        tmp16_cast_fu_796       |    0    |    0    |    0    |
|          |       tmp_51_cast_fu_815       |    0    |    0    |    0    |
|          |       tmp_53_cast_fu_819       |    0    |    0    |    0    |
|          |       tmp_56_cast_fu_834       |    0    |    0    |    0    |
|          |        tmp17_cast_fu_843       |    0    |    0    |    0    |
|          |        tmp15_cast_fu_852       |    0    |    0    |    0    |
|          |       tmp_63_cast_fu_867       |    0    |    0    |    0    |
|          |        tmp20_cast_fu_876       |    0    |    0    |    0    |
|          |        tmp19_cast_fu_885       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_3_fu_506          |    0    |    0    |    0    |
|          |          tmp_7_fu_519          |    0    |    0    |    0    |
|          |          b_cast_fu_549         |    0    |    0    |    0    |
|          |         o_d_cast_fu_592        |    0    |    0    |    0    |
|   zext   |       tmp_17_cast_fu_607       |    0    |    0    |    0    |
|          |         o_y_cast_fu_667        |    0    |    0    |    0    |
|          |         o_x_cast_fu_696        |    0    |    0    |    0    |
|          |         i_d_cast_fu_726        |    0    |    0    |    0    |
|          |       tmp_43_cast_fu_746       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |          tmp_29_fu_926         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    57   |   6977  |   2840  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       b_1_reg_1104      |   31   |
|     b_read_reg_1025     |   32   |
|       b_s_reg_203       |   31   |
|      i_d_1_reg_1227     |   31   |
|       i_d_reg_341       |   31   |
|       i_x1_reg_423      |   32   |
|      i_x_1_reg_1290     |   32   |
|       i_x_reg_319       |   32   |
|       i_y1_reg_388      |   32   |
|      i_y_1_reg_1295     |   32   |
|       i_y_reg_284       |   32   |
|     id_read_reg_994     |   32   |
|      iix_1_reg_1273     |   32   |
|       iix_reg_433       |   32   |
|     ix_read_reg_987     |   32   |
|     iy_read_reg_981     |   32   |
|      k_read_reg_962     |   32   |
|   mem_addr_1_reg_1232   |   32   |
| mem_addr_2_read_reg_1300|   32   |
|   mem_addr_2_reg_1278   |   32   |
| mem_addr_3_read_reg_1305|   32   |
|   mem_addr_3_reg_1284   |   32   |
|    mem_addr_reg_1137    |   32   |
|    next_mul1_reg_1091   |   32   |
|    next_mul2_reg_1219   |   32   |
|    next_mul3_reg_1096   |   32   |
|    next_mul4_reg_1214   |   32   |
|    next_mul5_reg_1119   |   32   |
|    next_mul6_reg_1191   |   32   |
|    next_mul7_reg_1124   |   32   |
|    next_mul8_reg_1168   |   32   |
|    next_mul9_reg_1163   |   32   |
|    next_mul_reg_1252    |   32   |
|   num_weights_reg_1050  |   32   |
|      o_d_1_reg_1132     |   31   |
|       o_d_reg_238       |   31   |
|      o_x_1_reg_1199     |   31   |
|       o_x_reg_307       |   31   |
|      o_y_1_reg_1176     |   31   |
|       o_y_reg_273       |   31   |
|     od_read_reg_1017    |   32   |
|output_element_1_reg_1315|   32   |
| output_element_reg_1204 |   32   |
|     ox_read_reg_1009    |   32   |
|     oy_read_reg_1002    |   32   |
|     phi_mul1_reg_352    |   32   |
|     phi_mul2_reg_214    |   32   |
|     phi_mul3_reg_364    |   32   |
|     phi_mul4_reg_226    |   32   |
|     phi_mul6_reg_249    |   32   |
|     phi_mul8_reg_261    |   32   |
|     phi_mul9_reg_296    |   32   |
|     phi_mul_reg_399     |   32   |
|      s_read_reg_975     |   32   |
|   tmp16_cast_reg_1247   |   34   |
|      tmp1_reg_1040      |   32   |
|      tmp2_reg_1045      |   32   |
|      tmp3_reg_1071      |   32   |
|      tmp4_reg_1086      |   64   |
|      tmp5_reg_1076      |   32   |
|      tmp6_reg_1153      |   64   |
|      tmp8_reg_1081      |   32   |
|      tmp9_reg_1158      |   64   |
|   tmp_11_cast_reg_1109  |   33   |
|     tmp_13_reg_1143     |   32   |
|   tmp_15_cast_reg_1114  |   33   |
|     tmp_15_reg_1148     |   32   |
|     tmp_19_reg_1181     |   32   |
|     tmp_22_reg_1209     |   32   |
|      tmp_23_reg_331     |   32   |
|     tmp_26_reg_1237     |   32   |
|   tmp_30_cast_reg_1186  |   34   |
|     tmp_33_reg_1320     |   32   |
|      tmp_35_reg_376     |   32   |
|      tmp_39_reg_411     |   32   |
|      tmp_3_reg_1055     |   64   |
|   tmp_40_cast_reg_1242  |   34   |
|     tmp_44_reg_1310     |   32   |
|   tmp_4_cast_reg_1061   |   33   |
|      tmp_4_reg_1035     |   30   |
|   tmp_51_cast_reg_1260  |   33   |
|   tmp_53_cast_reg_1265  |   33   |
|      tmp_6_reg_1030     |   30   |
|      tmp_7_reg_1066     |   64   |
+-------------------------+--------+
|          Total          |  2845  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_186 |  p0  |   4  |   1  |    4   ||    9    |
| grp_writeresp_fu_186 |  p1  |   4  |  32  |   128  ||    17   |
| grp_writeresp_fu_186 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_read_fu_193   |  p1  |   3  |  32  |   96   ||    13   |
|   phi_mul2_reg_214   |  p0  |   2  |  32  |   64   ||    9    |
|   phi_mul4_reg_226   |  p0  |   2  |  32  |   64   ||    9    |
|   phi_mul6_reg_249   |  p0  |   2  |  32  |   64   ||    9    |
|   phi_mul8_reg_261   |  p0  |   2  |  32  |   64   ||    9    |
|      i_y_reg_284     |  p0  |   2  |  32  |   64   ||    9    |
|      o_x_reg_307     |  p0  |   2  |  31  |   62   ||    9    |
|      i_x_reg_319     |  p0  |   2  |  32  |   64   ||    9    |
|   phi_mul1_reg_352   |  p0  |   2  |  32  |   64   ||    9    |
|   phi_mul3_reg_364   |  p0  |   2  |  32  |   64   ||    9    |
|    phi_mul_reg_399   |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   930  ||  7.755  ||   138   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   57   |    -   |  6977  |  2840  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   138  |
|  Register |    -   |    -   |  2845  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   57   |    7   |  9822  |  2978  |
+-----------+--------+--------+--------+--------+
