============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 19:55:52 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_reset', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(499)
HDL-7007 CRITICAL-WARNING: 'sdcard_rd_reset' is already implicitly declared on line 499 in ../../../rtl/CortexM0_SoC.v(741)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.308577s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (89.6%)

RUN-1004 : used memory is 270 MB, reserved memory is 246 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95807835471872"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4277787426816"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4269197492224"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95807835471872"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85190676316160"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4269197492224"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 76 trigger nets, 76 data nets.
KIT-1004 : Chipwatcher code = 0001101011110111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=190) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=190) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=190)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=190)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=76,BUS_CTRL_NUM=168,BUS_WIDTH='{32'sb0100,32'sb01000,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb01100,32'sb0101100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0100000,32'sb01100100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13918/22 useful/useless nets, 11605/8 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13463/16 useful/useless nets, 12198/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 589 better
SYN-1014 : Optimize round 2
SYN-1032 : 12996/60 useful/useless nets, 11731/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.134944s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (84.0%)

RUN-1004 : used memory is 282 MB, reserved memory is 255 MB, peak memory is 284 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 76 instances.
SYN-2501 : Optimize round 1, 154 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13669/2 useful/useless nets, 12412/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 55430, tnet num: 13669, tinst num: 12411, tnode num: 68327, tedge num: 89749.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13669 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 336 (3.16), #lev = 7 (1.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 336 (3.16), #lev = 7 (1.48)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 681 instances into 336 LUTs, name keeping = 74%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 552 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.043815s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (76.5%)

RUN-1004 : used memory is 304 MB, reserved memory is 288 MB, peak memory is 427 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.305960s wall, 2.593750s user + 0.015625s system = 2.609375s CPU (78.9%)

RUN-1004 : used memory is 305 MB, reserved memory is 289 MB, peak memory is 427 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (401 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11073 instances
RUN-0007 : 6570 luts, 3507 seqs, 569 mslices, 286 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 12363 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7177 nets have 2 pins
RUN-1001 : 3836 nets have [3 - 5] pins
RUN-1001 : 783 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1492     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     976     
RUN-1001 :   Yes  |  Yes  |  No   |     40      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  62   |     17     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 83
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11071 instances, 6570 luts, 3507 seqs, 855 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52635, tnet num: 12361, tinst num: 11071, tnode num: 64492, tedge num: 86065.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.019454s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (82.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.9514e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11071.
PHY-3001 : Level 1 #clusters 1675.
PHY-3001 : End clustering;  0.109522s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (71.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 921548, overlap = 329.125
PHY-3002 : Step(2): len = 814941, overlap = 366.562
PHY-3002 : Step(3): len = 595673, overlap = 479.625
PHY-3002 : Step(4): len = 512235, overlap = 527.719
PHY-3002 : Step(5): len = 419541, overlap = 603.906
PHY-3002 : Step(6): len = 371360, overlap = 641.906
PHY-3002 : Step(7): len = 297596, overlap = 725.062
PHY-3002 : Step(8): len = 259288, overlap = 750.656
PHY-3002 : Step(9): len = 221209, overlap = 781.781
PHY-3002 : Step(10): len = 203257, overlap = 808.188
PHY-3002 : Step(11): len = 183928, overlap = 848.75
PHY-3002 : Step(12): len = 167839, overlap = 879.688
PHY-3002 : Step(13): len = 154779, overlap = 909.188
PHY-3002 : Step(14): len = 147662, overlap = 920.375
PHY-3002 : Step(15): len = 135285, overlap = 928.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.73961e-06
PHY-3002 : Step(16): len = 145376, overlap = 907.781
PHY-3002 : Step(17): len = 182225, overlap = 829.5
PHY-3002 : Step(18): len = 186545, overlap = 808.062
PHY-3002 : Step(19): len = 190999, overlap = 785.312
PHY-3002 : Step(20): len = 189393, overlap = 760.812
PHY-3002 : Step(21): len = 189318, overlap = 733.906
PHY-3002 : Step(22): len = 186887, overlap = 692.875
PHY-3002 : Step(23): len = 184022, overlap = 675
PHY-3002 : Step(24): len = 180929, overlap = 675.062
PHY-3002 : Step(25): len = 177916, overlap = 700.156
PHY-3002 : Step(26): len = 176962, overlap = 691.375
PHY-3002 : Step(27): len = 175086, overlap = 694.969
PHY-3002 : Step(28): len = 174242, overlap = 703.469
PHY-3002 : Step(29): len = 172347, overlap = 713.75
PHY-3002 : Step(30): len = 171128, overlap = 707.844
PHY-3002 : Step(31): len = 169183, overlap = 726.438
PHY-3002 : Step(32): len = 169041, overlap = 726.5
PHY-3002 : Step(33): len = 167125, overlap = 723.969
PHY-3002 : Step(34): len = 166579, overlap = 717.531
PHY-3002 : Step(35): len = 165700, overlap = 710.969
PHY-3002 : Step(36): len = 165431, overlap = 722.344
PHY-3002 : Step(37): len = 164464, overlap = 734
PHY-3002 : Step(38): len = 164371, overlap = 735.031
PHY-3002 : Step(39): len = 163169, overlap = 732.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.47922e-06
PHY-3002 : Step(40): len = 168992, overlap = 722.156
PHY-3002 : Step(41): len = 179486, overlap = 689.75
PHY-3002 : Step(42): len = 183878, overlap = 686.719
PHY-3002 : Step(43): len = 186687, overlap = 681.312
PHY-3002 : Step(44): len = 187403, overlap = 668.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.95845e-06
PHY-3002 : Step(45): len = 197678, overlap = 649.562
PHY-3002 : Step(46): len = 217684, overlap = 544.844
PHY-3002 : Step(47): len = 227229, overlap = 488.562
PHY-3002 : Step(48): len = 230813, overlap = 491.906
PHY-3002 : Step(49): len = 230443, overlap = 475.688
PHY-3002 : Step(50): len = 229770, overlap = 488.281
PHY-3002 : Step(51): len = 229034, overlap = 499.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.39169e-05
PHY-3002 : Step(52): len = 243667, overlap = 486
PHY-3002 : Step(53): len = 261736, overlap = 436.719
PHY-3002 : Step(54): len = 270200, overlap = 408.969
PHY-3002 : Step(55): len = 273167, overlap = 410.75
PHY-3002 : Step(56): len = 272350, overlap = 395.562
PHY-3002 : Step(57): len = 272800, overlap = 405.031
PHY-3002 : Step(58): len = 272732, overlap = 395.625
PHY-3002 : Step(59): len = 272642, overlap = 392.031
PHY-3002 : Step(60): len = 270911, overlap = 403.875
PHY-3002 : Step(61): len = 270998, overlap = 401.219
PHY-3002 : Step(62): len = 271914, overlap = 391.312
PHY-3002 : Step(63): len = 273234, overlap = 371.312
PHY-3002 : Step(64): len = 272486, overlap = 358.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.78338e-05
PHY-3002 : Step(65): len = 287289, overlap = 318.75
PHY-3002 : Step(66): len = 301472, overlap = 271.125
PHY-3002 : Step(67): len = 309105, overlap = 258.438
PHY-3002 : Step(68): len = 312210, overlap = 265.094
PHY-3002 : Step(69): len = 313878, overlap = 251.75
PHY-3002 : Step(70): len = 316081, overlap = 256.375
PHY-3002 : Step(71): len = 315538, overlap = 260.062
PHY-3002 : Step(72): len = 315727, overlap = 272.625
PHY-3002 : Step(73): len = 315847, overlap = 273.688
PHY-3002 : Step(74): len = 316510, overlap = 272.469
PHY-3002 : Step(75): len = 316112, overlap = 281.094
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.56676e-05
PHY-3002 : Step(76): len = 329096, overlap = 270.781
PHY-3002 : Step(77): len = 340777, overlap = 248.281
PHY-3002 : Step(78): len = 345049, overlap = 248.875
PHY-3002 : Step(79): len = 347195, overlap = 247.125
PHY-3002 : Step(80): len = 349370, overlap = 252.625
PHY-3002 : Step(81): len = 350547, overlap = 248
PHY-3002 : Step(82): len = 350267, overlap = 239.469
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000111335
PHY-3002 : Step(83): len = 364940, overlap = 230.156
PHY-3002 : Step(84): len = 377239, overlap = 192.469
PHY-3002 : Step(85): len = 380877, overlap = 171.656
PHY-3002 : Step(86): len = 384752, overlap = 164.562
PHY-3002 : Step(87): len = 389353, overlap = 156.062
PHY-3002 : Step(88): len = 392682, overlap = 145.344
PHY-3002 : Step(89): len = 390638, overlap = 144.875
PHY-3002 : Step(90): len = 390535, overlap = 136.406
PHY-3002 : Step(91): len = 392447, overlap = 140.406
PHY-3002 : Step(92): len = 393327, overlap = 138.531
PHY-3002 : Step(93): len = 391781, overlap = 139.219
PHY-3002 : Step(94): len = 392346, overlap = 143.844
PHY-3002 : Step(95): len = 392758, overlap = 147.156
PHY-3002 : Step(96): len = 392987, overlap = 145.094
PHY-3002 : Step(97): len = 390964, overlap = 143.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00022267
PHY-3002 : Step(98): len = 400165, overlap = 137.906
PHY-3002 : Step(99): len = 405849, overlap = 126.562
PHY-3002 : Step(100): len = 407154, overlap = 114.719
PHY-3002 : Step(101): len = 408814, overlap = 114
PHY-3002 : Step(102): len = 412066, overlap = 103.906
PHY-3002 : Step(103): len = 414258, overlap = 98.5312
PHY-3002 : Step(104): len = 414057, overlap = 97.2188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00041618
PHY-3002 : Step(105): len = 419692, overlap = 97.9375
PHY-3002 : Step(106): len = 424837, overlap = 98.8125
PHY-3002 : Step(107): len = 427170, overlap = 97.0312
PHY-3002 : Step(108): len = 430582, overlap = 90.125
PHY-3002 : Step(109): len = 433881, overlap = 93.75
PHY-3002 : Step(110): len = 436005, overlap = 92.7812
PHY-3002 : Step(111): len = 435624, overlap = 92.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000732965
PHY-3002 : Step(112): len = 439763, overlap = 93.75
PHY-3002 : Step(113): len = 442506, overlap = 94.25
PHY-3002 : Step(114): len = 442839, overlap = 86.1562
PHY-3002 : Step(115): len = 444021, overlap = 82.0312
PHY-3002 : Step(116): len = 446645, overlap = 80.1562
PHY-3002 : Step(117): len = 448870, overlap = 82.6562
PHY-3002 : Step(118): len = 448086, overlap = 81.9062
PHY-3002 : Step(119): len = 448168, overlap = 85.3125
PHY-3002 : Step(120): len = 449624, overlap = 85.1562
PHY-3002 : Step(121): len = 450161, overlap = 85.4375
PHY-3002 : Step(122): len = 449436, overlap = 86.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00128804
PHY-3002 : Step(123): len = 452338, overlap = 80.2188
PHY-3002 : Step(124): len = 455434, overlap = 77.5312
PHY-3002 : Step(125): len = 456193, overlap = 74.25
PHY-3002 : Step(126): len = 457354, overlap = 84.125
PHY-3002 : Step(127): len = 459883, overlap = 79.0938
PHY-3002 : Step(128): len = 462235, overlap = 79.0938
PHY-3002 : Step(129): len = 462302, overlap = 78.625
PHY-3002 : Step(130): len = 463074, overlap = 79.9375
PHY-3002 : Step(131): len = 464719, overlap = 77.8125
PHY-3002 : Step(132): len = 465882, overlap = 74.75
PHY-3002 : Step(133): len = 465419, overlap = 78.5312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00209902
PHY-3002 : Step(134): len = 467290, overlap = 78.5312
PHY-3002 : Step(135): len = 469020, overlap = 78.5312
PHY-3002 : Step(136): len = 469542, overlap = 77.9062
PHY-3002 : Step(137): len = 470640, overlap = 81.0312
PHY-3002 : Step(138): len = 472147, overlap = 81.125
PHY-3002 : Step(139): len = 473627, overlap = 84.6875
PHY-3002 : Step(140): len = 474728, overlap = 77.1875
PHY-3002 : Step(141): len = 476244, overlap = 71.9062
PHY-3002 : Step(142): len = 477520, overlap = 70.75
PHY-3002 : Step(143): len = 478911, overlap = 73.4062
PHY-3002 : Step(144): len = 479560, overlap = 67.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017182s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12363.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 620440, over cnt = 1369(3%), over = 7927, worst = 50
PHY-1001 : End global iterations;  0.343925s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (40.9%)

PHY-1001 : Congestion index: top1 = 82.59, top5 = 64.55, top10 = 54.08, top15 = 47.78.
PHY-3001 : End congestion estimation;  0.458180s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (47.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.435106s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (93.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000186997
PHY-3002 : Step(145): len = 514956, overlap = 21.0625
PHY-3002 : Step(146): len = 517042, overlap = 21.9688
PHY-3002 : Step(147): len = 514105, overlap = 22.9062
PHY-3002 : Step(148): len = 511235, overlap = 18.3125
PHY-3002 : Step(149): len = 513049, overlap = 15.0312
PHY-3002 : Step(150): len = 515372, overlap = 11.625
PHY-3002 : Step(151): len = 515307, overlap = 9.0625
PHY-3002 : Step(152): len = 513069, overlap = 8.03125
PHY-3002 : Step(153): len = 510338, overlap = 10.8125
PHY-3002 : Step(154): len = 507631, overlap = 12.0312
PHY-3002 : Step(155): len = 506260, overlap = 12.5312
PHY-3002 : Step(156): len = 504245, overlap = 13
PHY-3002 : Step(157): len = 501364, overlap = 13.0938
PHY-3002 : Step(158): len = 499178, overlap = 13.4062
PHY-3002 : Step(159): len = 497253, overlap = 14.9062
PHY-3002 : Step(160): len = 495157, overlap = 16.2188
PHY-3002 : Step(161): len = 492850, overlap = 16.8125
PHY-3002 : Step(162): len = 491102, overlap = 16.0312
PHY-3002 : Step(163): len = 489768, overlap = 16.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000373994
PHY-3002 : Step(164): len = 492600, overlap = 14.25
PHY-3002 : Step(165): len = 497132, overlap = 11.9375
PHY-3002 : Step(166): len = 498479, overlap = 10.8438
PHY-3002 : Step(167): len = 499708, overlap = 10.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000747987
PHY-3002 : Step(168): len = 501933, overlap = 9.03125
PHY-3002 : Step(169): len = 511524, overlap = 7.53125
PHY-3002 : Step(170): len = 518928, overlap = 7.03125
PHY-3002 : Step(171): len = 517258, overlap = 6.375
PHY-3002 : Step(172): len = 515773, overlap = 5.6875
PHY-3002 : Step(173): len = 514774, overlap = 3.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 102/12363.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 620224, over cnt = 1982(5%), over = 8251, worst = 52
PHY-1001 : End global iterations;  0.441338s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (56.6%)

PHY-1001 : Congestion index: top1 = 83.41, top5 = 61.45, top10 = 52.75, top15 = 47.83.
PHY-3001 : End congestion estimation;  0.583436s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (67.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444745s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (87.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166824
PHY-3002 : Step(174): len = 516029, overlap = 124.219
PHY-3002 : Step(175): len = 516688, overlap = 109.219
PHY-3002 : Step(176): len = 511450, overlap = 94.7812
PHY-3002 : Step(177): len = 505787, overlap = 87.0312
PHY-3002 : Step(178): len = 500913, overlap = 77.9062
PHY-3002 : Step(179): len = 498392, overlap = 69.8125
PHY-3002 : Step(180): len = 494146, overlap = 62.3125
PHY-3002 : Step(181): len = 490177, overlap = 60.875
PHY-3002 : Step(182): len = 485544, overlap = 58.8438
PHY-3002 : Step(183): len = 480764, overlap = 62.2188
PHY-3002 : Step(184): len = 476344, overlap = 67.375
PHY-3002 : Step(185): len = 473488, overlap = 68.9688
PHY-3002 : Step(186): len = 469445, overlap = 74.5
PHY-3002 : Step(187): len = 466506, overlap = 76.5938
PHY-3002 : Step(188): len = 465612, overlap = 76.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000333648
PHY-3002 : Step(189): len = 468086, overlap = 71.7188
PHY-3002 : Step(190): len = 473208, overlap = 59.2812
PHY-3002 : Step(191): len = 475623, overlap = 52.75
PHY-3002 : Step(192): len = 476823, overlap = 49.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000667296
PHY-3002 : Step(193): len = 480227, overlap = 46.125
PHY-3002 : Step(194): len = 490003, overlap = 40.4375
PHY-3002 : Step(195): len = 494611, overlap = 38.8438
PHY-3002 : Step(196): len = 493899, overlap = 41.7812
PHY-3002 : Step(197): len = 493026, overlap = 44.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52635, tnet num: 12361, tinst num: 11071, tnode num: 64492, tedge num: 86065.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 290.56 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 432/12363.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605288, over cnt = 2145(6%), over = 7459, worst = 33
PHY-1001 : End global iterations;  0.441398s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (67.3%)

PHY-1001 : Congestion index: top1 = 71.62, top5 = 54.90, top10 = 48.42, top15 = 44.42.
PHY-1001 : End incremental global routing;  0.572664s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (76.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.425520s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (84.5%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10962 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 11120 instances, 6592 luts, 3534 seqs, 855 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 496767
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10399/12412.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609784, over cnt = 2160(6%), over = 7509, worst = 33
PHY-1001 : End global iterations;  0.081610s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (95.7%)

PHY-1001 : Congestion index: top1 = 71.85, top5 = 55.01, top10 = 48.50, top15 = 44.51.
PHY-3001 : End congestion estimation;  0.234843s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (86.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52831, tnet num: 12410, tinst num: 11120, tnode num: 64769, tedge num: 86359.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12410 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.235966s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (91.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(198): len = 496486, overlap = 0
PHY-3002 : Step(199): len = 496419, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10411/12412.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608976, over cnt = 2163(6%), over = 7539, worst = 33
PHY-1001 : End global iterations;  0.078579s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (39.8%)

PHY-1001 : Congestion index: top1 = 71.85, top5 = 55.04, top10 = 48.56, top15 = 44.59.
PHY-3001 : End congestion estimation;  0.226998s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (82.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12410 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.455163s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (92.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000445508
PHY-3002 : Step(200): len = 496416, overlap = 45.125
PHY-3002 : Step(201): len = 496454, overlap = 45.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000891016
PHY-3002 : Step(202): len = 496437, overlap = 45.375
PHY-3002 : Step(203): len = 496492, overlap = 45.3125
PHY-3001 : Final: Len = 496492, Over = 45.3125
PHY-3001 : End incremental placement;  2.473513s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (87.8%)

OPT-1001 : Total overflow 291.69 peak overflow 3.47
OPT-1001 : End high-fanout net optimization;  3.734615s wall, 3.187500s user + 0.046875s system = 3.234375s CPU (86.6%)

OPT-1001 : Current memory(MB): used = 540, reserve = 522, peak = 543.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10412/12412.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609032, over cnt = 2158(6%), over = 7392, worst = 33
PHY-1002 : len = 646408, over cnt = 1395(3%), over = 3408, worst = 20
PHY-1002 : len = 673592, over cnt = 432(1%), over = 915, worst = 16
PHY-1002 : len = 680776, over cnt = 196(0%), over = 395, worst = 16
PHY-1002 : len = 684656, over cnt = 12(0%), over = 15, worst = 3
PHY-1001 : End global iterations;  0.727388s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (79.5%)

PHY-1001 : Congestion index: top1 = 56.96, top5 = 48.81, top10 = 44.86, top15 = 42.21.
OPT-1001 : End congestion update;  0.879083s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (81.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12410 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.373046s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (79.6%)

OPT-0007 : Start: WNS -2895 TNS -274766 NUM_FEPS 354
OPT-0007 : Iter 1: improved WNS -2895 TNS -257066 NUM_FEPS 354 with 59 cells processed and 2000 slack improved
OPT-0007 : Iter 2: improved WNS -2895 TNS -257066 NUM_FEPS 354 with 4 cells processed and 50 slack improved
OPT-1001 : End global optimization;  1.279028s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (79.4%)

OPT-1001 : Current memory(MB): used = 540, reserve = 522, peak = 543.
OPT-1001 : End physical optimization;  6.109107s wall, 4.984375s user + 0.109375s system = 5.093750s CPU (83.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6592 LUT to BLE ...
SYN-4008 : Packed 6592 LUT and 1247 SEQ to BLE.
SYN-4003 : Packing 2287 remaining SEQ's ...
SYN-4005 : Packed 1714 SEQ with LUT/SLICE
SYN-4006 : 3793 single LUT's are left
SYN-4006 : 573 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7165/8761 primitive instances ...
PHY-3001 : End packing;  0.495513s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (82.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4950 instances
RUN-1001 : 2405 mslices, 2404 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11357 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5886 nets have 2 pins
RUN-1001 : 3977 nets have [3 - 5] pins
RUN-1001 : 882 nets have [6 - 10] pins
RUN-1001 : 353 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 4948 instances, 4809 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 508736, Over = 119.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5753/11357.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 666600, over cnt = 1387(3%), over = 2159, worst = 10
PHY-1002 : len = 671992, over cnt = 872(2%), over = 1169, worst = 10
PHY-1002 : len = 683344, over cnt = 165(0%), over = 205, worst = 5
PHY-1002 : len = 685288, over cnt = 65(0%), over = 76, worst = 3
PHY-1002 : len = 686664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.829977s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (64.0%)

PHY-1001 : Congestion index: top1 = 57.67, top5 = 49.39, top10 = 45.22, top15 = 42.26.
PHY-3001 : End congestion estimation;  1.041001s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (64.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49361, tnet num: 11355, tinst num: 4948, tnode num: 58567, tedge num: 83252.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.387636s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (74.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28685e-05
PHY-3002 : Step(204): len = 500042, overlap = 122.75
PHY-3002 : Step(205): len = 492613, overlap = 132.5
PHY-3002 : Step(206): len = 488399, overlap = 140
PHY-3002 : Step(207): len = 485058, overlap = 151.5
PHY-3002 : Step(208): len = 482542, overlap = 156.25
PHY-3002 : Step(209): len = 480721, overlap = 155.25
PHY-3002 : Step(210): len = 479336, overlap = 150
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125737
PHY-3002 : Step(211): len = 486732, overlap = 143
PHY-3002 : Step(212): len = 491850, overlap = 123.5
PHY-3002 : Step(213): len = 493611, overlap = 122
PHY-3002 : Step(214): len = 494732, overlap = 118.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251474
PHY-3002 : Step(215): len = 503216, overlap = 101.75
PHY-3002 : Step(216): len = 513973, overlap = 93.25
PHY-3002 : Step(217): len = 519904, overlap = 92
PHY-3002 : Step(218): len = 521834, overlap = 92.25
PHY-3002 : Step(219): len = 523167, overlap = 85
PHY-3002 : Step(220): len = 525491, overlap = 82.25
PHY-3002 : Step(221): len = 527111, overlap = 81.75
PHY-3002 : Step(222): len = 527877, overlap = 78
PHY-3002 : Step(223): len = 527721, overlap = 78.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000502948
PHY-3002 : Step(224): len = 533626, overlap = 74.75
PHY-3002 : Step(225): len = 539910, overlap = 70.25
PHY-3002 : Step(226): len = 545926, overlap = 63.25
PHY-3002 : Step(227): len = 546290, overlap = 64.5
PHY-3002 : Step(228): len = 546225, overlap = 64.25
PHY-3002 : Step(229): len = 546124, overlap = 61.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000881122
PHY-3002 : Step(230): len = 551630, overlap = 59
PHY-3002 : Step(231): len = 555962, overlap = 55.25
PHY-3002 : Step(232): len = 566033, overlap = 52
PHY-3002 : Step(233): len = 571867, overlap = 48
PHY-3002 : Step(234): len = 572077, overlap = 50.25
PHY-3002 : Step(235): len = 571702, overlap = 49
PHY-3002 : Step(236): len = 571894, overlap = 52.25
PHY-3002 : Step(237): len = 572306, overlap = 52
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00157856
PHY-3002 : Step(238): len = 575793, overlap = 48.5
PHY-3002 : Step(239): len = 579689, overlap = 49.25
PHY-3002 : Step(240): len = 584484, overlap = 47
PHY-3002 : Step(241): len = 588320, overlap = 47.25
PHY-3002 : Step(242): len = 589997, overlap = 50.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00305728
PHY-3002 : Step(243): len = 591944, overlap = 48
PHY-3002 : Step(244): len = 594331, overlap = 47.25
PHY-3002 : Step(245): len = 596426, overlap = 46.25
PHY-3002 : Step(246): len = 598623, overlap = 47.75
PHY-3002 : Step(247): len = 600935, overlap = 48.75
PHY-3002 : Step(248): len = 603540, overlap = 51
PHY-3002 : Step(249): len = 605288, overlap = 52
PHY-3002 : Step(250): len = 607291, overlap = 49.5
PHY-3002 : Step(251): len = 609345, overlap = 51
PHY-3002 : Step(252): len = 611323, overlap = 47.75
PHY-3002 : Step(253): len = 612368, overlap = 46.75
PHY-3002 : Step(254): len = 612901, overlap = 43.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00578744
PHY-3002 : Step(255): len = 614313, overlap = 44.75
PHY-3002 : Step(256): len = 616098, overlap = 44
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.085459s wall, 0.140625s user + 0.625000s system = 0.765625s CPU (70.5%)

PHY-3001 : Trial Legalized: Len = 645790
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 261/11357.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 788088, over cnt = 1673(4%), over = 2731, worst = 7
PHY-1002 : len = 798024, over cnt = 940(2%), over = 1332, worst = 6
PHY-1002 : len = 806392, over cnt = 444(1%), over = 621, worst = 6
PHY-1002 : len = 811832, over cnt = 109(0%), over = 146, worst = 3
PHY-1002 : len = 813576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.077195s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (78.3%)

PHY-1001 : Congestion index: top1 = 54.48, top5 = 47.99, top10 = 44.66, top15 = 42.38.
PHY-3001 : End congestion estimation;  1.294823s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (83.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.457640s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (81.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000256576
PHY-3002 : Step(257): len = 619087, overlap = 10
PHY-3002 : Step(258): len = 603730, overlap = 21
PHY-3002 : Step(259): len = 589419, overlap = 32.75
PHY-3002 : Step(260): len = 577601, overlap = 39.75
PHY-3002 : Step(261): len = 569850, overlap = 42.5
PHY-3002 : Step(262): len = 564834, overlap = 45.25
PHY-3002 : Step(263): len = 560567, overlap = 50
PHY-3002 : Step(264): len = 559513, overlap = 50.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000513152
PHY-3002 : Step(265): len = 565862, overlap = 43.75
PHY-3002 : Step(266): len = 570381, overlap = 38.5
PHY-3002 : Step(267): len = 572484, overlap = 37.5
PHY-3002 : Step(268): len = 574223, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000997488
PHY-3002 : Step(269): len = 579198, overlap = 35.5
PHY-3002 : Step(270): len = 582797, overlap = 32.75
PHY-3002 : Step(271): len = 586774, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011091s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 598984, Over = 0
PHY-3001 : Spreading special nets. 43 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033590s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 57 instances has been re-located, deltaX = 7, deltaY = 41, maxDist = 2.
PHY-3001 : Final: Len = 600133, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49361, tnet num: 11355, tinst num: 4948, tnode num: 58567, tedge num: 83252.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.062659s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (58.8%)

RUN-1004 : used memory is 493 MB, reserved memory is 474 MB, peak memory is 559 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2811/11357.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 745344, over cnt = 1614(4%), over = 2515, worst = 6
PHY-1002 : len = 755096, over cnt = 840(2%), over = 1129, worst = 5
PHY-1002 : len = 764616, over cnt = 225(0%), over = 296, worst = 4
PHY-1002 : len = 767136, over cnt = 61(0%), over = 76, worst = 4
PHY-1002 : len = 768032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.038315s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (81.3%)

PHY-1001 : Congestion index: top1 = 53.06, top5 = 46.62, top10 = 42.97, top15 = 40.59.
PHY-1001 : End incremental global routing;  1.273923s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (76.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.453867s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (68.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.002744s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (74.1%)

OPT-1001 : Current memory(MB): used = 541, reserve = 529, peak = 559.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10473/11357.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 768032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086199s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.6%)

PHY-1001 : Congestion index: top1 = 53.06, top5 = 46.62, top10 = 42.97, top15 = 40.59.
OPT-1001 : End congestion update;  0.304266s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.373394s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (67.0%)

OPT-0007 : Start: WNS -3098 TNS -215422 NUM_FEPS 262
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4845 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4948 instances, 4809 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 612071, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028286s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.2%)

PHY-3001 : 16 instances has been re-located, deltaX = 5, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 612246, Over = 0
PHY-3001 : End incremental legalization;  0.217959s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (71.7%)

OPT-0007 : Iter 1: improved WNS -3027 TNS -131610 NUM_FEPS 263 with 150 cells processed and 27768 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4845 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4948 instances, 4809 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 619056, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033380s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.6%)

PHY-3001 : 17 instances has been re-located, deltaX = 3, deltaY = 12, maxDist = 2.
PHY-3001 : Final: Len = 619220, Over = 0
PHY-3001 : End incremental legalization;  0.224033s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (62.8%)

OPT-0007 : Iter 2: improved WNS -3027 TNS -115675 NUM_FEPS 263 with 92 cells processed and 12343 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4845 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4948 instances, 4809 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 619607, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030760s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.8%)

PHY-3001 : 15 instances has been re-located, deltaX = 4, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 619894, Over = 0
PHY-3001 : End incremental legalization;  0.221361s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (91.8%)

OPT-0007 : Iter 3: improved WNS -3027 TNS -139331 NUM_FEPS 275 with 66 cells processed and 4647 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4845 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4948 instances, 4809 slices, 156 macros(855 instances: 569 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 621463, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029255s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.8%)

PHY-3001 : 18 instances has been re-located, deltaX = 8, deltaY = 4, maxDist = 2.
PHY-3001 : Final: Len = 621751, Over = 0
PHY-3001 : End incremental legalization;  0.216637s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (57.7%)

OPT-0007 : Iter 4: improved WNS -3027 TNS -130771 NUM_FEPS 277 with 69 cells processed and 8663 slack improved
OPT-0007 : Iter 5: improved WNS -3027 TNS -130771 NUM_FEPS 277 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  2.131128s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (67.5%)

OPT-1001 : Current memory(MB): used = 562, reserve = 549, peak = 564.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.366213s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (93.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9838/11357.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 789152, over cnt = 166(0%), over = 286, worst = 6
PHY-1002 : len = 790480, over cnt = 77(0%), over = 111, worst = 4
PHY-1002 : len = 791576, over cnt = 1(0%), over = 3, worst = 3
PHY-1002 : len = 791576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.502533s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 53.45, top5 = 47.49, top10 = 43.84, top15 = 41.44.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.372040s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (67.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3027 TNS -131728 NUM_FEPS 276
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.034483
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3027ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11357 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11357 nets
OPT-1001 : End physical optimization;  6.870426s wall, 4.687500s user + 0.031250s system = 4.718750s CPU (68.7%)

RUN-1003 : finish command "place" in  29.033810s wall, 18.031250s user + 2.140625s system = 20.171875s CPU (69.5%)

RUN-1004 : used memory is 471 MB, reserved memory is 452 MB, peak memory is 564 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.150721s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (101.8%)

RUN-1004 : used memory is 473 MB, reserved memory is 455 MB, peak memory is 564 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4950 instances
RUN-1001 : 2405 mslices, 2404 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11357 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5886 nets have 2 pins
RUN-1001 : 3977 nets have [3 - 5] pins
RUN-1001 : 882 nets have [6 - 10] pins
RUN-1001 : 353 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49361, tnet num: 11355, tinst num: 4948, tnode num: 58567, tedge num: 83252.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2405 mslices, 2404 lslices, 100 pads, 33 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 752608, over cnt = 1687(4%), over = 2798, worst = 9
PHY-1002 : len = 762904, over cnt = 963(2%), over = 1423, worst = 9
PHY-1002 : len = 774192, over cnt = 341(0%), over = 493, worst = 6
PHY-1002 : len = 780272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.854870s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (53.0%)

PHY-1001 : Congestion index: top1 = 52.72, top5 = 46.82, top10 = 43.30, top15 = 40.97.
PHY-1001 : End global routing;  1.057474s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (51.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 575, reserve = 560, peak = 575.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 826, reserve = 814, peak = 826.
PHY-1001 : End build detailed router design. 2.825102s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (50.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 140080, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.520071s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (44.2%)

PHY-1001 : Current memory(MB): used = 861, reserve = 850, peak = 861.
PHY-1001 : End phase 1; 1.525925s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (44.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.05809e+06, over cnt = 747(0%), over = 748, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 865, reserve = 853, peak = 866.
PHY-1001 : End initial routed; 29.013600s wall, 17.421875s user + 0.156250s system = 17.578125s CPU (60.6%)

PHY-1001 : Update timing.....
PHY-1001 : 360/10603(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.801   |  -886.873  |  383  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.720272s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (59.9%)

PHY-1001 : Current memory(MB): used = 876, reserve = 865, peak = 876.
PHY-1001 : End phase 2; 30.733935s wall, 18.453125s user + 0.156250s system = 18.609375s CPU (60.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 47 pins with SWNS -3.434ns STNS -873.429ns FEP 382.
PHY-1001 : End OPT Iter 1; 0.233667s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (53.5%)

PHY-1022 : len = 2.05834e+06, over cnt = 777(0%), over = 778, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.382108s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (49.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.04001e+06, over cnt = 231(0%), over = 232, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.745777s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (85.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03662e+06, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.334987s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (79.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03581e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.307063s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (76.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.03589e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.169098s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (27.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.03592e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.132277s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (59.1%)

PHY-1001 : Update timing.....
PHY-1001 : 360/10603(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.525   |  -875.831  |  382  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.715406s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (47.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 219 feed throughs used by 146 nets
PHY-1001 : End commit to database; 1.254678s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (61.0%)

PHY-1001 : Current memory(MB): used = 950, reserve = 941, peak = 950.
PHY-1001 : End phase 3; 5.238924s wall, 3.109375s user + 0.015625s system = 3.125000s CPU (59.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 25 pins with SWNS -3.434ns STNS -872.591ns FEP 382.
PHY-1001 : End OPT Iter 1; 0.205979s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (68.3%)

PHY-1022 : len = 2.03593e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.337933s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (46.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.434ns, -872.591ns, 382}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03586e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.113657s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (41.2%)

PHY-1001 : Update timing.....
PHY-1001 : 357/10603(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.525   |  -875.891  |  382  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.690024s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (61.9%)

PHY-1001 : Current memory(MB): used = 953, reserve = 945, peak = 954.
PHY-1001 : End phase 4; 2.166947s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (58.4%)

PHY-1003 : Routed, final wirelength = 2.03586e+06
PHY-1001 : Current memory(MB): used = 954, reserve = 946, peak = 954.
PHY-1001 : End export database. 0.036702s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  42.769039s wall, 25.031250s user + 0.234375s system = 25.265625s CPU (59.1%)

RUN-1003 : finish command "route" in  45.295378s wall, 26.312500s user + 0.265625s system = 26.578125s CPU (58.7%)

RUN-1004 : used memory is 847 MB, reserved memory is 848 MB, peak memory is 954 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8692   out of  19600   44.35%
#reg                     3663   out of  19600   18.69%
#le                      9261
  #lut only              5598   out of   9261   60.45%
  #reg only               569   out of   9261    6.14%
  #lut&reg               3094   out of   9261   33.41%
#dsp                        3   out of     29   10.34%
#bram                      25   out of     64   39.06%
  #bram9k                  25
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1708
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    251
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    248
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               225
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 75
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9261   |7837    |855     |3675    |33      |3       |
|  ISP                               |AHBISP                                        |1373   |775     |339     |786     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |588    |285     |145     |335     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |77     |37      |18      |52      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |63     |27      |18      |36      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |3      |0       |0       |3       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |77     |39      |18      |44      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |4       |0       |7       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |72     |48      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|    u_bypass                        |bypass                                        |134    |94      |40      |50      |0       |0       |
|    u_demosaic                      |demosaic                                      |439    |204     |142     |280     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |104    |37      |31      |75      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |81     |33      |27      |53      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |76     |34      |27      |48      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |87     |43      |33      |66      |0       |0       |
|    u_gamma                         |gamma                                         |32     |32      |0       |14      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |10     |10      |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |10     |10      |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |21     |17      |4       |6       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |10     |10      |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |11     |7       |4       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |15     |15      |0       |13      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |30     |30      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |4      |4       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |5      |5       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |3      |3       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |31     |27      |0       |30      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |4      |4       |0       |3       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |14     |14      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |142    |83      |18      |111     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |12     |12      |0       |12      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |22      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |26      |0       |35      |0       |0       |
|  kb                                |Keyboard                                      |108    |92      |16      |48      |0       |0       |
|  sd_reader                         |sd_reader                                     |688    |593     |94      |329     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |313    |279     |34      |160     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |778    |574     |121     |408     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |413    |259     |75      |279     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |155    |94      |21      |119     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |14     |14      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |21      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |28      |0       |38      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |168    |99      |30      |129     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |28     |18      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |43     |31      |0       |43      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |20      |0       |34      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |365    |315     |46      |129     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |58     |46      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |59     |59      |0       |15      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |47     |39      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |115    |97      |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |86     |74      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5059   |4974    |51      |1340    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |151    |80      |65      |40      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |805    |524     |141     |522     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |805    |524     |141     |522     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |380    |260     |0       |364     |0       |0       |
|        reg_inst                    |register                                      |380    |260     |0       |364     |0       |0       |
|      trigger_inst                  |trigger                                       |425    |264     |141     |158     |0       |0       |
|        bus_inst                    |bus_top                                       |226    |134     |84      |73      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |14     |8       |6       |6       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |93     |51      |34      |29      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |91     |57      |34      |26      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |110    |81      |29      |55      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5841  
    #2          2       2308  
    #3          3       1028  
    #4          4       641   
    #5        5-10      942   
    #6        11-50     508   
    #7       51-100      23   
    #8       101-500     5    
  Average     3.13            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.477589s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (103.6%)

RUN-1004 : used memory is 848 MB, reserved memory is 849 MB, peak memory is 954 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49361, tnet num: 11355, tinst num: 4948, tnode num: 58567, tedge num: 83252.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: eda9d1ed32b6ada17e5b8bda1d755481f488caa904615a3c3c51cbe0ed6c67dd -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4948
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11357, pip num: 130903
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 219
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3215 valid insts, and 352600 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010111010001101011110111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.433574s wall, 90.906250s user + 1.281250s system = 92.187500s CPU (500.1%)

RUN-1004 : used memory is 1011 MB, reserved memory is 999 MB, peak memory is 1127 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_195552.log"
