// Seed: 1554888164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5.id_5 = id_4;
  wire id_6;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_6,
      id_3
  );
endmodule
module module_2 (
    output wor id_0
);
  assign (pull1, pull0) id_0 = 1;
  genvar id_2, id_3;
  wand id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  always @(posedge 1'd0 or posedge 1'b0 - 1 or posedge id_5) id_2 = id_3;
  wire id_6, id_7;
endmodule
