Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Marek/Desktop/DE Moje/Digital-electronics-1-master/Labs/07-stopwatch/07-stopwatch/stopwatch/stopwatch_tb00_isim_beh.exe -prj C:/Users/Marek/Desktop/DE Moje/Digital-electronics-1-master/Labs/07-stopwatch/07-stopwatch/stopwatch/stopwatch_tb00_beh.prj work.stopwatch_tb00 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Marek/Desktop/DE Moje/Digital-electronics-1-master/Labs/07-stopwatch/07-stopwatch/stopwatch/clock_enable.vhd" into library work
Parsing VHDL file "C:/Users/Marek/Desktop/DE Moje/Digital-electronics-1-master/Labs/07-stopwatch/07-stopwatch/stopwatch/BCD.vhd" into library work
Parsing VHDL file "C:/Users/Marek/Desktop/DE Moje/Digital-electronics-1-master/Labs/07-stopwatch/07-stopwatch/stopwatch/stopwatch.vhd" into library work
Parsing VHDL file "C:/Users/Marek/Desktop/DE Moje/Digital-electronics-1-master/Labs/07-stopwatch/07-stopwatch/stopwatch/hex_to_7seg.vhd" into library work
Parsing VHDL file "C:/Users/Marek/Desktop/DE Moje/Digital-electronics-1-master/Labs/07-stopwatch/07-stopwatch/stopwatch/stopwatch_driver.vhd" into library work
Parsing VHDL file "C:/Users/Marek/Desktop/DE Moje/Digital-electronics-1-master/Labs/07-stopwatch/07-stopwatch/stopwatch/stopwatch_tb00.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity clock_enable [\clock_enable(('0','0','0','0','...]
Compiling architecture behavioral of entity BCD [bcd_default]
Compiling architecture behavioral of entity stopwatch [stopwatch_default]
Compiling architecture behavioral of entity clock_enable [\clock_enable(('0','0','0','0','...]
Compiling architecture behavioral of entity hex_to_7seg [hex_to_7seg_default]
Compiling architecture behavioral of entity stopwatch_driver [stopwatch_driver_default]
Compiling architecture behavior of entity stopwatch_tb00
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable C:/Users/Marek/Desktop/DE Moje/Digital-electronics-1-master/Labs/07-stopwatch/07-stopwatch/stopwatch/stopwatch_tb00_isim_beh.exe
Fuse Memory Usage: 36860 KB
Fuse CPU Usage: 656 ms
