+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_top_level_clk_wiz_1_1 |clk_out1_top_level_clk_wiz_0_0_1 |               top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D|
| clk_out1_top_level_clk_wiz_1_1 |clk_out1_top_level_clk_wiz_0_0_1 |               top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][258]_srl8/D|
| clk_out1_top_level_clk_wiz_1_1 |clk_out1_top_level_clk_wiz_0_0_1 |top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out1_top_level_clk_wiz_1_1 |clk_out1_top_level_clk_wiz_0_0_1 |top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out1_top_level_clk_wiz_1_1 |clk_out1_top_level_clk_wiz_0_0_1 |               top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8/D|
| clk_out1_top_level_clk_wiz_1_1 |clk_out1_top_level_clk_wiz_0_0_1 |top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out1_top_level_clk_wiz_0_0_1 |clk_out1_top_level_clk_wiz_0_0_1 |top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out1_top_level_clk_wiz_0_0_1 |clk_out1_top_level_clk_wiz_0_0_1 |top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out1_top_level_clk_wiz_0_0_1 |clk_out1_top_level_clk_wiz_0_0_1 |top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_out1_top_level_clk_wiz_0_0_1 |clk_out1_top_level_clk_wiz_0_0_1 |top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_out1_top_level_clk_wiz_0_0_1 |clk_out1_top_level_clk_wiz_0_0_1 |top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                 top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D|
|               RFDAC0_CLK |clk_out1_top_level_clk_wiz_0_0_1 |                top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
