Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 08 10:59:21 2017
| Host         : IFI-DEARNE running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_top_timing_summary_routed.rpt -rpx lab4_top_timing_summary_routed.rpx
| Design       : lab4_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.613        0.000                      0                 2525       -0.102       -0.355                      7                 2525        4.020        0.000                       0                  1110  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
mclk        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.783        0.000                      0                 1735        0.052        0.000                      0                 1735        4.020        0.000                       0                   875  
mclk                0.613        0.000                      0                  311        0.118        0.000                      0                  311        4.500        0.000                       0                   235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mclk          clk_fpga_0          5.367        0.000                      0                   33        0.380        0.000                      0                   33  
clk_fpga_0    mclk                2.126        0.000                      0                  243       -0.102       -0.355                      7                  243  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.883        0.000                      0                  190        0.641        0.000                      0                  190  
**async_default**  mclk               mclk                     6.385        0.000                      0                  199        0.602        0.000                      0                  199  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 2.728ns (47.246%)  route 3.046ns (52.754%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.892     3.186    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.875     4.480    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.779 f  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.466     5.245    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.872     6.241    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.365    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.005 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.833     7.838    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.144 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.520 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.520    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.637 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.637    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.960 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.960    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480    12.659    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.109    12.743    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 2.720ns (47.173%)  route 3.046ns (52.827%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.892     3.186    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.875     4.480    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.779 f  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.466     5.245    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.872     6.241    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.365    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.005 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.833     7.838    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.144 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.520 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.520    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.637 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.637    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.952 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.952    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480    12.659    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.109    12.743    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 2.644ns (46.467%)  route 3.046ns (53.533%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.892     3.186    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.875     4.480    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.779 f  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.466     5.245    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.872     6.241    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.365    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.005 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.833     7.838    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.144 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.520 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.520    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.637 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.637    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.876 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.876    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480    12.659    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.109    12.743    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 2.624ns (46.278%)  route 3.046ns (53.722%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.892     3.186    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.875     4.480    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.779 f  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.466     5.245    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.872     6.241    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.365    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.005 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.833     7.838    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.144 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.520 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.520    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.637 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.637    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.856 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.856    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480    12.659    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.109    12.743    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 2.611ns (46.155%)  route 3.046ns (53.845%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.892     3.186    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.875     4.480    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.779 f  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.466     5.245    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.872     6.241    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.365    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.005 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.833     7.838    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.144 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.520 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.520    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.843 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.843    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_1_n_0
    SLICE_X32Y96         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y96         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.109    12.742    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.603ns (46.079%)  route 3.046ns (53.921%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.892     3.186    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.875     4.480    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.779 f  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.466     5.245    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.872     6.241    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.365    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.005 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.833     7.838    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.144 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.520 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.520    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.835 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.835    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_1_n_0
    SLICE_X32Y96         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y96         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.109    12.742    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.527ns (45.343%)  route 3.046ns (54.657%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.892     3.186    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.875     4.480    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.779 f  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.466     5.245    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.872     6.241    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.365    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.005 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.833     7.838    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.144 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.520 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.520    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.759 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.759    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]_i_1_n_0
    SLICE_X32Y96         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y96         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.109    12.742    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 2.507ns (45.147%)  route 3.046ns (54.853%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.892     3.186    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.875     4.480    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.779 f  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.466     5.245    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.872     6.241    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.365    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.005 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.833     7.838    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.144 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.520 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.520    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.739 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.739    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X32Y96         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y96         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.109    12.742    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 0.982ns (17.195%)  route 4.729ns (82.805%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.698     2.992    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y92         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[1]/Q
                         net (fo=6, routed)           2.002     5.450    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[1]
    SLICE_X32Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.574 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_2/O
                         net (fo=2, routed)           0.619     6.193    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_2_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.317 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_1/O
                         net (fo=6, routed)           1.299     7.616    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[47][0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.740 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_1/O
                         net (fo=2, routed)           0.809     8.549    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3][2]
    SLICE_X33Y101        LUT4 (Prop_lut4_I0_O)        0.154     8.703 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.703    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[3]
    SLICE_X33Y101        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.654    12.833    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y101        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y101        FDRE (Setup_fdre_C_D)        0.075    12.883    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 2.167ns (41.569%)  route 3.046ns (58.431%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.892     3.186    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.875     4.480    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.779 f  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=2, routed)           0.466     5.245    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_1
    SLICE_X33Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.872     6.241    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.365 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.365    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.005 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.833     7.838    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.144 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.399 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.399    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y95         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.109    12.742    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  4.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 axi4pifb_0/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.557     0.893    axi4pifb_0/s_axi_aclk
    SLICE_X35Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  axi4pifb_0/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.110     1.144    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y90         SRLC32E                                      r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.570     0.906    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y87         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.157    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y86         SRLC32E                                      r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.838     1.204    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 axi4pifb_0/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.557     0.893    axi4pifb_0/s_axi_aclk
    SLICE_X33Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  axi4pifb_0/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.056     1.089    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X32Y90         SRLC32E                                      r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.823%)  route 0.233ns (61.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.558     0.894    axi4pifb_0/s_axi_aclk
    SLICE_X32Y93         FDCE                                         r  axi4pifb_0/pif_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDCE (Prop_fdce_C_Q)         0.148     1.042 r  axi4pifb_0/pif_wdata_reg[2]/Q
                         net (fo=5, routed)           0.233     1.275    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/dina[2]
    RAMB36_X2Y18         RAMB36E1                                     r  ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.867     1.233    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/clka
    RAMB36_X2Y18         RAMB36E1                                     r  ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.195    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.691%)  route 0.276ns (68.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.575     0.911    axi4pifb_0/s_axi_aclk
    SLICE_X31Y91         FDCE                                         r  axi4pifb_0/pif_wdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDCE (Prop_fdce_C_Q)         0.128     1.039 r  axi4pifb_0/pif_wdata_reg[7]/Q
                         net (fo=5, routed)           0.276     1.315    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/dina[7]
    RAMB36_X2Y18         RAMB36E1                                     r  ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.867     1.233    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/clka
    RAMB36_X2Y18         RAMB36E1                                     r  ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/CLKARDCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242     1.211    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.656     0.992    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    lab4processor_0/lab4processor_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.885     1.251    lab4processor_0/lab4processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.659     0.995    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.116     1.252    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y101        SRL16E                                       r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.930     1.296    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.143    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 axi4pifb_0/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.468%)  route 0.169ns (54.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.558     0.894    axi4pifb_0/s_axi_aclk
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  axi4pifb_0/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.169     1.204    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y91         SRLC32E                                      r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.659     0.995    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.252    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y101        SRL16E                                       r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.930     1.296    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.137    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.748%)  route 0.333ns (70.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.575     0.911    axi4pifb_0/s_axi_aclk
    SLICE_X31Y91         FDCE                                         r  axi4pifb_0/pif_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  axi4pifb_0/pif_wdata_reg[11]/Q
                         net (fo=4, routed)           0.333     1.385    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/dina[11]
    RAMB36_X2Y18         RAMB36E1                                     r  ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.867     1.233    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/clka
    RAMB36_X2Y18         RAMB36E1                                     r  ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/CLKARDCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.265    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y99    axi4pifb_0/FSM_sequential_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y99    axi4pifb_0/FSM_sequential_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y99    axi4pifb_0/FSM_sequential_fsm_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y99    axi4pifb_0/FSM_sequential_fsm_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y95    axi4pifb_0/ack_2pif_d1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y95    axi4pifb_0/ack_2pif_s1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y95    axi4pifb_0/ack_2pif_s2_reg/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.164ns (13.058%)  route 7.750ns (86.942%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    12.664    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.814 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    14.331    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[10]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.944    lab4_reg_0/setpoint32_i_reg[10]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.164ns (13.058%)  route 7.750ns (86.942%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    12.664    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.814 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    14.331    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[11]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.944    lab4_reg_0/setpoint32_i_reg[11]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.164ns (13.058%)  route 7.750ns (86.942%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    12.664    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.814 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    14.331    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[12]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.944    lab4_reg_0/setpoint32_i_reg[12]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.164ns (13.058%)  route 7.750ns (86.942%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    12.664    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.814 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    14.331    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[13]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.944    lab4_reg_0/setpoint32_i_reg[13]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.164ns (13.058%)  route 7.750ns (86.942%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    12.664    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.814 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    14.331    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[14]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.944    lab4_reg_0/setpoint32_i_reg[14]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.164ns (13.058%)  route 7.750ns (86.942%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    12.664    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.814 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    14.331    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[15]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.944    lab4_reg_0/setpoint32_i_reg[15]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.164ns (13.058%)  route 7.750ns (86.942%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    12.664    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.814 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    14.331    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[8]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.944    lab4_reg_0/setpoint32_i_reg[8]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.164ns (13.058%)  route 7.750ns (86.942%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    12.664    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.814 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    14.331    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[9]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.944    lab4_reg_0/setpoint32_i_reg[9]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 1.164ns (13.334%)  route 7.566ns (86.666%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.686    12.651    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.801 r  axi4pifb_0/setpoint32_i[23]_i_1/O
                         net (fo=8, routed)           1.347    14.147    lab4_reg_0/pif_we_i_reg[0]_0[2]
    SLICE_X39Y90         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.480    14.962    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[17]/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X39Y90         FDCE (Setup_fdce_C_CE)      -0.407    14.948    lab4_reg_0/setpoint32_i_reg[17]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 1.164ns (13.334%)  route 7.566ns (86.666%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=28, routed)          0.736     6.671    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.795 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     7.989    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     9.720    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.844 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997    10.840    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124    10.964 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.686    12.651    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.150    12.801 r  axi4pifb_0/setpoint32_i[23]_i_1/O
                         net (fo=8, routed)           1.347    14.147    lab4_reg_0/pif_we_i_reg[0]_0[2]
    SLICE_X39Y90         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.480    14.962    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[18]/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X39Y90         FDCE (Setup_fdce_C_CE)      -0.407    14.948    lab4_reg_0/setpoint32_i_reg[18]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                  0.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.556     1.503    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X51Y46         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[4]/Q
                         net (fo=3, routed)           0.066     1.710    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg_n_0_[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/plusOp[5]
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.823     2.017    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[5]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     1.637    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.556     1.503    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X51Y46         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.120     1.764    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg_n_0_[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I1_O)        0.048     1.812 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/plusOp[3]
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.823     2.017    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[3]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.131     1.647    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.556     1.503    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X51Y46         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.120     1.764    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg_n_0_[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/plusOp[2]
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.823     2.017    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.636    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lab4_reg_0/rwtest_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y94         FDCE                                         r  lab4_reg_0/rwtest_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  lab4_reg_0/rwtest_i_reg[9]/Q
                         net (fo=1, routed)           0.122     1.768    axi4pifb_0/Q[9]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  axi4pifb_0/rdata_2pif[9]_i_1/O
                         net (fo=1, routed)           0.000     1.813    lab4_reg_0/pif_re_i_reg[0][9]
    SLICE_X38Y94         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y94         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[9]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y94         FDCE (Hold_fdce_C_D)         0.121     1.639    lab4_reg_0/rdata_2pif_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 lab4_reg_0/setpoint32_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  lab4_reg_0/setpoint32_i_reg[11]/Q
                         net (fo=1, routed)           0.140     1.786    axi4pifb_0/setpoint32_i_reg[31][11]
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  axi4pifb_0/rdata_2pif[11]_i_1/O
                         net (fo=1, routed)           0.000     1.831    lab4_reg_0/pif_re_i_reg[0][11]
    SLICE_X38Y93         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y93         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[11]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y93         FDCE (Hold_fdce_C_D)         0.120     1.638    lab4_reg_0/rdata_2pif_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lab4_reg_0/rwtest_i_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.486%)  route 0.096ns (31.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  lab4_reg_0/rwtest_i_reg[23]/Q
                         net (fo=1, routed)           0.096     1.765    axi4pifb_0/Q[23]
    SLICE_X37Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  axi4pifb_0/rdata_2pif[23]_i_1/O
                         net (fo=1, routed)           0.000     1.810    lab4_reg_0/pif_re_i_reg[0][23]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[23]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X37Y95         FDCE (Hold_fdce_C_D)         0.091     1.612    lab4_reg_0/rdata_2pif_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 lab4_reg_0/setpoint_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.254ns (36.774%)  route 0.437ns (63.226%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.557     1.504    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  lab4_reg_0/setpoint_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  lab4_reg_0/setpoint_i_reg[5]/Q
                         net (fo=13, routed)          0.214     1.882    lab4_reg_0/Q[5]
    SLICE_X39Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.927 r  lab4_reg_0/abcdefgdec_n_retimed[2]_i_6/O
                         net (fo=1, routed)           0.223     2.150    pos_seq7_ctrl_0/SEG7_CONTROL/setpoint_i_reg[6]_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.045     2.195 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed[2]_i_1/O
                         net (fo=1, routed)           0.000     2.195    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed[2]_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.820     2.014    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X38Y84         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[2]/C
                         clock pessimism             -0.188     1.826    
                         clock uncertainty            0.035     1.861    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.120     1.981    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.244%)  route 0.157ns (52.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.548     1.495    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X43Y78         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[4]/Q
                         net (fo=7, routed)           0.157     1.793    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp[4]
    SLICE_X42Y79         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.815     2.009    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X42Y79         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[4]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.059     1.569    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 lab4_reg_0/rwtest_i_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.557     1.504    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y91         FDCE                                         r  lab4_reg_0/rwtest_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.128     1.632 r  lab4_reg_0/rwtest_i_reg[22]/Q
                         net (fo=1, routed)           0.108     1.740    axi4pifb_0/Q[22]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.099     1.839 r  axi4pifb_0/rdata_2pif[22]_i_1/O
                         net (fo=1, routed)           0.000     1.839    lab4_reg_0/pif_re_i_reg[0][22]
    SLICE_X41Y90         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.825     2.019    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X41Y90         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[22]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.092     1.612    lab4_reg_0/rdata_2pif_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.729%)  route 0.154ns (52.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.548     1.495    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X43Y78         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[5]/Q
                         net (fo=5, routed)           0.154     1.790    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp[5]
    SLICE_X42Y79         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.815     2.009    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X42Y79         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[5]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.052     1.562    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X33Y81   abcdefgdec_n_OBUFT[7]_inst_i_1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y96   lab4_reg_0/pif_regcs_s1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y96   lab4_reg_0/pif_regcs_s2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y90   lab4_reg_0/rdata_2pif_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y92   lab4_reg_0/rdata_2pif_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y93   lab4_reg_0/rdata_2pif_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y93   lab4_reg_0/rdata_2pif_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y92   lab4_reg_0/rdata_2pif_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   abcdefgdec_n_OBUFT[7]_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y77   pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y79   pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y79   pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y79   pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y79   pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[20]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   abcdefgdec_n_OBUFT[7]_inst_i_1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y77   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y77   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y77   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y77   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/a_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y77   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/b_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/sync_rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y76   pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y82   pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y82   pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.642ns (36.618%)  route 1.111ns (63.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.654     5.416    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y92         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  lab4_reg_0/rdata_2pif_reg[7]/Q
                         net (fo=1, routed)           1.111     7.046    axi4pifb_0/rdata_2pif_reg[31]_0[7]
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.170 r  axi4pifb_0/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     7.170    axi4pifb_0/axi_rdata[7]
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480    12.659    axi4pifb_0/s_axi_aclk
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[7]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.032    12.537    axi4pifb_0/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.303%)  route 1.162ns (66.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.653     5.415    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X41Y91         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  lab4_reg_0/rdata_2pif_reg[3]/Q
                         net (fo=1, routed)           1.162     7.033    axi4pifb_0/rdata_2pif_reg[31]_0[3]
    SLICE_X33Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.157 r  axi4pifb_0/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     7.157    axi4pifb_0/axi_rdata[3]
    SLICE_X33Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.477    12.656    axi4pifb_0/s_axi_aclk
    SLICE_X33Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[3]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X33Y90         FDCE (Setup_fdce_C_D)        0.031    12.533    axi4pifb_0/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.580ns (33.552%)  route 1.149ns (66.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.653     5.415    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X41Y91         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  lab4_reg_0/rdata_2pif_reg[2]/Q
                         net (fo=1, routed)           1.149     7.020    axi4pifb_0/rdata_2pif_reg[31]_0[2]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124     7.144 r  axi4pifb_0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     7.144    axi4pifb_0/axi_rdata[2]
    SLICE_X35Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    axi4pifb_0/s_axi_aclk
    SLICE_X35Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[2]/C
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.154    12.504    
    SLICE_X35Y91         FDCE (Setup_fdce_C_D)        0.031    12.535    axi4pifb_0/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.580ns (37.134%)  route 0.982ns (62.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.652     5.414    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y90         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  lab4_reg_0/rdata_2pif_reg[4]/Q
                         net (fo=1, routed)           0.982     6.852    axi4pifb_0/rdata_2pif_reg[31]_0[4]
    SLICE_X33Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.976 r  axi4pifb_0/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     6.976    axi4pifb_0/axi_rdata[4]
    SLICE_X33Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.477    12.656    axi4pifb_0/s_axi_aclk
    SLICE_X33Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[4]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X33Y90         FDCE (Setup_fdce_C_D)        0.032    12.534    axi4pifb_0/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.642ns (41.846%)  route 0.892ns (58.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.654     5.416    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y92         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  lab4_reg_0/rdata_2pif_reg[13]/Q
                         net (fo=1, routed)           0.892     6.827    axi4pifb_0/rdata_2pif_reg[31]_0[13]
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124     6.951 r  axi4pifb_0/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     6.951    axi4pifb_0/axi_rdata[13]
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480    12.659    axi4pifb_0/s_axi_aclk
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[13]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.029    12.534    axi4pifb_0/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.642ns (42.315%)  route 0.875ns (57.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y94         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/rdata_2pif_reg[9]/Q
                         net (fo=1, routed)           0.875     6.811    axi4pifb_0/rdata_2pif_reg[31]_0[9]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.124     6.935 r  axi4pifb_0/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     6.935    axi4pifb_0/axi_rdata[9]
    SLICE_X35Y96         FDCE                                         r  axi4pifb_0/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480    12.659    axi4pifb_0/s_axi_aclk
    SLICE_X35Y96         FDCE                                         r  axi4pifb_0/axi_rdata_reg[9]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X35Y96         FDCE (Setup_fdce_C_D)        0.031    12.536    axi4pifb_0/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.580ns (40.729%)  route 0.844ns (59.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.652     5.414    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X41Y90         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  lab4_reg_0/rdata_2pif_reg[22]/Q
                         net (fo=1, routed)           0.844     6.714    axi4pifb_0/rdata_2pif_reg[31]_0[22]
    SLICE_X33Y90         LUT6 (Prop_lut6_I4_O)        0.124     6.838 r  axi4pifb_0/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     6.838    axi4pifb_0/axi_rdata[22]
    SLICE_X33Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.477    12.656    axi4pifb_0/s_axi_aclk
    SLICE_X33Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[22]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X33Y90         FDCE (Setup_fdce_C_D)        0.031    12.533    axi4pifb_0/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.642ns (43.972%)  route 0.818ns (56.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y94         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/rdata_2pif_reg[29]/Q
                         net (fo=1, routed)           0.818     6.753    axi4pifb_0/rdata_2pif_reg[31]_0[29]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124     6.877 r  axi4pifb_0/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     6.877    axi4pifb_0/axi_rdata[29]
    SLICE_X34Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480    12.659    axi4pifb_0/s_axi_aclk
    SLICE_X34Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[29]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X34Y94         FDCE (Setup_fdce_C_D)        0.079    12.584    axi4pifb_0/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.642ns (44.671%)  route 0.795ns (55.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.654     5.416    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y92         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  lab4_reg_0/rdata_2pif_reg[10]/Q
                         net (fo=1, routed)           0.795     6.730    axi4pifb_0/rdata_2pif_reg[31]_0[10]
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.854 r  axi4pifb_0/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     6.854    axi4pifb_0/axi_rdata[10]
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.478    12.657    axi4pifb_0/s_axi_aclk
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[10]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X36Y92         FDCE (Setup_fdce_C_D)        0.077    12.580    axi4pifb_0/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.642ns (44.671%)  route 0.795ns (55.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y93         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/rdata_2pif_reg[11]/Q
                         net (fo=1, routed)           0.795     6.731    axi4pifb_0/rdata_2pif_reg[31]_0[11]
    SLICE_X36Y93         LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  axi4pifb_0/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     6.855    axi4pifb_0/axi_rdata[11]
    SLICE_X36Y93         FDCE                                         r  axi4pifb_0/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    axi4pifb_0/s_axi_aclk
    SLICE_X36Y93         FDCE                                         r  axi4pifb_0/axi_rdata_reg[11]/C
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.154    12.504    
    SLICE_X36Y93         FDCE (Setup_fdce_C_D)        0.077    12.581    axi4pifb_0/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  5.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.667%)  route 0.154ns (45.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.557     1.504    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y90         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  lab4_reg_0/rdata_2pif_reg[0]/Q
                         net (fo=1, routed)           0.154     1.799    axi4pifb_0/rdata_2pif_reg[31]_0[0]
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  axi4pifb_0/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    axi4pifb_0/axi_rdata[0]
    SLICE_X36Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.823     1.189    axi4pifb_0/s_axi_aclk
    SLICE_X36Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X36Y90         FDCE (Hold_fdce_C_D)         0.121     1.464    axi4pifb_0/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.047%)  route 0.158ns (45.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y94         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  lab4_reg_0/rdata_2pif_reg[31]/Q
                         net (fo=1, routed)           0.158     1.804    axi4pifb_0/rdata_2pif_reg[31]_0[31]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  axi4pifb_0/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.849    axi4pifb_0/axi_rdata[31]
    SLICE_X34Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.825     1.191    axi4pifb_0/s_axi_aclk
    SLICE_X34Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[31]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.154     1.345    
    SLICE_X34Y94         FDCE (Hold_fdce_C_D)         0.121     1.466    axi4pifb_0/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.670%)  route 0.167ns (47.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  lab4_reg_0/rdata_2pif_reg[28]/Q
                         net (fo=1, routed)           0.167     1.813    axi4pifb_0/rdata_2pif_reg[31]_0[28]
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  axi4pifb_0/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.858    axi4pifb_0/axi_rdata[28]
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.825     1.191    axi4pifb_0/s_axi_aclk
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[28]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.154     1.345    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.121     1.466    axi4pifb_0/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.663%)  route 0.204ns (52.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.557     1.504    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y90         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  lab4_reg_0/rdata_2pif_reg[6]/Q
                         net (fo=1, routed)           0.204     1.849    axi4pifb_0/rdata_2pif_reg[31]_0[6]
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  axi4pifb_0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.894    axi4pifb_0/axi_rdata[6]
    SLICE_X36Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.823     1.189    axi4pifb_0/s_axi_aclk
    SLICE_X36Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X36Y90         FDCE (Hold_fdce_C_D)         0.120     1.463    axi4pifb_0/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.125%)  route 0.184ns (46.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.557     1.504    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y92         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  lab4_reg_0/rdata_2pif_reg[19]/Q
                         net (fo=1, routed)           0.184     1.852    axi4pifb_0/rdata_2pif_reg[31]_0[19]
    SLICE_X36Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  axi4pifb_0/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.897    axi4pifb_0/axi_rdata[19]
    SLICE_X36Y93         FDCE                                         r  axi4pifb_0/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    axi4pifb_0/s_axi_aclk
    SLICE_X36Y93         FDCE                                         r  axi4pifb_0/axi_rdata_reg[19]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X36Y93         FDCE (Hold_fdce_C_D)         0.121     1.465    axi4pifb_0/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.396%)  route 0.182ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y93         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  lab4_reg_0/rdata_2pif_reg[12]/Q
                         net (fo=1, routed)           0.182     1.851    axi4pifb_0/rdata_2pif_reg[31]_0[12]
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  axi4pifb_0/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.896    axi4pifb_0/axi_rdata[12]
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.823     1.189    axi4pifb_0/s_axi_aclk
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X36Y92         FDCE (Hold_fdce_C_D)         0.121     1.464    axi4pifb_0/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.137%)  route 0.217ns (53.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  lab4_reg_0/rdata_2pif_reg[24]/Q
                         net (fo=1, routed)           0.217     1.863    axi4pifb_0/rdata_2pif_reg[31]_0[24]
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.908 r  axi4pifb_0/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.908    axi4pifb_0/axi_rdata[24]
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.825     1.191    axi4pifb_0/s_axi_aclk
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[24]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.154     1.345    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.121     1.466    axi4pifb_0/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.137%)  route 0.217ns (53.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y94         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  lab4_reg_0/rdata_2pif_reg[27]/Q
                         net (fo=1, routed)           0.217     1.863    axi4pifb_0/rdata_2pif_reg[31]_0[27]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.908 r  axi4pifb_0/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.908    axi4pifb_0/axi_rdata[27]
    SLICE_X34Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.825     1.191    axi4pifb_0/s_axi_aclk
    SLICE_X34Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[27]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.154     1.345    
    SLICE_X34Y94         FDCE (Hold_fdce_C_D)         0.121     1.466    axi4pifb_0/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.753%)  route 0.196ns (51.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.557     1.504    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y91         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  lab4_reg_0/rdata_2pif_reg[18]/Q
                         net (fo=1, routed)           0.196     1.840    axi4pifb_0/rdata_2pif_reg[31]_0[18]
    SLICE_X33Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  axi4pifb_0/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.885    axi4pifb_0/axi_rdata[18]
    SLICE_X33Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    axi4pifb_0/s_axi_aclk
    SLICE_X33Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[18]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X33Y90         FDCE (Hold_fdce_C_D)         0.091     1.435    axi4pifb_0/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.176%)  route 0.226ns (54.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.557     1.504    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y91         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  lab4_reg_0/rdata_2pif_reg[17]/Q
                         net (fo=1, routed)           0.226     1.871    axi4pifb_0/rdata_2pif_reg[31]_0[17]
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.916 r  axi4pifb_0/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.916    axi4pifb_0/axi_rdata[17]
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.823     1.189    axi4pifb_0/s_axi_aclk
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[17]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X36Y92         FDCE (Hold_fdce_C_D)         0.121     1.464    axi4pifb_0/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        2.126ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.102ns,  Total Violation       -0.355ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.164ns (12.482%)  route 8.161ns (87.518%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    10.604    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.754 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    12.271    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[10]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.397    lab4_reg_0/setpoint32_i_reg[10]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.164ns (12.482%)  route 8.161ns (87.518%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    10.604    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.754 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    12.271    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[11]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.397    lab4_reg_0/setpoint32_i_reg[11]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.164ns (12.482%)  route 8.161ns (87.518%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    10.604    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.754 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    12.271    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[12]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.397    lab4_reg_0/setpoint32_i_reg[12]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.164ns (12.482%)  route 8.161ns (87.518%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    10.604    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.754 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    12.271    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[13]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.397    lab4_reg_0/setpoint32_i_reg[13]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.164ns (12.482%)  route 8.161ns (87.518%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    10.604    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.754 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    12.271    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[14]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.397    lab4_reg_0/setpoint32_i_reg[14]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.164ns (12.482%)  route 8.161ns (87.518%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    10.604    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.754 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    12.271    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[15]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.397    lab4_reg_0/setpoint32_i_reg[15]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.164ns (12.482%)  route 8.161ns (87.518%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    10.604    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.754 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    12.271    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[8]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.397    lab4_reg_0/setpoint32_i_reg[8]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.164ns (12.482%)  route 8.161ns (87.518%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.700    10.604    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X40Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.754 r  axi4pifb_0/setpoint32_i[15]_i_1/O
                         net (fo=8, routed)           1.517    12.271    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[9]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X39Y93         FDCE (Setup_fdce_C_CE)      -0.413    14.397    lab4_reg_0/setpoint32_i_reg[9]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 1.164ns (12.734%)  route 7.977ns (87.266%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.686    10.590    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.740 r  axi4pifb_0/setpoint32_i[23]_i_1/O
                         net (fo=8, routed)           1.347    12.087    lab4_reg_0/pif_we_i_reg[0]_0[2]
    SLICE_X39Y90         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.480    14.962    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[17]/C
                         clock pessimism              0.000    14.962    
                         clock uncertainty           -0.154    14.808    
    SLICE_X39Y90         FDCE (Setup_fdce_C_CE)      -0.407    14.401    lab4_reg_0/setpoint32_i_reg[17]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 1.164ns (12.734%)  route 7.977ns (87.266%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.652     2.946    axi4pifb_0/s_axi_aclk
    SLICE_X34Y96         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=1, routed)           1.147     4.611    axi4pifb_0/pif_addr[15]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  axi4pifb_0/setpoint_i[7]_i_4/O
                         net (fo=1, routed)           1.194     5.929    axi4pifb_0/setpoint_i[7]_i_4_n_0
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.053 r  axi4pifb_0/setpoint_i[7]_i_2/O
                         net (fo=19, routed)          1.606     7.660    axi4pifb_0/setpoint_i[7]_i_2_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.784 r  axi4pifb_0/setpoint32_i[31]_i_3/O
                         net (fo=10, routed)          0.997     8.780    axi4pifb_0/setpoint32_i[31]_i_3_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.904 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=28, routed)          1.686    10.590    axi4pifb_0/setpoint32_i[31]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.150    10.740 r  axi4pifb_0/setpoint32_i[23]_i_1/O
                         net (fo=8, routed)           1.347    12.087    lab4_reg_0/pif_we_i_reg[0]_0[2]
    SLICE_X39Y90         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.480    14.962    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[18]/C
                         clock pessimism              0.000    14.962    
                         clock uncertainty           -0.154    14.808    
    SLICE_X39Y90         FDCE (Setup_fdce_C_CE)      -0.407    14.401    lab4_reg_0/setpoint32_i_reg[18]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  2.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.102ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.367ns (12.096%)  route 2.667ns (87.904%))
  Logic Levels:           0  
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480     2.659    axi4pifb_0/s_axi_aclk
    SLICE_X33Y98         FDCE                                         r  axi4pifb_0/pif_wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.367     3.026 r  axi4pifb_0/pif_wdata_reg[29]/Q
                         net (fo=3, routed)           2.667     5.693    lab4_reg_0/D[29]
    SLICE_X36Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[29]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X36Y95         FDCE (Hold_fdce_C_D)         0.223     5.795    lab4_reg_0/rwtest_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.795    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.367ns (12.074%)  route 2.673ns (87.926%))
  Logic Levels:           0  
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480     2.659    axi4pifb_0/s_axi_aclk
    SLICE_X33Y98         FDCE                                         r  axi4pifb_0/pif_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.367     3.026 r  axi4pifb_0/pif_wdata_reg[28]/Q
                         net (fo=3, routed)           2.673     5.698    lab4_reg_0/D[28]
    SLICE_X37Y96         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y96         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[28]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X37Y96         FDCE (Hold_fdce_C_D)         0.196     5.768    lab4_reg_0/setpoint32_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.768    
                         arrival time                           5.698    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.367ns (11.933%)  route 2.708ns (88.067%))
  Logic Levels:           0  
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.478     2.657    axi4pifb_0/s_axi_aclk
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/pif_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.367     3.024 r  axi4pifb_0/pif_wdata_reg[0]/Q
                         net (fo=5, routed)           2.708     5.732    lab4_reg_0/D[0]
    SLICE_X38Y90         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.653     5.415    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y90         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[0]/C
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.154     5.570    
    SLICE_X38Y90         FDCE (Hold_fdce_C_D)         0.230     5.800    lab4_reg_0/setpoint16_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.800    
                         arrival time                           5.732    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.367ns (12.065%)  route 2.675ns (87.935%))
  Logic Levels:           0  
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.478     2.657    axi4pifb_0/s_axi_aclk
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/pif_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.367     3.024 r  axi4pifb_0/pif_wdata_reg[0]/Q
                         net (fo=5, routed)           2.675     5.699    lab4_reg_0/D[0]
    SLICE_X39Y89         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.653     5.415    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y89         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[0]/C
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.154     5.570    
    SLICE_X39Y89         FDCE (Hold_fdce_C_D)         0.192     5.762    lab4_reg_0/setpoint32_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           5.699    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.367ns (12.179%)  route 2.646ns (87.821%))
  Logic Levels:           0  
  Clock Path Skew:        2.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.524     2.703    axi4pifb_0/s_axi_aclk
    SLICE_X31Y91         FDCE                                         r  axi4pifb_0/pif_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDCE (Prop_fdce_C_Q)         0.367     3.070 r  axi4pifb_0/pif_wdata_reg[17]/Q
                         net (fo=3, routed)           2.646     5.716    lab4_reg_0/D[17]
    SLICE_X40Y91         FDCE                                         r  lab4_reg_0/rwtest_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.653     5.415    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y91         FDCE                                         r  lab4_reg_0/rwtest_i_reg[17]/C
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.154     5.570    
    SLICE_X40Y91         FDCE (Hold_fdce_C_D)         0.180     5.750    lab4_reg_0/rwtest_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.750    
                         arrival time                           5.716    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.367ns (11.686%)  route 2.773ns (88.314%))
  Logic Levels:           0  
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.480     2.659    axi4pifb_0/s_axi_aclk
    SLICE_X33Y98         FDCE                                         r  axi4pifb_0/pif_wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.367     3.026 r  axi4pifb_0/pif_wdata_reg[29]/Q
                         net (fo=3, routed)           2.773     5.799    lab4_reg_0/D[29]
    SLICE_X36Y94         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y94         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[29]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X36Y94         FDCE (Hold_fdce_C_D)         0.246     5.818    lab4_reg_0/setpoint32_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.818    
                         arrival time                           5.799    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.367ns (11.681%)  route 2.775ns (88.319%))
  Logic Levels:           0  
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.478     2.657    axi4pifb_0/s_axi_aclk
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/pif_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.367     3.024 r  axi4pifb_0/pif_wdata_reg[1]/Q
                         net (fo=5, routed)           2.775     5.799    lab4_reg_0/D[1]
    SLICE_X38Y90         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.653     5.415    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y90         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[1]/C
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.154     5.570    
    SLICE_X38Y90         FDCE (Hold_fdce_C_D)         0.232     5.802    lab4_reg_0/setpoint16_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.802    
                         arrival time                           5.799    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.367ns (11.564%)  route 2.807ns (88.436%))
  Logic Levels:           0  
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.478     2.657    axi4pifb_0/s_axi_aclk
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/pif_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.367     3.024 r  axi4pifb_0/pif_wdata_reg[5]/Q
                         net (fo=5, routed)           2.807     5.830    lab4_reg_0/D[5]
    SLICE_X38Y90         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.653     5.415    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y90         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[5]/C
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.154     5.570    
    SLICE_X38Y90         FDCE (Hold_fdce_C_D)         0.246     5.816    lab4_reg_0/setpoint16_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.816    
                         arrival time                           5.830    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.385ns (12.724%)  route 2.641ns (87.276%))
  Logic Levels:           0  
  Clock Path Skew:        2.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479     2.658    axi4pifb_0/s_axi_aclk
    SLICE_X32Y93         FDCE                                         r  axi4pifb_0/pif_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDCE (Prop_fdce_C_Q)         0.385     3.043 r  axi4pifb_0/pif_wdata_reg[2]/Q
                         net (fo=5, routed)           2.641     5.684    lab4_reg_0/D[2]
    SLICE_X42Y91         FDCE                                         r  lab4_reg_0/rwtest_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.653     5.415    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  lab4_reg_0/rwtest_i_reg[2]/C
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.154     5.570    
    SLICE_X42Y91         FDCE (Hold_fdce_C_D)         0.094     5.664    lab4_reg_0/rwtest_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           5.684    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.385ns (13.018%)  route 2.572ns (86.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.526     2.705    axi4pifb_0/s_axi_aclk
    SLICE_X30Y98         FDCE                                         r  axi4pifb_0/pif_wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDCE (Prop_fdce_C_Q)         0.385     3.090 r  axi4pifb_0/pif_wdata_reg[26]/Q
                         net (fo=3, routed)           2.572     5.662    lab4_reg_0/D[26]
    SLICE_X37Y96         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y96         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[26]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X37Y96         FDCE (Hold_fdce_C_D)         0.042     5.614    lab4_reg_0/setpoint32_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.614    
                         arrival time                           5.662    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.170%)  route 3.007ns (83.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.440     6.530    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X36Y92         FDCE                                         f  axi4pifb_0/axi_rdata_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.478    12.657    axi4pifb_0/s_axi_aclk
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[10]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    axi4pifb_0/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.170%)  route 3.007ns (83.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.440     6.530    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X36Y92         FDCE                                         f  axi4pifb_0/axi_rdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.478    12.657    axi4pifb_0/s_axi_aclk
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[12]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    axi4pifb_0/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.170%)  route 3.007ns (83.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.440     6.530    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X36Y92         FDCE                                         f  axi4pifb_0/axi_rdata_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.478    12.657    axi4pifb_0/s_axi_aclk
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[14]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    axi4pifb_0/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.170%)  route 3.007ns (83.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.440     6.530    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X36Y92         FDCE                                         f  axi4pifb_0/axi_rdata_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.478    12.657    axi4pifb_0/s_axi_aclk
    SLICE_X36Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[17]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.413    axi4pifb_0/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_awaddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.580ns (16.728%)  route 2.887ns (83.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.320     6.410    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y93         FDCE                                         f  axi4pifb_0/axi_awaddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    axi4pifb_0/s_axi_aclk
    SLICE_X33Y93         FDCE                                         r  axi4pifb_0/axi_awaddr_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    axi4pifb_0/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_awaddr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.580ns (16.728%)  route 2.887ns (83.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.320     6.410    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y93         FDCE                                         f  axi4pifb_0/axi_awaddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    axi4pifb_0/s_axi_aclk
    SLICE_X33Y93         FDCE                                         r  axi4pifb_0/axi_awaddr_reg[5]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    axi4pifb_0/axi_awaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_awaddr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.580ns (16.728%)  route 2.887ns (83.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.320     6.410    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y93         FDCE                                         f  axi4pifb_0/axi_awaddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    axi4pifb_0/s_axi_aclk
    SLICE_X33Y93         FDCE                                         r  axi4pifb_0/axi_awaddr_reg[6]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    axi4pifb_0/axi_awaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_awaddr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.580ns (16.728%)  route 2.887ns (83.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.320     6.410    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y93         FDCE                                         f  axi4pifb_0/axi_awaddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    axi4pifb_0/s_axi_aclk
    SLICE_X33Y93         FDCE                                         r  axi4pifb_0/axi_awaddr_reg[7]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    axi4pifb_0/axi_awaddr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_wdata_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.580ns (16.728%)  route 2.887ns (83.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.320     6.410    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y93         FDCE                                         f  axi4pifb_0/axi_wdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    axi4pifb_0/s_axi_aclk
    SLICE_X33Y93         FDCE                                         r  axi4pifb_0/axi_wdata_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    axi4pifb_0/axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_wdata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.580ns (16.728%)  route 2.887ns (83.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.649     2.943    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.567     3.966    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.090 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         2.320     6.410    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y93         FDCE                                         f  axi4pifb_0/axi_wdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         1.479    12.658    axi4pifb_0/s_axi_aclk
    SLICE_X33Y93         FDCE                                         r  axi4pifb_0/axi_wdata_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    axi4pifb_0/axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  5.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.562%)  route 0.423ns (69.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.242     1.498    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X36Y90         FDCE                                         f  axi4pifb_0/axi_rdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.823     1.189    axi4pifb_0/s_axi_aclk
    SLICE_X36Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.562%)  route 0.423ns (69.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.242     1.498    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X36Y90         FDCE                                         f  axi4pifb_0/axi_rdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.823     1.189    axi4pifb_0/s_axi_aclk
    SLICE_X36Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[6]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.562%)  route 0.423ns (69.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.242     1.498    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X36Y90         FDCE                                         f  axi4pifb_0/axi_rdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.823     1.189    axi4pifb_0/s_axi_aclk
    SLICE_X36Y90         FDCE                                         r  axi4pifb_0/axi_rdata_reg[8]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.789%)  route 0.508ns (73.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.328     1.584    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y91         FDCE                                         f  axi4pifb_0/axi_rdata_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    axi4pifb_0/s_axi_aclk
    SLICE_X35Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[16]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    axi4pifb_0/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.789%)  route 0.508ns (73.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.328     1.584    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y91         FDCE                                         f  axi4pifb_0/axi_rdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    axi4pifb_0/s_axi_aclk
    SLICE_X35Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    axi4pifb_0/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.789%)  route 0.508ns (73.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.328     1.584    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y91         FDCE                                         f  axi4pifb_0/axi_rdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    axi4pifb_0/s_axi_aclk
    SLICE_X35Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[2]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    axi4pifb_0/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.789%)  route 0.508ns (73.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.328     1.584    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y91         FDCE                                         f  axi4pifb_0/axi_rdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    axi4pifb_0/s_axi_aclk
    SLICE_X35Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[5]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    axi4pifb_0/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/pif_addr_i_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.415     1.670    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y91         FDCE                                         f  axi4pifb_0/pif_addr_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    axi4pifb_0/s_axi_aclk
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[10]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    axi4pifb_0/pif_addr_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/pif_addr_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.415     1.670    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y91         FDCE                                         f  axi4pifb_0/pif_addr_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    axi4pifb_0/s_axi_aclk
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[3]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    axi4pifb_0/pif_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/pif_addr_i_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.822%)  route 0.595ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.554     0.890    lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y89         FDRE                                         r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab4processor_0/lab4processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.180     1.211    lab4processor_0/s_axi_aresetn
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.256 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.415     1.670    axi4pifb_0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y91         FDCE                                         f  axi4pifb_0/pif_addr_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=875, routed)         0.824     1.190    axi4pifb_0/s_axi_aclk
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[9]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    axi4pifb_0/pif_addr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.812    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        6.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[19]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.540%)  route 2.680ns (85.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         2.680     8.533    lab4_reg_0/AR[0]
    SLICE_X39Y92         FDCE                                         f  lab4_reg_0/rwtest_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.481    14.963    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X39Y92         FDCE                                         r  lab4_reg_0/rwtest_i_reg[19]/C
                         clock pessimism              0.394    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.917    lab4_reg_0/rwtest_i_reg[19]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[23]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.557ns (18.616%)  route 2.435ns (81.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.654     5.416    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/mclk
    SLICE_X51Y47         FDPE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.872 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.586     6.458    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.559 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_1/O
                         net (fo=77, routed)          1.849     8.408    pos_seq7_ctrl_0/SEG7_CONTROL/AR[0]
    SLICE_X35Y81         FDCE                                         f  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.473    14.955    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X35Y81         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[23]/C
                         clock pessimism              0.280    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.795    pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[23]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[24]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.557ns (18.616%)  route 2.435ns (81.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.654     5.416    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/mclk
    SLICE_X51Y47         FDPE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.872 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.586     6.458    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.559 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_1/O
                         net (fo=77, routed)          1.849     8.408    pos_seq7_ctrl_0/SEG7_CONTROL/AR[0]
    SLICE_X35Y81         FDCE                                         f  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.473    14.955    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X35Y81         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[24]/C
                         clock pessimism              0.280    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.795    pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[24]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[25]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.557ns (18.616%)  route 2.435ns (81.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.654     5.416    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/mclk
    SLICE_X51Y47         FDPE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.872 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.586     6.458    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.559 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_1/O
                         net (fo=77, routed)          1.849     8.408    pos_seq7_ctrl_0/SEG7_CONTROL/AR[0]
    SLICE_X35Y81         FDCE                                         f  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.473    14.955    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X35Y81         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[25]/C
                         clock pessimism              0.280    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.795    pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[25]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[26]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.557ns (18.616%)  route 2.435ns (81.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.654     5.416    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/mclk
    SLICE_X51Y47         FDPE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.872 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.586     6.458    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.559 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_1/O
                         net (fo=77, routed)          1.849     8.408    pos_seq7_ctrl_0/SEG7_CONTROL/AR[0]
    SLICE_X35Y81         FDCE                                         f  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.473    14.955    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X35Y81         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[26]/C
                         clock pessimism              0.280    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.795    pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[26]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[16]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.557ns (18.371%)  route 2.475ns (81.629%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.654     5.416    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/mclk
    SLICE_X51Y47         FDPE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.872 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.586     6.458    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.559 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_1/O
                         net (fo=77, routed)          1.889     8.448    pos_seq7_ctrl_0/SEG7_CONTROL/AR[0]
    SLICE_X28Y80         FDCE                                         f  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.517    14.999    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X28Y80         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[16]/C
                         clock pessimism              0.280    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X28Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[18]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.557ns (18.371%)  route 2.475ns (81.629%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.654     5.416    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/mclk
    SLICE_X51Y47         FDPE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.872 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.586     6.458    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.559 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_1/O
                         net (fo=77, routed)          1.889     8.448    pos_seq7_ctrl_0/SEG7_CONTROL/AR[0]
    SLICE_X28Y80         FDCE                                         f  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.517    14.999    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X28Y80         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[18]/C
                         clock pessimism              0.280    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X28Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[19]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.557ns (18.371%)  route 2.475ns (81.629%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.654     5.416    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/mclk
    SLICE_X51Y47         FDPE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.872 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.586     6.458    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.559 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_1/O
                         net (fo=77, routed)          1.889     8.448    pos_seq7_ctrl_0/SEG7_CONTROL/AR[0]
    SLICE_X28Y80         FDCE                                         f  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.517    14.999    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X28Y80         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[19]/C
                         clock pessimism              0.280    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X28Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[30]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.557ns (18.371%)  route 2.475ns (81.629%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.654     5.416    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/mclk
    SLICE_X51Y47         FDPE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.872 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.586     6.458    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.559 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_1/O
                         net (fo=77, routed)          1.889     8.448    pos_seq7_ctrl_0/SEG7_CONTROL/AR[0]
    SLICE_X28Y80         FDCE                                         f  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.517    14.999    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X28Y80         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[30]/C
                         clock pessimism              0.280    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X28Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[17]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.557ns (18.353%)  route 2.478ns (81.647%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.654     5.416    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/mclk
    SLICE_X51Y47         FDPE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.872 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/rstsynch_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.586     6.458    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.559 f  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_1/O
                         net (fo=77, routed)          1.892     8.451    pos_seq7_ctrl_0/SEG7_CONTROL/AR[0]
    SLICE_X28Y82         FDCE                                         f  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.520    15.002    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X28Y82         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[17]/C
                         clock pessimism              0.280    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X28Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    pos_seq7_ctrl_0/SEG7_CONTROL/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[16]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.365%)  route 0.415ns (74.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.415     2.048    lab4_reg_0/AR[0]
    SLICE_X37Y91         FDCE                                         f  lab4_reg_0/rdata_2pif_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.825     2.019    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y91         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[16]/C
                         clock pessimism             -0.481     1.538    
    SLICE_X37Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.446    lab4_reg_0/rdata_2pif_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[8]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.365%)  route 0.415ns (74.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.415     2.048    lab4_reg_0/AR[0]
    SLICE_X37Y91         FDCE                                         f  lab4_reg_0/rdata_2pif_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.825     2.019    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y91         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[8]/C
                         clock pessimism             -0.481     1.538    
    SLICE_X37Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.446    lab4_reg_0/rdata_2pif_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[19]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.694%)  route 0.430ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.430     2.063    lab4_reg_0/AR[0]
    SLICE_X41Y93         FDCE                                         f  lab4_reg_0/setpoint32_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X41Y93         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[19]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    lab4_reg_0/setpoint32_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[10]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.508%)  route 0.434ns (75.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.434     2.067    lab4_reg_0/AR[0]
    SLICE_X40Y93         FDCE                                         f  lab4_reg_0/setpoint16_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y93         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[10]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    lab4_reg_0/setpoint16_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[11]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.508%)  route 0.434ns (75.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.434     2.067    lab4_reg_0/AR[0]
    SLICE_X40Y93         FDCE                                         f  lab4_reg_0/setpoint16_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y93         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[11]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    lab4_reg_0/setpoint16_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[12]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.508%)  route 0.434ns (75.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.434     2.067    lab4_reg_0/AR[0]
    SLICE_X40Y93         FDCE                                         f  lab4_reg_0/setpoint16_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y93         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[12]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    lab4_reg_0/setpoint16_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[13]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.508%)  route 0.434ns (75.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.434     2.067    lab4_reg_0/AR[0]
    SLICE_X40Y93         FDCE                                         f  lab4_reg_0/setpoint16_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y93         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[13]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    lab4_reg_0/setpoint16_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[14]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.508%)  route 0.434ns (75.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.434     2.067    lab4_reg_0/AR[0]
    SLICE_X40Y93         FDCE                                         f  lab4_reg_0/setpoint16_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y93         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[14]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    lab4_reg_0/setpoint16_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[15]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.508%)  route 0.434ns (75.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.434     2.067    lab4_reg_0/AR[0]
    SLICE_X40Y93         FDCE                                         f  lab4_reg_0/setpoint16_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y93         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[15]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    lab4_reg_0/setpoint16_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[8]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.508%)  route 0.434ns (75.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X44Y75         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.434     2.067    lab4_reg_0/AR[0]
    SLICE_X40Y93         FDCE                                         f  lab4_reg_0/setpoint16_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.020    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X40Y93         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[8]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    lab4_reg_0/setpoint16_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.620    





