#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 25 12:22:41 2024
# Process ID: 54812
# Current directory: A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent58400 A:\Documents\School\ENSC452\VgaTutorial\vga_tutorial_students\vga_controller_ip\vga_controller_ip.xpr
# Log file: A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vivado.log
# Journal file: A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 12:22:58 2024...
s/vga_controller_ip/vga_controller_ip.xpr
INFO: [Project 1-313] Project file moved from '/home/zaguila/Classes/Spring2020/vga_controller_ip' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_generator_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'vga_controller_ip.xpr' upgraded for this version of Vivado.
update_compile_order -fileset sources_1
open_bd_design {A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/bd/design_1/design_1.bd>...
Successfully read diagram <design_1> from block design file <A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/bd/design_1/design_1.bd>
ipx::open_ipxact_file {A:\Documents\School\ENSC452\VgaTutorial\vga_tutorial_students\vga_controller_ip\vga_controller_ip.srcs\sources_1\imports\new\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'a:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
open_bd_design {A:/Documents/School/ENSC452/VgaTutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 22:51:35 2024...
