<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MHSA.cpp:71:14" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 768 has been inferred" BundleName="gmem0" VarName="current_token" LoopLoc="kernel_MHSA.cpp:71:14" LoopName="INPUT_COPY" ParentFunc="kernel_mhsa(float*, int, float*)" Length="768" Direction="read" AccessID="current_token3363seq" OrigID="for.inc23.load.14" OrigAccess-DebugLoc="kernel_MHSA.cpp:73:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_RMS_Norm.cpp:27:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 768 has been inferred" BundleName="gmem1" VarName="weights" LoopLoc="kernel_RMS_Norm.cpp:27:22" LoopName="VITIS_LOOP_27_2" ParentFunc="kernel_mhsa(float*, int, float*)" Length="768" Direction="read" AccessID="scevgepseq" OrigID="for.inc16.i.load.33" OrigAccess-DebugLoc="kernel_RMS_Norm.cpp:28:40" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MHSA.cpp:232:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 768 has been inferred" BundleName="gmem0" VarName="current_token" LoopLoc="kernel_MHSA.cpp:232:19" LoopName="OUTPUT_WRITE" ParentFunc="kernel_mhsa(float*, int, float*)" Length="768" Direction="write" AccessID="current_token3363seq3364" OrigID="for.inc269.store.23" OrigAccess-DebugLoc="kernel_MHSA.cpp:234:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="kernel_MHSA.cpp:77:17" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem1" VarName="weights" LoopLoc="kernel_MHSA.cpp:77:17" LoopName="LAYER_LOOP" ParentFunc="kernel_mhsa(float*, int, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="kernel_RMS_Norm.cpp:27:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_MatMul.cpp:23:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 589824 has been inferred" BundleName="gmem1" VarName="i_mat" LoopLoc="kernel_MatMul.cpp:23:3" LoopName="mem_rd" ParentFunc="load_mat(float*, hls::stream&lt;float, 0&gt;&amp;)" Length="589824" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="kernel_MatMul.cpp:28:11" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MHSA.cpp:232:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="current_token" LoopLoc="kernel_MHSA.cpp:232:19" LoopName="OUTPUT_WRITE" ParentFunc="kernel_mhsa(float*, int, float*)" OrigID="current_token3363seq3364" OrigAccess-DebugLoc="kernel_MHSA.cpp:232:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_RMS_Norm.cpp:27:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="weights" LoopLoc="kernel_RMS_Norm.cpp:27:22" LoopName="VITIS_LOOP_27_2" ParentFunc="kernel_mhsa(float*, int, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="kernel_RMS_Norm.cpp:27:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MHSA.cpp:71:14" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="current_token" LoopLoc="kernel_MHSA.cpp:71:14" LoopName="INPUT_COPY" ParentFunc="kernel_mhsa(float*, int, float*)" OrigID="current_token3363seq" OrigAccess-DebugLoc="kernel_MHSA.cpp:71:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_MatMul.cpp:25:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="i_mat" LoopLoc="kernel_MatMul.cpp:25:19" LoopName="VITIS_LOOP_25_1" ParentFunc="load_mat(float*, hls::stream&lt;float, 0&gt;&amp;)" OrigID="scevgepseq" OrigAccess-DebugLoc="kernel_MatMul.cpp:23:3" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MatMul.cpp:23:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 589824 and bit width 32 in loop 'mem_rd' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="kernel_MatMul.cpp:23:3" LoopName="mem_rd" Length="589824" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MHSA.cpp:71:14" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 768 and bit width 32 in loop 'INPUT_COPY' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="kernel_MHSA.cpp:71:14" LoopName="INPUT_COPY" Length="768" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_RMS_Norm.cpp:27:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_27_2' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="kernel_RMS_Norm.cpp:27:22" LoopName="VITIS_LOOP_27_2" Length="768" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_MHSA.cpp:232:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 768 and bit width 32 in loop 'OUTPUT_WRITE' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="kernel_MHSA.cpp:232:19" LoopName="OUTPUT_WRITE" Length="768" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

