
DAC_SINEWAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000623c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08006410  08006410  00016410  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006688  08006688  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006688  08006688  00016688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006690  08006690  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006690  08006690  00016690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006694  08006694  00016694  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006698  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001190  20000074  0800670c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001204  0800670c  00021204  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f254  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002279  00000000  00000000  0002f2f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e08  00000000  00000000  00031578  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cf0  00000000  00000000  00032380  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022be9  00000000  00000000  00033070  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b297  00000000  00000000  00055c59  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d1b9f  00000000  00000000  00060ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00132a8f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000415c  00000000  00000000  00132b0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080063f4 	.word	0x080063f4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	080063f4 	.word	0x080063f4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c10:	f000 b972 	b.w	8000ef8 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9e08      	ldr	r6, [sp, #32]
 8000c32:	4604      	mov	r4, r0
 8000c34:	4688      	mov	r8, r1
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d14b      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3a:	428a      	cmp	r2, r1
 8000c3c:	4615      	mov	r5, r2
 8000c3e:	d967      	bls.n	8000d10 <__udivmoddi4+0xe4>
 8000c40:	fab2 f282 	clz	r2, r2
 8000c44:	b14a      	cbz	r2, 8000c5a <__udivmoddi4+0x2e>
 8000c46:	f1c2 0720 	rsb	r7, r2, #32
 8000c4a:	fa01 f302 	lsl.w	r3, r1, r2
 8000c4e:	fa20 f707 	lsr.w	r7, r0, r7
 8000c52:	4095      	lsls	r5, r2
 8000c54:	ea47 0803 	orr.w	r8, r7, r3
 8000c58:	4094      	lsls	r4, r2
 8000c5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5e:	0c23      	lsrs	r3, r4, #16
 8000c60:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c64:	fa1f fc85 	uxth.w	ip, r5
 8000c68:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c6c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c70:	fb07 f10c 	mul.w	r1, r7, ip
 8000c74:	4299      	cmp	r1, r3
 8000c76:	d909      	bls.n	8000c8c <__udivmoddi4+0x60>
 8000c78:	18eb      	adds	r3, r5, r3
 8000c7a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c7e:	f080 811b 	bcs.w	8000eb8 <__udivmoddi4+0x28c>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 8118 	bls.w	8000eb8 <__udivmoddi4+0x28c>
 8000c88:	3f02      	subs	r7, #2
 8000c8a:	442b      	add	r3, r5
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c94:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ca0:	45a4      	cmp	ip, r4
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x8c>
 8000ca4:	192c      	adds	r4, r5, r4
 8000ca6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x290>
 8000cae:	45a4      	cmp	ip, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x290>
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	442c      	add	r4, r5
 8000cb8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cbc:	eba4 040c 	sub.w	r4, r4, ip
 8000cc0:	2700      	movs	r7, #0
 8000cc2:	b11e      	cbz	r6, 8000ccc <__udivmoddi4+0xa0>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c6 4300 	strd	r4, r3, [r6]
 8000ccc:	4639      	mov	r1, r7
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xbe>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	f000 80eb 	beq.w	8000eb2 <__udivmoddi4+0x286>
 8000cdc:	2700      	movs	r7, #0
 8000cde:	e9c6 0100 	strd	r0, r1, [r6]
 8000ce2:	4638      	mov	r0, r7
 8000ce4:	4639      	mov	r1, r7
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f783 	clz	r7, r3
 8000cee:	2f00      	cmp	r7, #0
 8000cf0:	d147      	bne.n	8000d82 <__udivmoddi4+0x156>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd0>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80fa 	bhi.w	8000ef0 <__udivmoddi4+0x2c4>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	4698      	mov	r8, r3
 8000d06:	2e00      	cmp	r6, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa0>
 8000d0a:	e9c6 4800 	strd	r4, r8, [r6]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xe8>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 808f 	bne.w	8000e3c <__udivmoddi4+0x210>
 8000d1e:	1b49      	subs	r1, r1, r5
 8000d20:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d24:	fa1f f885 	uxth.w	r8, r5
 8000d28:	2701      	movs	r7, #1
 8000d2a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d2e:	0c23      	lsrs	r3, r4, #16
 8000d30:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d38:	fb08 f10c 	mul.w	r1, r8, ip
 8000d3c:	4299      	cmp	r1, r3
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0x124>
 8000d40:	18eb      	adds	r3, r5, r3
 8000d42:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x122>
 8000d48:	4299      	cmp	r1, r3
 8000d4a:	f200 80cd 	bhi.w	8000ee8 <__udivmoddi4+0x2bc>
 8000d4e:	4684      	mov	ip, r0
 8000d50:	1a59      	subs	r1, r3, r1
 8000d52:	b2a3      	uxth	r3, r4
 8000d54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d58:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d5c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d60:	fb08 f800 	mul.w	r8, r8, r0
 8000d64:	45a0      	cmp	r8, r4
 8000d66:	d907      	bls.n	8000d78 <__udivmoddi4+0x14c>
 8000d68:	192c      	adds	r4, r5, r4
 8000d6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x14a>
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	f200 80b6 	bhi.w	8000ee2 <__udivmoddi4+0x2b6>
 8000d76:	4618      	mov	r0, r3
 8000d78:	eba4 0408 	sub.w	r4, r4, r8
 8000d7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d80:	e79f      	b.n	8000cc2 <__udivmoddi4+0x96>
 8000d82:	f1c7 0c20 	rsb	ip, r7, #32
 8000d86:	40bb      	lsls	r3, r7
 8000d88:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d8c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d90:	fa01 f407 	lsl.w	r4, r1, r7
 8000d94:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d98:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d9c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000da0:	4325      	orrs	r5, r4
 8000da2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000da6:	0c2c      	lsrs	r4, r5, #16
 8000da8:	fb08 3319 	mls	r3, r8, r9, r3
 8000dac:	fa1f fa8e 	uxth.w	sl, lr
 8000db0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000db4:	fb09 f40a 	mul.w	r4, r9, sl
 8000db8:	429c      	cmp	r4, r3
 8000dba:	fa02 f207 	lsl.w	r2, r2, r7
 8000dbe:	fa00 f107 	lsl.w	r1, r0, r7
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b0>
 8000dc4:	eb1e 0303 	adds.w	r3, lr, r3
 8000dc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dcc:	f080 8087 	bcs.w	8000ede <__udivmoddi4+0x2b2>
 8000dd0:	429c      	cmp	r4, r3
 8000dd2:	f240 8084 	bls.w	8000ede <__udivmoddi4+0x2b2>
 8000dd6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dda:	4473      	add	r3, lr
 8000ddc:	1b1b      	subs	r3, r3, r4
 8000dde:	b2ad      	uxth	r5, r5
 8000de0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de4:	fb08 3310 	mls	r3, r8, r0, r3
 8000de8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dec:	fb00 fa0a 	mul.w	sl, r0, sl
 8000df0:	45a2      	cmp	sl, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1da>
 8000df4:	eb1e 0404 	adds.w	r4, lr, r4
 8000df8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfc:	d26b      	bcs.n	8000ed6 <__udivmoddi4+0x2aa>
 8000dfe:	45a2      	cmp	sl, r4
 8000e00:	d969      	bls.n	8000ed6 <__udivmoddi4+0x2aa>
 8000e02:	3802      	subs	r0, #2
 8000e04:	4474      	add	r4, lr
 8000e06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0e:	eba4 040a 	sub.w	r4, r4, sl
 8000e12:	454c      	cmp	r4, r9
 8000e14:	46c2      	mov	sl, r8
 8000e16:	464b      	mov	r3, r9
 8000e18:	d354      	bcc.n	8000ec4 <__udivmoddi4+0x298>
 8000e1a:	d051      	beq.n	8000ec0 <__udivmoddi4+0x294>
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d069      	beq.n	8000ef4 <__udivmoddi4+0x2c8>
 8000e20:	ebb1 050a 	subs.w	r5, r1, sl
 8000e24:	eb64 0403 	sbc.w	r4, r4, r3
 8000e28:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e2c:	40fd      	lsrs	r5, r7
 8000e2e:	40fc      	lsrs	r4, r7
 8000e30:	ea4c 0505 	orr.w	r5, ip, r5
 8000e34:	e9c6 5400 	strd	r5, r4, [r6]
 8000e38:	2700      	movs	r7, #0
 8000e3a:	e747      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f703 	lsr.w	r7, r0, r3
 8000e44:	4095      	lsls	r5, r2
 8000e46:	fa01 f002 	lsl.w	r0, r1, r2
 8000e4a:	fa21 f303 	lsr.w	r3, r1, r3
 8000e4e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e52:	4338      	orrs	r0, r7
 8000e54:	0c01      	lsrs	r1, r0, #16
 8000e56:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e5a:	fa1f f885 	uxth.w	r8, r5
 8000e5e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e66:	fb07 f308 	mul.w	r3, r7, r8
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x256>
 8000e72:	1869      	adds	r1, r5, r1
 8000e74:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e78:	d22f      	bcs.n	8000eda <__udivmoddi4+0x2ae>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d92d      	bls.n	8000eda <__udivmoddi4+0x2ae>
 8000e7e:	3f02      	subs	r7, #2
 8000e80:	4429      	add	r1, r5
 8000e82:	1acb      	subs	r3, r1, r3
 8000e84:	b281      	uxth	r1, r0
 8000e86:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e8a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb00 f308 	mul.w	r3, r0, r8
 8000e96:	428b      	cmp	r3, r1
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x27e>
 8000e9a:	1869      	adds	r1, r5, r1
 8000e9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ea0:	d217      	bcs.n	8000ed2 <__udivmoddi4+0x2a6>
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	d915      	bls.n	8000ed2 <__udivmoddi4+0x2a6>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4429      	add	r1, r5
 8000eaa:	1ac9      	subs	r1, r1, r3
 8000eac:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eb0:	e73b      	b.n	8000d2a <__udivmoddi4+0xfe>
 8000eb2:	4637      	mov	r7, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e709      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000eb8:	4607      	mov	r7, r0
 8000eba:	e6e7      	b.n	8000c8c <__udivmoddi4+0x60>
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x8c>
 8000ec0:	4541      	cmp	r1, r8
 8000ec2:	d2ab      	bcs.n	8000e1c <__udivmoddi4+0x1f0>
 8000ec4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ec8:	eb69 020e 	sbc.w	r2, r9, lr
 8000ecc:	3801      	subs	r0, #1
 8000ece:	4613      	mov	r3, r2
 8000ed0:	e7a4      	b.n	8000e1c <__udivmoddi4+0x1f0>
 8000ed2:	4660      	mov	r0, ip
 8000ed4:	e7e9      	b.n	8000eaa <__udivmoddi4+0x27e>
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	e795      	b.n	8000e06 <__udivmoddi4+0x1da>
 8000eda:	4667      	mov	r7, ip
 8000edc:	e7d1      	b.n	8000e82 <__udivmoddi4+0x256>
 8000ede:	4681      	mov	r9, r0
 8000ee0:	e77c      	b.n	8000ddc <__udivmoddi4+0x1b0>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	442c      	add	r4, r5
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0x14c>
 8000ee8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eec:	442b      	add	r3, r5
 8000eee:	e72f      	b.n	8000d50 <__udivmoddi4+0x124>
 8000ef0:	4638      	mov	r0, r7
 8000ef2:	e708      	b.n	8000d06 <__udivmoddi4+0xda>
 8000ef4:	4637      	mov	r7, r6
 8000ef6:	e6e9      	b.n	8000ccc <__udivmoddi4+0xa0>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <initController>:

//General Program
//****************************************************************************************************************
bool mode = true;

void initController() {
 8000efc:	b5b0      	push	{r4, r5, r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	initOUTData();
 8000f00:	f000 f9d0 	bl	80012a4 <initOUTData>
	if (mode) {
 8000f04:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <initController+0x60>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d004      	beq.n	8000f16 <initController+0x1a>
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX;
 8000f0c:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <initController+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2264      	movs	r2, #100	; 0x64
 8000f12:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f14:	e004      	b.n	8000f20 <initController+0x24>
	} else {
		htim2.Instance->ARR = TIM2_AUTORELOAD_RX;
 8000f16:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <initController+0x64>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f1e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
	sprintf(uartData, "Init controller complete\r\n");
 8000f20:	4a10      	ldr	r2, [pc, #64]	; (8000f64 <initController+0x68>)
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <initController+0x6c>)
 8000f24:	4615      	mov	r5, r2
 8000f26:	461c      	mov	r4, r3
 8000f28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f2a:	6028      	str	r0, [r5, #0]
 8000f2c:	6069      	str	r1, [r5, #4]
 8000f2e:	60aa      	str	r2, [r5, #8]
 8000f30:	60eb      	str	r3, [r5, #12]
 8000f32:	cc03      	ldmia	r4!, {r0, r1}
 8000f34:	6128      	str	r0, [r5, #16]
 8000f36:	6169      	str	r1, [r5, #20]
 8000f38:	8823      	ldrh	r3, [r4, #0]
 8000f3a:	78a2      	ldrb	r2, [r4, #2]
 8000f3c:	832b      	strh	r3, [r5, #24]
 8000f3e:	4613      	mov	r3, r2
 8000f40:	76ab      	strb	r3, [r5, #26]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000f42:	4808      	ldr	r0, [pc, #32]	; (8000f64 <initController+0x68>)
 8000f44:	f7ff f964 	bl	8000210 <strlen>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	230a      	movs	r3, #10
 8000f4e:	4905      	ldr	r1, [pc, #20]	; (8000f64 <initController+0x68>)
 8000f50:	4806      	ldr	r0, [pc, #24]	; (8000f6c <initController+0x70>)
 8000f52:	f003 f9a6 	bl	80042a2 <HAL_UART_Transmit>
}
 8000f56:	bf00      	nop
 8000f58:	bdb0      	pop	{r4, r5, r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	2000111c 	.word	0x2000111c
 8000f64:	200001f0 	.word	0x200001f0
 8000f68:	08006410 	.word	0x08006410
 8000f6c:	2000115c 	.word	0x2000115c

08000f70 <toggleMode>:
void toggleMode() {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
	mode = !mode;
 8000f74:	4b1d      	ldr	r3, [pc, #116]	; (8000fec <toggleMode+0x7c>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	bf14      	ite	ne
 8000f7c:	2301      	movne	r3, #1
 8000f7e:	2300      	moveq	r3, #0
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	f083 0301 	eor.w	r3, r3, #1
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	f003 0301 	and.w	r3, r3, #1
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4b17      	ldr	r3, [pc, #92]	; (8000fec <toggleMode+0x7c>)
 8000f90:	701a      	strb	r2, [r3, #0]
	if (mode) {
 8000f92:	4b16      	ldr	r3, [pc, #88]	; (8000fec <toggleMode+0x7c>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d00a      	beq.n	8000fb0 <toggleMode+0x40>
		HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8000f9a:	2006      	movs	r0, #6
 8000f9c:	f001 f80d 	bl	8001fba <HAL_NVIC_DisableIRQ>
		HAL_TIM_Base_Stop(&htim3);
 8000fa0:	4813      	ldr	r0, [pc, #76]	; (8000ff0 <toggleMode+0x80>)
 8000fa2:	f002 fd30 	bl	8003a06 <HAL_TIM_Base_Stop>
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX;
 8000fa6:	4b13      	ldr	r3, [pc, #76]	; (8000ff4 <toggleMode+0x84>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2264      	movs	r2, #100	; 0x64
 8000fac:	62da      	str	r2, [r3, #44]	; 0x2c
 8000fae:	e00a      	b.n	8000fc6 <toggleMode+0x56>
	} else {
		HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000fb0:	2006      	movs	r0, #6
 8000fb2:	f000 fff4 	bl	8001f9e <HAL_NVIC_EnableIRQ>
		HAL_TIM_Base_Start_IT(&htim3);
 8000fb6:	480e      	ldr	r0, [pc, #56]	; (8000ff0 <toggleMode+0x80>)
 8000fb8:	f002 fd50 	bl	8003a5c <HAL_TIM_Base_Start_IT>
		htim2.Instance->ARR = TIM2_AUTORELOAD_RX;
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <toggleMode+0x84>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f242 7210 	movw	r2, #10000	; 0x2710
 8000fc4:	62da      	str	r2, [r3, #44]	; 0x2c
	}
	sprintf(uartData, "Set mode to %d\r\n", mode);
 8000fc6:	4b09      	ldr	r3, [pc, #36]	; (8000fec <toggleMode+0x7c>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	490a      	ldr	r1, [pc, #40]	; (8000ff8 <toggleMode+0x88>)
 8000fce:	480b      	ldr	r0, [pc, #44]	; (8000ffc <toggleMode+0x8c>)
 8000fd0:	f003 fdf8 	bl	8004bc4 <siprintf>
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000fd4:	4809      	ldr	r0, [pc, #36]	; (8000ffc <toggleMode+0x8c>)
 8000fd6:	f7ff f91b 	bl	8000210 <strlen>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	b29a      	uxth	r2, r3
 8000fde:	230a      	movs	r3, #10
 8000fe0:	4906      	ldr	r1, [pc, #24]	; (8000ffc <toggleMode+0x8c>)
 8000fe2:	4807      	ldr	r0, [pc, #28]	; (8001000 <toggleMode+0x90>)
 8000fe4:	f003 f95d 	bl	80042a2 <HAL_UART_Transmit>
}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20000000 	.word	0x20000000
 8000ff0:	20000ffc 	.word	0x20000ffc
 8000ff4:	2000111c 	.word	0x2000111c
 8000ff8:	0800642c 	.word	0x0800642c
 8000ffc:	200001f0 	.word	0x200001f0
 8001000:	2000115c 	.word	0x2000115c

08001004 <tx_rx>:
void tx_rx() {
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, mode);
 8001008:	4b15      	ldr	r3, [pc, #84]	; (8001060 <tx_rx+0x5c>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	461a      	mov	r2, r3
 800100e:	2120      	movs	r1, #32
 8001010:	4814      	ldr	r0, [pc, #80]	; (8001064 <tx_rx+0x60>)
 8001012:	f001 ff63 	bl	8002edc <HAL_GPIO_WritePin>
	if (mode) {
 8001016:	4b12      	ldr	r3, [pc, #72]	; (8001060 <tx_rx+0x5c>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d004      	beq.n	8001028 <tx_rx+0x24>
		bitToAudio(&bitStream, 10);
 800101e:	210a      	movs	r1, #10
 8001020:	4811      	ldr	r0, [pc, #68]	; (8001068 <tx_rx+0x64>)
 8001022:	f000 f8df 	bl	80011e4 <bitToAudio>
				pertobit(periodBuffer[0]));
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
		HAL_Delay(500);
	}

}
 8001026:	e018      	b.n	800105a <tx_rx+0x56>
		sprintf(uartData, "periodBuffer[%d] = %d\r\n", 0,
 8001028:	4b10      	ldr	r3, [pc, #64]	; (800106c <tx_rx+0x68>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4618      	mov	r0, r3
 800102e:	f000 f94d 	bl	80012cc <pertobit>
 8001032:	4603      	mov	r3, r0
 8001034:	2200      	movs	r2, #0
 8001036:	490e      	ldr	r1, [pc, #56]	; (8001070 <tx_rx+0x6c>)
 8001038:	480e      	ldr	r0, [pc, #56]	; (8001074 <tx_rx+0x70>)
 800103a:	f003 fdc3 	bl	8004bc4 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 800103e:	480d      	ldr	r0, [pc, #52]	; (8001074 <tx_rx+0x70>)
 8001040:	f7ff f8e6 	bl	8000210 <strlen>
 8001044:	4603      	mov	r3, r0
 8001046:	b29a      	uxth	r2, r3
 8001048:	230a      	movs	r3, #10
 800104a:	490a      	ldr	r1, [pc, #40]	; (8001074 <tx_rx+0x70>)
 800104c:	480a      	ldr	r0, [pc, #40]	; (8001078 <tx_rx+0x74>)
 800104e:	f003 f928 	bl	80042a2 <HAL_UART_Transmit>
		HAL_Delay(500);
 8001052:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001056:	f000 fe67 	bl	8001d28 <HAL_Delay>
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000000 	.word	0x20000000
 8001064:	40020000 	.word	0x40020000
 8001068:	20000da8 	.word	0x20000da8
 800106c:	2000103c 	.word	0x2000103c
 8001070:	08006440 	.word	0x08006440
 8001074:	200001f0 	.word	0x200001f0
 8001078:	2000115c 	.word	0x2000115c
 800107c:	00000000 	.word	0x00000000

08001080 <get_sineval>:

uint32_t sine_val[100];
uint32_t lowFrequency[LOWF];
uint32_t highFrequency[HIGHF];

void get_sineval() {
 8001080:	b590      	push	{r4, r7, lr}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
	for (int i = 0; i < 100; i++) {
 8001086:	2300      	movs	r3, #0
 8001088:	607b      	str	r3, [r7, #4]
 800108a:	e03a      	b.n	8001102 <get_sineval+0x82>
		//formula in DAC Document
		sine_val[i] = ((sin(i * 2 * PI / 100) + 1) * (4096 / 2));
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fa67 	bl	8000564 <__aeabi_i2d>
 8001096:	a322      	add	r3, pc, #136	; (adr r3, 8001120 <get_sineval+0xa0>)
 8001098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109c:	f7ff facc 	bl	8000638 <__aeabi_dmul>
 80010a0:	4603      	mov	r3, r0
 80010a2:	460c      	mov	r4, r1
 80010a4:	4618      	mov	r0, r3
 80010a6:	4621      	mov	r1, r4
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	4b18      	ldr	r3, [pc, #96]	; (8001110 <get_sineval+0x90>)
 80010ae:	f7ff fbed 	bl	800088c <__aeabi_ddiv>
 80010b2:	4603      	mov	r3, r0
 80010b4:	460c      	mov	r4, r1
 80010b6:	ec44 3b17 	vmov	d7, r3, r4
 80010ba:	eeb0 0a47 	vmov.f32	s0, s14
 80010be:	eef0 0a67 	vmov.f32	s1, s15
 80010c2:	f004 f985 	bl	80053d0 <sin>
 80010c6:	ec51 0b10 	vmov	r0, r1, d0
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b11      	ldr	r3, [pc, #68]	; (8001114 <get_sineval+0x94>)
 80010d0:	f7ff f8fc 	bl	80002cc <__adddf3>
 80010d4:	4603      	mov	r3, r0
 80010d6:	460c      	mov	r4, r1
 80010d8:	4618      	mov	r0, r3
 80010da:	4621      	mov	r1, r4
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	4b0d      	ldr	r3, [pc, #52]	; (8001118 <get_sineval+0x98>)
 80010e2:	f7ff faa9 	bl	8000638 <__aeabi_dmul>
 80010e6:	4603      	mov	r3, r0
 80010e8:	460c      	mov	r4, r1
 80010ea:	4618      	mov	r0, r3
 80010ec:	4621      	mov	r1, r4
 80010ee:	f7ff fd65 	bl	8000bbc <__aeabi_d2uiz>
 80010f2:	4601      	mov	r1, r0
 80010f4:	4a09      	ldr	r2, [pc, #36]	; (800111c <get_sineval+0x9c>)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 100; i++) {
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3301      	adds	r3, #1
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2b63      	cmp	r3, #99	; 0x63
 8001106:	ddc1      	ble.n	800108c <get_sineval+0xc>
	}
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	bd90      	pop	{r4, r7, pc}
 8001110:	40590000 	.word	0x40590000
 8001114:	3ff00000 	.word	0x3ff00000
 8001118:	40a00000 	.word	0x40a00000
 800111c:	20000db4 	.word	0x20000db4
 8001120:	4d12d84a 	.word	0x4d12d84a
 8001124:	400921fb 	.word	0x400921fb

08001128 <edit_sineval>:
void edit_sineval(uint32_t *sinArray, int arraySize) {
 8001128:	b5b0      	push	{r4, r5, r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < arraySize; i++) {
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	e040      	b.n	80011ba <edit_sineval+0x92>
		//formula in DAC Document
		sinArray[i] = ((sin((i - 45) * 2 * PI / arraySize) + 1.1) * (4096 / 4));
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	3b2d      	subs	r3, #45	; 0x2d
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fa10 	bl	8000564 <__aeabi_i2d>
 8001144:	a323      	add	r3, pc, #140	; (adr r3, 80011d4 <edit_sineval+0xac>)
 8001146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800114a:	f7ff fa75 	bl	8000638 <__aeabi_dmul>
 800114e:	4603      	mov	r3, r0
 8001150:	460c      	mov	r4, r1
 8001152:	4625      	mov	r5, r4
 8001154:	461c      	mov	r4, r3
 8001156:	6838      	ldr	r0, [r7, #0]
 8001158:	f7ff fa04 	bl	8000564 <__aeabi_i2d>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	f7ff fb92 	bl	800088c <__aeabi_ddiv>
 8001168:	4603      	mov	r3, r0
 800116a:	460c      	mov	r4, r1
 800116c:	ec44 3b17 	vmov	d7, r3, r4
 8001170:	eeb0 0a47 	vmov.f32	s0, s14
 8001174:	eef0 0a67 	vmov.f32	s1, s15
 8001178:	f004 f92a 	bl	80053d0 <sin>
 800117c:	ec51 0b10 	vmov	r0, r1, d0
 8001180:	a316      	add	r3, pc, #88	; (adr r3, 80011dc <edit_sineval+0xb4>)
 8001182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001186:	f7ff f8a1 	bl	80002cc <__adddf3>
 800118a:	4603      	mov	r3, r0
 800118c:	460c      	mov	r4, r1
 800118e:	4618      	mov	r0, r3
 8001190:	4621      	mov	r1, r4
 8001192:	f04f 0200 	mov.w	r2, #0
 8001196:	4b0e      	ldr	r3, [pc, #56]	; (80011d0 <edit_sineval+0xa8>)
 8001198:	f7ff fa4e 	bl	8000638 <__aeabi_dmul>
 800119c:	4603      	mov	r3, r0
 800119e:	460c      	mov	r4, r1
 80011a0:	4618      	mov	r0, r3
 80011a2:	4621      	mov	r1, r4
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	18d4      	adds	r4, r2, r3
 80011ac:	f7ff fd06 	bl	8000bbc <__aeabi_d2uiz>
 80011b0:	4603      	mov	r3, r0
 80011b2:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < arraySize; i++) {
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	3301      	adds	r3, #1
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	429a      	cmp	r2, r3
 80011c0:	dbba      	blt.n	8001138 <edit_sineval+0x10>
	}
}
 80011c2:	bf00      	nop
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bdb0      	pop	{r4, r5, r7, pc}
 80011ca:	bf00      	nop
 80011cc:	f3af 8000 	nop.w
 80011d0:	40900000 	.word	0x40900000
 80011d4:	4d12d84a 	.word	0x4d12d84a
 80011d8:	400921fb 	.word	0x400921fb
 80011dc:	9999999a 	.word	0x9999999a
 80011e0:	3ff19999 	.word	0x3ff19999

080011e4 <bitToAudio>:
void bitToAudio(bool *bitStream, int arraySize) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af02      	add	r7, sp, #8
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < arraySize; i++) {
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	e020      	b.n	8001236 <bitToAudio+0x52>
		if (bitStream[i])
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d008      	beq.n	8001212 <bitToAudio+0x2e>
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, highFrequency, HIGHF,
 8001200:	2300      	movs	r3, #0
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	232e      	movs	r3, #46	; 0x2e
 8001206:	4a10      	ldr	r2, [pc, #64]	; (8001248 <bitToAudio+0x64>)
 8001208:	2100      	movs	r1, #0
 800120a:	4810      	ldr	r0, [pc, #64]	; (800124c <bitToAudio+0x68>)
 800120c:	f000 ff12 	bl	8002034 <HAL_DAC_Start_DMA>
 8001210:	e007      	b.n	8001222 <bitToAudio+0x3e>
					DAC_ALIGN_12B_R);
		else
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, lowFrequency, LOWF,
 8001212:	2300      	movs	r3, #0
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	2354      	movs	r3, #84	; 0x54
 8001218:	4a0d      	ldr	r2, [pc, #52]	; (8001250 <bitToAudio+0x6c>)
 800121a:	2100      	movs	r1, #0
 800121c:	480b      	ldr	r0, [pc, #44]	; (800124c <bitToAudio+0x68>)
 800121e:	f000 ff09 	bl	8002034 <HAL_DAC_Start_DMA>
					DAC_ALIGN_12B_R);

		HAL_Delay(0.5);
 8001222:	2000      	movs	r0, #0
 8001224:	f000 fd80 	bl	8001d28 <HAL_Delay>
		HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8001228:	2100      	movs	r1, #0
 800122a:	4808      	ldr	r0, [pc, #32]	; (800124c <bitToAudio+0x68>)
 800122c:	f000 ffb0 	bl	8002190 <HAL_DAC_Stop_DMA>
	for (int i = 0; i < arraySize; i++) {
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	3301      	adds	r3, #1
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	68fa      	ldr	r2, [r7, #12]
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	dbda      	blt.n	80011f4 <bitToAudio+0x10>
	}
}
 800123e:	bf00      	nop
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000f44 	.word	0x20000f44
 800124c:	20001104 	.word	0x20001104
 8001250:	200000a0 	.word	0x200000a0

08001254 <generateBitstream>:
void generateBitstream() {
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
	bitStream[0] = 1;
 8001258:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <generateBitstream+0x4c>)
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
	bitStream[1] = 1;
 800125e:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <generateBitstream+0x4c>)
 8001260:	2201      	movs	r2, #1
 8001262:	705a      	strb	r2, [r3, #1]
	bitStream[2] = 1;
 8001264:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <generateBitstream+0x4c>)
 8001266:	2201      	movs	r2, #1
 8001268:	709a      	strb	r2, [r3, #2]
	bitStream[3] = 0;
 800126a:	4b0d      	ldr	r3, [pc, #52]	; (80012a0 <generateBitstream+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	70da      	strb	r2, [r3, #3]
	bitStream[4] = 0;
 8001270:	4b0b      	ldr	r3, [pc, #44]	; (80012a0 <generateBitstream+0x4c>)
 8001272:	2200      	movs	r2, #0
 8001274:	711a      	strb	r2, [r3, #4]
	bitStream[5] = 0;
 8001276:	4b0a      	ldr	r3, [pc, #40]	; (80012a0 <generateBitstream+0x4c>)
 8001278:	2200      	movs	r2, #0
 800127a:	715a      	strb	r2, [r3, #5]
	bitStream[6] = 1;
 800127c:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <generateBitstream+0x4c>)
 800127e:	2201      	movs	r2, #1
 8001280:	719a      	strb	r2, [r3, #6]
	bitStream[7] = 0;
 8001282:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <generateBitstream+0x4c>)
 8001284:	2200      	movs	r2, #0
 8001286:	71da      	strb	r2, [r3, #7]
	bitStream[8] = 0;
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <generateBitstream+0x4c>)
 800128a:	2200      	movs	r2, #0
 800128c:	721a      	strb	r2, [r3, #8]
	bitStream[9] = 0;
 800128e:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <generateBitstream+0x4c>)
 8001290:	2200      	movs	r2, #0
 8001292:	725a      	strb	r2, [r3, #9]
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000da8 	.word	0x20000da8

080012a4 <initOUTData>:
void initOUTData() {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
	get_sineval();
 80012a8:	f7ff feea 	bl	8001080 <get_sineval>
	edit_sineval(lowFrequency, LOWF);
 80012ac:	2154      	movs	r1, #84	; 0x54
 80012ae:	4805      	ldr	r0, [pc, #20]	; (80012c4 <initOUTData+0x20>)
 80012b0:	f7ff ff3a 	bl	8001128 <edit_sineval>
	edit_sineval(highFrequency, HIGHF);
 80012b4:	212e      	movs	r1, #46	; 0x2e
 80012b6:	4804      	ldr	r0, [pc, #16]	; (80012c8 <initOUTData+0x24>)
 80012b8:	f7ff ff36 	bl	8001128 <edit_sineval>
	generateBitstream();
 80012bc:	f7ff ffca 	bl	8001254 <generateBitstream>
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	200000a0 	.word	0x200000a0
 80012c8:	20000f44 	.word	0x20000f44

080012cc <pertobit>:
uint32_t periodBuffer[BUFFERSIZE];
uint16_t buffLoadCount = 0;
bool first = false;
uint32_t period;

int pertobit(uint32_t inputPeriod) {
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	int freq = PCONVERT / period;
 80012d4:	4b12      	ldr	r3, [pc, #72]	; (8001320 <pertobit+0x54>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a12      	ldr	r2, [pc, #72]	; (8001324 <pertobit+0x58>)
 80012da:	fbb2 f3f3 	udiv	r3, r2, r3
 80012de:	60fb      	str	r3, [r7, #12]
	//return freq;
	if ((HIGHFREQ - FREQDEV < freq) && (freq < HIGHFREQ + FREQDEV))
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	f640 0266 	movw	r2, #2150	; 0x866
 80012e6:	4293      	cmp	r3, r2
 80012e8:	dd06      	ble.n	80012f8 <pertobit+0x2c>
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	f640 02c9 	movw	r2, #2249	; 0x8c9
 80012f0:	4293      	cmp	r3, r2
 80012f2:	dc01      	bgt.n	80012f8 <pertobit+0x2c>
		return 1;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e00d      	b.n	8001314 <pertobit+0x48>
	if ((LOWFREQ - FREQDEV < freq) && (freq < LOWFREQ + FREQDEV))
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f240 427e 	movw	r2, #1150	; 0x47e
 80012fe:	4293      	cmp	r3, r2
 8001300:	dd06      	ble.n	8001310 <pertobit+0x44>
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8001308:	4293      	cmp	r3, r2
 800130a:	dc01      	bgt.n	8001310 <pertobit+0x44>
		return 0;
 800130c:	2300      	movs	r3, #0
 800130e:	e001      	b.n	8001314 <pertobit+0x48>
	else
		return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001314:	4618      	mov	r0, r3
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	20001118 	.word	0x20001118
 8001324:	00989680 	.word	0x00989680

08001328 <FreqCounterPinEXTI>:

void FreqCounterPinEXTI() {
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
	if (!first) {
 800132c:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <FreqCounterPinEXTI+0x3c>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	f083 0301 	eor.w	r3, r3, #1
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d007      	beq.n	800134a <FreqCounterPinEXTI+0x22>
		htim2.Instance->CNT = 0;
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <FreqCounterPinEXTI+0x40>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2200      	movs	r2, #0
 8001340:	625a      	str	r2, [r3, #36]	; 0x24
		first = true;
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <FreqCounterPinEXTI+0x3c>)
 8001344:	2201      	movs	r2, #1
 8001346:	701a      	strb	r2, [r3, #0]
	} else {
		period = htim2.Instance->CNT;
		first = false;
	}
}
 8001348:	e007      	b.n	800135a <FreqCounterPinEXTI+0x32>
		period = htim2.Instance->CNT;
 800134a:	4b07      	ldr	r3, [pc, #28]	; (8001368 <FreqCounterPinEXTI+0x40>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001350:	4a06      	ldr	r2, [pc, #24]	; (800136c <FreqCounterPinEXTI+0x44>)
 8001352:	6013      	str	r3, [r2, #0]
		first = false;
 8001354:	4b03      	ldr	r3, [pc, #12]	; (8001364 <FreqCounterPinEXTI+0x3c>)
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]
}
 800135a:	bf00      	nop
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	20000092 	.word	0x20000092
 8001368:	2000111c 	.word	0x2000111c
 800136c:	20001118 	.word	0x20001118

08001370 <Tim3IT>:

void Tim3IT() {
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
	if (mode) {
 8001374:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <Tim3IT+0x40>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d114      	bne.n	80013a6 <Tim3IT+0x36>

	} else {
		//HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
		periodBuffer[buffLoadCount] = period;
 800137c:	4b0d      	ldr	r3, [pc, #52]	; (80013b4 <Tim3IT+0x44>)
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	4619      	mov	r1, r3
 8001382:	4b0d      	ldr	r3, [pc, #52]	; (80013b8 <Tim3IT+0x48>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a0d      	ldr	r2, [pc, #52]	; (80013bc <Tim3IT+0x4c>)
 8001388:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		buffLoadCount++;
 800138c:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <Tim3IT+0x44>)
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	3301      	adds	r3, #1
 8001392:	b29a      	uxth	r2, r3
 8001394:	4b07      	ldr	r3, [pc, #28]	; (80013b4 <Tim3IT+0x44>)
 8001396:	801a      	strh	r2, [r3, #0]
		if (buffLoadCount >= BUFFERSIZE)
 8001398:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <Tim3IT+0x44>)
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	2b31      	cmp	r3, #49	; 0x31
 800139e:	d902      	bls.n	80013a6 <Tim3IT+0x36>
			buffLoadCount = 0;
 80013a0:	4b04      	ldr	r3, [pc, #16]	; (80013b4 <Tim3IT+0x44>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	801a      	strh	r2, [r3, #0]
	}
}
 80013a6:	bf00      	nop
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	20000000 	.word	0x20000000
 80013b4:	20000090 	.word	0x20000090
 80013b8:	20001118 	.word	0x20001118
 80013bc:	2000103c 	.word	0x2000103c

080013c0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013c4:	f000 fc3e 	bl	8001c44 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013c8:	f000 f81e 	bl	8001408 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013cc:	f000 f998 	bl	8001700 <MX_GPIO_Init>
	MX_DMA_Init();
 80013d0:	f000 f976 	bl	80016c0 <MX_DMA_Init>
	MX_DAC_Init();
 80013d4:	f000 f886 	bl	80014e4 <MX_DAC_Init>
	MX_TIM2_Init();
 80013d8:	f000 f8ae 	bl	8001538 <MX_TIM2_Init>
	MX_USART2_UART_Init();
 80013dc:	f000 f946 	bl	800166c <MX_USART2_UART_Init>
	MX_TIM3_Init();
 80013e0:	f000 f8f6 	bl	80015d0 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim2);
 80013e4:	4806      	ldr	r0, [pc, #24]	; (8001400 <main+0x40>)
 80013e6:	f002 faea 	bl	80039be <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 80013ea:	4806      	ldr	r0, [pc, #24]	; (8001404 <main+0x44>)
 80013ec:	f002 fb36 	bl	8003a5c <HAL_TIM_Base_Start_IT>
	initController();
 80013f0:	f7ff fd84 	bl	8000efc <initController>
	toggleMode();
 80013f4:	f7ff fdbc 	bl	8000f70 <toggleMode>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		tx_rx();
 80013f8:	f7ff fe04 	bl	8001004 <tx_rx>
 80013fc:	e7fc      	b.n	80013f8 <main+0x38>
 80013fe:	bf00      	nop
 8001400:	2000111c 	.word	0x2000111c
 8001404:	20000ffc 	.word	0x20000ffc

08001408 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b094      	sub	sp, #80	; 0x50
 800140c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	2234      	movs	r2, #52	; 0x34
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f003 fbcc 	bl	8004bb4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800141c:	f107 0308 	add.w	r3, r7, #8
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800142c:	2300      	movs	r3, #0
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	4b2a      	ldr	r3, [pc, #168]	; (80014dc <SystemClock_Config+0xd4>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001434:	4a29      	ldr	r2, [pc, #164]	; (80014dc <SystemClock_Config+0xd4>)
 8001436:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800143a:	6413      	str	r3, [r2, #64]	; 0x40
 800143c:	4b27      	ldr	r3, [pc, #156]	; (80014dc <SystemClock_Config+0xd4>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001440:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001448:	2300      	movs	r3, #0
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	4b24      	ldr	r3, [pc, #144]	; (80014e0 <SystemClock_Config+0xd8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001454:	4a22      	ldr	r2, [pc, #136]	; (80014e0 <SystemClock_Config+0xd8>)
 8001456:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800145a:	6013      	str	r3, [r2, #0]
 800145c:	4b20      	ldr	r3, [pc, #128]	; (80014e0 <SystemClock_Config+0xd8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001464:	603b      	str	r3, [r7, #0]
 8001466:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001468:	2301      	movs	r3, #1
 800146a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800146c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001470:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001472:	2302      	movs	r3, #2
 8001474:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001476:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800147a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 800147c:	2304      	movs	r3, #4
 800147e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 90;
 8001480:	235a      	movs	r3, #90	; 0x5a
 8001482:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001484:	2302      	movs	r3, #2
 8001486:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001488:	2302      	movs	r3, #2
 800148a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800148c:	2302      	movs	r3, #2
 800148e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001490:	f107 031c 	add.w	r3, r7, #28
 8001494:	4618      	mov	r0, r3
 8001496:	f002 f80d 	bl	80034b4 <HAL_RCC_OscConfig>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0x9c>
		Error_Handler();
 80014a0:	f000 f9e6 	bl	8001870 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80014a4:	230f      	movs	r3, #15
 80014a6:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014a8:	2302      	movs	r3, #2
 80014aa:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b4:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014ba:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80014bc:	f107 0308 	add.w	r3, r7, #8
 80014c0:	2102      	movs	r1, #2
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 fd3c 	bl	8002f40 <HAL_RCC_ClockConfig>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <SystemClock_Config+0xca>
		Error_Handler();
 80014ce:	f000 f9cf 	bl	8001870 <Error_Handler>
	}
}
 80014d2:	bf00      	nop
 80014d4:	3750      	adds	r7, #80	; 0x50
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40007000 	.word	0x40007000

080014e4 <MX_DAC_Init>:
/**
 * @brief DAC Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC_Init(void) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC_Init 0 */

	/* USER CODE END DAC_Init 0 */

	DAC_ChannelConfTypeDef sConfig = { 0 };
 80014ea:	463b      	mov	r3, r7
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
	/* USER CODE BEGIN DAC_Init 1 */

	/* USER CODE END DAC_Init 1 */
	/** DAC Initialization
	 */
	hdac.Instance = DAC;
 80014f2:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <MX_DAC_Init+0x4c>)
 80014f4:	4a0f      	ldr	r2, [pc, #60]	; (8001534 <MX_DAC_Init+0x50>)
 80014f6:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac) != HAL_OK) {
 80014f8:	480d      	ldr	r0, [pc, #52]	; (8001530 <MX_DAC_Init+0x4c>)
 80014fa:	f000 fd78 	bl	8001fee <HAL_DAC_Init>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_DAC_Init+0x24>
		Error_Handler();
 8001504:	f000 f9b4 	bl	8001870 <Error_Handler>
	}
	/** DAC channel OUT1 config
	 */
	sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001508:	2324      	movs	r3, #36	; 0x24
 800150a:	603b      	str	r3, [r7, #0]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800150c:	2300      	movs	r3, #0
 800150e:	607b      	str	r3, [r7, #4]
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8001510:	463b      	mov	r3, r7
 8001512:	2200      	movs	r2, #0
 8001514:	4619      	mov	r1, r3
 8001516:	4806      	ldr	r0, [pc, #24]	; (8001530 <MX_DAC_Init+0x4c>)
 8001518:	f000 fe99 	bl	800224e <HAL_DAC_ConfigChannel>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_DAC_Init+0x42>
		Error_Handler();
 8001522:	f000 f9a5 	bl	8001870 <Error_Handler>
	}
	/* USER CODE BEGIN DAC_Init 2 */

	/* USER CODE END DAC_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20001104 	.word	0x20001104
 8001534:	40007400 	.word	0x40007400

08001538 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800153e:	f107 0308 	add.w	r3, r7, #8
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	605a      	str	r2, [r3, #4]
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800154c:	463b      	mov	r3, r7
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001554:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <MX_TIM2_Init+0x94>)
 8001556:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800155a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 9 - 1;
 800155c:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <MX_TIM2_Init+0x94>)
 800155e:	2208      	movs	r2, #8
 8001560:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001562:	4b1a      	ldr	r3, [pc, #104]	; (80015cc <MX_TIM2_Init+0x94>)
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = TIM2_AUTORELOAD_TX;
 8001568:	4b18      	ldr	r3, [pc, #96]	; (80015cc <MX_TIM2_Init+0x94>)
 800156a:	2264      	movs	r2, #100	; 0x64
 800156c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800156e:	4b17      	ldr	r3, [pc, #92]	; (80015cc <MX_TIM2_Init+0x94>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001574:	4b15      	ldr	r3, [pc, #84]	; (80015cc <MX_TIM2_Init+0x94>)
 8001576:	2280      	movs	r2, #128	; 0x80
 8001578:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800157a:	4814      	ldr	r0, [pc, #80]	; (80015cc <MX_TIM2_Init+0x94>)
 800157c:	f002 f9f4 	bl	8003968 <HAL_TIM_Base_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM2_Init+0x52>
		Error_Handler();
 8001586:	f000 f973 	bl	8001870 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800158a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800158e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001590:	f107 0308 	add.w	r3, r7, #8
 8001594:	4619      	mov	r1, r3
 8001596:	480d      	ldr	r0, [pc, #52]	; (80015cc <MX_TIM2_Init+0x94>)
 8001598:	f002 fb8c 	bl	8003cb4 <HAL_TIM_ConfigClockSource>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM2_Init+0x6e>
		Error_Handler();
 80015a2:	f000 f965 	bl	8001870 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015a6:	2320      	movs	r3, #32
 80015a8:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015aa:	2300      	movs	r3, #0
 80015ac:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80015ae:	463b      	mov	r3, r7
 80015b0:	4619      	mov	r1, r3
 80015b2:	4806      	ldr	r0, [pc, #24]	; (80015cc <MX_TIM2_Init+0x94>)
 80015b4:	f002 fd98 	bl	80040e8 <HAL_TIMEx_MasterConfigSynchronization>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM2_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80015be:	f000 f957 	bl	8001870 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80015c2:	bf00      	nop
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	2000111c 	.word	0x2000111c

080015d0 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80015d6:	f107 0308 	add.w	r3, r7, #8
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	609a      	str	r2, [r3, #8]
 80015e2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80015e4:	463b      	mov	r3, r7
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80015ec:	4b1d      	ldr	r3, [pc, #116]	; (8001664 <MX_TIM3_Init+0x94>)
 80015ee:	4a1e      	ldr	r2, [pc, #120]	; (8001668 <MX_TIM3_Init+0x98>)
 80015f0:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 45 - 1;
 80015f2:	4b1c      	ldr	r3, [pc, #112]	; (8001664 <MX_TIM3_Init+0x94>)
 80015f4:	222c      	movs	r2, #44	; 0x2c
 80015f6:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f8:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <MX_TIM3_Init+0x94>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 0xffff;
 80015fe:	4b19      	ldr	r3, [pc, #100]	; (8001664 <MX_TIM3_Init+0x94>)
 8001600:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001604:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001606:	4b17      	ldr	r3, [pc, #92]	; (8001664 <MX_TIM3_Init+0x94>)
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800160c:	4b15      	ldr	r3, [pc, #84]	; (8001664 <MX_TIM3_Init+0x94>)
 800160e:	2200      	movs	r2, #0
 8001610:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001612:	4814      	ldr	r0, [pc, #80]	; (8001664 <MX_TIM3_Init+0x94>)
 8001614:	f002 f9a8 	bl	8003968 <HAL_TIM_Base_Init>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_TIM3_Init+0x52>
		Error_Handler();
 800161e:	f000 f927 	bl	8001870 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001622:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001626:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001628:	f107 0308 	add.w	r3, r7, #8
 800162c:	4619      	mov	r1, r3
 800162e:	480d      	ldr	r0, [pc, #52]	; (8001664 <MX_TIM3_Init+0x94>)
 8001630:	f002 fb40 	bl	8003cb4 <HAL_TIM_ConfigClockSource>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM3_Init+0x6e>
		Error_Handler();
 800163a:	f000 f919 	bl	8001870 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800163e:	2300      	movs	r3, #0
 8001640:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001642:	2300      	movs	r3, #0
 8001644:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001646:	463b      	mov	r3, r7
 8001648:	4619      	mov	r1, r3
 800164a:	4806      	ldr	r0, [pc, #24]	; (8001664 <MX_TIM3_Init+0x94>)
 800164c:	f002 fd4c 	bl	80040e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001656:	f000 f90b 	bl	8001870 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 800165a:	bf00      	nop
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000ffc 	.word	0x20000ffc
 8001668:	40000400 	.word	0x40000400

0800166c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001670:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <MX_USART2_UART_Init+0x4c>)
 8001672:	4a12      	ldr	r2, [pc, #72]	; (80016bc <MX_USART2_UART_Init+0x50>)
 8001674:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001676:	4b10      	ldr	r3, [pc, #64]	; (80016b8 <MX_USART2_UART_Init+0x4c>)
 8001678:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800167c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800167e:	4b0e      	ldr	r3, [pc, #56]	; (80016b8 <MX_USART2_UART_Init+0x4c>)
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001684:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <MX_USART2_UART_Init+0x4c>)
 8001686:	2200      	movs	r2, #0
 8001688:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800168a:	4b0b      	ldr	r3, [pc, #44]	; (80016b8 <MX_USART2_UART_Init+0x4c>)
 800168c:	2200      	movs	r2, #0
 800168e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001690:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <MX_USART2_UART_Init+0x4c>)
 8001692:	220c      	movs	r2, #12
 8001694:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001696:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <MX_USART2_UART_Init+0x4c>)
 8001698:	2200      	movs	r2, #0
 800169a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800169c:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <MX_USART2_UART_Init+0x4c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <MX_USART2_UART_Init+0x4c>)
 80016a4:	f002 fdb0 	bl	8004208 <HAL_UART_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80016ae:	f000 f8df 	bl	8001870 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	2000115c 	.word	0x2000115c
 80016bc:	40004400 	.word	0x40004400

080016c0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <MX_DMA_Init+0x3c>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a0b      	ldr	r2, [pc, #44]	; (80016fc <MX_DMA_Init+0x3c>)
 80016d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b09      	ldr	r3, [pc, #36]	; (80016fc <MX_DMA_Init+0x3c>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80016e2:	2200      	movs	r2, #0
 80016e4:	2100      	movs	r1, #0
 80016e6:	2010      	movs	r0, #16
 80016e8:	f000 fc3d 	bl	8001f66 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80016ec:	2010      	movs	r0, #16
 80016ee:	f000 fc56 	bl	8001f9e <HAL_NVIC_EnableIRQ>

}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40023800 	.word	0x40023800

08001700 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b08a      	sub	sp, #40	; 0x28
 8001704:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
 8001714:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	4b3c      	ldr	r3, [pc, #240]	; (800180c <MX_GPIO_Init+0x10c>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	4a3b      	ldr	r2, [pc, #236]	; (800180c <MX_GPIO_Init+0x10c>)
 8001720:	f043 0304 	orr.w	r3, r3, #4
 8001724:	6313      	str	r3, [r2, #48]	; 0x30
 8001726:	4b39      	ldr	r3, [pc, #228]	; (800180c <MX_GPIO_Init+0x10c>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	4b35      	ldr	r3, [pc, #212]	; (800180c <MX_GPIO_Init+0x10c>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a34      	ldr	r2, [pc, #208]	; (800180c <MX_GPIO_Init+0x10c>)
 800173c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b32      	ldr	r3, [pc, #200]	; (800180c <MX_GPIO_Init+0x10c>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	4b2e      	ldr	r3, [pc, #184]	; (800180c <MX_GPIO_Init+0x10c>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a2d      	ldr	r2, [pc, #180]	; (800180c <MX_GPIO_Init+0x10c>)
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b2b      	ldr	r3, [pc, #172]	; (800180c <MX_GPIO_Init+0x10c>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	60bb      	str	r3, [r7, #8]
 8001768:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	4b27      	ldr	r3, [pc, #156]	; (800180c <MX_GPIO_Init+0x10c>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a26      	ldr	r2, [pc, #152]	; (800180c <MX_GPIO_Init+0x10c>)
 8001774:	f043 0302 	orr.w	r3, r3, #2
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b24      	ldr	r3, [pc, #144]	; (800180c <MX_GPIO_Init+0x10c>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	607b      	str	r3, [r7, #4]
 8001784:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin | GPIO_PIN_8, GPIO_PIN_RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	f44f 7190 	mov.w	r1, #288	; 0x120
 800178c:	4820      	ldr	r0, [pc, #128]	; (8001810 <MX_GPIO_Init+0x110>)
 800178e:	f001 fba5 	bl	8002edc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001792:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001796:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001798:	4b1e      	ldr	r3, [pc, #120]	; (8001814 <MX_GPIO_Init+0x114>)
 800179a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	4619      	mov	r1, r3
 80017a6:	481c      	ldr	r0, [pc, #112]	; (8001818 <MX_GPIO_Init+0x118>)
 80017a8:	f001 fa06 	bl	8002bb8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017ac:	2301      	movs	r3, #1
 80017ae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017b0:	4b1a      	ldr	r3, [pc, #104]	; (800181c <MX_GPIO_Init+0x11c>)
 80017b2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b4:	2300      	movs	r3, #0
 80017b6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	4619      	mov	r1, r3
 80017be:	4814      	ldr	r0, [pc, #80]	; (8001810 <MX_GPIO_Init+0x110>)
 80017c0:	f001 f9fa 	bl	8002bb8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD2_Pin PA8 */
	GPIO_InitStruct.Pin = LD2_Pin | GPIO_PIN_8;
 80017c4:	f44f 7390 	mov.w	r3, #288	; 0x120
 80017c8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	2301      	movs	r3, #1
 80017cc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	4619      	mov	r1, r3
 80017dc:	480c      	ldr	r0, [pc, #48]	; (8001810 <MX_GPIO_Init+0x110>)
 80017de:	f001 f9eb 	bl	8002bb8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2100      	movs	r1, #0
 80017e6:	2006      	movs	r0, #6
 80017e8:	f000 fbbd 	bl	8001f66 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017ec:	2006      	movs	r0, #6
 80017ee:	f000 fbd6 	bl	8001f9e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017f2:	2200      	movs	r2, #0
 80017f4:	2100      	movs	r1, #0
 80017f6:	2028      	movs	r0, #40	; 0x28
 80017f8:	f000 fbb5 	bl	8001f66 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017fc:	2028      	movs	r0, #40	; 0x28
 80017fe:	f000 fbce 	bl	8001f9e <HAL_NVIC_EnableIRQ>

}
 8001802:	bf00      	nop
 8001804:	3728      	adds	r7, #40	; 0x28
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40023800 	.word	0x40023800
 8001810:	40020000 	.word	0x40020000
 8001814:	10210000 	.word	0x10210000
 8001818:	40020800 	.word	0x40020800
 800181c:	10110000 	.word	0x10110000

08001820 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a05      	ldr	r2, [pc, #20]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d102      	bne.n	8001836 <HAL_TIM_PeriodElapsedCallback+0x16>
		Tim3IT();
 8001830:	f7ff fd9e 	bl	8001370 <Tim3IT>
	else
		__NOP();
}
 8001834:	e000      	b.n	8001838 <HAL_TIM_PeriodElapsedCallback+0x18>
		__NOP();
 8001836:	bf00      	nop
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000ffc 	.word	0x20000ffc

08001844 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0) {
 800184e:	88fb      	ldrh	r3, [r7, #6]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d101      	bne.n	8001858 <HAL_GPIO_EXTI_Callback+0x14>
		FreqCounterPinEXTI();
 8001854:	f7ff fd68 	bl	8001328 <FreqCounterPinEXTI>
	}
	if (GPIO_Pin == B1_Pin) {
 8001858:	88fb      	ldrh	r3, [r7, #6]
 800185a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800185e:	d102      	bne.n	8001866 <HAL_GPIO_EXTI_Callback+0x22>
		toggleMode();
 8001860:	f7ff fb86 	bl	8000f70 <toggleMode>
	} else
		__NOP();
}
 8001864:	e000      	b.n	8001868 <HAL_GPIO_EXTI_Callback+0x24>
		__NOP();
 8001866:	bf00      	nop
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001874:	bf00      	nop
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	4b10      	ldr	r3, [pc, #64]	; (80018cc <HAL_MspInit+0x4c>)
 800188c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188e:	4a0f      	ldr	r2, [pc, #60]	; (80018cc <HAL_MspInit+0x4c>)
 8001890:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001894:	6453      	str	r3, [r2, #68]	; 0x44
 8001896:	4b0d      	ldr	r3, [pc, #52]	; (80018cc <HAL_MspInit+0x4c>)
 8001898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800189e:	607b      	str	r3, [r7, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	603b      	str	r3, [r7, #0]
 80018a6:	4b09      	ldr	r3, [pc, #36]	; (80018cc <HAL_MspInit+0x4c>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	4a08      	ldr	r2, [pc, #32]	; (80018cc <HAL_MspInit+0x4c>)
 80018ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b0:	6413      	str	r3, [r2, #64]	; 0x40
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <HAL_MspInit+0x4c>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ba:	603b      	str	r3, [r7, #0]
 80018bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018be:	2007      	movs	r0, #7
 80018c0:	f000 fb46 	bl	8001f50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c4:	bf00      	nop
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40023800 	.word	0x40023800

080018d0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b08a      	sub	sp, #40	; 0x28
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
 80018e6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a2f      	ldr	r2, [pc, #188]	; (80019ac <HAL_DAC_MspInit+0xdc>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d158      	bne.n	80019a4 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	613b      	str	r3, [r7, #16]
 80018f6:	4b2e      	ldr	r3, [pc, #184]	; (80019b0 <HAL_DAC_MspInit+0xe0>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fa:	4a2d      	ldr	r2, [pc, #180]	; (80019b0 <HAL_DAC_MspInit+0xe0>)
 80018fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001900:	6413      	str	r3, [r2, #64]	; 0x40
 8001902:	4b2b      	ldr	r3, [pc, #172]	; (80019b0 <HAL_DAC_MspInit+0xe0>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001906:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800190a:	613b      	str	r3, [r7, #16]
 800190c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	4b27      	ldr	r3, [pc, #156]	; (80019b0 <HAL_DAC_MspInit+0xe0>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	4a26      	ldr	r2, [pc, #152]	; (80019b0 <HAL_DAC_MspInit+0xe0>)
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	6313      	str	r3, [r2, #48]	; 0x30
 800191e:	4b24      	ldr	r3, [pc, #144]	; (80019b0 <HAL_DAC_MspInit+0xe0>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800192a:	2310      	movs	r3, #16
 800192c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800192e:	2303      	movs	r3, #3
 8001930:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	481d      	ldr	r0, [pc, #116]	; (80019b4 <HAL_DAC_MspInit+0xe4>)
 800193e:	f001 f93b 	bl	8002bb8 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001942:	4b1d      	ldr	r3, [pc, #116]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 8001944:	4a1d      	ldr	r2, [pc, #116]	; (80019bc <HAL_DAC_MspInit+0xec>)
 8001946:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001948:	4b1b      	ldr	r3, [pc, #108]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 800194a:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800194e:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001950:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 8001952:	2240      	movs	r2, #64	; 0x40
 8001954:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001956:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 8001958:	2200      	movs	r2, #0
 800195a:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 800195c:	4b16      	ldr	r3, [pc, #88]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 800195e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001962:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001964:	4b14      	ldr	r3, [pc, #80]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 8001966:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800196a:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 800196e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001972:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001974:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 8001976:	f44f 7280 	mov.w	r2, #256	; 0x100
 800197a:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 800197c:	4b0e      	ldr	r3, [pc, #56]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 800197e:	2200      	movs	r2, #0
 8001980:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001982:	4b0d      	ldr	r3, [pc, #52]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 8001984:	2200      	movs	r2, #0
 8001986:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001988:	480b      	ldr	r0, [pc, #44]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 800198a:	f000 fd37 	bl	80023fc <HAL_DMA_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8001994:	f7ff ff6c 	bl	8001870 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a07      	ldr	r2, [pc, #28]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 800199c:	609a      	str	r2, [r3, #8]
 800199e:	4a06      	ldr	r2, [pc, #24]	; (80019b8 <HAL_DAC_MspInit+0xe8>)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80019a4:	bf00      	nop
 80019a6:	3728      	adds	r7, #40	; 0x28
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40007400 	.word	0x40007400
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40020000 	.word	0x40020000
 80019b8:	2000119c 	.word	0x2000119c
 80019bc:	40026088 	.word	0x40026088

080019c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019d0:	d10e      	bne.n	80019f0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <HAL_TIM_Base_MspInit+0x70>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019da:	4a15      	ldr	r2, [pc, #84]	; (8001a30 <HAL_TIM_Base_MspInit+0x70>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6413      	str	r3, [r2, #64]	; 0x40
 80019e2:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <HAL_TIM_Base_MspInit+0x70>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80019ee:	e01a      	b.n	8001a26 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a0f      	ldr	r2, [pc, #60]	; (8001a34 <HAL_TIM_Base_MspInit+0x74>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d115      	bne.n	8001a26 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <HAL_TIM_Base_MspInit+0x70>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	4a0b      	ldr	r2, [pc, #44]	; (8001a30 <HAL_TIM_Base_MspInit+0x70>)
 8001a04:	f043 0302 	orr.w	r3, r3, #2
 8001a08:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0a:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <HAL_TIM_Base_MspInit+0x70>)
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a16:	2200      	movs	r2, #0
 8001a18:	2100      	movs	r1, #0
 8001a1a:	201d      	movs	r0, #29
 8001a1c:	f000 faa3 	bl	8001f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a20:	201d      	movs	r0, #29
 8001a22:	f000 fabc 	bl	8001f9e <HAL_NVIC_EnableIRQ>
}
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40000400 	.word	0x40000400

08001a38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08a      	sub	sp, #40	; 0x28
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a40:	f107 0314 	add.w	r3, r7, #20
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	609a      	str	r2, [r3, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
 8001a4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a19      	ldr	r2, [pc, #100]	; (8001abc <HAL_UART_MspInit+0x84>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d12b      	bne.n	8001ab2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
 8001a5e:	4b18      	ldr	r3, [pc, #96]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a62:	4a17      	ldr	r2, [pc, #92]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a68:	6413      	str	r3, [r2, #64]	; 0x40
 8001a6a:	4b15      	ldr	r3, [pc, #84]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a72:	613b      	str	r3, [r7, #16]
 8001a74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a10      	ldr	r2, [pc, #64]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b0e      	ldr	r3, [pc, #56]	; (8001ac0 <HAL_UART_MspInit+0x88>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a92:	230c      	movs	r3, #12
 8001a94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a96:	2302      	movs	r3, #2
 8001a98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aa2:	2307      	movs	r3, #7
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4805      	ldr	r0, [pc, #20]	; (8001ac4 <HAL_UART_MspInit+0x8c>)
 8001aae:	f001 f883 	bl	8002bb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ab2:	bf00      	nop
 8001ab4:	3728      	adds	r7, #40	; 0x28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40004400 	.word	0x40004400
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40020000 	.word	0x40020000

08001ac8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ada:	e7fe      	b.n	8001ada <HardFault_Handler+0x4>

08001adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae0:	e7fe      	b.n	8001ae0 <MemManage_Handler+0x4>

08001ae2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ae6:	e7fe      	b.n	8001ae6 <BusFault_Handler+0x4>

08001ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aec:	e7fe      	b.n	8001aec <UsageFault_Handler+0x4>

08001aee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001af2:	bf00      	nop
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr

08001b0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b1c:	f000 f8e4 	bl	8001ce8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001b28:	2001      	movs	r0, #1
 8001b2a:	f001 f9f1 	bl	8002f10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001b38:	4802      	ldr	r0, [pc, #8]	; (8001b44 <DMA1_Stream5_IRQHandler+0x10>)
 8001b3a:	f000 fdd5 	bl	80026e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	2000119c 	.word	0x2000119c

08001b48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b4c:	4802      	ldr	r0, [pc, #8]	; (8001b58 <TIM3_IRQHandler+0x10>)
 8001b4e:	f001 ffa9 	bl	8003aa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000ffc 	.word	0x20000ffc

08001b5c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001b60:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001b64:	f001 f9d4 	bl	8002f10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001b74:	4b11      	ldr	r3, [pc, #68]	; (8001bbc <_sbrk+0x50>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d102      	bne.n	8001b82 <_sbrk+0x16>
		heap_end = &end;
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <_sbrk+0x50>)
 8001b7e:	4a10      	ldr	r2, [pc, #64]	; (8001bc0 <_sbrk+0x54>)
 8001b80:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001b82:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <_sbrk+0x50>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001b88:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <_sbrk+0x50>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4413      	add	r3, r2
 8001b90:	466a      	mov	r2, sp
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d907      	bls.n	8001ba6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001b96:	f002 ffe3 	bl	8004b60 <__errno>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	230c      	movs	r3, #12
 8001b9e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba4:	e006      	b.n	8001bb4 <_sbrk+0x48>
	}

	heap_end += incr;
 8001ba6:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <_sbrk+0x50>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4413      	add	r3, r2
 8001bae:	4a03      	ldr	r2, [pc, #12]	; (8001bbc <_sbrk+0x50>)
 8001bb0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000094 	.word	0x20000094
 8001bc0:	20001208 	.word	0x20001208

08001bc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bc8:	4b08      	ldr	r3, [pc, #32]	; (8001bec <SystemInit+0x28>)
 8001bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bce:	4a07      	ldr	r2, [pc, #28]	; (8001bec <SystemInit+0x28>)
 8001bd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001bd8:	4b04      	ldr	r3, [pc, #16]	; (8001bec <SystemInit+0x28>)
 8001bda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bde:	609a      	str	r2, [r3, #8]
#endif
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bf0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c28 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001bf4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001bf6:	e003      	b.n	8001c00 <LoopCopyDataInit>

08001bf8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001bfa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001bfc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001bfe:	3104      	adds	r1, #4

08001c00 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c00:	480b      	ldr	r0, [pc, #44]	; (8001c30 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c02:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c04:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c06:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c08:	d3f6      	bcc.n	8001bf8 <CopyDataInit>
  ldr  r2, =_sbss
 8001c0a:	4a0b      	ldr	r2, [pc, #44]	; (8001c38 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c0c:	e002      	b.n	8001c14 <LoopFillZerobss>

08001c0e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c0e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c10:	f842 3b04 	str.w	r3, [r2], #4

08001c14 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c14:	4b09      	ldr	r3, [pc, #36]	; (8001c3c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c16:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c18:	d3f9      	bcc.n	8001c0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c1a:	f7ff ffd3 	bl	8001bc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c1e:	f002 ffa5 	bl	8004b6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c22:	f7ff fbcd 	bl	80013c0 <main>
  bx  lr    
 8001c26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c28:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001c2c:	08006698 	.word	0x08006698
  ldr  r0, =_sdata
 8001c30:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c34:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001c38:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8001c3c:	20001204 	.word	0x20001204

08001c40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c40:	e7fe      	b.n	8001c40 <ADC_IRQHandler>
	...

08001c44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c48:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <HAL_Init+0x40>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a0d      	ldr	r2, [pc, #52]	; (8001c84 <HAL_Init+0x40>)
 8001c4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c54:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <HAL_Init+0x40>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a0a      	ldr	r2, [pc, #40]	; (8001c84 <HAL_Init+0x40>)
 8001c5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c60:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <HAL_Init+0x40>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a07      	ldr	r2, [pc, #28]	; (8001c84 <HAL_Init+0x40>)
 8001c66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c6c:	2003      	movs	r0, #3
 8001c6e:	f000 f96f 	bl	8001f50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c72:	2000      	movs	r0, #0
 8001c74:	f000 f808 	bl	8001c88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c78:	f7ff fe02 	bl	8001880 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40023c00 	.word	0x40023c00

08001c88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c90:	4b12      	ldr	r3, [pc, #72]	; (8001cdc <HAL_InitTick+0x54>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <HAL_InitTick+0x58>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f000 f995 	bl	8001fd6 <HAL_SYSTICK_Config>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e00e      	b.n	8001cd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2b0f      	cmp	r3, #15
 8001cba:	d80a      	bhi.n	8001cd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc4:	f000 f94f 	bl	8001f66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cc8:	4a06      	ldr	r2, [pc, #24]	; (8001ce4 <HAL_InitTick+0x5c>)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	e000      	b.n	8001cd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000004 	.word	0x20000004
 8001ce0:	2000000c 	.word	0x2000000c
 8001ce4:	20000008 	.word	0x20000008

08001ce8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <HAL_IncTick+0x20>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <HAL_IncTick+0x24>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	4a04      	ldr	r2, [pc, #16]	; (8001d0c <HAL_IncTick+0x24>)
 8001cfa:	6013      	str	r3, [r2, #0]
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	2000000c 	.word	0x2000000c
 8001d0c:	200011fc 	.word	0x200011fc

08001d10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return uwTick;
 8001d14:	4b03      	ldr	r3, [pc, #12]	; (8001d24 <HAL_GetTick+0x14>)
 8001d16:	681b      	ldr	r3, [r3, #0]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	200011fc 	.word	0x200011fc

08001d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d30:	f7ff ffee 	bl	8001d10 <HAL_GetTick>
 8001d34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d005      	beq.n	8001d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d42:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <HAL_Delay+0x40>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	461a      	mov	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d4e:	bf00      	nop
 8001d50:	f7ff ffde 	bl	8001d10 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d8f7      	bhi.n	8001d50 <HAL_Delay+0x28>
  {
  }
}
 8001d60:	bf00      	nop
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	2000000c 	.word	0x2000000c

08001d6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <__NVIC_SetPriorityGrouping+0x44>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d88:	4013      	ands	r3, r2
 8001d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d9e:	4a04      	ldr	r2, [pc, #16]	; (8001db0 <__NVIC_SetPriorityGrouping+0x44>)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	60d3      	str	r3, [r2, #12]
}
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001db8:	4b04      	ldr	r3, [pc, #16]	; (8001dcc <__NVIC_GetPriorityGrouping+0x18>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	0a1b      	lsrs	r3, r3, #8
 8001dbe:	f003 0307 	and.w	r3, r3, #7
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	db0b      	blt.n	8001dfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	f003 021f 	and.w	r2, r3, #31
 8001de8:	4907      	ldr	r1, [pc, #28]	; (8001e08 <__NVIC_EnableIRQ+0x38>)
 8001dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dee:	095b      	lsrs	r3, r3, #5
 8001df0:	2001      	movs	r0, #1
 8001df2:	fa00 f202 	lsl.w	r2, r0, r2
 8001df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	e000e100 	.word	0xe000e100

08001e0c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	db10      	blt.n	8001e40 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	f003 021f 	and.w	r2, r3, #31
 8001e24:	4909      	ldr	r1, [pc, #36]	; (8001e4c <__NVIC_DisableIRQ+0x40>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	095b      	lsrs	r3, r3, #5
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e32:	3320      	adds	r3, #32
 8001e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001e3c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	e000e100 	.word	0xe000e100

08001e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	6039      	str	r1, [r7, #0]
 8001e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	db0a      	blt.n	8001e7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	490c      	ldr	r1, [pc, #48]	; (8001e9c <__NVIC_SetPriority+0x4c>)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	0112      	lsls	r2, r2, #4
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	440b      	add	r3, r1
 8001e74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e78:	e00a      	b.n	8001e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	4908      	ldr	r1, [pc, #32]	; (8001ea0 <__NVIC_SetPriority+0x50>)
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	f003 030f 	and.w	r3, r3, #15
 8001e86:	3b04      	subs	r3, #4
 8001e88:	0112      	lsls	r2, r2, #4
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	440b      	add	r3, r1
 8001e8e:	761a      	strb	r2, [r3, #24]
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	e000e100 	.word	0xe000e100
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b089      	sub	sp, #36	; 0x24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f003 0307 	and.w	r3, r3, #7
 8001eb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	f1c3 0307 	rsb	r3, r3, #7
 8001ebe:	2b04      	cmp	r3, #4
 8001ec0:	bf28      	it	cs
 8001ec2:	2304      	movcs	r3, #4
 8001ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	3304      	adds	r3, #4
 8001eca:	2b06      	cmp	r3, #6
 8001ecc:	d902      	bls.n	8001ed4 <NVIC_EncodePriority+0x30>
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3b03      	subs	r3, #3
 8001ed2:	e000      	b.n	8001ed6 <NVIC_EncodePriority+0x32>
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43da      	mvns	r2, r3
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	401a      	ands	r2, r3
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef6:	43d9      	mvns	r1, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001efc:	4313      	orrs	r3, r2
         );
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3724      	adds	r7, #36	; 0x24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f1c:	d301      	bcc.n	8001f22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e00f      	b.n	8001f42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f22:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <SysTick_Config+0x40>)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3b01      	subs	r3, #1
 8001f28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f2a:	210f      	movs	r1, #15
 8001f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f30:	f7ff ff8e 	bl	8001e50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f34:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <SysTick_Config+0x40>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f3a:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <SysTick_Config+0x40>)
 8001f3c:	2207      	movs	r2, #7
 8001f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	e000e010 	.word	0xe000e010

08001f50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff ff07 	bl	8001d6c <__NVIC_SetPriorityGrouping>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b086      	sub	sp, #24
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
 8001f72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f78:	f7ff ff1c 	bl	8001db4 <__NVIC_GetPriorityGrouping>
 8001f7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	68b9      	ldr	r1, [r7, #8]
 8001f82:	6978      	ldr	r0, [r7, #20]
 8001f84:	f7ff ff8e 	bl	8001ea4 <NVIC_EncodePriority>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ff5d 	bl	8001e50 <__NVIC_SetPriority>
}
 8001f96:	bf00      	nop
 8001f98:	3718      	adds	r7, #24
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff ff0f 	bl	8001dd0 <__NVIC_EnableIRQ>
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b082      	sub	sp, #8
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff ff1f 	bl	8001e0c <__NVIC_DisableIRQ>
}
 8001fce:	bf00      	nop
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7ff ff94 	bl	8001f0c <SysTick_Config>
 8001fe4:	4603      	mov	r3, r0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b082      	sub	sp, #8
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e014      	b.n	800202a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	791b      	ldrb	r3, [r3, #4]
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d105      	bne.n	8002016 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f7ff fc5d 	bl	80018d0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2202      	movs	r2, #2
 800201a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
	...

08002034 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	795b      	ldrb	r3, [r3, #5]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d101      	bne.n	8002052 <HAL_DAC_Start_DMA+0x1e>
 800204e:	2302      	movs	r3, #2
 8002050:	e08e      	b.n	8002170 <HAL_DAC_Start_DMA+0x13c>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2201      	movs	r2, #1
 8002056:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2202      	movs	r2, #2
 800205c:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d12a      	bne.n	80020ba <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	4a43      	ldr	r2, [pc, #268]	; (8002178 <HAL_DAC_Start_DMA+0x144>)
 800206a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	4a42      	ldr	r2, [pc, #264]	; (800217c <HAL_DAC_Start_DMA+0x148>)
 8002072:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	4a41      	ldr	r2, [pc, #260]	; (8002180 <HAL_DAC_Start_DMA+0x14c>)
 800207a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800208a:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 800208c:	6a3b      	ldr	r3, [r7, #32]
 800208e:	2b04      	cmp	r3, #4
 8002090:	d009      	beq.n	80020a6 <HAL_DAC_Start_DMA+0x72>
 8002092:	2b08      	cmp	r3, #8
 8002094:	d00c      	beq.n	80020b0 <HAL_DAC_Start_DMA+0x7c>
 8002096:	2b00      	cmp	r3, #0
 8002098:	d000      	beq.n	800209c <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800209a:	e039      	b.n	8002110 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	3308      	adds	r3, #8
 80020a2:	617b      	str	r3, [r7, #20]
        break;
 80020a4:	e034      	b.n	8002110 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	330c      	adds	r3, #12
 80020ac:	617b      	str	r3, [r7, #20]
        break;
 80020ae:	e02f      	b.n	8002110 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	3310      	adds	r3, #16
 80020b6:	617b      	str	r3, [r7, #20]
        break;
 80020b8:	e02a      	b.n	8002110 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	4a31      	ldr	r2, [pc, #196]	; (8002184 <HAL_DAC_Start_DMA+0x150>)
 80020c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	4a30      	ldr	r2, [pc, #192]	; (8002188 <HAL_DAC_Start_DMA+0x154>)
 80020c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	4a2f      	ldr	r2, [pc, #188]	; (800218c <HAL_DAC_Start_DMA+0x158>)
 80020d0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80020e0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 80020e2:	6a3b      	ldr	r3, [r7, #32]
 80020e4:	2b04      	cmp	r3, #4
 80020e6:	d009      	beq.n	80020fc <HAL_DAC_Start_DMA+0xc8>
 80020e8:	2b08      	cmp	r3, #8
 80020ea:	d00c      	beq.n	8002106 <HAL_DAC_Start_DMA+0xd2>
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d000      	beq.n	80020f2 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80020f0:	e00e      	b.n	8002110 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	3314      	adds	r3, #20
 80020f8:	617b      	str	r3, [r7, #20]
        break;
 80020fa:	e009      	b.n	8002110 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	3318      	adds	r3, #24
 8002102:	617b      	str	r3, [r7, #20]
        break;
 8002104:	e004      	b.n	8002110 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	331c      	adds	r3, #28
 800210c:	617b      	str	r3, [r7, #20]
        break;
 800210e:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10f      	bne.n	8002136 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002124:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6898      	ldr	r0, [r3, #8]
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	f000 fa12 	bl	8002558 <HAL_DMA_Start_IT>
 8002134:	e00e      	b.n	8002154 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002144:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	68d8      	ldr	r0, [r3, #12]
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	697a      	ldr	r2, [r7, #20]
 8002150:	f000 fa02 	bl	8002558 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6819      	ldr	r1, [r3, #0]
 800215a:	2201      	movs	r2, #1
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	409a      	lsls	r2, r3
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	430a      	orrs	r2, r1
 8002166:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	080022e9 	.word	0x080022e9
 800217c:	0800230b 	.word	0x0800230b
 8002180:	08002327 	.word	0x08002327
 8002184:	08002391 	.word	0x08002391
 8002188:	080023b3 	.word	0x080023b3
 800218c:	080023cf 	.word	0x080023cf

08002190 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6819      	ldr	r1, [r3, #0]
 80021a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43da      	mvns	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	400a      	ands	r2, r1
 80021b6:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6819      	ldr	r1, [r3, #0]
 80021be:	2201      	movs	r2, #1
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43da      	mvns	r2, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	400a      	ands	r2, r1
 80021ce:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d107      	bne.n	80021e6 <HAL_DAC_Stop_DMA+0x56>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	4618      	mov	r0, r3
 80021dc:	f000 fa14 	bl	8002608 <HAL_DMA_Abort>
 80021e0:	4603      	mov	r3, r0
 80021e2:	73fb      	strb	r3, [r7, #15]
 80021e4:	e006      	b.n	80021f4 <HAL_DAC_Stop_DMA+0x64>
  }
  else /* Channel2 is used for */
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 fa0c 	bl	8002608 <HAL_DMA_Abort>
 80021f0:	4603      	mov	r3, r0
 80021f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_DAC_Stop_DMA+0x72>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2204      	movs	r2, #4
 80021fe:	711a      	strb	r2, [r3, #4]
 8002200:	e002      	b.n	8002208 <HAL_DAC_Stop_DMA+0x78>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2201      	movs	r2, #1
 8002206:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8002208:	7bfb      	ldrb	r3, [r7, #15]
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8002226:	b480      	push	{r7}
 8002228:	b083      	sub	sp, #12
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800223a:	b480      	push	{r7}
 800223c:	b083      	sub	sp, #12
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800224e:	b480      	push	{r7}
 8002250:	b087      	sub	sp, #28
 8002252:	af00      	add	r7, sp, #0
 8002254:	60f8      	str	r0, [r7, #12]
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800225a:	2300      	movs	r3, #0
 800225c:	617b      	str	r3, [r7, #20]
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	795b      	ldrb	r3, [r3, #5]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d101      	bne.n	800226e <HAL_DAC_ConfigChannel+0x20>
 800226a:	2302      	movs	r3, #2
 800226c:	e036      	b.n	80022dc <HAL_DAC_ConfigChannel+0x8e>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2201      	movs	r2, #1
 8002272:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2202      	movs	r2, #2
 8002278:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002282:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	43db      	mvns	r3, r3
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	4013      	ands	r3, r2
 8002292:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6819      	ldr	r1, [r3, #0]
 80022bc:	22c0      	movs	r2, #192	; 0xc0
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43da      	mvns	r2, r3
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	400a      	ands	r2, r1
 80022cc:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2201      	movs	r2, #1
 80022d2:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2200      	movs	r2, #0
 80022d8:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80022da:	2300      	movs	r3, #0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	371c      	adds	r7, #28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f4:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 80022f6:	68f8      	ldr	r0, [r7, #12]
 80022f8:	f7ff ff8b 	bl	8002212 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2201      	movs	r2, #1
 8002300:	711a      	strb	r2, [r3, #4]
}
 8002302:	bf00      	nop
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b084      	sub	sp, #16
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002316:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f7ff ff84 	bl	8002226 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800231e:	bf00      	nop
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b084      	sub	sp, #16
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002332:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	f043 0204 	orr.w	r2, r3, #4
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8002340:	68f8      	ldr	r0, [r7, #12]
 8002342:	f7ff ff7a 	bl	800223a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2201      	movs	r2, #1
 800234a:	711a      	strb	r2, [r3, #4]
}
 800234c:	bf00      	nop
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800239c:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f7ff ffd8 	bl	8002354 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2201      	movs	r2, #1
 80023a8:	711a      	strb	r2, [r3, #4]
}
 80023aa:	bf00      	nop
 80023ac:	3710      	adds	r7, #16
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b084      	sub	sp, #16
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023be:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f7ff ffd1 	bl	8002368 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80023c6:	bf00      	nop
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023da:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	f043 0204 	orr.w	r2, r3, #4
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f7ff ffc7 	bl	800237c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2201      	movs	r2, #1
 80023f2:	711a      	strb	r2, [r3, #4]
}
 80023f4:	bf00      	nop
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002408:	f7ff fc82 	bl	8001d10 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e099      	b.n	800254c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2202      	movs	r2, #2
 8002424:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0201 	bic.w	r2, r2, #1
 8002436:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002438:	e00f      	b.n	800245a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800243a:	f7ff fc69 	bl	8001d10 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b05      	cmp	r3, #5
 8002446:	d908      	bls.n	800245a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2220      	movs	r2, #32
 800244c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2203      	movs	r2, #3
 8002452:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e078      	b.n	800254c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1e8      	bne.n	800243a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	4b38      	ldr	r3, [pc, #224]	; (8002554 <HAL_DMA_Init+0x158>)
 8002474:	4013      	ands	r3, r2
 8002476:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002486:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002492:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800249e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d107      	bne.n	80024c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024bc:	4313      	orrs	r3, r2
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f023 0307 	bic.w	r3, r3, #7
 80024da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d117      	bne.n	800251e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00e      	beq.n	800251e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 fadf 	bl	8002ac4 <DMA_CheckFifoParam>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d008      	beq.n	800251e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2240      	movs	r2, #64	; 0x40
 8002510:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800251a:	2301      	movs	r3, #1
 800251c:	e016      	b.n	800254c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 fa96 	bl	8002a58 <DMA_CalcBaseAndBitshift>
 800252c:	4603      	mov	r3, r0
 800252e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002534:	223f      	movs	r2, #63	; 0x3f
 8002536:	409a      	lsls	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	f010803f 	.word	0xf010803f

08002558 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
 8002564:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800256e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002576:	2b01      	cmp	r3, #1
 8002578:	d101      	bne.n	800257e <HAL_DMA_Start_IT+0x26>
 800257a:	2302      	movs	r3, #2
 800257c:	e040      	b.n	8002600 <HAL_DMA_Start_IT+0xa8>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2201      	movs	r2, #1
 8002582:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b01      	cmp	r3, #1
 8002590:	d12f      	bne.n	80025f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2202      	movs	r2, #2
 8002596:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	68b9      	ldr	r1, [r7, #8]
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 fa28 	bl	80029fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b0:	223f      	movs	r2, #63	; 0x3f
 80025b2:	409a      	lsls	r2, r3
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0216 	orr.w	r2, r2, #22
 80025c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d007      	beq.n	80025e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f042 0208 	orr.w	r2, r2, #8
 80025de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f042 0201 	orr.w	r2, r2, #1
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	e005      	b.n	80025fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80025fa:	2302      	movs	r3, #2
 80025fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80025fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002614:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002616:	f7ff fb7b 	bl	8001d10 <HAL_GetTick>
 800261a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d008      	beq.n	800263a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2280      	movs	r2, #128	; 0x80
 800262c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e052      	b.n	80026e0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 0216 	bic.w	r2, r2, #22
 8002648:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	695a      	ldr	r2, [r3, #20]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002658:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	2b00      	cmp	r3, #0
 8002660:	d103      	bne.n	800266a <HAL_DMA_Abort+0x62>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002666:	2b00      	cmp	r3, #0
 8002668:	d007      	beq.n	800267a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f022 0208 	bic.w	r2, r2, #8
 8002678:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 0201 	bic.w	r2, r2, #1
 8002688:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800268a:	e013      	b.n	80026b4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800268c:	f7ff fb40 	bl	8001d10 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b05      	cmp	r3, #5
 8002698:	d90c      	bls.n	80026b4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2220      	movs	r2, #32
 800269e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2203      	movs	r2, #3
 80026ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e015      	b.n	80026e0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1e4      	bne.n	800268c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c6:	223f      	movs	r2, #63	; 0x3f
 80026c8:	409a      	lsls	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026f0:	2300      	movs	r3, #0
 80026f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026f4:	4b92      	ldr	r3, [pc, #584]	; (8002940 <HAL_DMA_IRQHandler+0x258>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a92      	ldr	r2, [pc, #584]	; (8002944 <HAL_DMA_IRQHandler+0x25c>)
 80026fa:	fba2 2303 	umull	r2, r3, r2, r3
 80026fe:	0a9b      	lsrs	r3, r3, #10
 8002700:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002706:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002712:	2208      	movs	r2, #8
 8002714:	409a      	lsls	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4013      	ands	r3, r2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d01a      	beq.n	8002754 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	2b00      	cmp	r3, #0
 800272a:	d013      	beq.n	8002754 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0204 	bic.w	r2, r2, #4
 800273a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002740:	2208      	movs	r2, #8
 8002742:	409a      	lsls	r2, r3
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800274c:	f043 0201 	orr.w	r2, r3, #1
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002758:	2201      	movs	r2, #1
 800275a:	409a      	lsls	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4013      	ands	r3, r2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d012      	beq.n	800278a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00b      	beq.n	800278a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002776:	2201      	movs	r2, #1
 8002778:	409a      	lsls	r2, r3
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002782:	f043 0202 	orr.w	r2, r3, #2
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800278e:	2204      	movs	r2, #4
 8002790:	409a      	lsls	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	4013      	ands	r3, r2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d012      	beq.n	80027c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00b      	beq.n	80027c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ac:	2204      	movs	r2, #4
 80027ae:	409a      	lsls	r2, r3
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027b8:	f043 0204 	orr.w	r2, r3, #4
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c4:	2210      	movs	r2, #16
 80027c6:	409a      	lsls	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4013      	ands	r3, r2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d043      	beq.n	8002858 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0308 	and.w	r3, r3, #8
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d03c      	beq.n	8002858 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e2:	2210      	movs	r2, #16
 80027e4:	409a      	lsls	r2, r3
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d018      	beq.n	800282a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d108      	bne.n	8002818 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	2b00      	cmp	r3, #0
 800280c:	d024      	beq.n	8002858 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	4798      	blx	r3
 8002816:	e01f      	b.n	8002858 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800281c:	2b00      	cmp	r3, #0
 800281e:	d01b      	beq.n	8002858 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	4798      	blx	r3
 8002828:	e016      	b.n	8002858 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002834:	2b00      	cmp	r3, #0
 8002836:	d107      	bne.n	8002848 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f022 0208 	bic.w	r2, r2, #8
 8002846:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284c:	2b00      	cmp	r3, #0
 800284e:	d003      	beq.n	8002858 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800285c:	2220      	movs	r2, #32
 800285e:	409a      	lsls	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4013      	ands	r3, r2
 8002864:	2b00      	cmp	r3, #0
 8002866:	f000 808e 	beq.w	8002986 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0310 	and.w	r3, r3, #16
 8002874:	2b00      	cmp	r3, #0
 8002876:	f000 8086 	beq.w	8002986 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800287e:	2220      	movs	r2, #32
 8002880:	409a      	lsls	r2, r3
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b05      	cmp	r3, #5
 8002890:	d136      	bne.n	8002900 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f022 0216 	bic.w	r2, r2, #22
 80028a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	695a      	ldr	r2, [r3, #20]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d103      	bne.n	80028c2 <HAL_DMA_IRQHandler+0x1da>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d007      	beq.n	80028d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 0208 	bic.w	r2, r2, #8
 80028d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028d6:	223f      	movs	r2, #63	; 0x3f
 80028d8:	409a      	lsls	r2, r3
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2201      	movs	r2, #1
 80028ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d07d      	beq.n	80029f2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	4798      	blx	r3
        }
        return;
 80028fe:	e078      	b.n	80029f2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d01c      	beq.n	8002948 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d108      	bne.n	800292e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002920:	2b00      	cmp	r3, #0
 8002922:	d030      	beq.n	8002986 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	4798      	blx	r3
 800292c:	e02b      	b.n	8002986 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002932:	2b00      	cmp	r3, #0
 8002934:	d027      	beq.n	8002986 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	4798      	blx	r3
 800293e:	e022      	b.n	8002986 <HAL_DMA_IRQHandler+0x29e>
 8002940:	20000004 	.word	0x20000004
 8002944:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10f      	bne.n	8002976 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0210 	bic.w	r2, r2, #16
 8002964:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800298a:	2b00      	cmp	r3, #0
 800298c:	d032      	beq.n	80029f4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b00      	cmp	r3, #0
 8002998:	d022      	beq.n	80029e0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2205      	movs	r2, #5
 800299e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 0201 	bic.w	r2, r2, #1
 80029b0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	3301      	adds	r3, #1
 80029b6:	60bb      	str	r3, [r7, #8]
 80029b8:	697a      	ldr	r2, [r7, #20]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d307      	bcc.n	80029ce <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0301 	and.w	r3, r3, #1
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d1f2      	bne.n	80029b2 <HAL_DMA_IRQHandler+0x2ca>
 80029cc:	e000      	b.n	80029d0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80029ce:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	4798      	blx	r3
 80029f0:	e000      	b.n	80029f4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80029f2:	bf00      	nop
    }
  }
}
 80029f4:	3718      	adds	r7, #24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop

080029fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b085      	sub	sp, #20
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
 8002a08:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a18:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	2b40      	cmp	r3, #64	; 0x40
 8002a28:	d108      	bne.n	8002a3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a3a:	e007      	b.n	8002a4c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68ba      	ldr	r2, [r7, #8]
 8002a42:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	60da      	str	r2, [r3, #12]
}
 8002a4c:	bf00      	nop
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	3b10      	subs	r3, #16
 8002a68:	4a14      	ldr	r2, [pc, #80]	; (8002abc <DMA_CalcBaseAndBitshift+0x64>)
 8002a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6e:	091b      	lsrs	r3, r3, #4
 8002a70:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a72:	4a13      	ldr	r2, [pc, #76]	; (8002ac0 <DMA_CalcBaseAndBitshift+0x68>)
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4413      	add	r3, r2
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2b03      	cmp	r3, #3
 8002a84:	d909      	bls.n	8002a9a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a8e:	f023 0303 	bic.w	r3, r3, #3
 8002a92:	1d1a      	adds	r2, r3, #4
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	659a      	str	r2, [r3, #88]	; 0x58
 8002a98:	e007      	b.n	8002aaa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002aa2:	f023 0303 	bic.w	r3, r3, #3
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3714      	adds	r7, #20
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	aaaaaaab 	.word	0xaaaaaaab
 8002ac0:	08006470 	.word	0x08006470

08002ac4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002acc:	2300      	movs	r3, #0
 8002ace:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d11f      	bne.n	8002b1e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	2b03      	cmp	r3, #3
 8002ae2:	d855      	bhi.n	8002b90 <DMA_CheckFifoParam+0xcc>
 8002ae4:	a201      	add	r2, pc, #4	; (adr r2, 8002aec <DMA_CheckFifoParam+0x28>)
 8002ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aea:	bf00      	nop
 8002aec:	08002afd 	.word	0x08002afd
 8002af0:	08002b0f 	.word	0x08002b0f
 8002af4:	08002afd 	.word	0x08002afd
 8002af8:	08002b91 	.word	0x08002b91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d045      	beq.n	8002b94 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b0c:	e042      	b.n	8002b94 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b12:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b16:	d13f      	bne.n	8002b98 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b1c:	e03c      	b.n	8002b98 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b26:	d121      	bne.n	8002b6c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	d836      	bhi.n	8002b9c <DMA_CheckFifoParam+0xd8>
 8002b2e:	a201      	add	r2, pc, #4	; (adr r2, 8002b34 <DMA_CheckFifoParam+0x70>)
 8002b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b34:	08002b45 	.word	0x08002b45
 8002b38:	08002b4b 	.word	0x08002b4b
 8002b3c:	08002b45 	.word	0x08002b45
 8002b40:	08002b5d 	.word	0x08002b5d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	73fb      	strb	r3, [r7, #15]
      break;
 8002b48:	e02f      	b.n	8002baa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d024      	beq.n	8002ba0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b5a:	e021      	b.n	8002ba0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b60:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b64:	d11e      	bne.n	8002ba4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b6a:	e01b      	b.n	8002ba4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d902      	bls.n	8002b78 <DMA_CheckFifoParam+0xb4>
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	d003      	beq.n	8002b7e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b76:	e018      	b.n	8002baa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b7c:	e015      	b.n	8002baa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00e      	beq.n	8002ba8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	73fb      	strb	r3, [r7, #15]
      break;
 8002b8e:	e00b      	b.n	8002ba8 <DMA_CheckFifoParam+0xe4>
      break;
 8002b90:	bf00      	nop
 8002b92:	e00a      	b.n	8002baa <DMA_CheckFifoParam+0xe6>
      break;
 8002b94:	bf00      	nop
 8002b96:	e008      	b.n	8002baa <DMA_CheckFifoParam+0xe6>
      break;
 8002b98:	bf00      	nop
 8002b9a:	e006      	b.n	8002baa <DMA_CheckFifoParam+0xe6>
      break;
 8002b9c:	bf00      	nop
 8002b9e:	e004      	b.n	8002baa <DMA_CheckFifoParam+0xe6>
      break;
 8002ba0:	bf00      	nop
 8002ba2:	e002      	b.n	8002baa <DMA_CheckFifoParam+0xe6>
      break;   
 8002ba4:	bf00      	nop
 8002ba6:	e000      	b.n	8002baa <DMA_CheckFifoParam+0xe6>
      break;
 8002ba8:	bf00      	nop
    }
  } 
  
  return status; 
 8002baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3714      	adds	r7, #20
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b089      	sub	sp, #36	; 0x24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61fb      	str	r3, [r7, #28]
 8002bd2:	e165      	b.n	8002ea0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	4013      	ands	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	f040 8154 	bne.w	8002e9a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d00b      	beq.n	8002c12 <HAL_GPIO_Init+0x5a>
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d007      	beq.n	8002c12 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c06:	2b11      	cmp	r3, #17
 8002c08:	d003      	beq.n	8002c12 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b12      	cmp	r3, #18
 8002c10:	d130      	bne.n	8002c74 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	2203      	movs	r2, #3
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	43db      	mvns	r3, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4013      	ands	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	68da      	ldr	r2, [r3, #12]
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	69ba      	ldr	r2, [r7, #24]
 8002c40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c48:	2201      	movs	r2, #1
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	43db      	mvns	r3, r3
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	4013      	ands	r3, r2
 8002c56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	091b      	lsrs	r3, r3, #4
 8002c5e:	f003 0201 	and.w	r2, r3, #1
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	fa02 f303 	lsl.w	r3, r2, r3
 8002c68:	69ba      	ldr	r2, [r7, #24]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	2203      	movs	r2, #3
 8002c80:	fa02 f303 	lsl.w	r3, r2, r3
 8002c84:	43db      	mvns	r3, r3
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d003      	beq.n	8002cb4 <HAL_GPIO_Init+0xfc>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b12      	cmp	r3, #18
 8002cb2:	d123      	bne.n	8002cfc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	08da      	lsrs	r2, r3, #3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	3208      	adds	r2, #8
 8002cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	220f      	movs	r2, #15
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	691a      	ldr	r2, [r3, #16]
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	08da      	lsrs	r2, r3, #3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	3208      	adds	r2, #8
 8002cf6:	69b9      	ldr	r1, [r7, #24]
 8002cf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	2203      	movs	r2, #3
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4013      	ands	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 0203 	and.w	r2, r3, #3
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f000 80ae 	beq.w	8002e9a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b5c      	ldr	r3, [pc, #368]	; (8002eb4 <HAL_GPIO_Init+0x2fc>)
 8002d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d46:	4a5b      	ldr	r2, [pc, #364]	; (8002eb4 <HAL_GPIO_Init+0x2fc>)
 8002d48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d4e:	4b59      	ldr	r3, [pc, #356]	; (8002eb4 <HAL_GPIO_Init+0x2fc>)
 8002d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d5a:	4a57      	ldr	r2, [pc, #348]	; (8002eb8 <HAL_GPIO_Init+0x300>)
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	089b      	lsrs	r3, r3, #2
 8002d60:	3302      	adds	r3, #2
 8002d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	220f      	movs	r2, #15
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a4e      	ldr	r2, [pc, #312]	; (8002ebc <HAL_GPIO_Init+0x304>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d025      	beq.n	8002dd2 <HAL_GPIO_Init+0x21a>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a4d      	ldr	r2, [pc, #308]	; (8002ec0 <HAL_GPIO_Init+0x308>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d01f      	beq.n	8002dce <HAL_GPIO_Init+0x216>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a4c      	ldr	r2, [pc, #304]	; (8002ec4 <HAL_GPIO_Init+0x30c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d019      	beq.n	8002dca <HAL_GPIO_Init+0x212>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a4b      	ldr	r2, [pc, #300]	; (8002ec8 <HAL_GPIO_Init+0x310>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d013      	beq.n	8002dc6 <HAL_GPIO_Init+0x20e>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a4a      	ldr	r2, [pc, #296]	; (8002ecc <HAL_GPIO_Init+0x314>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d00d      	beq.n	8002dc2 <HAL_GPIO_Init+0x20a>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a49      	ldr	r2, [pc, #292]	; (8002ed0 <HAL_GPIO_Init+0x318>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d007      	beq.n	8002dbe <HAL_GPIO_Init+0x206>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a48      	ldr	r2, [pc, #288]	; (8002ed4 <HAL_GPIO_Init+0x31c>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d101      	bne.n	8002dba <HAL_GPIO_Init+0x202>
 8002db6:	2306      	movs	r3, #6
 8002db8:	e00c      	b.n	8002dd4 <HAL_GPIO_Init+0x21c>
 8002dba:	2307      	movs	r3, #7
 8002dbc:	e00a      	b.n	8002dd4 <HAL_GPIO_Init+0x21c>
 8002dbe:	2305      	movs	r3, #5
 8002dc0:	e008      	b.n	8002dd4 <HAL_GPIO_Init+0x21c>
 8002dc2:	2304      	movs	r3, #4
 8002dc4:	e006      	b.n	8002dd4 <HAL_GPIO_Init+0x21c>
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e004      	b.n	8002dd4 <HAL_GPIO_Init+0x21c>
 8002dca:	2302      	movs	r3, #2
 8002dcc:	e002      	b.n	8002dd4 <HAL_GPIO_Init+0x21c>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e000      	b.n	8002dd4 <HAL_GPIO_Init+0x21c>
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	69fa      	ldr	r2, [r7, #28]
 8002dd6:	f002 0203 	and.w	r2, r2, #3
 8002dda:	0092      	lsls	r2, r2, #2
 8002ddc:	4093      	lsls	r3, r2
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002de4:	4934      	ldr	r1, [pc, #208]	; (8002eb8 <HAL_GPIO_Init+0x300>)
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	089b      	lsrs	r3, r3, #2
 8002dea:	3302      	adds	r3, #2
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002df2:	4b39      	ldr	r3, [pc, #228]	; (8002ed8 <HAL_GPIO_Init+0x320>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d003      	beq.n	8002e16 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e16:	4a30      	ldr	r2, [pc, #192]	; (8002ed8 <HAL_GPIO_Init+0x320>)
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002e1c:	4b2e      	ldr	r3, [pc, #184]	; (8002ed8 <HAL_GPIO_Init+0x320>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d003      	beq.n	8002e40 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e40:	4a25      	ldr	r2, [pc, #148]	; (8002ed8 <HAL_GPIO_Init+0x320>)
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e46:	4b24      	ldr	r3, [pc, #144]	; (8002ed8 <HAL_GPIO_Init+0x320>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4013      	ands	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e6a:	4a1b      	ldr	r2, [pc, #108]	; (8002ed8 <HAL_GPIO_Init+0x320>)
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e70:	4b19      	ldr	r3, [pc, #100]	; (8002ed8 <HAL_GPIO_Init+0x320>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e94:	4a10      	ldr	r2, [pc, #64]	; (8002ed8 <HAL_GPIO_Init+0x320>)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	61fb      	str	r3, [r7, #28]
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	2b0f      	cmp	r3, #15
 8002ea4:	f67f ae96 	bls.w	8002bd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	3724      	adds	r7, #36	; 0x24
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	40023800 	.word	0x40023800
 8002eb8:	40013800 	.word	0x40013800
 8002ebc:	40020000 	.word	0x40020000
 8002ec0:	40020400 	.word	0x40020400
 8002ec4:	40020800 	.word	0x40020800
 8002ec8:	40020c00 	.word	0x40020c00
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	40021400 	.word	0x40021400
 8002ed4:	40021800 	.word	0x40021800
 8002ed8:	40013c00 	.word	0x40013c00

08002edc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	807b      	strh	r3, [r7, #2]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002eec:	787b      	ldrb	r3, [r7, #1]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ef2:	887a      	ldrh	r2, [r7, #2]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ef8:	e003      	b.n	8002f02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002efa:	887b      	ldrh	r3, [r7, #2]
 8002efc:	041a      	lsls	r2, r3, #16
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	619a      	str	r2, [r3, #24]
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
	...

08002f10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	4603      	mov	r3, r0
 8002f18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f1a:	4b08      	ldr	r3, [pc, #32]	; (8002f3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f1c:	695a      	ldr	r2, [r3, #20]
 8002f1e:	88fb      	ldrh	r3, [r7, #6]
 8002f20:	4013      	ands	r3, r2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d006      	beq.n	8002f34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f26:	4a05      	ldr	r2, [pc, #20]	; (8002f3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f28:	88fb      	ldrh	r3, [r7, #6]
 8002f2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f2c:	88fb      	ldrh	r3, [r7, #6]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7fe fc88 	bl	8001844 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f34:	bf00      	nop
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40013c00 	.word	0x40013c00

08002f40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e0cc      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f54:	4b68      	ldr	r3, [pc, #416]	; (80030f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 030f 	and.w	r3, r3, #15
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d90c      	bls.n	8002f7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f62:	4b65      	ldr	r3, [pc, #404]	; (80030f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f6a:	4b63      	ldr	r3, [pc, #396]	; (80030f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 030f 	and.w	r3, r3, #15
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d001      	beq.n	8002f7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0b8      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d020      	beq.n	8002fca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0304 	and.w	r3, r3, #4
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d005      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f94:	4b59      	ldr	r3, [pc, #356]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	4a58      	ldr	r2, [pc, #352]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8002f9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d005      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fac:	4b53      	ldr	r3, [pc, #332]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	4a52      	ldr	r2, [pc, #328]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb8:	4b50      	ldr	r3, [pc, #320]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	494d      	ldr	r1, [pc, #308]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d044      	beq.n	8003060 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d107      	bne.n	8002fee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fde:	4b47      	ldr	r3, [pc, #284]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d119      	bne.n	800301e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e07f      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d003      	beq.n	8002ffe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ffa:	2b03      	cmp	r3, #3
 8002ffc:	d107      	bne.n	800300e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ffe:	4b3f      	ldr	r3, [pc, #252]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d109      	bne.n	800301e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e06f      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800300e:	4b3b      	ldr	r3, [pc, #236]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e067      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800301e:	4b37      	ldr	r3, [pc, #220]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f023 0203 	bic.w	r2, r3, #3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	4934      	ldr	r1, [pc, #208]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 800302c:	4313      	orrs	r3, r2
 800302e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003030:	f7fe fe6e 	bl	8001d10 <HAL_GetTick>
 8003034:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003036:	e00a      	b.n	800304e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003038:	f7fe fe6a 	bl	8001d10 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	f241 3288 	movw	r2, #5000	; 0x1388
 8003046:	4293      	cmp	r3, r2
 8003048:	d901      	bls.n	800304e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e04f      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800304e:	4b2b      	ldr	r3, [pc, #172]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 020c 	and.w	r2, r3, #12
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	429a      	cmp	r2, r3
 800305e:	d1eb      	bne.n	8003038 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003060:	4b25      	ldr	r3, [pc, #148]	; (80030f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 030f 	and.w	r3, r3, #15
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	429a      	cmp	r2, r3
 800306c:	d20c      	bcs.n	8003088 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800306e:	4b22      	ldr	r3, [pc, #136]	; (80030f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003070:	683a      	ldr	r2, [r7, #0]
 8003072:	b2d2      	uxtb	r2, r2
 8003074:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003076:	4b20      	ldr	r3, [pc, #128]	; (80030f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d001      	beq.n	8003088 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e032      	b.n	80030ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b00      	cmp	r3, #0
 8003092:	d008      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003094:	4b19      	ldr	r3, [pc, #100]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	4916      	ldr	r1, [pc, #88]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d009      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030b2:	4b12      	ldr	r3, [pc, #72]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	490e      	ldr	r1, [pc, #56]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030c6:	f000 f855 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 80030ca:	4601      	mov	r1, r0
 80030cc:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <HAL_RCC_ClockConfig+0x1bc>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	091b      	lsrs	r3, r3, #4
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	4a0a      	ldr	r2, [pc, #40]	; (8003100 <HAL_RCC_ClockConfig+0x1c0>)
 80030d8:	5cd3      	ldrb	r3, [r2, r3]
 80030da:	fa21 f303 	lsr.w	r3, r1, r3
 80030de:	4a09      	ldr	r2, [pc, #36]	; (8003104 <HAL_RCC_ClockConfig+0x1c4>)
 80030e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030e2:	4b09      	ldr	r3, [pc, #36]	; (8003108 <HAL_RCC_ClockConfig+0x1c8>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7fe fdce 	bl	8001c88 <HAL_InitTick>

  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	40023c00 	.word	0x40023c00
 80030fc:	40023800 	.word	0x40023800
 8003100:	08006458 	.word	0x08006458
 8003104:	20000004 	.word	0x20000004
 8003108:	20000008 	.word	0x20000008

0800310c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003110:	4b03      	ldr	r3, [pc, #12]	; (8003120 <HAL_RCC_GetHCLKFreq+0x14>)
 8003112:	681b      	ldr	r3, [r3, #0]
}
 8003114:	4618      	mov	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	20000004 	.word	0x20000004

08003124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003128:	f7ff fff0 	bl	800310c <HAL_RCC_GetHCLKFreq>
 800312c:	4601      	mov	r1, r0
 800312e:	4b05      	ldr	r3, [pc, #20]	; (8003144 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	0a9b      	lsrs	r3, r3, #10
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	4a03      	ldr	r2, [pc, #12]	; (8003148 <HAL_RCC_GetPCLK1Freq+0x24>)
 800313a:	5cd3      	ldrb	r3, [r2, r3]
 800313c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003140:	4618      	mov	r0, r3
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40023800 	.word	0x40023800
 8003148:	08006468 	.word	0x08006468

0800314c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003150:	f7ff ffdc 	bl	800310c <HAL_RCC_GetHCLKFreq>
 8003154:	4601      	mov	r1, r0
 8003156:	4b05      	ldr	r3, [pc, #20]	; (800316c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	0b5b      	lsrs	r3, r3, #13
 800315c:	f003 0307 	and.w	r3, r3, #7
 8003160:	4a03      	ldr	r2, [pc, #12]	; (8003170 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003162:	5cd3      	ldrb	r3, [r2, r3]
 8003164:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003168:	4618      	mov	r0, r3
 800316a:	bd80      	pop	{r7, pc}
 800316c:	40023800 	.word	0x40023800
 8003170:	08006468 	.word	0x08006468

08003174 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003176:	b087      	sub	sp, #28
 8003178:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800317a:	2300      	movs	r3, #0
 800317c:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800317e:	2300      	movs	r3, #0
 8003180:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8003182:	2300      	movs	r3, #0
 8003184:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8003186:	2300      	movs	r3, #0
 8003188:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800318a:	2300      	movs	r3, #0
 800318c:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800318e:	4bc6      	ldr	r3, [pc, #792]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 030c 	and.w	r3, r3, #12
 8003196:	2b0c      	cmp	r3, #12
 8003198:	f200 817e 	bhi.w	8003498 <HAL_RCC_GetSysClockFreq+0x324>
 800319c:	a201      	add	r2, pc, #4	; (adr r2, 80031a4 <HAL_RCC_GetSysClockFreq+0x30>)
 800319e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a2:	bf00      	nop
 80031a4:	080031d9 	.word	0x080031d9
 80031a8:	08003499 	.word	0x08003499
 80031ac:	08003499 	.word	0x08003499
 80031b0:	08003499 	.word	0x08003499
 80031b4:	080031df 	.word	0x080031df
 80031b8:	08003499 	.word	0x08003499
 80031bc:	08003499 	.word	0x08003499
 80031c0:	08003499 	.word	0x08003499
 80031c4:	080031e5 	.word	0x080031e5
 80031c8:	08003499 	.word	0x08003499
 80031cc:	08003499 	.word	0x08003499
 80031d0:	08003499 	.word	0x08003499
 80031d4:	08003341 	.word	0x08003341
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031d8:	4bb4      	ldr	r3, [pc, #720]	; (80034ac <HAL_RCC_GetSysClockFreq+0x338>)
 80031da:	613b      	str	r3, [r7, #16]
       break;
 80031dc:	e15f      	b.n	800349e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031de:	4bb4      	ldr	r3, [pc, #720]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x33c>)
 80031e0:	613b      	str	r3, [r7, #16]
      break;
 80031e2:	e15c      	b.n	800349e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031e4:	4bb0      	ldr	r3, [pc, #704]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031ec:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031ee:	4bae      	ldr	r3, [pc, #696]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d04a      	beq.n	8003290 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031fa:	4bab      	ldr	r3, [pc, #684]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	099b      	lsrs	r3, r3, #6
 8003200:	f04f 0400 	mov.w	r4, #0
 8003204:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003208:	f04f 0200 	mov.w	r2, #0
 800320c:	ea03 0501 	and.w	r5, r3, r1
 8003210:	ea04 0602 	and.w	r6, r4, r2
 8003214:	4629      	mov	r1, r5
 8003216:	4632      	mov	r2, r6
 8003218:	f04f 0300 	mov.w	r3, #0
 800321c:	f04f 0400 	mov.w	r4, #0
 8003220:	0154      	lsls	r4, r2, #5
 8003222:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003226:	014b      	lsls	r3, r1, #5
 8003228:	4619      	mov	r1, r3
 800322a:	4622      	mov	r2, r4
 800322c:	1b49      	subs	r1, r1, r5
 800322e:	eb62 0206 	sbc.w	r2, r2, r6
 8003232:	f04f 0300 	mov.w	r3, #0
 8003236:	f04f 0400 	mov.w	r4, #0
 800323a:	0194      	lsls	r4, r2, #6
 800323c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003240:	018b      	lsls	r3, r1, #6
 8003242:	1a5b      	subs	r3, r3, r1
 8003244:	eb64 0402 	sbc.w	r4, r4, r2
 8003248:	f04f 0100 	mov.w	r1, #0
 800324c:	f04f 0200 	mov.w	r2, #0
 8003250:	00e2      	lsls	r2, r4, #3
 8003252:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003256:	00d9      	lsls	r1, r3, #3
 8003258:	460b      	mov	r3, r1
 800325a:	4614      	mov	r4, r2
 800325c:	195b      	adds	r3, r3, r5
 800325e:	eb44 0406 	adc.w	r4, r4, r6
 8003262:	f04f 0100 	mov.w	r1, #0
 8003266:	f04f 0200 	mov.w	r2, #0
 800326a:	0262      	lsls	r2, r4, #9
 800326c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003270:	0259      	lsls	r1, r3, #9
 8003272:	460b      	mov	r3, r1
 8003274:	4614      	mov	r4, r2
 8003276:	4618      	mov	r0, r3
 8003278:	4621      	mov	r1, r4
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f04f 0400 	mov.w	r4, #0
 8003280:	461a      	mov	r2, r3
 8003282:	4623      	mov	r3, r4
 8003284:	f7fd fcba 	bl	8000bfc <__aeabi_uldivmod>
 8003288:	4603      	mov	r3, r0
 800328a:	460c      	mov	r4, r1
 800328c:	617b      	str	r3, [r7, #20]
 800328e:	e049      	b.n	8003324 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003290:	4b85      	ldr	r3, [pc, #532]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	099b      	lsrs	r3, r3, #6
 8003296:	f04f 0400 	mov.w	r4, #0
 800329a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800329e:	f04f 0200 	mov.w	r2, #0
 80032a2:	ea03 0501 	and.w	r5, r3, r1
 80032a6:	ea04 0602 	and.w	r6, r4, r2
 80032aa:	4629      	mov	r1, r5
 80032ac:	4632      	mov	r2, r6
 80032ae:	f04f 0300 	mov.w	r3, #0
 80032b2:	f04f 0400 	mov.w	r4, #0
 80032b6:	0154      	lsls	r4, r2, #5
 80032b8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80032bc:	014b      	lsls	r3, r1, #5
 80032be:	4619      	mov	r1, r3
 80032c0:	4622      	mov	r2, r4
 80032c2:	1b49      	subs	r1, r1, r5
 80032c4:	eb62 0206 	sbc.w	r2, r2, r6
 80032c8:	f04f 0300 	mov.w	r3, #0
 80032cc:	f04f 0400 	mov.w	r4, #0
 80032d0:	0194      	lsls	r4, r2, #6
 80032d2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80032d6:	018b      	lsls	r3, r1, #6
 80032d8:	1a5b      	subs	r3, r3, r1
 80032da:	eb64 0402 	sbc.w	r4, r4, r2
 80032de:	f04f 0100 	mov.w	r1, #0
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	00e2      	lsls	r2, r4, #3
 80032e8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80032ec:	00d9      	lsls	r1, r3, #3
 80032ee:	460b      	mov	r3, r1
 80032f0:	4614      	mov	r4, r2
 80032f2:	195b      	adds	r3, r3, r5
 80032f4:	eb44 0406 	adc.w	r4, r4, r6
 80032f8:	f04f 0100 	mov.w	r1, #0
 80032fc:	f04f 0200 	mov.w	r2, #0
 8003300:	02a2      	lsls	r2, r4, #10
 8003302:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003306:	0299      	lsls	r1, r3, #10
 8003308:	460b      	mov	r3, r1
 800330a:	4614      	mov	r4, r2
 800330c:	4618      	mov	r0, r3
 800330e:	4621      	mov	r1, r4
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f04f 0400 	mov.w	r4, #0
 8003316:	461a      	mov	r2, r3
 8003318:	4623      	mov	r3, r4
 800331a:	f7fd fc6f 	bl	8000bfc <__aeabi_uldivmod>
 800331e:	4603      	mov	r3, r0
 8003320:	460c      	mov	r4, r1
 8003322:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003324:	4b60      	ldr	r3, [pc, #384]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	0c1b      	lsrs	r3, r3, #16
 800332a:	f003 0303 	and.w	r3, r3, #3
 800332e:	3301      	adds	r3, #1
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8003334:	697a      	ldr	r2, [r7, #20]
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	fbb2 f3f3 	udiv	r3, r2, r3
 800333c:	613b      	str	r3, [r7, #16]
      break;
 800333e:	e0ae      	b.n	800349e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003340:	4b59      	ldr	r3, [pc, #356]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003348:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800334a:	4b57      	ldr	r3, [pc, #348]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d04a      	beq.n	80033ec <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003356:	4b54      	ldr	r3, [pc, #336]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	099b      	lsrs	r3, r3, #6
 800335c:	f04f 0400 	mov.w	r4, #0
 8003360:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003364:	f04f 0200 	mov.w	r2, #0
 8003368:	ea03 0501 	and.w	r5, r3, r1
 800336c:	ea04 0602 	and.w	r6, r4, r2
 8003370:	4629      	mov	r1, r5
 8003372:	4632      	mov	r2, r6
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	f04f 0400 	mov.w	r4, #0
 800337c:	0154      	lsls	r4, r2, #5
 800337e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003382:	014b      	lsls	r3, r1, #5
 8003384:	4619      	mov	r1, r3
 8003386:	4622      	mov	r2, r4
 8003388:	1b49      	subs	r1, r1, r5
 800338a:	eb62 0206 	sbc.w	r2, r2, r6
 800338e:	f04f 0300 	mov.w	r3, #0
 8003392:	f04f 0400 	mov.w	r4, #0
 8003396:	0194      	lsls	r4, r2, #6
 8003398:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800339c:	018b      	lsls	r3, r1, #6
 800339e:	1a5b      	subs	r3, r3, r1
 80033a0:	eb64 0402 	sbc.w	r4, r4, r2
 80033a4:	f04f 0100 	mov.w	r1, #0
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	00e2      	lsls	r2, r4, #3
 80033ae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80033b2:	00d9      	lsls	r1, r3, #3
 80033b4:	460b      	mov	r3, r1
 80033b6:	4614      	mov	r4, r2
 80033b8:	195b      	adds	r3, r3, r5
 80033ba:	eb44 0406 	adc.w	r4, r4, r6
 80033be:	f04f 0100 	mov.w	r1, #0
 80033c2:	f04f 0200 	mov.w	r2, #0
 80033c6:	0262      	lsls	r2, r4, #9
 80033c8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80033cc:	0259      	lsls	r1, r3, #9
 80033ce:	460b      	mov	r3, r1
 80033d0:	4614      	mov	r4, r2
 80033d2:	4618      	mov	r0, r3
 80033d4:	4621      	mov	r1, r4
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f04f 0400 	mov.w	r4, #0
 80033dc:	461a      	mov	r2, r3
 80033de:	4623      	mov	r3, r4
 80033e0:	f7fd fc0c 	bl	8000bfc <__aeabi_uldivmod>
 80033e4:	4603      	mov	r3, r0
 80033e6:	460c      	mov	r4, r1
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	e049      	b.n	8003480 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033ec:	4b2e      	ldr	r3, [pc, #184]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	099b      	lsrs	r3, r3, #6
 80033f2:	f04f 0400 	mov.w	r4, #0
 80033f6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	ea03 0501 	and.w	r5, r3, r1
 8003402:	ea04 0602 	and.w	r6, r4, r2
 8003406:	4629      	mov	r1, r5
 8003408:	4632      	mov	r2, r6
 800340a:	f04f 0300 	mov.w	r3, #0
 800340e:	f04f 0400 	mov.w	r4, #0
 8003412:	0154      	lsls	r4, r2, #5
 8003414:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003418:	014b      	lsls	r3, r1, #5
 800341a:	4619      	mov	r1, r3
 800341c:	4622      	mov	r2, r4
 800341e:	1b49      	subs	r1, r1, r5
 8003420:	eb62 0206 	sbc.w	r2, r2, r6
 8003424:	f04f 0300 	mov.w	r3, #0
 8003428:	f04f 0400 	mov.w	r4, #0
 800342c:	0194      	lsls	r4, r2, #6
 800342e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003432:	018b      	lsls	r3, r1, #6
 8003434:	1a5b      	subs	r3, r3, r1
 8003436:	eb64 0402 	sbc.w	r4, r4, r2
 800343a:	f04f 0100 	mov.w	r1, #0
 800343e:	f04f 0200 	mov.w	r2, #0
 8003442:	00e2      	lsls	r2, r4, #3
 8003444:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003448:	00d9      	lsls	r1, r3, #3
 800344a:	460b      	mov	r3, r1
 800344c:	4614      	mov	r4, r2
 800344e:	195b      	adds	r3, r3, r5
 8003450:	eb44 0406 	adc.w	r4, r4, r6
 8003454:	f04f 0100 	mov.w	r1, #0
 8003458:	f04f 0200 	mov.w	r2, #0
 800345c:	02a2      	lsls	r2, r4, #10
 800345e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003462:	0299      	lsls	r1, r3, #10
 8003464:	460b      	mov	r3, r1
 8003466:	4614      	mov	r4, r2
 8003468:	4618      	mov	r0, r3
 800346a:	4621      	mov	r1, r4
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f04f 0400 	mov.w	r4, #0
 8003472:	461a      	mov	r2, r3
 8003474:	4623      	mov	r3, r4
 8003476:	f7fd fbc1 	bl	8000bfc <__aeabi_uldivmod>
 800347a:	4603      	mov	r3, r0
 800347c:	460c      	mov	r4, r1
 800347e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003480:	4b09      	ldr	r3, [pc, #36]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	0f1b      	lsrs	r3, r3, #28
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	fbb2 f3f3 	udiv	r3, r2, r3
 8003494:	613b      	str	r3, [r7, #16]
      break;
 8003496:	e002      	b.n	800349e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003498:	4b04      	ldr	r3, [pc, #16]	; (80034ac <HAL_RCC_GetSysClockFreq+0x338>)
 800349a:	613b      	str	r3, [r7, #16]
      break;
 800349c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800349e:	693b      	ldr	r3, [r7, #16]
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	371c      	adds	r7, #28
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034a8:	40023800 	.word	0x40023800
 80034ac:	00f42400 	.word	0x00f42400
 80034b0:	007a1200 	.word	0x007a1200

080034b4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034bc:	2300      	movs	r3, #0
 80034be:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 8083 	beq.w	80035d4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80034ce:	4b95      	ldr	r3, [pc, #596]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f003 030c 	and.w	r3, r3, #12
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d019      	beq.n	800350e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034da:	4b92      	ldr	r3, [pc, #584]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d106      	bne.n	80034f4 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034e6:	4b8f      	ldr	r3, [pc, #572]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034f2:	d00c      	beq.n	800350e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034f4:	4b8b      	ldr	r3, [pc, #556]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034fc:	2b0c      	cmp	r3, #12
 80034fe:	d112      	bne.n	8003526 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003500:	4b88      	ldr	r3, [pc, #544]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003508:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800350c:	d10b      	bne.n	8003526 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800350e:	4b85      	ldr	r3, [pc, #532]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d05b      	beq.n	80035d2 <HAL_RCC_OscConfig+0x11e>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d157      	bne.n	80035d2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e216      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800352e:	d106      	bne.n	800353e <HAL_RCC_OscConfig+0x8a>
 8003530:	4b7c      	ldr	r3, [pc, #496]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a7b      	ldr	r2, [pc, #492]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003536:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800353a:	6013      	str	r3, [r2, #0]
 800353c:	e01d      	b.n	800357a <HAL_RCC_OscConfig+0xc6>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003546:	d10c      	bne.n	8003562 <HAL_RCC_OscConfig+0xae>
 8003548:	4b76      	ldr	r3, [pc, #472]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a75      	ldr	r2, [pc, #468]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 800354e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	4b73      	ldr	r3, [pc, #460]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a72      	ldr	r2, [pc, #456]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 800355a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800355e:	6013      	str	r3, [r2, #0]
 8003560:	e00b      	b.n	800357a <HAL_RCC_OscConfig+0xc6>
 8003562:	4b70      	ldr	r3, [pc, #448]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a6f      	ldr	r2, [pc, #444]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003568:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800356c:	6013      	str	r3, [r2, #0]
 800356e:	4b6d      	ldr	r3, [pc, #436]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a6c      	ldr	r2, [pc, #432]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003574:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003578:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d013      	beq.n	80035aa <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003582:	f7fe fbc5 	bl	8001d10 <HAL_GetTick>
 8003586:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003588:	e008      	b.n	800359c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800358a:	f7fe fbc1 	bl	8001d10 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	2b64      	cmp	r3, #100	; 0x64
 8003596:	d901      	bls.n	800359c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e1db      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800359c:	4b61      	ldr	r3, [pc, #388]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d0f0      	beq.n	800358a <HAL_RCC_OscConfig+0xd6>
 80035a8:	e014      	b.n	80035d4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035aa:	f7fe fbb1 	bl	8001d10 <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035b2:	f7fe fbad 	bl	8001d10 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b64      	cmp	r3, #100	; 0x64
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e1c7      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035c4:	4b57      	ldr	r3, [pc, #348]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1f0      	bne.n	80035b2 <HAL_RCC_OscConfig+0xfe>
 80035d0:	e000      	b.n	80035d4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d06f      	beq.n	80036c0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80035e0:	4b50      	ldr	r3, [pc, #320]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f003 030c 	and.w	r3, r3, #12
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d017      	beq.n	800361c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80035ec:	4b4d      	ldr	r3, [pc, #308]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80035f4:	2b08      	cmp	r3, #8
 80035f6:	d105      	bne.n	8003604 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80035f8:	4b4a      	ldr	r3, [pc, #296]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00b      	beq.n	800361c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003604:	4b47      	ldr	r3, [pc, #284]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800360c:	2b0c      	cmp	r3, #12
 800360e:	d11c      	bne.n	800364a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003610:	4b44      	ldr	r3, [pc, #272]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d116      	bne.n	800364a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800361c:	4b41      	ldr	r3, [pc, #260]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0302 	and.w	r3, r3, #2
 8003624:	2b00      	cmp	r3, #0
 8003626:	d005      	beq.n	8003634 <HAL_RCC_OscConfig+0x180>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d001      	beq.n	8003634 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e18f      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003634:	4b3b      	ldr	r3, [pc, #236]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	00db      	lsls	r3, r3, #3
 8003642:	4938      	ldr	r1, [pc, #224]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003644:	4313      	orrs	r3, r2
 8003646:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003648:	e03a      	b.n	80036c0 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d020      	beq.n	8003694 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003652:	4b35      	ldr	r3, [pc, #212]	; (8003728 <HAL_RCC_OscConfig+0x274>)
 8003654:	2201      	movs	r2, #1
 8003656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003658:	f7fe fb5a 	bl	8001d10 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003660:	f7fe fb56 	bl	8001d10 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e170      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003672:	4b2c      	ldr	r3, [pc, #176]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d0f0      	beq.n	8003660 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800367e:	4b29      	ldr	r3, [pc, #164]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4925      	ldr	r1, [pc, #148]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 800368e:	4313      	orrs	r3, r2
 8003690:	600b      	str	r3, [r1, #0]
 8003692:	e015      	b.n	80036c0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003694:	4b24      	ldr	r3, [pc, #144]	; (8003728 <HAL_RCC_OscConfig+0x274>)
 8003696:	2200      	movs	r2, #0
 8003698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800369a:	f7fe fb39 	bl	8001d10 <HAL_GetTick>
 800369e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a0:	e008      	b.n	80036b4 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036a2:	f7fe fb35 	bl	8001d10 <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d901      	bls.n	80036b4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e14f      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036b4:	4b1b      	ldr	r3, [pc, #108]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0302 	and.w	r3, r3, #2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d1f0      	bne.n	80036a2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0308 	and.w	r3, r3, #8
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d037      	beq.n	800373c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d016      	beq.n	8003702 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036d4:	4b15      	ldr	r3, [pc, #84]	; (800372c <HAL_RCC_OscConfig+0x278>)
 80036d6:	2201      	movs	r2, #1
 80036d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036da:	f7fe fb19 	bl	8001d10 <HAL_GetTick>
 80036de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e0:	e008      	b.n	80036f4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036e2:	f7fe fb15 	bl	8001d10 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d901      	bls.n	80036f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e12f      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036f4:	4b0b      	ldr	r3, [pc, #44]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 80036f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0f0      	beq.n	80036e2 <HAL_RCC_OscConfig+0x22e>
 8003700:	e01c      	b.n	800373c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003702:	4b0a      	ldr	r3, [pc, #40]	; (800372c <HAL_RCC_OscConfig+0x278>)
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003708:	f7fe fb02 	bl	8001d10 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800370e:	e00f      	b.n	8003730 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003710:	f7fe fafe 	bl	8001d10 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d908      	bls.n	8003730 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e118      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
 8003722:	bf00      	nop
 8003724:	40023800 	.word	0x40023800
 8003728:	42470000 	.word	0x42470000
 800372c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003730:	4b8a      	ldr	r3, [pc, #552]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d1e9      	bne.n	8003710 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0304 	and.w	r3, r3, #4
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 8097 	beq.w	8003878 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800374a:	2300      	movs	r3, #0
 800374c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800374e:	4b83      	ldr	r3, [pc, #524]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10f      	bne.n	800377a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]
 800375e:	4b7f      	ldr	r3, [pc, #508]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	4a7e      	ldr	r2, [pc, #504]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003768:	6413      	str	r3, [r2, #64]	; 0x40
 800376a:	4b7c      	ldr	r3, [pc, #496]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003772:	60fb      	str	r3, [r7, #12]
 8003774:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003776:	2301      	movs	r3, #1
 8003778:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377a:	4b79      	ldr	r3, [pc, #484]	; (8003960 <HAL_RCC_OscConfig+0x4ac>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003782:	2b00      	cmp	r3, #0
 8003784:	d118      	bne.n	80037b8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003786:	4b76      	ldr	r3, [pc, #472]	; (8003960 <HAL_RCC_OscConfig+0x4ac>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a75      	ldr	r2, [pc, #468]	; (8003960 <HAL_RCC_OscConfig+0x4ac>)
 800378c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003792:	f7fe fabd 	bl	8001d10 <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379a:	f7fe fab9 	bl	8001d10 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e0d3      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ac:	4b6c      	ldr	r3, [pc, #432]	; (8003960 <HAL_RCC_OscConfig+0x4ac>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0f0      	beq.n	800379a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d106      	bne.n	80037ce <HAL_RCC_OscConfig+0x31a>
 80037c0:	4b66      	ldr	r3, [pc, #408]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80037c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c4:	4a65      	ldr	r2, [pc, #404]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	6713      	str	r3, [r2, #112]	; 0x70
 80037cc:	e01c      	b.n	8003808 <HAL_RCC_OscConfig+0x354>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	2b05      	cmp	r3, #5
 80037d4:	d10c      	bne.n	80037f0 <HAL_RCC_OscConfig+0x33c>
 80037d6:	4b61      	ldr	r3, [pc, #388]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80037d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037da:	4a60      	ldr	r2, [pc, #384]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80037dc:	f043 0304 	orr.w	r3, r3, #4
 80037e0:	6713      	str	r3, [r2, #112]	; 0x70
 80037e2:	4b5e      	ldr	r3, [pc, #376]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80037e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e6:	4a5d      	ldr	r2, [pc, #372]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80037e8:	f043 0301 	orr.w	r3, r3, #1
 80037ec:	6713      	str	r3, [r2, #112]	; 0x70
 80037ee:	e00b      	b.n	8003808 <HAL_RCC_OscConfig+0x354>
 80037f0:	4b5a      	ldr	r3, [pc, #360]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80037f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037f4:	4a59      	ldr	r2, [pc, #356]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80037f6:	f023 0301 	bic.w	r3, r3, #1
 80037fa:	6713      	str	r3, [r2, #112]	; 0x70
 80037fc:	4b57      	ldr	r3, [pc, #348]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80037fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003800:	4a56      	ldr	r2, [pc, #344]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003802:	f023 0304 	bic.w	r3, r3, #4
 8003806:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d015      	beq.n	800383c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003810:	f7fe fa7e 	bl	8001d10 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003816:	e00a      	b.n	800382e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003818:	f7fe fa7a 	bl	8001d10 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	f241 3288 	movw	r2, #5000	; 0x1388
 8003826:	4293      	cmp	r3, r2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e092      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800382e:	4b4b      	ldr	r3, [pc, #300]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d0ee      	beq.n	8003818 <HAL_RCC_OscConfig+0x364>
 800383a:	e014      	b.n	8003866 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800383c:	f7fe fa68 	bl	8001d10 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003842:	e00a      	b.n	800385a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003844:	f7fe fa64 	bl	8001d10 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003852:	4293      	cmp	r3, r2
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e07c      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800385a:	4b40      	ldr	r3, [pc, #256]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 800385c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d1ee      	bne.n	8003844 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003866:	7dfb      	ldrb	r3, [r7, #23]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d105      	bne.n	8003878 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800386c:	4b3b      	ldr	r3, [pc, #236]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 800386e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003870:	4a3a      	ldr	r2, [pc, #232]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003872:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003876:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d068      	beq.n	8003952 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003880:	4b36      	ldr	r3, [pc, #216]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f003 030c 	and.w	r3, r3, #12
 8003888:	2b08      	cmp	r3, #8
 800388a:	d060      	beq.n	800394e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	2b02      	cmp	r3, #2
 8003892:	d145      	bne.n	8003920 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003894:	4b33      	ldr	r3, [pc, #204]	; (8003964 <HAL_RCC_OscConfig+0x4b0>)
 8003896:	2200      	movs	r2, #0
 8003898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389a:	f7fe fa39 	bl	8001d10 <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038a0:	e008      	b.n	80038b4 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038a2:	f7fe fa35 	bl	8001d10 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e04f      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038b4:	4b29      	ldr	r3, [pc, #164]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1f0      	bne.n	80038a2 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	69da      	ldr	r2, [r3, #28]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a1b      	ldr	r3, [r3, #32]
 80038c8:	431a      	orrs	r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ce:	019b      	lsls	r3, r3, #6
 80038d0:	431a      	orrs	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d6:	085b      	lsrs	r3, r3, #1
 80038d8:	3b01      	subs	r3, #1
 80038da:	041b      	lsls	r3, r3, #16
 80038dc:	431a      	orrs	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e2:	061b      	lsls	r3, r3, #24
 80038e4:	431a      	orrs	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	071b      	lsls	r3, r3, #28
 80038ec:	491b      	ldr	r1, [pc, #108]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038f2:	4b1c      	ldr	r3, [pc, #112]	; (8003964 <HAL_RCC_OscConfig+0x4b0>)
 80038f4:	2201      	movs	r2, #1
 80038f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f8:	f7fe fa0a 	bl	8001d10 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003900:	f7fe fa06 	bl	8001d10 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e020      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003912:	4b12      	ldr	r3, [pc, #72]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d0f0      	beq.n	8003900 <HAL_RCC_OscConfig+0x44c>
 800391e:	e018      	b.n	8003952 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003920:	4b10      	ldr	r3, [pc, #64]	; (8003964 <HAL_RCC_OscConfig+0x4b0>)
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003926:	f7fe f9f3 	bl	8001d10 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800392c:	e008      	b.n	8003940 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800392e:	f7fe f9ef 	bl	8001d10 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d901      	bls.n	8003940 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e009      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003940:	4b06      	ldr	r3, [pc, #24]	; (800395c <HAL_RCC_OscConfig+0x4a8>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1f0      	bne.n	800392e <HAL_RCC_OscConfig+0x47a>
 800394c:	e001      	b.n	8003952 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e000      	b.n	8003954 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3718      	adds	r7, #24
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	40023800 	.word	0x40023800
 8003960:	40007000 	.word	0x40007000
 8003964:	42470060 	.word	0x42470060

08003968 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e01d      	b.n	80039b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d106      	bne.n	8003994 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7fe f816 	bl	80019c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	3304      	adds	r3, #4
 80039a4:	4619      	mov	r1, r3
 80039a6:	4610      	mov	r0, r2
 80039a8:	f000 fa64 	bl	8003e74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80039be:	b480      	push	{r7}
 80039c0:	b085      	sub	sp, #20
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2202      	movs	r2, #2
 80039ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2b06      	cmp	r3, #6
 80039de:	d007      	beq.n	80039f0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f042 0201 	orr.w	r2, r2, #1
 80039ee:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3714      	adds	r7, #20
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr

08003a06 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2202      	movs	r2, #2
 8003a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6a1a      	ldr	r2, [r3, #32]
 8003a1c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10f      	bne.n	8003a46 <HAL_TIM_Base_Stop+0x40>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6a1a      	ldr	r2, [r3, #32]
 8003a2c:	f240 4344 	movw	r3, #1092	; 0x444
 8003a30:	4013      	ands	r3, r2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d107      	bne.n	8003a46 <HAL_TIM_Base_Stop+0x40>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 0201 	bic.w	r2, r2, #1
 8003a44:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	68da      	ldr	r2, [r3, #12]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f042 0201 	orr.w	r2, r2, #1
 8003a72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f003 0307 	and.w	r3, r3, #7
 8003a7e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2b06      	cmp	r3, #6
 8003a84:	d007      	beq.n	8003a96 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f042 0201 	orr.w	r2, r2, #1
 8003a94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3714      	adds	r7, #20
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d122      	bne.n	8003b00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d11b      	bne.n	8003b00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f06f 0202 	mvn.w	r2, #2
 8003ad0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	f003 0303 	and.w	r3, r3, #3
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f9a5 	bl	8003e36 <HAL_TIM_IC_CaptureCallback>
 8003aec:	e005      	b.n	8003afa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 f997 	bl	8003e22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 f9a8 	bl	8003e4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	f003 0304 	and.w	r3, r3, #4
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d122      	bne.n	8003b54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b04      	cmp	r3, #4
 8003b1a:	d11b      	bne.n	8003b54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f06f 0204 	mvn.w	r2, #4
 8003b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2202      	movs	r2, #2
 8003b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f97b 	bl	8003e36 <HAL_TIM_IC_CaptureCallback>
 8003b40:	e005      	b.n	8003b4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f96d 	bl	8003e22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 f97e 	bl	8003e4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d122      	bne.n	8003ba8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	f003 0308 	and.w	r3, r3, #8
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d11b      	bne.n	8003ba8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f06f 0208 	mvn.w	r2, #8
 8003b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2204      	movs	r2, #4
 8003b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	f003 0303 	and.w	r3, r3, #3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f951 	bl	8003e36 <HAL_TIM_IC_CaptureCallback>
 8003b94:	e005      	b.n	8003ba2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 f943 	bl	8003e22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 f954 	bl	8003e4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	2b10      	cmp	r3, #16
 8003bb4:	d122      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f003 0310 	and.w	r3, r3, #16
 8003bc0:	2b10      	cmp	r3, #16
 8003bc2:	d11b      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f06f 0210 	mvn.w	r2, #16
 8003bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2208      	movs	r2, #8
 8003bd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 f927 	bl	8003e36 <HAL_TIM_IC_CaptureCallback>
 8003be8:	e005      	b.n	8003bf6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f919 	bl	8003e22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 f92a 	bl	8003e4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d10e      	bne.n	8003c28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d107      	bne.n	8003c28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f06f 0201 	mvn.w	r2, #1
 8003c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fd fdfc 	bl	8001820 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c32:	2b80      	cmp	r3, #128	; 0x80
 8003c34:	d10e      	bne.n	8003c54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c40:	2b80      	cmp	r3, #128	; 0x80
 8003c42:	d107      	bne.n	8003c54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 fad0 	bl	80041f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c5e:	2b40      	cmp	r3, #64	; 0x40
 8003c60:	d10e      	bne.n	8003c80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c6c:	2b40      	cmp	r3, #64	; 0x40
 8003c6e:	d107      	bne.n	8003c80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f8ef 	bl	8003e5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	f003 0320 	and.w	r3, r3, #32
 8003c8a:	2b20      	cmp	r3, #32
 8003c8c:	d10e      	bne.n	8003cac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	f003 0320 	and.w	r3, r3, #32
 8003c98:	2b20      	cmp	r3, #32
 8003c9a:	d107      	bne.n	8003cac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f06f 0220 	mvn.w	r2, #32
 8003ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 fa9a 	bl	80041e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cac:	bf00      	nop
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d101      	bne.n	8003ccc <HAL_TIM_ConfigClockSource+0x18>
 8003cc8:	2302      	movs	r3, #2
 8003cca:	e0a6      	b.n	8003e1a <HAL_TIM_ConfigClockSource+0x166>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003cea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cf2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68fa      	ldr	r2, [r7, #12]
 8003cfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b40      	cmp	r3, #64	; 0x40
 8003d02:	d067      	beq.n	8003dd4 <HAL_TIM_ConfigClockSource+0x120>
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d80b      	bhi.n	8003d20 <HAL_TIM_ConfigClockSource+0x6c>
 8003d08:	2b10      	cmp	r3, #16
 8003d0a:	d073      	beq.n	8003df4 <HAL_TIM_ConfigClockSource+0x140>
 8003d0c:	2b10      	cmp	r3, #16
 8003d0e:	d802      	bhi.n	8003d16 <HAL_TIM_ConfigClockSource+0x62>
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d06f      	beq.n	8003df4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003d14:	e078      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d16:	2b20      	cmp	r3, #32
 8003d18:	d06c      	beq.n	8003df4 <HAL_TIM_ConfigClockSource+0x140>
 8003d1a:	2b30      	cmp	r3, #48	; 0x30
 8003d1c:	d06a      	beq.n	8003df4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003d1e:	e073      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d20:	2b70      	cmp	r3, #112	; 0x70
 8003d22:	d00d      	beq.n	8003d40 <HAL_TIM_ConfigClockSource+0x8c>
 8003d24:	2b70      	cmp	r3, #112	; 0x70
 8003d26:	d804      	bhi.n	8003d32 <HAL_TIM_ConfigClockSource+0x7e>
 8003d28:	2b50      	cmp	r3, #80	; 0x50
 8003d2a:	d033      	beq.n	8003d94 <HAL_TIM_ConfigClockSource+0xe0>
 8003d2c:	2b60      	cmp	r3, #96	; 0x60
 8003d2e:	d041      	beq.n	8003db4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003d30:	e06a      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d36:	d066      	beq.n	8003e06 <HAL_TIM_ConfigClockSource+0x152>
 8003d38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d3c:	d017      	beq.n	8003d6e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003d3e:	e063      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6818      	ldr	r0, [r3, #0]
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	6899      	ldr	r1, [r3, #8]
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685a      	ldr	r2, [r3, #4]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	f000 f9aa 	bl	80040a8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d62:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	609a      	str	r2, [r3, #8]
      break;
 8003d6c:	e04c      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6818      	ldr	r0, [r3, #0]
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	6899      	ldr	r1, [r3, #8]
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685a      	ldr	r2, [r3, #4]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	f000 f993 	bl	80040a8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689a      	ldr	r2, [r3, #8]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d90:	609a      	str	r2, [r3, #8]
      break;
 8003d92:	e039      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6818      	ldr	r0, [r3, #0]
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	6859      	ldr	r1, [r3, #4]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	461a      	mov	r2, r3
 8003da2:	f000 f907 	bl	8003fb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2150      	movs	r1, #80	; 0x50
 8003dac:	4618      	mov	r0, r3
 8003dae:	f000 f960 	bl	8004072 <TIM_ITRx_SetConfig>
      break;
 8003db2:	e029      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6818      	ldr	r0, [r3, #0]
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	6859      	ldr	r1, [r3, #4]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	f000 f926 	bl	8004012 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2160      	movs	r1, #96	; 0x60
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f000 f950 	bl	8004072 <TIM_ITRx_SetConfig>
      break;
 8003dd2:	e019      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6818      	ldr	r0, [r3, #0]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	6859      	ldr	r1, [r3, #4]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	461a      	mov	r2, r3
 8003de2:	f000 f8e7 	bl	8003fb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2140      	movs	r1, #64	; 0x40
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 f940 	bl	8004072 <TIM_ITRx_SetConfig>
      break;
 8003df2:	e009      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	f000 f937 	bl	8004072 <TIM_ITRx_SetConfig>
      break;
 8003e04:	e000      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003e06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr

08003e4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b083      	sub	sp, #12
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
	...

08003e74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b085      	sub	sp, #20
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a40      	ldr	r2, [pc, #256]	; (8003f88 <TIM_Base_SetConfig+0x114>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d013      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e92:	d00f      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a3d      	ldr	r2, [pc, #244]	; (8003f8c <TIM_Base_SetConfig+0x118>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d00b      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a3c      	ldr	r2, [pc, #240]	; (8003f90 <TIM_Base_SetConfig+0x11c>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d007      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a3b      	ldr	r2, [pc, #236]	; (8003f94 <TIM_Base_SetConfig+0x120>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d003      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a3a      	ldr	r2, [pc, #232]	; (8003f98 <TIM_Base_SetConfig+0x124>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d108      	bne.n	8003ec6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a2f      	ldr	r2, [pc, #188]	; (8003f88 <TIM_Base_SetConfig+0x114>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d02b      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed4:	d027      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a2c      	ldr	r2, [pc, #176]	; (8003f8c <TIM_Base_SetConfig+0x118>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d023      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a2b      	ldr	r2, [pc, #172]	; (8003f90 <TIM_Base_SetConfig+0x11c>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d01f      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a2a      	ldr	r2, [pc, #168]	; (8003f94 <TIM_Base_SetConfig+0x120>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d01b      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a29      	ldr	r2, [pc, #164]	; (8003f98 <TIM_Base_SetConfig+0x124>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d017      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a28      	ldr	r2, [pc, #160]	; (8003f9c <TIM_Base_SetConfig+0x128>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d013      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a27      	ldr	r2, [pc, #156]	; (8003fa0 <TIM_Base_SetConfig+0x12c>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d00f      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a26      	ldr	r2, [pc, #152]	; (8003fa4 <TIM_Base_SetConfig+0x130>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d00b      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a25      	ldr	r2, [pc, #148]	; (8003fa8 <TIM_Base_SetConfig+0x134>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d007      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a24      	ldr	r2, [pc, #144]	; (8003fac <TIM_Base_SetConfig+0x138>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d003      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a23      	ldr	r2, [pc, #140]	; (8003fb0 <TIM_Base_SetConfig+0x13c>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d108      	bne.n	8003f38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a0a      	ldr	r2, [pc, #40]	; (8003f88 <TIM_Base_SetConfig+0x114>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d003      	beq.n	8003f6c <TIM_Base_SetConfig+0xf8>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a0c      	ldr	r2, [pc, #48]	; (8003f98 <TIM_Base_SetConfig+0x124>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d103      	bne.n	8003f74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	615a      	str	r2, [r3, #20]
}
 8003f7a:	bf00      	nop
 8003f7c:	3714      	adds	r7, #20
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	40010000 	.word	0x40010000
 8003f8c:	40000400 	.word	0x40000400
 8003f90:	40000800 	.word	0x40000800
 8003f94:	40000c00 	.word	0x40000c00
 8003f98:	40010400 	.word	0x40010400
 8003f9c:	40014000 	.word	0x40014000
 8003fa0:	40014400 	.word	0x40014400
 8003fa4:	40014800 	.word	0x40014800
 8003fa8:	40001800 	.word	0x40001800
 8003fac:	40001c00 	.word	0x40001c00
 8003fb0:	40002000 	.word	0x40002000

08003fb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b087      	sub	sp, #28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	f023 0201 	bic.w	r2, r3, #1
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	011b      	lsls	r3, r3, #4
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f023 030a 	bic.w	r3, r3, #10
 8003ff0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	621a      	str	r2, [r3, #32]
}
 8004006:	bf00      	nop
 8004008:	371c      	adds	r7, #28
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004012:	b480      	push	{r7}
 8004014:	b087      	sub	sp, #28
 8004016:	af00      	add	r7, sp, #0
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	f023 0210 	bic.w	r2, r3, #16
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800403c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	031b      	lsls	r3, r3, #12
 8004042:	697a      	ldr	r2, [r7, #20]
 8004044:	4313      	orrs	r3, r2
 8004046:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800404e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	621a      	str	r2, [r3, #32]
}
 8004066:	bf00      	nop
 8004068:	371c      	adds	r7, #28
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004072:	b480      	push	{r7}
 8004074:	b085      	sub	sp, #20
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
 800407a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004088:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800408a:	683a      	ldr	r2, [r7, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4313      	orrs	r3, r2
 8004090:	f043 0307 	orr.w	r3, r3, #7
 8004094:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	609a      	str	r2, [r3, #8]
}
 800409c:	bf00      	nop
 800409e:	3714      	adds	r7, #20
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b087      	sub	sp, #28
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	607a      	str	r2, [r7, #4]
 80040b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	021a      	lsls	r2, r3, #8
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	431a      	orrs	r2, r3
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	697a      	ldr	r2, [r7, #20]
 80040da:	609a      	str	r2, [r3, #8]
}
 80040dc:	bf00      	nop
 80040de:	371c      	adds	r7, #28
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d101      	bne.n	8004100 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040fc:	2302      	movs	r3, #2
 80040fe:	e05a      	b.n	80041b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2202      	movs	r2, #2
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004126:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	4313      	orrs	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a21      	ldr	r2, [pc, #132]	; (80041c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d022      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800414c:	d01d      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a1d      	ldr	r2, [pc, #116]	; (80041c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d018      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a1b      	ldr	r2, [pc, #108]	; (80041cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d013      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a1a      	ldr	r2, [pc, #104]	; (80041d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d00e      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a18      	ldr	r2, [pc, #96]	; (80041d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d009      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a17      	ldr	r2, [pc, #92]	; (80041d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d004      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a15      	ldr	r2, [pc, #84]	; (80041dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d10c      	bne.n	80041a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004190:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	4313      	orrs	r3, r2
 800419a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3714      	adds	r7, #20
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	40010000 	.word	0x40010000
 80041c8:	40000400 	.word	0x40000400
 80041cc:	40000800 	.word	0x40000800
 80041d0:	40000c00 	.word	0x40000c00
 80041d4:	40010400 	.word	0x40010400
 80041d8:	40014000 	.word	0x40014000
 80041dc:	40001800 	.word	0x40001800

080041e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d101      	bne.n	800421a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e03f      	b.n	800429a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004220:	b2db      	uxtb	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d106      	bne.n	8004234 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f7fd fc02 	bl	8001a38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2224      	movs	r2, #36	; 0x24
 8004238:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68da      	ldr	r2, [r3, #12]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800424a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 f90b 	bl	8004468 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	691a      	ldr	r2, [r3, #16]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004260:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	695a      	ldr	r2, [r3, #20]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004270:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68da      	ldr	r2, [r3, #12]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004280:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2220      	movs	r2, #32
 800428c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2220      	movs	r2, #32
 8004294:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b088      	sub	sp, #32
 80042a6:	af02      	add	r7, sp, #8
 80042a8:	60f8      	str	r0, [r7, #12]
 80042aa:	60b9      	str	r1, [r7, #8]
 80042ac:	603b      	str	r3, [r7, #0]
 80042ae:	4613      	mov	r3, r2
 80042b0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b20      	cmp	r3, #32
 80042c0:	f040 8083 	bne.w	80043ca <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d002      	beq.n	80042d0 <HAL_UART_Transmit+0x2e>
 80042ca:	88fb      	ldrh	r3, [r7, #6]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e07b      	b.n	80043cc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d101      	bne.n	80042e2 <HAL_UART_Transmit+0x40>
 80042de:	2302      	movs	r3, #2
 80042e0:	e074      	b.n	80043cc <HAL_UART_Transmit+0x12a>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2221      	movs	r2, #33	; 0x21
 80042f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80042f8:	f7fd fd0a 	bl	8001d10 <HAL_GetTick>
 80042fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	88fa      	ldrh	r2, [r7, #6]
 8004302:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	88fa      	ldrh	r2, [r7, #6]
 8004308:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004312:	e042      	b.n	800439a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004318:	b29b      	uxth	r3, r3
 800431a:	3b01      	subs	r3, #1
 800431c:	b29a      	uxth	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800432a:	d122      	bne.n	8004372 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	9300      	str	r3, [sp, #0]
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	2200      	movs	r2, #0
 8004334:	2180      	movs	r1, #128	; 0x80
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 f84c 	bl	80043d4 <UART_WaitOnFlagUntilTimeout>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e042      	b.n	80043cc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	881b      	ldrh	r3, [r3, #0]
 800434e:	461a      	mov	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004358:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d103      	bne.n	800436a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	3302      	adds	r3, #2
 8004366:	60bb      	str	r3, [r7, #8]
 8004368:	e017      	b.n	800439a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	3301      	adds	r3, #1
 800436e:	60bb      	str	r3, [r7, #8]
 8004370:	e013      	b.n	800439a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	9300      	str	r3, [sp, #0]
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	2200      	movs	r2, #0
 800437a:	2180      	movs	r1, #128	; 0x80
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 f829 	bl	80043d4 <UART_WaitOnFlagUntilTimeout>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e01f      	b.n	80043cc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	60ba      	str	r2, [r7, #8]
 8004392:	781a      	ldrb	r2, [r3, #0]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800439e:	b29b      	uxth	r3, r3
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1b7      	bne.n	8004314 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	9300      	str	r3, [sp, #0]
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2200      	movs	r2, #0
 80043ac:	2140      	movs	r1, #64	; 0x40
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f810 	bl	80043d4 <UART_WaitOnFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e006      	b.n	80043cc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2220      	movs	r2, #32
 80043c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80043c6:	2300      	movs	r3, #0
 80043c8:	e000      	b.n	80043cc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80043ca:	2302      	movs	r3, #2
  }
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3718      	adds	r7, #24
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	603b      	str	r3, [r7, #0]
 80043e0:	4613      	mov	r3, r2
 80043e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043e4:	e02c      	b.n	8004440 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ec:	d028      	beq.n	8004440 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d007      	beq.n	8004404 <UART_WaitOnFlagUntilTimeout+0x30>
 80043f4:	f7fd fc8c 	bl	8001d10 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	429a      	cmp	r2, r3
 8004402:	d21d      	bcs.n	8004440 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004412:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	695a      	ldr	r2, [r3, #20]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f022 0201 	bic.w	r2, r2, #1
 8004422:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2220      	movs	r2, #32
 8004428:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2220      	movs	r2, #32
 8004430:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e00f      	b.n	8004460 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	4013      	ands	r3, r2
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	429a      	cmp	r2, r3
 800444e:	bf0c      	ite	eq
 8004450:	2301      	moveq	r3, #1
 8004452:	2300      	movne	r3, #0
 8004454:	b2db      	uxtb	r3, r3
 8004456:	461a      	mov	r2, r3
 8004458:	79fb      	ldrb	r3, [r7, #7]
 800445a:	429a      	cmp	r2, r3
 800445c:	d0c3      	beq.n	80043e6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800445e:	2300      	movs	r3, #0
}
 8004460:	4618      	mov	r0, r3
 8004462:	3710      	adds	r7, #16
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800446c:	b085      	sub	sp, #20
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	430a      	orrs	r2, r1
 8004486:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	69db      	ldr	r3, [r3, #28]
 800449c:	4313      	orrs	r3, r2
 800449e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80044aa:	f023 030c 	bic.w	r3, r3, #12
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	6812      	ldr	r2, [r2, #0]
 80044b2:	68f9      	ldr	r1, [r7, #12]
 80044b4:	430b      	orrs	r3, r1
 80044b6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	699a      	ldr	r2, [r3, #24]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	69db      	ldr	r3, [r3, #28]
 80044d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044d6:	f040 818b 	bne.w	80047f0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4ac1      	ldr	r2, [pc, #772]	; (80047e4 <UART_SetConfig+0x37c>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d005      	beq.n	80044f0 <UART_SetConfig+0x88>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4abf      	ldr	r2, [pc, #764]	; (80047e8 <UART_SetConfig+0x380>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	f040 80bd 	bne.w	800466a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044f0:	f7fe fe2c 	bl	800314c <HAL_RCC_GetPCLK2Freq>
 80044f4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	461d      	mov	r5, r3
 80044fa:	f04f 0600 	mov.w	r6, #0
 80044fe:	46a8      	mov	r8, r5
 8004500:	46b1      	mov	r9, r6
 8004502:	eb18 0308 	adds.w	r3, r8, r8
 8004506:	eb49 0409 	adc.w	r4, r9, r9
 800450a:	4698      	mov	r8, r3
 800450c:	46a1      	mov	r9, r4
 800450e:	eb18 0805 	adds.w	r8, r8, r5
 8004512:	eb49 0906 	adc.w	r9, r9, r6
 8004516:	f04f 0100 	mov.w	r1, #0
 800451a:	f04f 0200 	mov.w	r2, #0
 800451e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004522:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004526:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800452a:	4688      	mov	r8, r1
 800452c:	4691      	mov	r9, r2
 800452e:	eb18 0005 	adds.w	r0, r8, r5
 8004532:	eb49 0106 	adc.w	r1, r9, r6
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	461d      	mov	r5, r3
 800453c:	f04f 0600 	mov.w	r6, #0
 8004540:	196b      	adds	r3, r5, r5
 8004542:	eb46 0406 	adc.w	r4, r6, r6
 8004546:	461a      	mov	r2, r3
 8004548:	4623      	mov	r3, r4
 800454a:	f7fc fb57 	bl	8000bfc <__aeabi_uldivmod>
 800454e:	4603      	mov	r3, r0
 8004550:	460c      	mov	r4, r1
 8004552:	461a      	mov	r2, r3
 8004554:	4ba5      	ldr	r3, [pc, #660]	; (80047ec <UART_SetConfig+0x384>)
 8004556:	fba3 2302 	umull	r2, r3, r3, r2
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	461d      	mov	r5, r3
 8004564:	f04f 0600 	mov.w	r6, #0
 8004568:	46a9      	mov	r9, r5
 800456a:	46b2      	mov	sl, r6
 800456c:	eb19 0309 	adds.w	r3, r9, r9
 8004570:	eb4a 040a 	adc.w	r4, sl, sl
 8004574:	4699      	mov	r9, r3
 8004576:	46a2      	mov	sl, r4
 8004578:	eb19 0905 	adds.w	r9, r9, r5
 800457c:	eb4a 0a06 	adc.w	sl, sl, r6
 8004580:	f04f 0100 	mov.w	r1, #0
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800458c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004590:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004594:	4689      	mov	r9, r1
 8004596:	4692      	mov	sl, r2
 8004598:	eb19 0005 	adds.w	r0, r9, r5
 800459c:	eb4a 0106 	adc.w	r1, sl, r6
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	461d      	mov	r5, r3
 80045a6:	f04f 0600 	mov.w	r6, #0
 80045aa:	196b      	adds	r3, r5, r5
 80045ac:	eb46 0406 	adc.w	r4, r6, r6
 80045b0:	461a      	mov	r2, r3
 80045b2:	4623      	mov	r3, r4
 80045b4:	f7fc fb22 	bl	8000bfc <__aeabi_uldivmod>
 80045b8:	4603      	mov	r3, r0
 80045ba:	460c      	mov	r4, r1
 80045bc:	461a      	mov	r2, r3
 80045be:	4b8b      	ldr	r3, [pc, #556]	; (80047ec <UART_SetConfig+0x384>)
 80045c0:	fba3 1302 	umull	r1, r3, r3, r2
 80045c4:	095b      	lsrs	r3, r3, #5
 80045c6:	2164      	movs	r1, #100	; 0x64
 80045c8:	fb01 f303 	mul.w	r3, r1, r3
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	3332      	adds	r3, #50	; 0x32
 80045d2:	4a86      	ldr	r2, [pc, #536]	; (80047ec <UART_SetConfig+0x384>)
 80045d4:	fba2 2303 	umull	r2, r3, r2, r3
 80045d8:	095b      	lsrs	r3, r3, #5
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80045e0:	4498      	add	r8, r3
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	461d      	mov	r5, r3
 80045e6:	f04f 0600 	mov.w	r6, #0
 80045ea:	46a9      	mov	r9, r5
 80045ec:	46b2      	mov	sl, r6
 80045ee:	eb19 0309 	adds.w	r3, r9, r9
 80045f2:	eb4a 040a 	adc.w	r4, sl, sl
 80045f6:	4699      	mov	r9, r3
 80045f8:	46a2      	mov	sl, r4
 80045fa:	eb19 0905 	adds.w	r9, r9, r5
 80045fe:	eb4a 0a06 	adc.w	sl, sl, r6
 8004602:	f04f 0100 	mov.w	r1, #0
 8004606:	f04f 0200 	mov.w	r2, #0
 800460a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800460e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004612:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004616:	4689      	mov	r9, r1
 8004618:	4692      	mov	sl, r2
 800461a:	eb19 0005 	adds.w	r0, r9, r5
 800461e:	eb4a 0106 	adc.w	r1, sl, r6
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	461d      	mov	r5, r3
 8004628:	f04f 0600 	mov.w	r6, #0
 800462c:	196b      	adds	r3, r5, r5
 800462e:	eb46 0406 	adc.w	r4, r6, r6
 8004632:	461a      	mov	r2, r3
 8004634:	4623      	mov	r3, r4
 8004636:	f7fc fae1 	bl	8000bfc <__aeabi_uldivmod>
 800463a:	4603      	mov	r3, r0
 800463c:	460c      	mov	r4, r1
 800463e:	461a      	mov	r2, r3
 8004640:	4b6a      	ldr	r3, [pc, #424]	; (80047ec <UART_SetConfig+0x384>)
 8004642:	fba3 1302 	umull	r1, r3, r3, r2
 8004646:	095b      	lsrs	r3, r3, #5
 8004648:	2164      	movs	r1, #100	; 0x64
 800464a:	fb01 f303 	mul.w	r3, r1, r3
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	00db      	lsls	r3, r3, #3
 8004652:	3332      	adds	r3, #50	; 0x32
 8004654:	4a65      	ldr	r2, [pc, #404]	; (80047ec <UART_SetConfig+0x384>)
 8004656:	fba2 2303 	umull	r2, r3, r2, r3
 800465a:	095b      	lsrs	r3, r3, #5
 800465c:	f003 0207 	and.w	r2, r3, #7
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4442      	add	r2, r8
 8004666:	609a      	str	r2, [r3, #8]
 8004668:	e26f      	b.n	8004b4a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800466a:	f7fe fd5b 	bl	8003124 <HAL_RCC_GetPCLK1Freq>
 800466e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	461d      	mov	r5, r3
 8004674:	f04f 0600 	mov.w	r6, #0
 8004678:	46a8      	mov	r8, r5
 800467a:	46b1      	mov	r9, r6
 800467c:	eb18 0308 	adds.w	r3, r8, r8
 8004680:	eb49 0409 	adc.w	r4, r9, r9
 8004684:	4698      	mov	r8, r3
 8004686:	46a1      	mov	r9, r4
 8004688:	eb18 0805 	adds.w	r8, r8, r5
 800468c:	eb49 0906 	adc.w	r9, r9, r6
 8004690:	f04f 0100 	mov.w	r1, #0
 8004694:	f04f 0200 	mov.w	r2, #0
 8004698:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800469c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80046a0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80046a4:	4688      	mov	r8, r1
 80046a6:	4691      	mov	r9, r2
 80046a8:	eb18 0005 	adds.w	r0, r8, r5
 80046ac:	eb49 0106 	adc.w	r1, r9, r6
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	461d      	mov	r5, r3
 80046b6:	f04f 0600 	mov.w	r6, #0
 80046ba:	196b      	adds	r3, r5, r5
 80046bc:	eb46 0406 	adc.w	r4, r6, r6
 80046c0:	461a      	mov	r2, r3
 80046c2:	4623      	mov	r3, r4
 80046c4:	f7fc fa9a 	bl	8000bfc <__aeabi_uldivmod>
 80046c8:	4603      	mov	r3, r0
 80046ca:	460c      	mov	r4, r1
 80046cc:	461a      	mov	r2, r3
 80046ce:	4b47      	ldr	r3, [pc, #284]	; (80047ec <UART_SetConfig+0x384>)
 80046d0:	fba3 2302 	umull	r2, r3, r3, r2
 80046d4:	095b      	lsrs	r3, r3, #5
 80046d6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	461d      	mov	r5, r3
 80046de:	f04f 0600 	mov.w	r6, #0
 80046e2:	46a9      	mov	r9, r5
 80046e4:	46b2      	mov	sl, r6
 80046e6:	eb19 0309 	adds.w	r3, r9, r9
 80046ea:	eb4a 040a 	adc.w	r4, sl, sl
 80046ee:	4699      	mov	r9, r3
 80046f0:	46a2      	mov	sl, r4
 80046f2:	eb19 0905 	adds.w	r9, r9, r5
 80046f6:	eb4a 0a06 	adc.w	sl, sl, r6
 80046fa:	f04f 0100 	mov.w	r1, #0
 80046fe:	f04f 0200 	mov.w	r2, #0
 8004702:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004706:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800470a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800470e:	4689      	mov	r9, r1
 8004710:	4692      	mov	sl, r2
 8004712:	eb19 0005 	adds.w	r0, r9, r5
 8004716:	eb4a 0106 	adc.w	r1, sl, r6
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	461d      	mov	r5, r3
 8004720:	f04f 0600 	mov.w	r6, #0
 8004724:	196b      	adds	r3, r5, r5
 8004726:	eb46 0406 	adc.w	r4, r6, r6
 800472a:	461a      	mov	r2, r3
 800472c:	4623      	mov	r3, r4
 800472e:	f7fc fa65 	bl	8000bfc <__aeabi_uldivmod>
 8004732:	4603      	mov	r3, r0
 8004734:	460c      	mov	r4, r1
 8004736:	461a      	mov	r2, r3
 8004738:	4b2c      	ldr	r3, [pc, #176]	; (80047ec <UART_SetConfig+0x384>)
 800473a:	fba3 1302 	umull	r1, r3, r3, r2
 800473e:	095b      	lsrs	r3, r3, #5
 8004740:	2164      	movs	r1, #100	; 0x64
 8004742:	fb01 f303 	mul.w	r3, r1, r3
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	00db      	lsls	r3, r3, #3
 800474a:	3332      	adds	r3, #50	; 0x32
 800474c:	4a27      	ldr	r2, [pc, #156]	; (80047ec <UART_SetConfig+0x384>)
 800474e:	fba2 2303 	umull	r2, r3, r2, r3
 8004752:	095b      	lsrs	r3, r3, #5
 8004754:	005b      	lsls	r3, r3, #1
 8004756:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800475a:	4498      	add	r8, r3
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	461d      	mov	r5, r3
 8004760:	f04f 0600 	mov.w	r6, #0
 8004764:	46a9      	mov	r9, r5
 8004766:	46b2      	mov	sl, r6
 8004768:	eb19 0309 	adds.w	r3, r9, r9
 800476c:	eb4a 040a 	adc.w	r4, sl, sl
 8004770:	4699      	mov	r9, r3
 8004772:	46a2      	mov	sl, r4
 8004774:	eb19 0905 	adds.w	r9, r9, r5
 8004778:	eb4a 0a06 	adc.w	sl, sl, r6
 800477c:	f04f 0100 	mov.w	r1, #0
 8004780:	f04f 0200 	mov.w	r2, #0
 8004784:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004788:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800478c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004790:	4689      	mov	r9, r1
 8004792:	4692      	mov	sl, r2
 8004794:	eb19 0005 	adds.w	r0, r9, r5
 8004798:	eb4a 0106 	adc.w	r1, sl, r6
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	461d      	mov	r5, r3
 80047a2:	f04f 0600 	mov.w	r6, #0
 80047a6:	196b      	adds	r3, r5, r5
 80047a8:	eb46 0406 	adc.w	r4, r6, r6
 80047ac:	461a      	mov	r2, r3
 80047ae:	4623      	mov	r3, r4
 80047b0:	f7fc fa24 	bl	8000bfc <__aeabi_uldivmod>
 80047b4:	4603      	mov	r3, r0
 80047b6:	460c      	mov	r4, r1
 80047b8:	461a      	mov	r2, r3
 80047ba:	4b0c      	ldr	r3, [pc, #48]	; (80047ec <UART_SetConfig+0x384>)
 80047bc:	fba3 1302 	umull	r1, r3, r3, r2
 80047c0:	095b      	lsrs	r3, r3, #5
 80047c2:	2164      	movs	r1, #100	; 0x64
 80047c4:	fb01 f303 	mul.w	r3, r1, r3
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	00db      	lsls	r3, r3, #3
 80047cc:	3332      	adds	r3, #50	; 0x32
 80047ce:	4a07      	ldr	r2, [pc, #28]	; (80047ec <UART_SetConfig+0x384>)
 80047d0:	fba2 2303 	umull	r2, r3, r2, r3
 80047d4:	095b      	lsrs	r3, r3, #5
 80047d6:	f003 0207 	and.w	r2, r3, #7
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4442      	add	r2, r8
 80047e0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80047e2:	e1b2      	b.n	8004b4a <UART_SetConfig+0x6e2>
 80047e4:	40011000 	.word	0x40011000
 80047e8:	40011400 	.word	0x40011400
 80047ec:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4ad7      	ldr	r2, [pc, #860]	; (8004b54 <UART_SetConfig+0x6ec>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d005      	beq.n	8004806 <UART_SetConfig+0x39e>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4ad6      	ldr	r2, [pc, #856]	; (8004b58 <UART_SetConfig+0x6f0>)
 8004800:	4293      	cmp	r3, r2
 8004802:	f040 80d1 	bne.w	80049a8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004806:	f7fe fca1 	bl	800314c <HAL_RCC_GetPCLK2Freq>
 800480a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	469a      	mov	sl, r3
 8004810:	f04f 0b00 	mov.w	fp, #0
 8004814:	46d0      	mov	r8, sl
 8004816:	46d9      	mov	r9, fp
 8004818:	eb18 0308 	adds.w	r3, r8, r8
 800481c:	eb49 0409 	adc.w	r4, r9, r9
 8004820:	4698      	mov	r8, r3
 8004822:	46a1      	mov	r9, r4
 8004824:	eb18 080a 	adds.w	r8, r8, sl
 8004828:	eb49 090b 	adc.w	r9, r9, fp
 800482c:	f04f 0100 	mov.w	r1, #0
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004838:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800483c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004840:	4688      	mov	r8, r1
 8004842:	4691      	mov	r9, r2
 8004844:	eb1a 0508 	adds.w	r5, sl, r8
 8004848:	eb4b 0609 	adc.w	r6, fp, r9
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	4619      	mov	r1, r3
 8004852:	f04f 0200 	mov.w	r2, #0
 8004856:	f04f 0300 	mov.w	r3, #0
 800485a:	f04f 0400 	mov.w	r4, #0
 800485e:	0094      	lsls	r4, r2, #2
 8004860:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004864:	008b      	lsls	r3, r1, #2
 8004866:	461a      	mov	r2, r3
 8004868:	4623      	mov	r3, r4
 800486a:	4628      	mov	r0, r5
 800486c:	4631      	mov	r1, r6
 800486e:	f7fc f9c5 	bl	8000bfc <__aeabi_uldivmod>
 8004872:	4603      	mov	r3, r0
 8004874:	460c      	mov	r4, r1
 8004876:	461a      	mov	r2, r3
 8004878:	4bb8      	ldr	r3, [pc, #736]	; (8004b5c <UART_SetConfig+0x6f4>)
 800487a:	fba3 2302 	umull	r2, r3, r3, r2
 800487e:	095b      	lsrs	r3, r3, #5
 8004880:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	469b      	mov	fp, r3
 8004888:	f04f 0c00 	mov.w	ip, #0
 800488c:	46d9      	mov	r9, fp
 800488e:	46e2      	mov	sl, ip
 8004890:	eb19 0309 	adds.w	r3, r9, r9
 8004894:	eb4a 040a 	adc.w	r4, sl, sl
 8004898:	4699      	mov	r9, r3
 800489a:	46a2      	mov	sl, r4
 800489c:	eb19 090b 	adds.w	r9, r9, fp
 80048a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80048a4:	f04f 0100 	mov.w	r1, #0
 80048a8:	f04f 0200 	mov.w	r2, #0
 80048ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80048b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80048b8:	4689      	mov	r9, r1
 80048ba:	4692      	mov	sl, r2
 80048bc:	eb1b 0509 	adds.w	r5, fp, r9
 80048c0:	eb4c 060a 	adc.w	r6, ip, sl
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	4619      	mov	r1, r3
 80048ca:	f04f 0200 	mov.w	r2, #0
 80048ce:	f04f 0300 	mov.w	r3, #0
 80048d2:	f04f 0400 	mov.w	r4, #0
 80048d6:	0094      	lsls	r4, r2, #2
 80048d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80048dc:	008b      	lsls	r3, r1, #2
 80048de:	461a      	mov	r2, r3
 80048e0:	4623      	mov	r3, r4
 80048e2:	4628      	mov	r0, r5
 80048e4:	4631      	mov	r1, r6
 80048e6:	f7fc f989 	bl	8000bfc <__aeabi_uldivmod>
 80048ea:	4603      	mov	r3, r0
 80048ec:	460c      	mov	r4, r1
 80048ee:	461a      	mov	r2, r3
 80048f0:	4b9a      	ldr	r3, [pc, #616]	; (8004b5c <UART_SetConfig+0x6f4>)
 80048f2:	fba3 1302 	umull	r1, r3, r3, r2
 80048f6:	095b      	lsrs	r3, r3, #5
 80048f8:	2164      	movs	r1, #100	; 0x64
 80048fa:	fb01 f303 	mul.w	r3, r1, r3
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	011b      	lsls	r3, r3, #4
 8004902:	3332      	adds	r3, #50	; 0x32
 8004904:	4a95      	ldr	r2, [pc, #596]	; (8004b5c <UART_SetConfig+0x6f4>)
 8004906:	fba2 2303 	umull	r2, r3, r2, r3
 800490a:	095b      	lsrs	r3, r3, #5
 800490c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004910:	4498      	add	r8, r3
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	469b      	mov	fp, r3
 8004916:	f04f 0c00 	mov.w	ip, #0
 800491a:	46d9      	mov	r9, fp
 800491c:	46e2      	mov	sl, ip
 800491e:	eb19 0309 	adds.w	r3, r9, r9
 8004922:	eb4a 040a 	adc.w	r4, sl, sl
 8004926:	4699      	mov	r9, r3
 8004928:	46a2      	mov	sl, r4
 800492a:	eb19 090b 	adds.w	r9, r9, fp
 800492e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004932:	f04f 0100 	mov.w	r1, #0
 8004936:	f04f 0200 	mov.w	r2, #0
 800493a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800493e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004942:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004946:	4689      	mov	r9, r1
 8004948:	4692      	mov	sl, r2
 800494a:	eb1b 0509 	adds.w	r5, fp, r9
 800494e:	eb4c 060a 	adc.w	r6, ip, sl
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	4619      	mov	r1, r3
 8004958:	f04f 0200 	mov.w	r2, #0
 800495c:	f04f 0300 	mov.w	r3, #0
 8004960:	f04f 0400 	mov.w	r4, #0
 8004964:	0094      	lsls	r4, r2, #2
 8004966:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800496a:	008b      	lsls	r3, r1, #2
 800496c:	461a      	mov	r2, r3
 800496e:	4623      	mov	r3, r4
 8004970:	4628      	mov	r0, r5
 8004972:	4631      	mov	r1, r6
 8004974:	f7fc f942 	bl	8000bfc <__aeabi_uldivmod>
 8004978:	4603      	mov	r3, r0
 800497a:	460c      	mov	r4, r1
 800497c:	461a      	mov	r2, r3
 800497e:	4b77      	ldr	r3, [pc, #476]	; (8004b5c <UART_SetConfig+0x6f4>)
 8004980:	fba3 1302 	umull	r1, r3, r3, r2
 8004984:	095b      	lsrs	r3, r3, #5
 8004986:	2164      	movs	r1, #100	; 0x64
 8004988:	fb01 f303 	mul.w	r3, r1, r3
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	3332      	adds	r3, #50	; 0x32
 8004992:	4a72      	ldr	r2, [pc, #456]	; (8004b5c <UART_SetConfig+0x6f4>)
 8004994:	fba2 2303 	umull	r2, r3, r2, r3
 8004998:	095b      	lsrs	r3, r3, #5
 800499a:	f003 020f 	and.w	r2, r3, #15
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4442      	add	r2, r8
 80049a4:	609a      	str	r2, [r3, #8]
 80049a6:	e0d0      	b.n	8004b4a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80049a8:	f7fe fbbc 	bl	8003124 <HAL_RCC_GetPCLK1Freq>
 80049ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	469a      	mov	sl, r3
 80049b2:	f04f 0b00 	mov.w	fp, #0
 80049b6:	46d0      	mov	r8, sl
 80049b8:	46d9      	mov	r9, fp
 80049ba:	eb18 0308 	adds.w	r3, r8, r8
 80049be:	eb49 0409 	adc.w	r4, r9, r9
 80049c2:	4698      	mov	r8, r3
 80049c4:	46a1      	mov	r9, r4
 80049c6:	eb18 080a 	adds.w	r8, r8, sl
 80049ca:	eb49 090b 	adc.w	r9, r9, fp
 80049ce:	f04f 0100 	mov.w	r1, #0
 80049d2:	f04f 0200 	mov.w	r2, #0
 80049d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80049da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80049de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80049e2:	4688      	mov	r8, r1
 80049e4:	4691      	mov	r9, r2
 80049e6:	eb1a 0508 	adds.w	r5, sl, r8
 80049ea:	eb4b 0609 	adc.w	r6, fp, r9
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	4619      	mov	r1, r3
 80049f4:	f04f 0200 	mov.w	r2, #0
 80049f8:	f04f 0300 	mov.w	r3, #0
 80049fc:	f04f 0400 	mov.w	r4, #0
 8004a00:	0094      	lsls	r4, r2, #2
 8004a02:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a06:	008b      	lsls	r3, r1, #2
 8004a08:	461a      	mov	r2, r3
 8004a0a:	4623      	mov	r3, r4
 8004a0c:	4628      	mov	r0, r5
 8004a0e:	4631      	mov	r1, r6
 8004a10:	f7fc f8f4 	bl	8000bfc <__aeabi_uldivmod>
 8004a14:	4603      	mov	r3, r0
 8004a16:	460c      	mov	r4, r1
 8004a18:	461a      	mov	r2, r3
 8004a1a:	4b50      	ldr	r3, [pc, #320]	; (8004b5c <UART_SetConfig+0x6f4>)
 8004a1c:	fba3 2302 	umull	r2, r3, r3, r2
 8004a20:	095b      	lsrs	r3, r3, #5
 8004a22:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	469b      	mov	fp, r3
 8004a2a:	f04f 0c00 	mov.w	ip, #0
 8004a2e:	46d9      	mov	r9, fp
 8004a30:	46e2      	mov	sl, ip
 8004a32:	eb19 0309 	adds.w	r3, r9, r9
 8004a36:	eb4a 040a 	adc.w	r4, sl, sl
 8004a3a:	4699      	mov	r9, r3
 8004a3c:	46a2      	mov	sl, r4
 8004a3e:	eb19 090b 	adds.w	r9, r9, fp
 8004a42:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004a46:	f04f 0100 	mov.w	r1, #0
 8004a4a:	f04f 0200 	mov.w	r2, #0
 8004a4e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a52:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004a56:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004a5a:	4689      	mov	r9, r1
 8004a5c:	4692      	mov	sl, r2
 8004a5e:	eb1b 0509 	adds.w	r5, fp, r9
 8004a62:	eb4c 060a 	adc.w	r6, ip, sl
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	f04f 0200 	mov.w	r2, #0
 8004a70:	f04f 0300 	mov.w	r3, #0
 8004a74:	f04f 0400 	mov.w	r4, #0
 8004a78:	0094      	lsls	r4, r2, #2
 8004a7a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a7e:	008b      	lsls	r3, r1, #2
 8004a80:	461a      	mov	r2, r3
 8004a82:	4623      	mov	r3, r4
 8004a84:	4628      	mov	r0, r5
 8004a86:	4631      	mov	r1, r6
 8004a88:	f7fc f8b8 	bl	8000bfc <__aeabi_uldivmod>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	460c      	mov	r4, r1
 8004a90:	461a      	mov	r2, r3
 8004a92:	4b32      	ldr	r3, [pc, #200]	; (8004b5c <UART_SetConfig+0x6f4>)
 8004a94:	fba3 1302 	umull	r1, r3, r3, r2
 8004a98:	095b      	lsrs	r3, r3, #5
 8004a9a:	2164      	movs	r1, #100	; 0x64
 8004a9c:	fb01 f303 	mul.w	r3, r1, r3
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	011b      	lsls	r3, r3, #4
 8004aa4:	3332      	adds	r3, #50	; 0x32
 8004aa6:	4a2d      	ldr	r2, [pc, #180]	; (8004b5c <UART_SetConfig+0x6f4>)
 8004aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8004aac:	095b      	lsrs	r3, r3, #5
 8004aae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ab2:	4498      	add	r8, r3
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	469b      	mov	fp, r3
 8004ab8:	f04f 0c00 	mov.w	ip, #0
 8004abc:	46d9      	mov	r9, fp
 8004abe:	46e2      	mov	sl, ip
 8004ac0:	eb19 0309 	adds.w	r3, r9, r9
 8004ac4:	eb4a 040a 	adc.w	r4, sl, sl
 8004ac8:	4699      	mov	r9, r3
 8004aca:	46a2      	mov	sl, r4
 8004acc:	eb19 090b 	adds.w	r9, r9, fp
 8004ad0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004ad4:	f04f 0100 	mov.w	r1, #0
 8004ad8:	f04f 0200 	mov.w	r2, #0
 8004adc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ae0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ae4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ae8:	4689      	mov	r9, r1
 8004aea:	4692      	mov	sl, r2
 8004aec:	eb1b 0509 	adds.w	r5, fp, r9
 8004af0:	eb4c 060a 	adc.w	r6, ip, sl
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	4619      	mov	r1, r3
 8004afa:	f04f 0200 	mov.w	r2, #0
 8004afe:	f04f 0300 	mov.w	r3, #0
 8004b02:	f04f 0400 	mov.w	r4, #0
 8004b06:	0094      	lsls	r4, r2, #2
 8004b08:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b0c:	008b      	lsls	r3, r1, #2
 8004b0e:	461a      	mov	r2, r3
 8004b10:	4623      	mov	r3, r4
 8004b12:	4628      	mov	r0, r5
 8004b14:	4631      	mov	r1, r6
 8004b16:	f7fc f871 	bl	8000bfc <__aeabi_uldivmod>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	460c      	mov	r4, r1
 8004b1e:	461a      	mov	r2, r3
 8004b20:	4b0e      	ldr	r3, [pc, #56]	; (8004b5c <UART_SetConfig+0x6f4>)
 8004b22:	fba3 1302 	umull	r1, r3, r3, r2
 8004b26:	095b      	lsrs	r3, r3, #5
 8004b28:	2164      	movs	r1, #100	; 0x64
 8004b2a:	fb01 f303 	mul.w	r3, r1, r3
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	3332      	adds	r3, #50	; 0x32
 8004b34:	4a09      	ldr	r2, [pc, #36]	; (8004b5c <UART_SetConfig+0x6f4>)
 8004b36:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3a:	095b      	lsrs	r3, r3, #5
 8004b3c:	f003 020f 	and.w	r2, r3, #15
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4442      	add	r2, r8
 8004b46:	609a      	str	r2, [r3, #8]
}
 8004b48:	e7ff      	b.n	8004b4a <UART_SetConfig+0x6e2>
 8004b4a:	bf00      	nop
 8004b4c:	3714      	adds	r7, #20
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b54:	40011000 	.word	0x40011000
 8004b58:	40011400 	.word	0x40011400
 8004b5c:	51eb851f 	.word	0x51eb851f

08004b60 <__errno>:
 8004b60:	4b01      	ldr	r3, [pc, #4]	; (8004b68 <__errno+0x8>)
 8004b62:	6818      	ldr	r0, [r3, #0]
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	20000010 	.word	0x20000010

08004b6c <__libc_init_array>:
 8004b6c:	b570      	push	{r4, r5, r6, lr}
 8004b6e:	4e0d      	ldr	r6, [pc, #52]	; (8004ba4 <__libc_init_array+0x38>)
 8004b70:	4c0d      	ldr	r4, [pc, #52]	; (8004ba8 <__libc_init_array+0x3c>)
 8004b72:	1ba4      	subs	r4, r4, r6
 8004b74:	10a4      	asrs	r4, r4, #2
 8004b76:	2500      	movs	r5, #0
 8004b78:	42a5      	cmp	r5, r4
 8004b7a:	d109      	bne.n	8004b90 <__libc_init_array+0x24>
 8004b7c:	4e0b      	ldr	r6, [pc, #44]	; (8004bac <__libc_init_array+0x40>)
 8004b7e:	4c0c      	ldr	r4, [pc, #48]	; (8004bb0 <__libc_init_array+0x44>)
 8004b80:	f001 fc38 	bl	80063f4 <_init>
 8004b84:	1ba4      	subs	r4, r4, r6
 8004b86:	10a4      	asrs	r4, r4, #2
 8004b88:	2500      	movs	r5, #0
 8004b8a:	42a5      	cmp	r5, r4
 8004b8c:	d105      	bne.n	8004b9a <__libc_init_array+0x2e>
 8004b8e:	bd70      	pop	{r4, r5, r6, pc}
 8004b90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b94:	4798      	blx	r3
 8004b96:	3501      	adds	r5, #1
 8004b98:	e7ee      	b.n	8004b78 <__libc_init_array+0xc>
 8004b9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b9e:	4798      	blx	r3
 8004ba0:	3501      	adds	r5, #1
 8004ba2:	e7f2      	b.n	8004b8a <__libc_init_array+0x1e>
 8004ba4:	08006690 	.word	0x08006690
 8004ba8:	08006690 	.word	0x08006690
 8004bac:	08006690 	.word	0x08006690
 8004bb0:	08006694 	.word	0x08006694

08004bb4 <memset>:
 8004bb4:	4402      	add	r2, r0
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d100      	bne.n	8004bbe <memset+0xa>
 8004bbc:	4770      	bx	lr
 8004bbe:	f803 1b01 	strb.w	r1, [r3], #1
 8004bc2:	e7f9      	b.n	8004bb8 <memset+0x4>

08004bc4 <siprintf>:
 8004bc4:	b40e      	push	{r1, r2, r3}
 8004bc6:	b500      	push	{lr}
 8004bc8:	b09c      	sub	sp, #112	; 0x70
 8004bca:	ab1d      	add	r3, sp, #116	; 0x74
 8004bcc:	9002      	str	r0, [sp, #8]
 8004bce:	9006      	str	r0, [sp, #24]
 8004bd0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004bd4:	4809      	ldr	r0, [pc, #36]	; (8004bfc <siprintf+0x38>)
 8004bd6:	9107      	str	r1, [sp, #28]
 8004bd8:	9104      	str	r1, [sp, #16]
 8004bda:	4909      	ldr	r1, [pc, #36]	; (8004c00 <siprintf+0x3c>)
 8004bdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004be0:	9105      	str	r1, [sp, #20]
 8004be2:	6800      	ldr	r0, [r0, #0]
 8004be4:	9301      	str	r3, [sp, #4]
 8004be6:	a902      	add	r1, sp, #8
 8004be8:	f000 f866 	bl	8004cb8 <_svfiprintf_r>
 8004bec:	9b02      	ldr	r3, [sp, #8]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	701a      	strb	r2, [r3, #0]
 8004bf2:	b01c      	add	sp, #112	; 0x70
 8004bf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bf8:	b003      	add	sp, #12
 8004bfa:	4770      	bx	lr
 8004bfc:	20000010 	.word	0x20000010
 8004c00:	ffff0208 	.word	0xffff0208

08004c04 <__ssputs_r>:
 8004c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c08:	688e      	ldr	r6, [r1, #8]
 8004c0a:	429e      	cmp	r6, r3
 8004c0c:	4682      	mov	sl, r0
 8004c0e:	460c      	mov	r4, r1
 8004c10:	4690      	mov	r8, r2
 8004c12:	4699      	mov	r9, r3
 8004c14:	d837      	bhi.n	8004c86 <__ssputs_r+0x82>
 8004c16:	898a      	ldrh	r2, [r1, #12]
 8004c18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c1c:	d031      	beq.n	8004c82 <__ssputs_r+0x7e>
 8004c1e:	6825      	ldr	r5, [r4, #0]
 8004c20:	6909      	ldr	r1, [r1, #16]
 8004c22:	1a6f      	subs	r7, r5, r1
 8004c24:	6965      	ldr	r5, [r4, #20]
 8004c26:	2302      	movs	r3, #2
 8004c28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c2c:	fb95 f5f3 	sdiv	r5, r5, r3
 8004c30:	f109 0301 	add.w	r3, r9, #1
 8004c34:	443b      	add	r3, r7
 8004c36:	429d      	cmp	r5, r3
 8004c38:	bf38      	it	cc
 8004c3a:	461d      	movcc	r5, r3
 8004c3c:	0553      	lsls	r3, r2, #21
 8004c3e:	d530      	bpl.n	8004ca2 <__ssputs_r+0x9e>
 8004c40:	4629      	mov	r1, r5
 8004c42:	f000 fb2b 	bl	800529c <_malloc_r>
 8004c46:	4606      	mov	r6, r0
 8004c48:	b950      	cbnz	r0, 8004c60 <__ssputs_r+0x5c>
 8004c4a:	230c      	movs	r3, #12
 8004c4c:	f8ca 3000 	str.w	r3, [sl]
 8004c50:	89a3      	ldrh	r3, [r4, #12]
 8004c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c56:	81a3      	strh	r3, [r4, #12]
 8004c58:	f04f 30ff 	mov.w	r0, #4294967295
 8004c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c60:	463a      	mov	r2, r7
 8004c62:	6921      	ldr	r1, [r4, #16]
 8004c64:	f000 faa8 	bl	80051b8 <memcpy>
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c72:	81a3      	strh	r3, [r4, #12]
 8004c74:	6126      	str	r6, [r4, #16]
 8004c76:	6165      	str	r5, [r4, #20]
 8004c78:	443e      	add	r6, r7
 8004c7a:	1bed      	subs	r5, r5, r7
 8004c7c:	6026      	str	r6, [r4, #0]
 8004c7e:	60a5      	str	r5, [r4, #8]
 8004c80:	464e      	mov	r6, r9
 8004c82:	454e      	cmp	r6, r9
 8004c84:	d900      	bls.n	8004c88 <__ssputs_r+0x84>
 8004c86:	464e      	mov	r6, r9
 8004c88:	4632      	mov	r2, r6
 8004c8a:	4641      	mov	r1, r8
 8004c8c:	6820      	ldr	r0, [r4, #0]
 8004c8e:	f000 fa9e 	bl	80051ce <memmove>
 8004c92:	68a3      	ldr	r3, [r4, #8]
 8004c94:	1b9b      	subs	r3, r3, r6
 8004c96:	60a3      	str	r3, [r4, #8]
 8004c98:	6823      	ldr	r3, [r4, #0]
 8004c9a:	441e      	add	r6, r3
 8004c9c:	6026      	str	r6, [r4, #0]
 8004c9e:	2000      	movs	r0, #0
 8004ca0:	e7dc      	b.n	8004c5c <__ssputs_r+0x58>
 8004ca2:	462a      	mov	r2, r5
 8004ca4:	f000 fb54 	bl	8005350 <_realloc_r>
 8004ca8:	4606      	mov	r6, r0
 8004caa:	2800      	cmp	r0, #0
 8004cac:	d1e2      	bne.n	8004c74 <__ssputs_r+0x70>
 8004cae:	6921      	ldr	r1, [r4, #16]
 8004cb0:	4650      	mov	r0, sl
 8004cb2:	f000 faa5 	bl	8005200 <_free_r>
 8004cb6:	e7c8      	b.n	8004c4a <__ssputs_r+0x46>

08004cb8 <_svfiprintf_r>:
 8004cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cbc:	461d      	mov	r5, r3
 8004cbe:	898b      	ldrh	r3, [r1, #12]
 8004cc0:	061f      	lsls	r7, r3, #24
 8004cc2:	b09d      	sub	sp, #116	; 0x74
 8004cc4:	4680      	mov	r8, r0
 8004cc6:	460c      	mov	r4, r1
 8004cc8:	4616      	mov	r6, r2
 8004cca:	d50f      	bpl.n	8004cec <_svfiprintf_r+0x34>
 8004ccc:	690b      	ldr	r3, [r1, #16]
 8004cce:	b96b      	cbnz	r3, 8004cec <_svfiprintf_r+0x34>
 8004cd0:	2140      	movs	r1, #64	; 0x40
 8004cd2:	f000 fae3 	bl	800529c <_malloc_r>
 8004cd6:	6020      	str	r0, [r4, #0]
 8004cd8:	6120      	str	r0, [r4, #16]
 8004cda:	b928      	cbnz	r0, 8004ce8 <_svfiprintf_r+0x30>
 8004cdc:	230c      	movs	r3, #12
 8004cde:	f8c8 3000 	str.w	r3, [r8]
 8004ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce6:	e0c8      	b.n	8004e7a <_svfiprintf_r+0x1c2>
 8004ce8:	2340      	movs	r3, #64	; 0x40
 8004cea:	6163      	str	r3, [r4, #20]
 8004cec:	2300      	movs	r3, #0
 8004cee:	9309      	str	r3, [sp, #36]	; 0x24
 8004cf0:	2320      	movs	r3, #32
 8004cf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004cf6:	2330      	movs	r3, #48	; 0x30
 8004cf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004cfc:	9503      	str	r5, [sp, #12]
 8004cfe:	f04f 0b01 	mov.w	fp, #1
 8004d02:	4637      	mov	r7, r6
 8004d04:	463d      	mov	r5, r7
 8004d06:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004d0a:	b10b      	cbz	r3, 8004d10 <_svfiprintf_r+0x58>
 8004d0c:	2b25      	cmp	r3, #37	; 0x25
 8004d0e:	d13e      	bne.n	8004d8e <_svfiprintf_r+0xd6>
 8004d10:	ebb7 0a06 	subs.w	sl, r7, r6
 8004d14:	d00b      	beq.n	8004d2e <_svfiprintf_r+0x76>
 8004d16:	4653      	mov	r3, sl
 8004d18:	4632      	mov	r2, r6
 8004d1a:	4621      	mov	r1, r4
 8004d1c:	4640      	mov	r0, r8
 8004d1e:	f7ff ff71 	bl	8004c04 <__ssputs_r>
 8004d22:	3001      	adds	r0, #1
 8004d24:	f000 80a4 	beq.w	8004e70 <_svfiprintf_r+0x1b8>
 8004d28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d2a:	4453      	add	r3, sl
 8004d2c:	9309      	str	r3, [sp, #36]	; 0x24
 8004d2e:	783b      	ldrb	r3, [r7, #0]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f000 809d 	beq.w	8004e70 <_svfiprintf_r+0x1b8>
 8004d36:	2300      	movs	r3, #0
 8004d38:	f04f 32ff 	mov.w	r2, #4294967295
 8004d3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d40:	9304      	str	r3, [sp, #16]
 8004d42:	9307      	str	r3, [sp, #28]
 8004d44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d48:	931a      	str	r3, [sp, #104]	; 0x68
 8004d4a:	462f      	mov	r7, r5
 8004d4c:	2205      	movs	r2, #5
 8004d4e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004d52:	4850      	ldr	r0, [pc, #320]	; (8004e94 <_svfiprintf_r+0x1dc>)
 8004d54:	f7fb fa64 	bl	8000220 <memchr>
 8004d58:	9b04      	ldr	r3, [sp, #16]
 8004d5a:	b9d0      	cbnz	r0, 8004d92 <_svfiprintf_r+0xda>
 8004d5c:	06d9      	lsls	r1, r3, #27
 8004d5e:	bf44      	itt	mi
 8004d60:	2220      	movmi	r2, #32
 8004d62:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d66:	071a      	lsls	r2, r3, #28
 8004d68:	bf44      	itt	mi
 8004d6a:	222b      	movmi	r2, #43	; 0x2b
 8004d6c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d70:	782a      	ldrb	r2, [r5, #0]
 8004d72:	2a2a      	cmp	r2, #42	; 0x2a
 8004d74:	d015      	beq.n	8004da2 <_svfiprintf_r+0xea>
 8004d76:	9a07      	ldr	r2, [sp, #28]
 8004d78:	462f      	mov	r7, r5
 8004d7a:	2000      	movs	r0, #0
 8004d7c:	250a      	movs	r5, #10
 8004d7e:	4639      	mov	r1, r7
 8004d80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d84:	3b30      	subs	r3, #48	; 0x30
 8004d86:	2b09      	cmp	r3, #9
 8004d88:	d94d      	bls.n	8004e26 <_svfiprintf_r+0x16e>
 8004d8a:	b1b8      	cbz	r0, 8004dbc <_svfiprintf_r+0x104>
 8004d8c:	e00f      	b.n	8004dae <_svfiprintf_r+0xf6>
 8004d8e:	462f      	mov	r7, r5
 8004d90:	e7b8      	b.n	8004d04 <_svfiprintf_r+0x4c>
 8004d92:	4a40      	ldr	r2, [pc, #256]	; (8004e94 <_svfiprintf_r+0x1dc>)
 8004d94:	1a80      	subs	r0, r0, r2
 8004d96:	fa0b f000 	lsl.w	r0, fp, r0
 8004d9a:	4318      	orrs	r0, r3
 8004d9c:	9004      	str	r0, [sp, #16]
 8004d9e:	463d      	mov	r5, r7
 8004da0:	e7d3      	b.n	8004d4a <_svfiprintf_r+0x92>
 8004da2:	9a03      	ldr	r2, [sp, #12]
 8004da4:	1d11      	adds	r1, r2, #4
 8004da6:	6812      	ldr	r2, [r2, #0]
 8004da8:	9103      	str	r1, [sp, #12]
 8004daa:	2a00      	cmp	r2, #0
 8004dac:	db01      	blt.n	8004db2 <_svfiprintf_r+0xfa>
 8004dae:	9207      	str	r2, [sp, #28]
 8004db0:	e004      	b.n	8004dbc <_svfiprintf_r+0x104>
 8004db2:	4252      	negs	r2, r2
 8004db4:	f043 0302 	orr.w	r3, r3, #2
 8004db8:	9207      	str	r2, [sp, #28]
 8004dba:	9304      	str	r3, [sp, #16]
 8004dbc:	783b      	ldrb	r3, [r7, #0]
 8004dbe:	2b2e      	cmp	r3, #46	; 0x2e
 8004dc0:	d10c      	bne.n	8004ddc <_svfiprintf_r+0x124>
 8004dc2:	787b      	ldrb	r3, [r7, #1]
 8004dc4:	2b2a      	cmp	r3, #42	; 0x2a
 8004dc6:	d133      	bne.n	8004e30 <_svfiprintf_r+0x178>
 8004dc8:	9b03      	ldr	r3, [sp, #12]
 8004dca:	1d1a      	adds	r2, r3, #4
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	9203      	str	r2, [sp, #12]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	bfb8      	it	lt
 8004dd4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004dd8:	3702      	adds	r7, #2
 8004dda:	9305      	str	r3, [sp, #20]
 8004ddc:	4d2e      	ldr	r5, [pc, #184]	; (8004e98 <_svfiprintf_r+0x1e0>)
 8004dde:	7839      	ldrb	r1, [r7, #0]
 8004de0:	2203      	movs	r2, #3
 8004de2:	4628      	mov	r0, r5
 8004de4:	f7fb fa1c 	bl	8000220 <memchr>
 8004de8:	b138      	cbz	r0, 8004dfa <_svfiprintf_r+0x142>
 8004dea:	2340      	movs	r3, #64	; 0x40
 8004dec:	1b40      	subs	r0, r0, r5
 8004dee:	fa03 f000 	lsl.w	r0, r3, r0
 8004df2:	9b04      	ldr	r3, [sp, #16]
 8004df4:	4303      	orrs	r3, r0
 8004df6:	3701      	adds	r7, #1
 8004df8:	9304      	str	r3, [sp, #16]
 8004dfa:	7839      	ldrb	r1, [r7, #0]
 8004dfc:	4827      	ldr	r0, [pc, #156]	; (8004e9c <_svfiprintf_r+0x1e4>)
 8004dfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e02:	2206      	movs	r2, #6
 8004e04:	1c7e      	adds	r6, r7, #1
 8004e06:	f7fb fa0b 	bl	8000220 <memchr>
 8004e0a:	2800      	cmp	r0, #0
 8004e0c:	d038      	beq.n	8004e80 <_svfiprintf_r+0x1c8>
 8004e0e:	4b24      	ldr	r3, [pc, #144]	; (8004ea0 <_svfiprintf_r+0x1e8>)
 8004e10:	bb13      	cbnz	r3, 8004e58 <_svfiprintf_r+0x1a0>
 8004e12:	9b03      	ldr	r3, [sp, #12]
 8004e14:	3307      	adds	r3, #7
 8004e16:	f023 0307 	bic.w	r3, r3, #7
 8004e1a:	3308      	adds	r3, #8
 8004e1c:	9303      	str	r3, [sp, #12]
 8004e1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e20:	444b      	add	r3, r9
 8004e22:	9309      	str	r3, [sp, #36]	; 0x24
 8004e24:	e76d      	b.n	8004d02 <_svfiprintf_r+0x4a>
 8004e26:	fb05 3202 	mla	r2, r5, r2, r3
 8004e2a:	2001      	movs	r0, #1
 8004e2c:	460f      	mov	r7, r1
 8004e2e:	e7a6      	b.n	8004d7e <_svfiprintf_r+0xc6>
 8004e30:	2300      	movs	r3, #0
 8004e32:	3701      	adds	r7, #1
 8004e34:	9305      	str	r3, [sp, #20]
 8004e36:	4619      	mov	r1, r3
 8004e38:	250a      	movs	r5, #10
 8004e3a:	4638      	mov	r0, r7
 8004e3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e40:	3a30      	subs	r2, #48	; 0x30
 8004e42:	2a09      	cmp	r2, #9
 8004e44:	d903      	bls.n	8004e4e <_svfiprintf_r+0x196>
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0c8      	beq.n	8004ddc <_svfiprintf_r+0x124>
 8004e4a:	9105      	str	r1, [sp, #20]
 8004e4c:	e7c6      	b.n	8004ddc <_svfiprintf_r+0x124>
 8004e4e:	fb05 2101 	mla	r1, r5, r1, r2
 8004e52:	2301      	movs	r3, #1
 8004e54:	4607      	mov	r7, r0
 8004e56:	e7f0      	b.n	8004e3a <_svfiprintf_r+0x182>
 8004e58:	ab03      	add	r3, sp, #12
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	4622      	mov	r2, r4
 8004e5e:	4b11      	ldr	r3, [pc, #68]	; (8004ea4 <_svfiprintf_r+0x1ec>)
 8004e60:	a904      	add	r1, sp, #16
 8004e62:	4640      	mov	r0, r8
 8004e64:	f3af 8000 	nop.w
 8004e68:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004e6c:	4681      	mov	r9, r0
 8004e6e:	d1d6      	bne.n	8004e1e <_svfiprintf_r+0x166>
 8004e70:	89a3      	ldrh	r3, [r4, #12]
 8004e72:	065b      	lsls	r3, r3, #25
 8004e74:	f53f af35 	bmi.w	8004ce2 <_svfiprintf_r+0x2a>
 8004e78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e7a:	b01d      	add	sp, #116	; 0x74
 8004e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e80:	ab03      	add	r3, sp, #12
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	4622      	mov	r2, r4
 8004e86:	4b07      	ldr	r3, [pc, #28]	; (8004ea4 <_svfiprintf_r+0x1ec>)
 8004e88:	a904      	add	r1, sp, #16
 8004e8a:	4640      	mov	r0, r8
 8004e8c:	f000 f882 	bl	8004f94 <_printf_i>
 8004e90:	e7ea      	b.n	8004e68 <_svfiprintf_r+0x1b0>
 8004e92:	bf00      	nop
 8004e94:	08006478 	.word	0x08006478
 8004e98:	0800647e 	.word	0x0800647e
 8004e9c:	08006482 	.word	0x08006482
 8004ea0:	00000000 	.word	0x00000000
 8004ea4:	08004c05 	.word	0x08004c05

08004ea8 <_printf_common>:
 8004ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eac:	4691      	mov	r9, r2
 8004eae:	461f      	mov	r7, r3
 8004eb0:	688a      	ldr	r2, [r1, #8]
 8004eb2:	690b      	ldr	r3, [r1, #16]
 8004eb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	bfb8      	it	lt
 8004ebc:	4613      	movlt	r3, r2
 8004ebe:	f8c9 3000 	str.w	r3, [r9]
 8004ec2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ec6:	4606      	mov	r6, r0
 8004ec8:	460c      	mov	r4, r1
 8004eca:	b112      	cbz	r2, 8004ed2 <_printf_common+0x2a>
 8004ecc:	3301      	adds	r3, #1
 8004ece:	f8c9 3000 	str.w	r3, [r9]
 8004ed2:	6823      	ldr	r3, [r4, #0]
 8004ed4:	0699      	lsls	r1, r3, #26
 8004ed6:	bf42      	ittt	mi
 8004ed8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004edc:	3302      	addmi	r3, #2
 8004ede:	f8c9 3000 	strmi.w	r3, [r9]
 8004ee2:	6825      	ldr	r5, [r4, #0]
 8004ee4:	f015 0506 	ands.w	r5, r5, #6
 8004ee8:	d107      	bne.n	8004efa <_printf_common+0x52>
 8004eea:	f104 0a19 	add.w	sl, r4, #25
 8004eee:	68e3      	ldr	r3, [r4, #12]
 8004ef0:	f8d9 2000 	ldr.w	r2, [r9]
 8004ef4:	1a9b      	subs	r3, r3, r2
 8004ef6:	42ab      	cmp	r3, r5
 8004ef8:	dc28      	bgt.n	8004f4c <_printf_common+0xa4>
 8004efa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004efe:	6822      	ldr	r2, [r4, #0]
 8004f00:	3300      	adds	r3, #0
 8004f02:	bf18      	it	ne
 8004f04:	2301      	movne	r3, #1
 8004f06:	0692      	lsls	r2, r2, #26
 8004f08:	d42d      	bmi.n	8004f66 <_printf_common+0xbe>
 8004f0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f0e:	4639      	mov	r1, r7
 8004f10:	4630      	mov	r0, r6
 8004f12:	47c0      	blx	r8
 8004f14:	3001      	adds	r0, #1
 8004f16:	d020      	beq.n	8004f5a <_printf_common+0xb2>
 8004f18:	6823      	ldr	r3, [r4, #0]
 8004f1a:	68e5      	ldr	r5, [r4, #12]
 8004f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8004f20:	f003 0306 	and.w	r3, r3, #6
 8004f24:	2b04      	cmp	r3, #4
 8004f26:	bf08      	it	eq
 8004f28:	1aad      	subeq	r5, r5, r2
 8004f2a:	68a3      	ldr	r3, [r4, #8]
 8004f2c:	6922      	ldr	r2, [r4, #16]
 8004f2e:	bf0c      	ite	eq
 8004f30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f34:	2500      	movne	r5, #0
 8004f36:	4293      	cmp	r3, r2
 8004f38:	bfc4      	itt	gt
 8004f3a:	1a9b      	subgt	r3, r3, r2
 8004f3c:	18ed      	addgt	r5, r5, r3
 8004f3e:	f04f 0900 	mov.w	r9, #0
 8004f42:	341a      	adds	r4, #26
 8004f44:	454d      	cmp	r5, r9
 8004f46:	d11a      	bne.n	8004f7e <_printf_common+0xd6>
 8004f48:	2000      	movs	r0, #0
 8004f4a:	e008      	b.n	8004f5e <_printf_common+0xb6>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	4652      	mov	r2, sl
 8004f50:	4639      	mov	r1, r7
 8004f52:	4630      	mov	r0, r6
 8004f54:	47c0      	blx	r8
 8004f56:	3001      	adds	r0, #1
 8004f58:	d103      	bne.n	8004f62 <_printf_common+0xba>
 8004f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f62:	3501      	adds	r5, #1
 8004f64:	e7c3      	b.n	8004eee <_printf_common+0x46>
 8004f66:	18e1      	adds	r1, r4, r3
 8004f68:	1c5a      	adds	r2, r3, #1
 8004f6a:	2030      	movs	r0, #48	; 0x30
 8004f6c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f70:	4422      	add	r2, r4
 8004f72:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f76:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f7a:	3302      	adds	r3, #2
 8004f7c:	e7c5      	b.n	8004f0a <_printf_common+0x62>
 8004f7e:	2301      	movs	r3, #1
 8004f80:	4622      	mov	r2, r4
 8004f82:	4639      	mov	r1, r7
 8004f84:	4630      	mov	r0, r6
 8004f86:	47c0      	blx	r8
 8004f88:	3001      	adds	r0, #1
 8004f8a:	d0e6      	beq.n	8004f5a <_printf_common+0xb2>
 8004f8c:	f109 0901 	add.w	r9, r9, #1
 8004f90:	e7d8      	b.n	8004f44 <_printf_common+0x9c>
	...

08004f94 <_printf_i>:
 8004f94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f98:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004f9c:	460c      	mov	r4, r1
 8004f9e:	7e09      	ldrb	r1, [r1, #24]
 8004fa0:	b085      	sub	sp, #20
 8004fa2:	296e      	cmp	r1, #110	; 0x6e
 8004fa4:	4617      	mov	r7, r2
 8004fa6:	4606      	mov	r6, r0
 8004fa8:	4698      	mov	r8, r3
 8004faa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004fac:	f000 80b3 	beq.w	8005116 <_printf_i+0x182>
 8004fb0:	d822      	bhi.n	8004ff8 <_printf_i+0x64>
 8004fb2:	2963      	cmp	r1, #99	; 0x63
 8004fb4:	d036      	beq.n	8005024 <_printf_i+0x90>
 8004fb6:	d80a      	bhi.n	8004fce <_printf_i+0x3a>
 8004fb8:	2900      	cmp	r1, #0
 8004fba:	f000 80b9 	beq.w	8005130 <_printf_i+0x19c>
 8004fbe:	2958      	cmp	r1, #88	; 0x58
 8004fc0:	f000 8083 	beq.w	80050ca <_printf_i+0x136>
 8004fc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fc8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004fcc:	e032      	b.n	8005034 <_printf_i+0xa0>
 8004fce:	2964      	cmp	r1, #100	; 0x64
 8004fd0:	d001      	beq.n	8004fd6 <_printf_i+0x42>
 8004fd2:	2969      	cmp	r1, #105	; 0x69
 8004fd4:	d1f6      	bne.n	8004fc4 <_printf_i+0x30>
 8004fd6:	6820      	ldr	r0, [r4, #0]
 8004fd8:	6813      	ldr	r3, [r2, #0]
 8004fda:	0605      	lsls	r5, r0, #24
 8004fdc:	f103 0104 	add.w	r1, r3, #4
 8004fe0:	d52a      	bpl.n	8005038 <_printf_i+0xa4>
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6011      	str	r1, [r2, #0]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	da03      	bge.n	8004ff2 <_printf_i+0x5e>
 8004fea:	222d      	movs	r2, #45	; 0x2d
 8004fec:	425b      	negs	r3, r3
 8004fee:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004ff2:	486f      	ldr	r0, [pc, #444]	; (80051b0 <_printf_i+0x21c>)
 8004ff4:	220a      	movs	r2, #10
 8004ff6:	e039      	b.n	800506c <_printf_i+0xd8>
 8004ff8:	2973      	cmp	r1, #115	; 0x73
 8004ffa:	f000 809d 	beq.w	8005138 <_printf_i+0x1a4>
 8004ffe:	d808      	bhi.n	8005012 <_printf_i+0x7e>
 8005000:	296f      	cmp	r1, #111	; 0x6f
 8005002:	d020      	beq.n	8005046 <_printf_i+0xb2>
 8005004:	2970      	cmp	r1, #112	; 0x70
 8005006:	d1dd      	bne.n	8004fc4 <_printf_i+0x30>
 8005008:	6823      	ldr	r3, [r4, #0]
 800500a:	f043 0320 	orr.w	r3, r3, #32
 800500e:	6023      	str	r3, [r4, #0]
 8005010:	e003      	b.n	800501a <_printf_i+0x86>
 8005012:	2975      	cmp	r1, #117	; 0x75
 8005014:	d017      	beq.n	8005046 <_printf_i+0xb2>
 8005016:	2978      	cmp	r1, #120	; 0x78
 8005018:	d1d4      	bne.n	8004fc4 <_printf_i+0x30>
 800501a:	2378      	movs	r3, #120	; 0x78
 800501c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005020:	4864      	ldr	r0, [pc, #400]	; (80051b4 <_printf_i+0x220>)
 8005022:	e055      	b.n	80050d0 <_printf_i+0x13c>
 8005024:	6813      	ldr	r3, [r2, #0]
 8005026:	1d19      	adds	r1, r3, #4
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	6011      	str	r1, [r2, #0]
 800502c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005030:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005034:	2301      	movs	r3, #1
 8005036:	e08c      	b.n	8005152 <_printf_i+0x1be>
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	6011      	str	r1, [r2, #0]
 800503c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005040:	bf18      	it	ne
 8005042:	b21b      	sxthne	r3, r3
 8005044:	e7cf      	b.n	8004fe6 <_printf_i+0x52>
 8005046:	6813      	ldr	r3, [r2, #0]
 8005048:	6825      	ldr	r5, [r4, #0]
 800504a:	1d18      	adds	r0, r3, #4
 800504c:	6010      	str	r0, [r2, #0]
 800504e:	0628      	lsls	r0, r5, #24
 8005050:	d501      	bpl.n	8005056 <_printf_i+0xc2>
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	e002      	b.n	800505c <_printf_i+0xc8>
 8005056:	0668      	lsls	r0, r5, #25
 8005058:	d5fb      	bpl.n	8005052 <_printf_i+0xbe>
 800505a:	881b      	ldrh	r3, [r3, #0]
 800505c:	4854      	ldr	r0, [pc, #336]	; (80051b0 <_printf_i+0x21c>)
 800505e:	296f      	cmp	r1, #111	; 0x6f
 8005060:	bf14      	ite	ne
 8005062:	220a      	movne	r2, #10
 8005064:	2208      	moveq	r2, #8
 8005066:	2100      	movs	r1, #0
 8005068:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800506c:	6865      	ldr	r5, [r4, #4]
 800506e:	60a5      	str	r5, [r4, #8]
 8005070:	2d00      	cmp	r5, #0
 8005072:	f2c0 8095 	blt.w	80051a0 <_printf_i+0x20c>
 8005076:	6821      	ldr	r1, [r4, #0]
 8005078:	f021 0104 	bic.w	r1, r1, #4
 800507c:	6021      	str	r1, [r4, #0]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d13d      	bne.n	80050fe <_printf_i+0x16a>
 8005082:	2d00      	cmp	r5, #0
 8005084:	f040 808e 	bne.w	80051a4 <_printf_i+0x210>
 8005088:	4665      	mov	r5, ip
 800508a:	2a08      	cmp	r2, #8
 800508c:	d10b      	bne.n	80050a6 <_printf_i+0x112>
 800508e:	6823      	ldr	r3, [r4, #0]
 8005090:	07db      	lsls	r3, r3, #31
 8005092:	d508      	bpl.n	80050a6 <_printf_i+0x112>
 8005094:	6923      	ldr	r3, [r4, #16]
 8005096:	6862      	ldr	r2, [r4, #4]
 8005098:	429a      	cmp	r2, r3
 800509a:	bfde      	ittt	le
 800509c:	2330      	movle	r3, #48	; 0x30
 800509e:	f805 3c01 	strble.w	r3, [r5, #-1]
 80050a2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80050a6:	ebac 0305 	sub.w	r3, ip, r5
 80050aa:	6123      	str	r3, [r4, #16]
 80050ac:	f8cd 8000 	str.w	r8, [sp]
 80050b0:	463b      	mov	r3, r7
 80050b2:	aa03      	add	r2, sp, #12
 80050b4:	4621      	mov	r1, r4
 80050b6:	4630      	mov	r0, r6
 80050b8:	f7ff fef6 	bl	8004ea8 <_printf_common>
 80050bc:	3001      	adds	r0, #1
 80050be:	d14d      	bne.n	800515c <_printf_i+0x1c8>
 80050c0:	f04f 30ff 	mov.w	r0, #4294967295
 80050c4:	b005      	add	sp, #20
 80050c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050ca:	4839      	ldr	r0, [pc, #228]	; (80051b0 <_printf_i+0x21c>)
 80050cc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80050d0:	6813      	ldr	r3, [r2, #0]
 80050d2:	6821      	ldr	r1, [r4, #0]
 80050d4:	1d1d      	adds	r5, r3, #4
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	6015      	str	r5, [r2, #0]
 80050da:	060a      	lsls	r2, r1, #24
 80050dc:	d50b      	bpl.n	80050f6 <_printf_i+0x162>
 80050de:	07ca      	lsls	r2, r1, #31
 80050e0:	bf44      	itt	mi
 80050e2:	f041 0120 	orrmi.w	r1, r1, #32
 80050e6:	6021      	strmi	r1, [r4, #0]
 80050e8:	b91b      	cbnz	r3, 80050f2 <_printf_i+0x15e>
 80050ea:	6822      	ldr	r2, [r4, #0]
 80050ec:	f022 0220 	bic.w	r2, r2, #32
 80050f0:	6022      	str	r2, [r4, #0]
 80050f2:	2210      	movs	r2, #16
 80050f4:	e7b7      	b.n	8005066 <_printf_i+0xd2>
 80050f6:	064d      	lsls	r5, r1, #25
 80050f8:	bf48      	it	mi
 80050fa:	b29b      	uxthmi	r3, r3
 80050fc:	e7ef      	b.n	80050de <_printf_i+0x14a>
 80050fe:	4665      	mov	r5, ip
 8005100:	fbb3 f1f2 	udiv	r1, r3, r2
 8005104:	fb02 3311 	mls	r3, r2, r1, r3
 8005108:	5cc3      	ldrb	r3, [r0, r3]
 800510a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800510e:	460b      	mov	r3, r1
 8005110:	2900      	cmp	r1, #0
 8005112:	d1f5      	bne.n	8005100 <_printf_i+0x16c>
 8005114:	e7b9      	b.n	800508a <_printf_i+0xf6>
 8005116:	6813      	ldr	r3, [r2, #0]
 8005118:	6825      	ldr	r5, [r4, #0]
 800511a:	6961      	ldr	r1, [r4, #20]
 800511c:	1d18      	adds	r0, r3, #4
 800511e:	6010      	str	r0, [r2, #0]
 8005120:	0628      	lsls	r0, r5, #24
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	d501      	bpl.n	800512a <_printf_i+0x196>
 8005126:	6019      	str	r1, [r3, #0]
 8005128:	e002      	b.n	8005130 <_printf_i+0x19c>
 800512a:	066a      	lsls	r2, r5, #25
 800512c:	d5fb      	bpl.n	8005126 <_printf_i+0x192>
 800512e:	8019      	strh	r1, [r3, #0]
 8005130:	2300      	movs	r3, #0
 8005132:	6123      	str	r3, [r4, #16]
 8005134:	4665      	mov	r5, ip
 8005136:	e7b9      	b.n	80050ac <_printf_i+0x118>
 8005138:	6813      	ldr	r3, [r2, #0]
 800513a:	1d19      	adds	r1, r3, #4
 800513c:	6011      	str	r1, [r2, #0]
 800513e:	681d      	ldr	r5, [r3, #0]
 8005140:	6862      	ldr	r2, [r4, #4]
 8005142:	2100      	movs	r1, #0
 8005144:	4628      	mov	r0, r5
 8005146:	f7fb f86b 	bl	8000220 <memchr>
 800514a:	b108      	cbz	r0, 8005150 <_printf_i+0x1bc>
 800514c:	1b40      	subs	r0, r0, r5
 800514e:	6060      	str	r0, [r4, #4]
 8005150:	6863      	ldr	r3, [r4, #4]
 8005152:	6123      	str	r3, [r4, #16]
 8005154:	2300      	movs	r3, #0
 8005156:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800515a:	e7a7      	b.n	80050ac <_printf_i+0x118>
 800515c:	6923      	ldr	r3, [r4, #16]
 800515e:	462a      	mov	r2, r5
 8005160:	4639      	mov	r1, r7
 8005162:	4630      	mov	r0, r6
 8005164:	47c0      	blx	r8
 8005166:	3001      	adds	r0, #1
 8005168:	d0aa      	beq.n	80050c0 <_printf_i+0x12c>
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	079b      	lsls	r3, r3, #30
 800516e:	d413      	bmi.n	8005198 <_printf_i+0x204>
 8005170:	68e0      	ldr	r0, [r4, #12]
 8005172:	9b03      	ldr	r3, [sp, #12]
 8005174:	4298      	cmp	r0, r3
 8005176:	bfb8      	it	lt
 8005178:	4618      	movlt	r0, r3
 800517a:	e7a3      	b.n	80050c4 <_printf_i+0x130>
 800517c:	2301      	movs	r3, #1
 800517e:	464a      	mov	r2, r9
 8005180:	4639      	mov	r1, r7
 8005182:	4630      	mov	r0, r6
 8005184:	47c0      	blx	r8
 8005186:	3001      	adds	r0, #1
 8005188:	d09a      	beq.n	80050c0 <_printf_i+0x12c>
 800518a:	3501      	adds	r5, #1
 800518c:	68e3      	ldr	r3, [r4, #12]
 800518e:	9a03      	ldr	r2, [sp, #12]
 8005190:	1a9b      	subs	r3, r3, r2
 8005192:	42ab      	cmp	r3, r5
 8005194:	dcf2      	bgt.n	800517c <_printf_i+0x1e8>
 8005196:	e7eb      	b.n	8005170 <_printf_i+0x1dc>
 8005198:	2500      	movs	r5, #0
 800519a:	f104 0919 	add.w	r9, r4, #25
 800519e:	e7f5      	b.n	800518c <_printf_i+0x1f8>
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1ac      	bne.n	80050fe <_printf_i+0x16a>
 80051a4:	7803      	ldrb	r3, [r0, #0]
 80051a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051ae:	e76c      	b.n	800508a <_printf_i+0xf6>
 80051b0:	08006489 	.word	0x08006489
 80051b4:	0800649a 	.word	0x0800649a

080051b8 <memcpy>:
 80051b8:	b510      	push	{r4, lr}
 80051ba:	1e43      	subs	r3, r0, #1
 80051bc:	440a      	add	r2, r1
 80051be:	4291      	cmp	r1, r2
 80051c0:	d100      	bne.n	80051c4 <memcpy+0xc>
 80051c2:	bd10      	pop	{r4, pc}
 80051c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80051cc:	e7f7      	b.n	80051be <memcpy+0x6>

080051ce <memmove>:
 80051ce:	4288      	cmp	r0, r1
 80051d0:	b510      	push	{r4, lr}
 80051d2:	eb01 0302 	add.w	r3, r1, r2
 80051d6:	d807      	bhi.n	80051e8 <memmove+0x1a>
 80051d8:	1e42      	subs	r2, r0, #1
 80051da:	4299      	cmp	r1, r3
 80051dc:	d00a      	beq.n	80051f4 <memmove+0x26>
 80051de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051e2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80051e6:	e7f8      	b.n	80051da <memmove+0xc>
 80051e8:	4283      	cmp	r3, r0
 80051ea:	d9f5      	bls.n	80051d8 <memmove+0xa>
 80051ec:	1881      	adds	r1, r0, r2
 80051ee:	1ad2      	subs	r2, r2, r3
 80051f0:	42d3      	cmn	r3, r2
 80051f2:	d100      	bne.n	80051f6 <memmove+0x28>
 80051f4:	bd10      	pop	{r4, pc}
 80051f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80051fa:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80051fe:	e7f7      	b.n	80051f0 <memmove+0x22>

08005200 <_free_r>:
 8005200:	b538      	push	{r3, r4, r5, lr}
 8005202:	4605      	mov	r5, r0
 8005204:	2900      	cmp	r1, #0
 8005206:	d045      	beq.n	8005294 <_free_r+0x94>
 8005208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800520c:	1f0c      	subs	r4, r1, #4
 800520e:	2b00      	cmp	r3, #0
 8005210:	bfb8      	it	lt
 8005212:	18e4      	addlt	r4, r4, r3
 8005214:	f000 f8d2 	bl	80053bc <__malloc_lock>
 8005218:	4a1f      	ldr	r2, [pc, #124]	; (8005298 <_free_r+0x98>)
 800521a:	6813      	ldr	r3, [r2, #0]
 800521c:	4610      	mov	r0, r2
 800521e:	b933      	cbnz	r3, 800522e <_free_r+0x2e>
 8005220:	6063      	str	r3, [r4, #4]
 8005222:	6014      	str	r4, [r2, #0]
 8005224:	4628      	mov	r0, r5
 8005226:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800522a:	f000 b8c8 	b.w	80053be <__malloc_unlock>
 800522e:	42a3      	cmp	r3, r4
 8005230:	d90c      	bls.n	800524c <_free_r+0x4c>
 8005232:	6821      	ldr	r1, [r4, #0]
 8005234:	1862      	adds	r2, r4, r1
 8005236:	4293      	cmp	r3, r2
 8005238:	bf04      	itt	eq
 800523a:	681a      	ldreq	r2, [r3, #0]
 800523c:	685b      	ldreq	r3, [r3, #4]
 800523e:	6063      	str	r3, [r4, #4]
 8005240:	bf04      	itt	eq
 8005242:	1852      	addeq	r2, r2, r1
 8005244:	6022      	streq	r2, [r4, #0]
 8005246:	6004      	str	r4, [r0, #0]
 8005248:	e7ec      	b.n	8005224 <_free_r+0x24>
 800524a:	4613      	mov	r3, r2
 800524c:	685a      	ldr	r2, [r3, #4]
 800524e:	b10a      	cbz	r2, 8005254 <_free_r+0x54>
 8005250:	42a2      	cmp	r2, r4
 8005252:	d9fa      	bls.n	800524a <_free_r+0x4a>
 8005254:	6819      	ldr	r1, [r3, #0]
 8005256:	1858      	adds	r0, r3, r1
 8005258:	42a0      	cmp	r0, r4
 800525a:	d10b      	bne.n	8005274 <_free_r+0x74>
 800525c:	6820      	ldr	r0, [r4, #0]
 800525e:	4401      	add	r1, r0
 8005260:	1858      	adds	r0, r3, r1
 8005262:	4282      	cmp	r2, r0
 8005264:	6019      	str	r1, [r3, #0]
 8005266:	d1dd      	bne.n	8005224 <_free_r+0x24>
 8005268:	6810      	ldr	r0, [r2, #0]
 800526a:	6852      	ldr	r2, [r2, #4]
 800526c:	605a      	str	r2, [r3, #4]
 800526e:	4401      	add	r1, r0
 8005270:	6019      	str	r1, [r3, #0]
 8005272:	e7d7      	b.n	8005224 <_free_r+0x24>
 8005274:	d902      	bls.n	800527c <_free_r+0x7c>
 8005276:	230c      	movs	r3, #12
 8005278:	602b      	str	r3, [r5, #0]
 800527a:	e7d3      	b.n	8005224 <_free_r+0x24>
 800527c:	6820      	ldr	r0, [r4, #0]
 800527e:	1821      	adds	r1, r4, r0
 8005280:	428a      	cmp	r2, r1
 8005282:	bf04      	itt	eq
 8005284:	6811      	ldreq	r1, [r2, #0]
 8005286:	6852      	ldreq	r2, [r2, #4]
 8005288:	6062      	str	r2, [r4, #4]
 800528a:	bf04      	itt	eq
 800528c:	1809      	addeq	r1, r1, r0
 800528e:	6021      	streq	r1, [r4, #0]
 8005290:	605c      	str	r4, [r3, #4]
 8005292:	e7c7      	b.n	8005224 <_free_r+0x24>
 8005294:	bd38      	pop	{r3, r4, r5, pc}
 8005296:	bf00      	nop
 8005298:	20000098 	.word	0x20000098

0800529c <_malloc_r>:
 800529c:	b570      	push	{r4, r5, r6, lr}
 800529e:	1ccd      	adds	r5, r1, #3
 80052a0:	f025 0503 	bic.w	r5, r5, #3
 80052a4:	3508      	adds	r5, #8
 80052a6:	2d0c      	cmp	r5, #12
 80052a8:	bf38      	it	cc
 80052aa:	250c      	movcc	r5, #12
 80052ac:	2d00      	cmp	r5, #0
 80052ae:	4606      	mov	r6, r0
 80052b0:	db01      	blt.n	80052b6 <_malloc_r+0x1a>
 80052b2:	42a9      	cmp	r1, r5
 80052b4:	d903      	bls.n	80052be <_malloc_r+0x22>
 80052b6:	230c      	movs	r3, #12
 80052b8:	6033      	str	r3, [r6, #0]
 80052ba:	2000      	movs	r0, #0
 80052bc:	bd70      	pop	{r4, r5, r6, pc}
 80052be:	f000 f87d 	bl	80053bc <__malloc_lock>
 80052c2:	4a21      	ldr	r2, [pc, #132]	; (8005348 <_malloc_r+0xac>)
 80052c4:	6814      	ldr	r4, [r2, #0]
 80052c6:	4621      	mov	r1, r4
 80052c8:	b991      	cbnz	r1, 80052f0 <_malloc_r+0x54>
 80052ca:	4c20      	ldr	r4, [pc, #128]	; (800534c <_malloc_r+0xb0>)
 80052cc:	6823      	ldr	r3, [r4, #0]
 80052ce:	b91b      	cbnz	r3, 80052d8 <_malloc_r+0x3c>
 80052d0:	4630      	mov	r0, r6
 80052d2:	f000 f863 	bl	800539c <_sbrk_r>
 80052d6:	6020      	str	r0, [r4, #0]
 80052d8:	4629      	mov	r1, r5
 80052da:	4630      	mov	r0, r6
 80052dc:	f000 f85e 	bl	800539c <_sbrk_r>
 80052e0:	1c43      	adds	r3, r0, #1
 80052e2:	d124      	bne.n	800532e <_malloc_r+0x92>
 80052e4:	230c      	movs	r3, #12
 80052e6:	6033      	str	r3, [r6, #0]
 80052e8:	4630      	mov	r0, r6
 80052ea:	f000 f868 	bl	80053be <__malloc_unlock>
 80052ee:	e7e4      	b.n	80052ba <_malloc_r+0x1e>
 80052f0:	680b      	ldr	r3, [r1, #0]
 80052f2:	1b5b      	subs	r3, r3, r5
 80052f4:	d418      	bmi.n	8005328 <_malloc_r+0x8c>
 80052f6:	2b0b      	cmp	r3, #11
 80052f8:	d90f      	bls.n	800531a <_malloc_r+0x7e>
 80052fa:	600b      	str	r3, [r1, #0]
 80052fc:	50cd      	str	r5, [r1, r3]
 80052fe:	18cc      	adds	r4, r1, r3
 8005300:	4630      	mov	r0, r6
 8005302:	f000 f85c 	bl	80053be <__malloc_unlock>
 8005306:	f104 000b 	add.w	r0, r4, #11
 800530a:	1d23      	adds	r3, r4, #4
 800530c:	f020 0007 	bic.w	r0, r0, #7
 8005310:	1ac3      	subs	r3, r0, r3
 8005312:	d0d3      	beq.n	80052bc <_malloc_r+0x20>
 8005314:	425a      	negs	r2, r3
 8005316:	50e2      	str	r2, [r4, r3]
 8005318:	e7d0      	b.n	80052bc <_malloc_r+0x20>
 800531a:	428c      	cmp	r4, r1
 800531c:	684b      	ldr	r3, [r1, #4]
 800531e:	bf16      	itet	ne
 8005320:	6063      	strne	r3, [r4, #4]
 8005322:	6013      	streq	r3, [r2, #0]
 8005324:	460c      	movne	r4, r1
 8005326:	e7eb      	b.n	8005300 <_malloc_r+0x64>
 8005328:	460c      	mov	r4, r1
 800532a:	6849      	ldr	r1, [r1, #4]
 800532c:	e7cc      	b.n	80052c8 <_malloc_r+0x2c>
 800532e:	1cc4      	adds	r4, r0, #3
 8005330:	f024 0403 	bic.w	r4, r4, #3
 8005334:	42a0      	cmp	r0, r4
 8005336:	d005      	beq.n	8005344 <_malloc_r+0xa8>
 8005338:	1a21      	subs	r1, r4, r0
 800533a:	4630      	mov	r0, r6
 800533c:	f000 f82e 	bl	800539c <_sbrk_r>
 8005340:	3001      	adds	r0, #1
 8005342:	d0cf      	beq.n	80052e4 <_malloc_r+0x48>
 8005344:	6025      	str	r5, [r4, #0]
 8005346:	e7db      	b.n	8005300 <_malloc_r+0x64>
 8005348:	20000098 	.word	0x20000098
 800534c:	2000009c 	.word	0x2000009c

08005350 <_realloc_r>:
 8005350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005352:	4607      	mov	r7, r0
 8005354:	4614      	mov	r4, r2
 8005356:	460e      	mov	r6, r1
 8005358:	b921      	cbnz	r1, 8005364 <_realloc_r+0x14>
 800535a:	4611      	mov	r1, r2
 800535c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005360:	f7ff bf9c 	b.w	800529c <_malloc_r>
 8005364:	b922      	cbnz	r2, 8005370 <_realloc_r+0x20>
 8005366:	f7ff ff4b 	bl	8005200 <_free_r>
 800536a:	4625      	mov	r5, r4
 800536c:	4628      	mov	r0, r5
 800536e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005370:	f000 f826 	bl	80053c0 <_malloc_usable_size_r>
 8005374:	42a0      	cmp	r0, r4
 8005376:	d20f      	bcs.n	8005398 <_realloc_r+0x48>
 8005378:	4621      	mov	r1, r4
 800537a:	4638      	mov	r0, r7
 800537c:	f7ff ff8e 	bl	800529c <_malloc_r>
 8005380:	4605      	mov	r5, r0
 8005382:	2800      	cmp	r0, #0
 8005384:	d0f2      	beq.n	800536c <_realloc_r+0x1c>
 8005386:	4631      	mov	r1, r6
 8005388:	4622      	mov	r2, r4
 800538a:	f7ff ff15 	bl	80051b8 <memcpy>
 800538e:	4631      	mov	r1, r6
 8005390:	4638      	mov	r0, r7
 8005392:	f7ff ff35 	bl	8005200 <_free_r>
 8005396:	e7e9      	b.n	800536c <_realloc_r+0x1c>
 8005398:	4635      	mov	r5, r6
 800539a:	e7e7      	b.n	800536c <_realloc_r+0x1c>

0800539c <_sbrk_r>:
 800539c:	b538      	push	{r3, r4, r5, lr}
 800539e:	4c06      	ldr	r4, [pc, #24]	; (80053b8 <_sbrk_r+0x1c>)
 80053a0:	2300      	movs	r3, #0
 80053a2:	4605      	mov	r5, r0
 80053a4:	4608      	mov	r0, r1
 80053a6:	6023      	str	r3, [r4, #0]
 80053a8:	f7fc fbe0 	bl	8001b6c <_sbrk>
 80053ac:	1c43      	adds	r3, r0, #1
 80053ae:	d102      	bne.n	80053b6 <_sbrk_r+0x1a>
 80053b0:	6823      	ldr	r3, [r4, #0]
 80053b2:	b103      	cbz	r3, 80053b6 <_sbrk_r+0x1a>
 80053b4:	602b      	str	r3, [r5, #0]
 80053b6:	bd38      	pop	{r3, r4, r5, pc}
 80053b8:	20001200 	.word	0x20001200

080053bc <__malloc_lock>:
 80053bc:	4770      	bx	lr

080053be <__malloc_unlock>:
 80053be:	4770      	bx	lr

080053c0 <_malloc_usable_size_r>:
 80053c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053c4:	1f18      	subs	r0, r3, #4
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	bfbc      	itt	lt
 80053ca:	580b      	ldrlt	r3, [r1, r0]
 80053cc:	18c0      	addlt	r0, r0, r3
 80053ce:	4770      	bx	lr

080053d0 <sin>:
 80053d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80053d2:	ec51 0b10 	vmov	r0, r1, d0
 80053d6:	4a20      	ldr	r2, [pc, #128]	; (8005458 <sin+0x88>)
 80053d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80053dc:	4293      	cmp	r3, r2
 80053de:	dc07      	bgt.n	80053f0 <sin+0x20>
 80053e0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005450 <sin+0x80>
 80053e4:	2000      	movs	r0, #0
 80053e6:	f000 fe37 	bl	8006058 <__kernel_sin>
 80053ea:	ec51 0b10 	vmov	r0, r1, d0
 80053ee:	e007      	b.n	8005400 <sin+0x30>
 80053f0:	4a1a      	ldr	r2, [pc, #104]	; (800545c <sin+0x8c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	dd09      	ble.n	800540a <sin+0x3a>
 80053f6:	ee10 2a10 	vmov	r2, s0
 80053fa:	460b      	mov	r3, r1
 80053fc:	f7fa ff64 	bl	80002c8 <__aeabi_dsub>
 8005400:	ec41 0b10 	vmov	d0, r0, r1
 8005404:	b005      	add	sp, #20
 8005406:	f85d fb04 	ldr.w	pc, [sp], #4
 800540a:	4668      	mov	r0, sp
 800540c:	f000 f828 	bl	8005460 <__ieee754_rem_pio2>
 8005410:	f000 0003 	and.w	r0, r0, #3
 8005414:	2801      	cmp	r0, #1
 8005416:	ed9d 1b02 	vldr	d1, [sp, #8]
 800541a:	ed9d 0b00 	vldr	d0, [sp]
 800541e:	d004      	beq.n	800542a <sin+0x5a>
 8005420:	2802      	cmp	r0, #2
 8005422:	d005      	beq.n	8005430 <sin+0x60>
 8005424:	b970      	cbnz	r0, 8005444 <sin+0x74>
 8005426:	2001      	movs	r0, #1
 8005428:	e7dd      	b.n	80053e6 <sin+0x16>
 800542a:	f000 fa0d 	bl	8005848 <__kernel_cos>
 800542e:	e7dc      	b.n	80053ea <sin+0x1a>
 8005430:	2001      	movs	r0, #1
 8005432:	f000 fe11 	bl	8006058 <__kernel_sin>
 8005436:	ec53 2b10 	vmov	r2, r3, d0
 800543a:	ee10 0a10 	vmov	r0, s0
 800543e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005442:	e7dd      	b.n	8005400 <sin+0x30>
 8005444:	f000 fa00 	bl	8005848 <__kernel_cos>
 8005448:	e7f5      	b.n	8005436 <sin+0x66>
 800544a:	bf00      	nop
 800544c:	f3af 8000 	nop.w
	...
 8005458:	3fe921fb 	.word	0x3fe921fb
 800545c:	7fefffff 	.word	0x7fefffff

08005460 <__ieee754_rem_pio2>:
 8005460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005464:	ec57 6b10 	vmov	r6, r7, d0
 8005468:	4bc3      	ldr	r3, [pc, #780]	; (8005778 <__ieee754_rem_pio2+0x318>)
 800546a:	b08d      	sub	sp, #52	; 0x34
 800546c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005470:	4598      	cmp	r8, r3
 8005472:	4604      	mov	r4, r0
 8005474:	9704      	str	r7, [sp, #16]
 8005476:	dc07      	bgt.n	8005488 <__ieee754_rem_pio2+0x28>
 8005478:	2200      	movs	r2, #0
 800547a:	2300      	movs	r3, #0
 800547c:	ed84 0b00 	vstr	d0, [r4]
 8005480:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005484:	2500      	movs	r5, #0
 8005486:	e027      	b.n	80054d8 <__ieee754_rem_pio2+0x78>
 8005488:	4bbc      	ldr	r3, [pc, #752]	; (800577c <__ieee754_rem_pio2+0x31c>)
 800548a:	4598      	cmp	r8, r3
 800548c:	dc75      	bgt.n	800557a <__ieee754_rem_pio2+0x11a>
 800548e:	9b04      	ldr	r3, [sp, #16]
 8005490:	4dbb      	ldr	r5, [pc, #748]	; (8005780 <__ieee754_rem_pio2+0x320>)
 8005492:	2b00      	cmp	r3, #0
 8005494:	ee10 0a10 	vmov	r0, s0
 8005498:	a3a9      	add	r3, pc, #676	; (adr r3, 8005740 <__ieee754_rem_pio2+0x2e0>)
 800549a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549e:	4639      	mov	r1, r7
 80054a0:	dd36      	ble.n	8005510 <__ieee754_rem_pio2+0xb0>
 80054a2:	f7fa ff11 	bl	80002c8 <__aeabi_dsub>
 80054a6:	45a8      	cmp	r8, r5
 80054a8:	4606      	mov	r6, r0
 80054aa:	460f      	mov	r7, r1
 80054ac:	d018      	beq.n	80054e0 <__ieee754_rem_pio2+0x80>
 80054ae:	a3a6      	add	r3, pc, #664	; (adr r3, 8005748 <__ieee754_rem_pio2+0x2e8>)
 80054b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b4:	f7fa ff08 	bl	80002c8 <__aeabi_dsub>
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	e9c4 2300 	strd	r2, r3, [r4]
 80054c0:	4630      	mov	r0, r6
 80054c2:	4639      	mov	r1, r7
 80054c4:	f7fa ff00 	bl	80002c8 <__aeabi_dsub>
 80054c8:	a39f      	add	r3, pc, #636	; (adr r3, 8005748 <__ieee754_rem_pio2+0x2e8>)
 80054ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ce:	f7fa fefb 	bl	80002c8 <__aeabi_dsub>
 80054d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80054d6:	2501      	movs	r5, #1
 80054d8:	4628      	mov	r0, r5
 80054da:	b00d      	add	sp, #52	; 0x34
 80054dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054e0:	a39b      	add	r3, pc, #620	; (adr r3, 8005750 <__ieee754_rem_pio2+0x2f0>)
 80054e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e6:	f7fa feef 	bl	80002c8 <__aeabi_dsub>
 80054ea:	a39b      	add	r3, pc, #620	; (adr r3, 8005758 <__ieee754_rem_pio2+0x2f8>)
 80054ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f0:	4606      	mov	r6, r0
 80054f2:	460f      	mov	r7, r1
 80054f4:	f7fa fee8 	bl	80002c8 <__aeabi_dsub>
 80054f8:	4602      	mov	r2, r0
 80054fa:	460b      	mov	r3, r1
 80054fc:	e9c4 2300 	strd	r2, r3, [r4]
 8005500:	4630      	mov	r0, r6
 8005502:	4639      	mov	r1, r7
 8005504:	f7fa fee0 	bl	80002c8 <__aeabi_dsub>
 8005508:	a393      	add	r3, pc, #588	; (adr r3, 8005758 <__ieee754_rem_pio2+0x2f8>)
 800550a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800550e:	e7de      	b.n	80054ce <__ieee754_rem_pio2+0x6e>
 8005510:	f7fa fedc 	bl	80002cc <__adddf3>
 8005514:	45a8      	cmp	r8, r5
 8005516:	4606      	mov	r6, r0
 8005518:	460f      	mov	r7, r1
 800551a:	d016      	beq.n	800554a <__ieee754_rem_pio2+0xea>
 800551c:	a38a      	add	r3, pc, #552	; (adr r3, 8005748 <__ieee754_rem_pio2+0x2e8>)
 800551e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005522:	f7fa fed3 	bl	80002cc <__adddf3>
 8005526:	4602      	mov	r2, r0
 8005528:	460b      	mov	r3, r1
 800552a:	e9c4 2300 	strd	r2, r3, [r4]
 800552e:	4630      	mov	r0, r6
 8005530:	4639      	mov	r1, r7
 8005532:	f7fa fec9 	bl	80002c8 <__aeabi_dsub>
 8005536:	a384      	add	r3, pc, #528	; (adr r3, 8005748 <__ieee754_rem_pio2+0x2e8>)
 8005538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553c:	f7fa fec6 	bl	80002cc <__adddf3>
 8005540:	f04f 35ff 	mov.w	r5, #4294967295
 8005544:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005548:	e7c6      	b.n	80054d8 <__ieee754_rem_pio2+0x78>
 800554a:	a381      	add	r3, pc, #516	; (adr r3, 8005750 <__ieee754_rem_pio2+0x2f0>)
 800554c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005550:	f7fa febc 	bl	80002cc <__adddf3>
 8005554:	a380      	add	r3, pc, #512	; (adr r3, 8005758 <__ieee754_rem_pio2+0x2f8>)
 8005556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555a:	4606      	mov	r6, r0
 800555c:	460f      	mov	r7, r1
 800555e:	f7fa feb5 	bl	80002cc <__adddf3>
 8005562:	4602      	mov	r2, r0
 8005564:	460b      	mov	r3, r1
 8005566:	e9c4 2300 	strd	r2, r3, [r4]
 800556a:	4630      	mov	r0, r6
 800556c:	4639      	mov	r1, r7
 800556e:	f7fa feab 	bl	80002c8 <__aeabi_dsub>
 8005572:	a379      	add	r3, pc, #484	; (adr r3, 8005758 <__ieee754_rem_pio2+0x2f8>)
 8005574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005578:	e7e0      	b.n	800553c <__ieee754_rem_pio2+0xdc>
 800557a:	4b82      	ldr	r3, [pc, #520]	; (8005784 <__ieee754_rem_pio2+0x324>)
 800557c:	4598      	cmp	r8, r3
 800557e:	f300 80d0 	bgt.w	8005722 <__ieee754_rem_pio2+0x2c2>
 8005582:	f000 fe23 	bl	80061cc <fabs>
 8005586:	ec57 6b10 	vmov	r6, r7, d0
 800558a:	ee10 0a10 	vmov	r0, s0
 800558e:	a374      	add	r3, pc, #464	; (adr r3, 8005760 <__ieee754_rem_pio2+0x300>)
 8005590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005594:	4639      	mov	r1, r7
 8005596:	f7fb f84f 	bl	8000638 <__aeabi_dmul>
 800559a:	2200      	movs	r2, #0
 800559c:	4b7a      	ldr	r3, [pc, #488]	; (8005788 <__ieee754_rem_pio2+0x328>)
 800559e:	f7fa fe95 	bl	80002cc <__adddf3>
 80055a2:	f7fb fae3 	bl	8000b6c <__aeabi_d2iz>
 80055a6:	4605      	mov	r5, r0
 80055a8:	f7fa ffdc 	bl	8000564 <__aeabi_i2d>
 80055ac:	a364      	add	r3, pc, #400	; (adr r3, 8005740 <__ieee754_rem_pio2+0x2e0>)
 80055ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055b6:	f7fb f83f 	bl	8000638 <__aeabi_dmul>
 80055ba:	4602      	mov	r2, r0
 80055bc:	460b      	mov	r3, r1
 80055be:	4630      	mov	r0, r6
 80055c0:	4639      	mov	r1, r7
 80055c2:	f7fa fe81 	bl	80002c8 <__aeabi_dsub>
 80055c6:	a360      	add	r3, pc, #384	; (adr r3, 8005748 <__ieee754_rem_pio2+0x2e8>)
 80055c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055cc:	4682      	mov	sl, r0
 80055ce:	468b      	mov	fp, r1
 80055d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055d4:	f7fb f830 	bl	8000638 <__aeabi_dmul>
 80055d8:	2d1f      	cmp	r5, #31
 80055da:	4606      	mov	r6, r0
 80055dc:	460f      	mov	r7, r1
 80055de:	dc0c      	bgt.n	80055fa <__ieee754_rem_pio2+0x19a>
 80055e0:	1e6a      	subs	r2, r5, #1
 80055e2:	4b6a      	ldr	r3, [pc, #424]	; (800578c <__ieee754_rem_pio2+0x32c>)
 80055e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055e8:	4543      	cmp	r3, r8
 80055ea:	d006      	beq.n	80055fa <__ieee754_rem_pio2+0x19a>
 80055ec:	4632      	mov	r2, r6
 80055ee:	463b      	mov	r3, r7
 80055f0:	4650      	mov	r0, sl
 80055f2:	4659      	mov	r1, fp
 80055f4:	f7fa fe68 	bl	80002c8 <__aeabi_dsub>
 80055f8:	e00e      	b.n	8005618 <__ieee754_rem_pio2+0x1b8>
 80055fa:	4632      	mov	r2, r6
 80055fc:	463b      	mov	r3, r7
 80055fe:	4650      	mov	r0, sl
 8005600:	4659      	mov	r1, fp
 8005602:	f7fa fe61 	bl	80002c8 <__aeabi_dsub>
 8005606:	ea4f 5328 	mov.w	r3, r8, asr #20
 800560a:	9305      	str	r3, [sp, #20]
 800560c:	9a05      	ldr	r2, [sp, #20]
 800560e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	2b10      	cmp	r3, #16
 8005616:	dc02      	bgt.n	800561e <__ieee754_rem_pio2+0x1be>
 8005618:	e9c4 0100 	strd	r0, r1, [r4]
 800561c:	e039      	b.n	8005692 <__ieee754_rem_pio2+0x232>
 800561e:	a34c      	add	r3, pc, #304	; (adr r3, 8005750 <__ieee754_rem_pio2+0x2f0>)
 8005620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005624:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005628:	f7fb f806 	bl	8000638 <__aeabi_dmul>
 800562c:	4606      	mov	r6, r0
 800562e:	460f      	mov	r7, r1
 8005630:	4602      	mov	r2, r0
 8005632:	460b      	mov	r3, r1
 8005634:	4650      	mov	r0, sl
 8005636:	4659      	mov	r1, fp
 8005638:	f7fa fe46 	bl	80002c8 <__aeabi_dsub>
 800563c:	4602      	mov	r2, r0
 800563e:	460b      	mov	r3, r1
 8005640:	4680      	mov	r8, r0
 8005642:	4689      	mov	r9, r1
 8005644:	4650      	mov	r0, sl
 8005646:	4659      	mov	r1, fp
 8005648:	f7fa fe3e 	bl	80002c8 <__aeabi_dsub>
 800564c:	4632      	mov	r2, r6
 800564e:	463b      	mov	r3, r7
 8005650:	f7fa fe3a 	bl	80002c8 <__aeabi_dsub>
 8005654:	a340      	add	r3, pc, #256	; (adr r3, 8005758 <__ieee754_rem_pio2+0x2f8>)
 8005656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565a:	4606      	mov	r6, r0
 800565c:	460f      	mov	r7, r1
 800565e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005662:	f7fa ffe9 	bl	8000638 <__aeabi_dmul>
 8005666:	4632      	mov	r2, r6
 8005668:	463b      	mov	r3, r7
 800566a:	f7fa fe2d 	bl	80002c8 <__aeabi_dsub>
 800566e:	4602      	mov	r2, r0
 8005670:	460b      	mov	r3, r1
 8005672:	4606      	mov	r6, r0
 8005674:	460f      	mov	r7, r1
 8005676:	4640      	mov	r0, r8
 8005678:	4649      	mov	r1, r9
 800567a:	f7fa fe25 	bl	80002c8 <__aeabi_dsub>
 800567e:	9a05      	ldr	r2, [sp, #20]
 8005680:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	2b31      	cmp	r3, #49	; 0x31
 8005688:	dc20      	bgt.n	80056cc <__ieee754_rem_pio2+0x26c>
 800568a:	e9c4 0100 	strd	r0, r1, [r4]
 800568e:	46c2      	mov	sl, r8
 8005690:	46cb      	mov	fp, r9
 8005692:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005696:	4650      	mov	r0, sl
 8005698:	4642      	mov	r2, r8
 800569a:	464b      	mov	r3, r9
 800569c:	4659      	mov	r1, fp
 800569e:	f7fa fe13 	bl	80002c8 <__aeabi_dsub>
 80056a2:	463b      	mov	r3, r7
 80056a4:	4632      	mov	r2, r6
 80056a6:	f7fa fe0f 	bl	80002c8 <__aeabi_dsub>
 80056aa:	9b04      	ldr	r3, [sp, #16]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80056b2:	f6bf af11 	bge.w	80054d8 <__ieee754_rem_pio2+0x78>
 80056b6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80056ba:	6063      	str	r3, [r4, #4]
 80056bc:	f8c4 8000 	str.w	r8, [r4]
 80056c0:	60a0      	str	r0, [r4, #8]
 80056c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056c6:	60e3      	str	r3, [r4, #12]
 80056c8:	426d      	negs	r5, r5
 80056ca:	e705      	b.n	80054d8 <__ieee754_rem_pio2+0x78>
 80056cc:	a326      	add	r3, pc, #152	; (adr r3, 8005768 <__ieee754_rem_pio2+0x308>)
 80056ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056d6:	f7fa ffaf 	bl	8000638 <__aeabi_dmul>
 80056da:	4606      	mov	r6, r0
 80056dc:	460f      	mov	r7, r1
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	4640      	mov	r0, r8
 80056e4:	4649      	mov	r1, r9
 80056e6:	f7fa fdef 	bl	80002c8 <__aeabi_dsub>
 80056ea:	4602      	mov	r2, r0
 80056ec:	460b      	mov	r3, r1
 80056ee:	4682      	mov	sl, r0
 80056f0:	468b      	mov	fp, r1
 80056f2:	4640      	mov	r0, r8
 80056f4:	4649      	mov	r1, r9
 80056f6:	f7fa fde7 	bl	80002c8 <__aeabi_dsub>
 80056fa:	4632      	mov	r2, r6
 80056fc:	463b      	mov	r3, r7
 80056fe:	f7fa fde3 	bl	80002c8 <__aeabi_dsub>
 8005702:	a31b      	add	r3, pc, #108	; (adr r3, 8005770 <__ieee754_rem_pio2+0x310>)
 8005704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005708:	4606      	mov	r6, r0
 800570a:	460f      	mov	r7, r1
 800570c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005710:	f7fa ff92 	bl	8000638 <__aeabi_dmul>
 8005714:	4632      	mov	r2, r6
 8005716:	463b      	mov	r3, r7
 8005718:	f7fa fdd6 	bl	80002c8 <__aeabi_dsub>
 800571c:	4606      	mov	r6, r0
 800571e:	460f      	mov	r7, r1
 8005720:	e764      	b.n	80055ec <__ieee754_rem_pio2+0x18c>
 8005722:	4b1b      	ldr	r3, [pc, #108]	; (8005790 <__ieee754_rem_pio2+0x330>)
 8005724:	4598      	cmp	r8, r3
 8005726:	dd35      	ble.n	8005794 <__ieee754_rem_pio2+0x334>
 8005728:	ee10 2a10 	vmov	r2, s0
 800572c:	463b      	mov	r3, r7
 800572e:	4630      	mov	r0, r6
 8005730:	4639      	mov	r1, r7
 8005732:	f7fa fdc9 	bl	80002c8 <__aeabi_dsub>
 8005736:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800573a:	e9c4 0100 	strd	r0, r1, [r4]
 800573e:	e6a1      	b.n	8005484 <__ieee754_rem_pio2+0x24>
 8005740:	54400000 	.word	0x54400000
 8005744:	3ff921fb 	.word	0x3ff921fb
 8005748:	1a626331 	.word	0x1a626331
 800574c:	3dd0b461 	.word	0x3dd0b461
 8005750:	1a600000 	.word	0x1a600000
 8005754:	3dd0b461 	.word	0x3dd0b461
 8005758:	2e037073 	.word	0x2e037073
 800575c:	3ba3198a 	.word	0x3ba3198a
 8005760:	6dc9c883 	.word	0x6dc9c883
 8005764:	3fe45f30 	.word	0x3fe45f30
 8005768:	2e000000 	.word	0x2e000000
 800576c:	3ba3198a 	.word	0x3ba3198a
 8005770:	252049c1 	.word	0x252049c1
 8005774:	397b839a 	.word	0x397b839a
 8005778:	3fe921fb 	.word	0x3fe921fb
 800577c:	4002d97b 	.word	0x4002d97b
 8005780:	3ff921fb 	.word	0x3ff921fb
 8005784:	413921fb 	.word	0x413921fb
 8005788:	3fe00000 	.word	0x3fe00000
 800578c:	080064ac 	.word	0x080064ac
 8005790:	7fefffff 	.word	0x7fefffff
 8005794:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005798:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800579c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80057a0:	4630      	mov	r0, r6
 80057a2:	460f      	mov	r7, r1
 80057a4:	f7fb f9e2 	bl	8000b6c <__aeabi_d2iz>
 80057a8:	f7fa fedc 	bl	8000564 <__aeabi_i2d>
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	4630      	mov	r0, r6
 80057b2:	4639      	mov	r1, r7
 80057b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80057b8:	f7fa fd86 	bl	80002c8 <__aeabi_dsub>
 80057bc:	2200      	movs	r2, #0
 80057be:	4b1f      	ldr	r3, [pc, #124]	; (800583c <__ieee754_rem_pio2+0x3dc>)
 80057c0:	f7fa ff3a 	bl	8000638 <__aeabi_dmul>
 80057c4:	460f      	mov	r7, r1
 80057c6:	4606      	mov	r6, r0
 80057c8:	f7fb f9d0 	bl	8000b6c <__aeabi_d2iz>
 80057cc:	f7fa feca 	bl	8000564 <__aeabi_i2d>
 80057d0:	4602      	mov	r2, r0
 80057d2:	460b      	mov	r3, r1
 80057d4:	4630      	mov	r0, r6
 80057d6:	4639      	mov	r1, r7
 80057d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80057dc:	f7fa fd74 	bl	80002c8 <__aeabi_dsub>
 80057e0:	2200      	movs	r2, #0
 80057e2:	4b16      	ldr	r3, [pc, #88]	; (800583c <__ieee754_rem_pio2+0x3dc>)
 80057e4:	f7fa ff28 	bl	8000638 <__aeabi_dmul>
 80057e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80057ec:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80057f0:	f04f 0803 	mov.w	r8, #3
 80057f4:	2600      	movs	r6, #0
 80057f6:	2700      	movs	r7, #0
 80057f8:	4632      	mov	r2, r6
 80057fa:	463b      	mov	r3, r7
 80057fc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005800:	f108 3aff 	add.w	sl, r8, #4294967295
 8005804:	f7fb f980 	bl	8000b08 <__aeabi_dcmpeq>
 8005808:	b9b0      	cbnz	r0, 8005838 <__ieee754_rem_pio2+0x3d8>
 800580a:	4b0d      	ldr	r3, [pc, #52]	; (8005840 <__ieee754_rem_pio2+0x3e0>)
 800580c:	9301      	str	r3, [sp, #4]
 800580e:	2302      	movs	r3, #2
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	462a      	mov	r2, r5
 8005814:	4643      	mov	r3, r8
 8005816:	4621      	mov	r1, r4
 8005818:	a806      	add	r0, sp, #24
 800581a:	f000 f8dd 	bl	80059d8 <__kernel_rem_pio2>
 800581e:	9b04      	ldr	r3, [sp, #16]
 8005820:	2b00      	cmp	r3, #0
 8005822:	4605      	mov	r5, r0
 8005824:	f6bf ae58 	bge.w	80054d8 <__ieee754_rem_pio2+0x78>
 8005828:	6863      	ldr	r3, [r4, #4]
 800582a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800582e:	6063      	str	r3, [r4, #4]
 8005830:	68e3      	ldr	r3, [r4, #12]
 8005832:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005836:	e746      	b.n	80056c6 <__ieee754_rem_pio2+0x266>
 8005838:	46d0      	mov	r8, sl
 800583a:	e7dd      	b.n	80057f8 <__ieee754_rem_pio2+0x398>
 800583c:	41700000 	.word	0x41700000
 8005840:	0800652c 	.word	0x0800652c
 8005844:	00000000 	.word	0x00000000

08005848 <__kernel_cos>:
 8005848:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800584c:	ec59 8b10 	vmov	r8, r9, d0
 8005850:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8005854:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8005858:	ed2d 8b02 	vpush	{d8}
 800585c:	eeb0 8a41 	vmov.f32	s16, s2
 8005860:	eef0 8a61 	vmov.f32	s17, s3
 8005864:	da07      	bge.n	8005876 <__kernel_cos+0x2e>
 8005866:	ee10 0a10 	vmov	r0, s0
 800586a:	4649      	mov	r1, r9
 800586c:	f7fb f97e 	bl	8000b6c <__aeabi_d2iz>
 8005870:	2800      	cmp	r0, #0
 8005872:	f000 8089 	beq.w	8005988 <__kernel_cos+0x140>
 8005876:	4642      	mov	r2, r8
 8005878:	464b      	mov	r3, r9
 800587a:	4640      	mov	r0, r8
 800587c:	4649      	mov	r1, r9
 800587e:	f7fa fedb 	bl	8000638 <__aeabi_dmul>
 8005882:	2200      	movs	r2, #0
 8005884:	4b4e      	ldr	r3, [pc, #312]	; (80059c0 <__kernel_cos+0x178>)
 8005886:	4604      	mov	r4, r0
 8005888:	460d      	mov	r5, r1
 800588a:	f7fa fed5 	bl	8000638 <__aeabi_dmul>
 800588e:	a340      	add	r3, pc, #256	; (adr r3, 8005990 <__kernel_cos+0x148>)
 8005890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005894:	4682      	mov	sl, r0
 8005896:	468b      	mov	fp, r1
 8005898:	4620      	mov	r0, r4
 800589a:	4629      	mov	r1, r5
 800589c:	f7fa fecc 	bl	8000638 <__aeabi_dmul>
 80058a0:	a33d      	add	r3, pc, #244	; (adr r3, 8005998 <__kernel_cos+0x150>)
 80058a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a6:	f7fa fd11 	bl	80002cc <__adddf3>
 80058aa:	4622      	mov	r2, r4
 80058ac:	462b      	mov	r3, r5
 80058ae:	f7fa fec3 	bl	8000638 <__aeabi_dmul>
 80058b2:	a33b      	add	r3, pc, #236	; (adr r3, 80059a0 <__kernel_cos+0x158>)
 80058b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b8:	f7fa fd06 	bl	80002c8 <__aeabi_dsub>
 80058bc:	4622      	mov	r2, r4
 80058be:	462b      	mov	r3, r5
 80058c0:	f7fa feba 	bl	8000638 <__aeabi_dmul>
 80058c4:	a338      	add	r3, pc, #224	; (adr r3, 80059a8 <__kernel_cos+0x160>)
 80058c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ca:	f7fa fcff 	bl	80002cc <__adddf3>
 80058ce:	4622      	mov	r2, r4
 80058d0:	462b      	mov	r3, r5
 80058d2:	f7fa feb1 	bl	8000638 <__aeabi_dmul>
 80058d6:	a336      	add	r3, pc, #216	; (adr r3, 80059b0 <__kernel_cos+0x168>)
 80058d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058dc:	f7fa fcf4 	bl	80002c8 <__aeabi_dsub>
 80058e0:	4622      	mov	r2, r4
 80058e2:	462b      	mov	r3, r5
 80058e4:	f7fa fea8 	bl	8000638 <__aeabi_dmul>
 80058e8:	a333      	add	r3, pc, #204	; (adr r3, 80059b8 <__kernel_cos+0x170>)
 80058ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ee:	f7fa fced 	bl	80002cc <__adddf3>
 80058f2:	4622      	mov	r2, r4
 80058f4:	462b      	mov	r3, r5
 80058f6:	f7fa fe9f 	bl	8000638 <__aeabi_dmul>
 80058fa:	4622      	mov	r2, r4
 80058fc:	462b      	mov	r3, r5
 80058fe:	f7fa fe9b 	bl	8000638 <__aeabi_dmul>
 8005902:	ec53 2b18 	vmov	r2, r3, d8
 8005906:	4604      	mov	r4, r0
 8005908:	460d      	mov	r5, r1
 800590a:	4640      	mov	r0, r8
 800590c:	4649      	mov	r1, r9
 800590e:	f7fa fe93 	bl	8000638 <__aeabi_dmul>
 8005912:	460b      	mov	r3, r1
 8005914:	4602      	mov	r2, r0
 8005916:	4629      	mov	r1, r5
 8005918:	4620      	mov	r0, r4
 800591a:	f7fa fcd5 	bl	80002c8 <__aeabi_dsub>
 800591e:	4b29      	ldr	r3, [pc, #164]	; (80059c4 <__kernel_cos+0x17c>)
 8005920:	429e      	cmp	r6, r3
 8005922:	4680      	mov	r8, r0
 8005924:	4689      	mov	r9, r1
 8005926:	dc11      	bgt.n	800594c <__kernel_cos+0x104>
 8005928:	4602      	mov	r2, r0
 800592a:	460b      	mov	r3, r1
 800592c:	4650      	mov	r0, sl
 800592e:	4659      	mov	r1, fp
 8005930:	f7fa fcca 	bl	80002c8 <__aeabi_dsub>
 8005934:	460b      	mov	r3, r1
 8005936:	4924      	ldr	r1, [pc, #144]	; (80059c8 <__kernel_cos+0x180>)
 8005938:	4602      	mov	r2, r0
 800593a:	2000      	movs	r0, #0
 800593c:	f7fa fcc4 	bl	80002c8 <__aeabi_dsub>
 8005940:	ecbd 8b02 	vpop	{d8}
 8005944:	ec41 0b10 	vmov	d0, r0, r1
 8005948:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800594c:	4b1f      	ldr	r3, [pc, #124]	; (80059cc <__kernel_cos+0x184>)
 800594e:	491e      	ldr	r1, [pc, #120]	; (80059c8 <__kernel_cos+0x180>)
 8005950:	429e      	cmp	r6, r3
 8005952:	bfcc      	ite	gt
 8005954:	4d1e      	ldrgt	r5, [pc, #120]	; (80059d0 <__kernel_cos+0x188>)
 8005956:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800595a:	2400      	movs	r4, #0
 800595c:	4622      	mov	r2, r4
 800595e:	462b      	mov	r3, r5
 8005960:	2000      	movs	r0, #0
 8005962:	f7fa fcb1 	bl	80002c8 <__aeabi_dsub>
 8005966:	4622      	mov	r2, r4
 8005968:	4606      	mov	r6, r0
 800596a:	460f      	mov	r7, r1
 800596c:	462b      	mov	r3, r5
 800596e:	4650      	mov	r0, sl
 8005970:	4659      	mov	r1, fp
 8005972:	f7fa fca9 	bl	80002c8 <__aeabi_dsub>
 8005976:	4642      	mov	r2, r8
 8005978:	464b      	mov	r3, r9
 800597a:	f7fa fca5 	bl	80002c8 <__aeabi_dsub>
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	4630      	mov	r0, r6
 8005984:	4639      	mov	r1, r7
 8005986:	e7d9      	b.n	800593c <__kernel_cos+0xf4>
 8005988:	2000      	movs	r0, #0
 800598a:	490f      	ldr	r1, [pc, #60]	; (80059c8 <__kernel_cos+0x180>)
 800598c:	e7d8      	b.n	8005940 <__kernel_cos+0xf8>
 800598e:	bf00      	nop
 8005990:	be8838d4 	.word	0xbe8838d4
 8005994:	bda8fae9 	.word	0xbda8fae9
 8005998:	bdb4b1c4 	.word	0xbdb4b1c4
 800599c:	3e21ee9e 	.word	0x3e21ee9e
 80059a0:	809c52ad 	.word	0x809c52ad
 80059a4:	3e927e4f 	.word	0x3e927e4f
 80059a8:	19cb1590 	.word	0x19cb1590
 80059ac:	3efa01a0 	.word	0x3efa01a0
 80059b0:	16c15177 	.word	0x16c15177
 80059b4:	3f56c16c 	.word	0x3f56c16c
 80059b8:	5555554c 	.word	0x5555554c
 80059bc:	3fa55555 	.word	0x3fa55555
 80059c0:	3fe00000 	.word	0x3fe00000
 80059c4:	3fd33332 	.word	0x3fd33332
 80059c8:	3ff00000 	.word	0x3ff00000
 80059cc:	3fe90000 	.word	0x3fe90000
 80059d0:	3fd20000 	.word	0x3fd20000
 80059d4:	00000000 	.word	0x00000000

080059d8 <__kernel_rem_pio2>:
 80059d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059dc:	ed2d 8b02 	vpush	{d8}
 80059e0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80059e4:	1ed4      	subs	r4, r2, #3
 80059e6:	9308      	str	r3, [sp, #32]
 80059e8:	9101      	str	r1, [sp, #4]
 80059ea:	4bc5      	ldr	r3, [pc, #788]	; (8005d00 <__kernel_rem_pio2+0x328>)
 80059ec:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80059ee:	9009      	str	r0, [sp, #36]	; 0x24
 80059f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80059f4:	9304      	str	r3, [sp, #16]
 80059f6:	9b08      	ldr	r3, [sp, #32]
 80059f8:	3b01      	subs	r3, #1
 80059fa:	9307      	str	r3, [sp, #28]
 80059fc:	2318      	movs	r3, #24
 80059fe:	fb94 f4f3 	sdiv	r4, r4, r3
 8005a02:	f06f 0317 	mvn.w	r3, #23
 8005a06:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8005a0a:	fb04 3303 	mla	r3, r4, r3, r3
 8005a0e:	eb03 0a02 	add.w	sl, r3, r2
 8005a12:	9b04      	ldr	r3, [sp, #16]
 8005a14:	9a07      	ldr	r2, [sp, #28]
 8005a16:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8005cf0 <__kernel_rem_pio2+0x318>
 8005a1a:	eb03 0802 	add.w	r8, r3, r2
 8005a1e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005a20:	1aa7      	subs	r7, r4, r2
 8005a22:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005a26:	ae22      	add	r6, sp, #136	; 0x88
 8005a28:	2500      	movs	r5, #0
 8005a2a:	4545      	cmp	r5, r8
 8005a2c:	dd13      	ble.n	8005a56 <__kernel_rem_pio2+0x7e>
 8005a2e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8005cf0 <__kernel_rem_pio2+0x318>
 8005a32:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8005a36:	2600      	movs	r6, #0
 8005a38:	9b04      	ldr	r3, [sp, #16]
 8005a3a:	429e      	cmp	r6, r3
 8005a3c:	dc32      	bgt.n	8005aa4 <__kernel_rem_pio2+0xcc>
 8005a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a40:	9302      	str	r3, [sp, #8]
 8005a42:	9b08      	ldr	r3, [sp, #32]
 8005a44:	199d      	adds	r5, r3, r6
 8005a46:	ab22      	add	r3, sp, #136	; 0x88
 8005a48:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005a4c:	9306      	str	r3, [sp, #24]
 8005a4e:	ec59 8b18 	vmov	r8, r9, d8
 8005a52:	2700      	movs	r7, #0
 8005a54:	e01f      	b.n	8005a96 <__kernel_rem_pio2+0xbe>
 8005a56:	42ef      	cmn	r7, r5
 8005a58:	d407      	bmi.n	8005a6a <__kernel_rem_pio2+0x92>
 8005a5a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005a5e:	f7fa fd81 	bl	8000564 <__aeabi_i2d>
 8005a62:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005a66:	3501      	adds	r5, #1
 8005a68:	e7df      	b.n	8005a2a <__kernel_rem_pio2+0x52>
 8005a6a:	ec51 0b18 	vmov	r0, r1, d8
 8005a6e:	e7f8      	b.n	8005a62 <__kernel_rem_pio2+0x8a>
 8005a70:	9906      	ldr	r1, [sp, #24]
 8005a72:	9d02      	ldr	r5, [sp, #8]
 8005a74:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005a78:	9106      	str	r1, [sp, #24]
 8005a7a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8005a7e:	9502      	str	r5, [sp, #8]
 8005a80:	f7fa fdda 	bl	8000638 <__aeabi_dmul>
 8005a84:	4602      	mov	r2, r0
 8005a86:	460b      	mov	r3, r1
 8005a88:	4640      	mov	r0, r8
 8005a8a:	4649      	mov	r1, r9
 8005a8c:	f7fa fc1e 	bl	80002cc <__adddf3>
 8005a90:	3701      	adds	r7, #1
 8005a92:	4680      	mov	r8, r0
 8005a94:	4689      	mov	r9, r1
 8005a96:	9b07      	ldr	r3, [sp, #28]
 8005a98:	429f      	cmp	r7, r3
 8005a9a:	dde9      	ble.n	8005a70 <__kernel_rem_pio2+0x98>
 8005a9c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005aa0:	3601      	adds	r6, #1
 8005aa2:	e7c9      	b.n	8005a38 <__kernel_rem_pio2+0x60>
 8005aa4:	9b04      	ldr	r3, [sp, #16]
 8005aa6:	aa0e      	add	r2, sp, #56	; 0x38
 8005aa8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005aac:	930c      	str	r3, [sp, #48]	; 0x30
 8005aae:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005ab0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005ab4:	9c04      	ldr	r4, [sp, #16]
 8005ab6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ab8:	ab9a      	add	r3, sp, #616	; 0x268
 8005aba:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8005abe:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ac2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005ac6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8005aca:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8005ace:	ab9a      	add	r3, sp, #616	; 0x268
 8005ad0:	445b      	add	r3, fp
 8005ad2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8005ad6:	2500      	movs	r5, #0
 8005ad8:	1b63      	subs	r3, r4, r5
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	dc78      	bgt.n	8005bd0 <__kernel_rem_pio2+0x1f8>
 8005ade:	4650      	mov	r0, sl
 8005ae0:	ec49 8b10 	vmov	d0, r8, r9
 8005ae4:	f000 fc00 	bl	80062e8 <scalbn>
 8005ae8:	ec57 6b10 	vmov	r6, r7, d0
 8005aec:	2200      	movs	r2, #0
 8005aee:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005af2:	ee10 0a10 	vmov	r0, s0
 8005af6:	4639      	mov	r1, r7
 8005af8:	f7fa fd9e 	bl	8000638 <__aeabi_dmul>
 8005afc:	ec41 0b10 	vmov	d0, r0, r1
 8005b00:	f000 fb6e 	bl	80061e0 <floor>
 8005b04:	2200      	movs	r2, #0
 8005b06:	ec51 0b10 	vmov	r0, r1, d0
 8005b0a:	4b7e      	ldr	r3, [pc, #504]	; (8005d04 <__kernel_rem_pio2+0x32c>)
 8005b0c:	f7fa fd94 	bl	8000638 <__aeabi_dmul>
 8005b10:	4602      	mov	r2, r0
 8005b12:	460b      	mov	r3, r1
 8005b14:	4630      	mov	r0, r6
 8005b16:	4639      	mov	r1, r7
 8005b18:	f7fa fbd6 	bl	80002c8 <__aeabi_dsub>
 8005b1c:	460f      	mov	r7, r1
 8005b1e:	4606      	mov	r6, r0
 8005b20:	f7fb f824 	bl	8000b6c <__aeabi_d2iz>
 8005b24:	9006      	str	r0, [sp, #24]
 8005b26:	f7fa fd1d 	bl	8000564 <__aeabi_i2d>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	4630      	mov	r0, r6
 8005b30:	4639      	mov	r1, r7
 8005b32:	f7fa fbc9 	bl	80002c8 <__aeabi_dsub>
 8005b36:	f1ba 0f00 	cmp.w	sl, #0
 8005b3a:	4606      	mov	r6, r0
 8005b3c:	460f      	mov	r7, r1
 8005b3e:	dd6c      	ble.n	8005c1a <__kernel_rem_pio2+0x242>
 8005b40:	1e62      	subs	r2, r4, #1
 8005b42:	ab0e      	add	r3, sp, #56	; 0x38
 8005b44:	f1ca 0118 	rsb	r1, sl, #24
 8005b48:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005b4c:	9d06      	ldr	r5, [sp, #24]
 8005b4e:	fa40 f301 	asr.w	r3, r0, r1
 8005b52:	441d      	add	r5, r3
 8005b54:	408b      	lsls	r3, r1
 8005b56:	1ac0      	subs	r0, r0, r3
 8005b58:	ab0e      	add	r3, sp, #56	; 0x38
 8005b5a:	9506      	str	r5, [sp, #24]
 8005b5c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005b60:	f1ca 0317 	rsb	r3, sl, #23
 8005b64:	fa40 f303 	asr.w	r3, r0, r3
 8005b68:	9302      	str	r3, [sp, #8]
 8005b6a:	9b02      	ldr	r3, [sp, #8]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	dd62      	ble.n	8005c36 <__kernel_rem_pio2+0x25e>
 8005b70:	9b06      	ldr	r3, [sp, #24]
 8005b72:	2200      	movs	r2, #0
 8005b74:	3301      	adds	r3, #1
 8005b76:	9306      	str	r3, [sp, #24]
 8005b78:	4615      	mov	r5, r2
 8005b7a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005b7e:	4294      	cmp	r4, r2
 8005b80:	f300 8095 	bgt.w	8005cae <__kernel_rem_pio2+0x2d6>
 8005b84:	f1ba 0f00 	cmp.w	sl, #0
 8005b88:	dd07      	ble.n	8005b9a <__kernel_rem_pio2+0x1c2>
 8005b8a:	f1ba 0f01 	cmp.w	sl, #1
 8005b8e:	f000 80a2 	beq.w	8005cd6 <__kernel_rem_pio2+0x2fe>
 8005b92:	f1ba 0f02 	cmp.w	sl, #2
 8005b96:	f000 80c1 	beq.w	8005d1c <__kernel_rem_pio2+0x344>
 8005b9a:	9b02      	ldr	r3, [sp, #8]
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d14a      	bne.n	8005c36 <__kernel_rem_pio2+0x25e>
 8005ba0:	4632      	mov	r2, r6
 8005ba2:	463b      	mov	r3, r7
 8005ba4:	2000      	movs	r0, #0
 8005ba6:	4958      	ldr	r1, [pc, #352]	; (8005d08 <__kernel_rem_pio2+0x330>)
 8005ba8:	f7fa fb8e 	bl	80002c8 <__aeabi_dsub>
 8005bac:	4606      	mov	r6, r0
 8005bae:	460f      	mov	r7, r1
 8005bb0:	2d00      	cmp	r5, #0
 8005bb2:	d040      	beq.n	8005c36 <__kernel_rem_pio2+0x25e>
 8005bb4:	4650      	mov	r0, sl
 8005bb6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8005cf8 <__kernel_rem_pio2+0x320>
 8005bba:	f000 fb95 	bl	80062e8 <scalbn>
 8005bbe:	4630      	mov	r0, r6
 8005bc0:	4639      	mov	r1, r7
 8005bc2:	ec53 2b10 	vmov	r2, r3, d0
 8005bc6:	f7fa fb7f 	bl	80002c8 <__aeabi_dsub>
 8005bca:	4606      	mov	r6, r0
 8005bcc:	460f      	mov	r7, r1
 8005bce:	e032      	b.n	8005c36 <__kernel_rem_pio2+0x25e>
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	4b4e      	ldr	r3, [pc, #312]	; (8005d0c <__kernel_rem_pio2+0x334>)
 8005bd4:	4640      	mov	r0, r8
 8005bd6:	4649      	mov	r1, r9
 8005bd8:	f7fa fd2e 	bl	8000638 <__aeabi_dmul>
 8005bdc:	f7fa ffc6 	bl	8000b6c <__aeabi_d2iz>
 8005be0:	f7fa fcc0 	bl	8000564 <__aeabi_i2d>
 8005be4:	2200      	movs	r2, #0
 8005be6:	4b4a      	ldr	r3, [pc, #296]	; (8005d10 <__kernel_rem_pio2+0x338>)
 8005be8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bec:	f7fa fd24 	bl	8000638 <__aeabi_dmul>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	460b      	mov	r3, r1
 8005bf4:	4640      	mov	r0, r8
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	f7fa fb66 	bl	80002c8 <__aeabi_dsub>
 8005bfc:	f7fa ffb6 	bl	8000b6c <__aeabi_d2iz>
 8005c00:	ab0e      	add	r3, sp, #56	; 0x38
 8005c02:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8005c06:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8005c0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c0e:	f7fa fb5d 	bl	80002cc <__adddf3>
 8005c12:	3501      	adds	r5, #1
 8005c14:	4680      	mov	r8, r0
 8005c16:	4689      	mov	r9, r1
 8005c18:	e75e      	b.n	8005ad8 <__kernel_rem_pio2+0x100>
 8005c1a:	d105      	bne.n	8005c28 <__kernel_rem_pio2+0x250>
 8005c1c:	1e63      	subs	r3, r4, #1
 8005c1e:	aa0e      	add	r2, sp, #56	; 0x38
 8005c20:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005c24:	15c3      	asrs	r3, r0, #23
 8005c26:	e79f      	b.n	8005b68 <__kernel_rem_pio2+0x190>
 8005c28:	2200      	movs	r2, #0
 8005c2a:	4b3a      	ldr	r3, [pc, #232]	; (8005d14 <__kernel_rem_pio2+0x33c>)
 8005c2c:	f7fa ff8a 	bl	8000b44 <__aeabi_dcmpge>
 8005c30:	2800      	cmp	r0, #0
 8005c32:	d139      	bne.n	8005ca8 <__kernel_rem_pio2+0x2d0>
 8005c34:	9002      	str	r0, [sp, #8]
 8005c36:	2200      	movs	r2, #0
 8005c38:	2300      	movs	r3, #0
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	4639      	mov	r1, r7
 8005c3e:	f7fa ff63 	bl	8000b08 <__aeabi_dcmpeq>
 8005c42:	2800      	cmp	r0, #0
 8005c44:	f000 80c7 	beq.w	8005dd6 <__kernel_rem_pio2+0x3fe>
 8005c48:	1e65      	subs	r5, r4, #1
 8005c4a:	462b      	mov	r3, r5
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	9904      	ldr	r1, [sp, #16]
 8005c50:	428b      	cmp	r3, r1
 8005c52:	da6a      	bge.n	8005d2a <__kernel_rem_pio2+0x352>
 8005c54:	2a00      	cmp	r2, #0
 8005c56:	f000 8088 	beq.w	8005d6a <__kernel_rem_pio2+0x392>
 8005c5a:	ab0e      	add	r3, sp, #56	; 0x38
 8005c5c:	f1aa 0a18 	sub.w	sl, sl, #24
 8005c60:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f000 80b4 	beq.w	8005dd2 <__kernel_rem_pio2+0x3fa>
 8005c6a:	4650      	mov	r0, sl
 8005c6c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005cf8 <__kernel_rem_pio2+0x320>
 8005c70:	f000 fb3a 	bl	80062e8 <scalbn>
 8005c74:	00ec      	lsls	r4, r5, #3
 8005c76:	ab72      	add	r3, sp, #456	; 0x1c8
 8005c78:	191e      	adds	r6, r3, r4
 8005c7a:	ec59 8b10 	vmov	r8, r9, d0
 8005c7e:	f106 0a08 	add.w	sl, r6, #8
 8005c82:	462f      	mov	r7, r5
 8005c84:	2f00      	cmp	r7, #0
 8005c86:	f280 80df 	bge.w	8005e48 <__kernel_rem_pio2+0x470>
 8005c8a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8005cf0 <__kernel_rem_pio2+0x318>
 8005c8e:	f04f 0a00 	mov.w	sl, #0
 8005c92:	eba5 030a 	sub.w	r3, r5, sl
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f2c0 810a 	blt.w	8005eb0 <__kernel_rem_pio2+0x4d8>
 8005c9c:	f8df b078 	ldr.w	fp, [pc, #120]	; 8005d18 <__kernel_rem_pio2+0x340>
 8005ca0:	ec59 8b18 	vmov	r8, r9, d8
 8005ca4:	2700      	movs	r7, #0
 8005ca6:	e0f5      	b.n	8005e94 <__kernel_rem_pio2+0x4bc>
 8005ca8:	2302      	movs	r3, #2
 8005caa:	9302      	str	r3, [sp, #8]
 8005cac:	e760      	b.n	8005b70 <__kernel_rem_pio2+0x198>
 8005cae:	ab0e      	add	r3, sp, #56	; 0x38
 8005cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cb4:	b94d      	cbnz	r5, 8005cca <__kernel_rem_pio2+0x2f2>
 8005cb6:	b12b      	cbz	r3, 8005cc4 <__kernel_rem_pio2+0x2ec>
 8005cb8:	a80e      	add	r0, sp, #56	; 0x38
 8005cba:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005cbe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	3201      	adds	r2, #1
 8005cc6:	461d      	mov	r5, r3
 8005cc8:	e759      	b.n	8005b7e <__kernel_rem_pio2+0x1a6>
 8005cca:	a80e      	add	r0, sp, #56	; 0x38
 8005ccc:	1acb      	subs	r3, r1, r3
 8005cce:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005cd2:	462b      	mov	r3, r5
 8005cd4:	e7f6      	b.n	8005cc4 <__kernel_rem_pio2+0x2ec>
 8005cd6:	1e62      	subs	r2, r4, #1
 8005cd8:	ab0e      	add	r3, sp, #56	; 0x38
 8005cda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cde:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005ce2:	a90e      	add	r1, sp, #56	; 0x38
 8005ce4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005ce8:	e757      	b.n	8005b9a <__kernel_rem_pio2+0x1c2>
 8005cea:	bf00      	nop
 8005cec:	f3af 8000 	nop.w
	...
 8005cfc:	3ff00000 	.word	0x3ff00000
 8005d00:	08006678 	.word	0x08006678
 8005d04:	40200000 	.word	0x40200000
 8005d08:	3ff00000 	.word	0x3ff00000
 8005d0c:	3e700000 	.word	0x3e700000
 8005d10:	41700000 	.word	0x41700000
 8005d14:	3fe00000 	.word	0x3fe00000
 8005d18:	08006638 	.word	0x08006638
 8005d1c:	1e62      	subs	r2, r4, #1
 8005d1e:	ab0e      	add	r3, sp, #56	; 0x38
 8005d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d24:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005d28:	e7db      	b.n	8005ce2 <__kernel_rem_pio2+0x30a>
 8005d2a:	a90e      	add	r1, sp, #56	; 0x38
 8005d2c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005d30:	3b01      	subs	r3, #1
 8005d32:	430a      	orrs	r2, r1
 8005d34:	e78b      	b.n	8005c4e <__kernel_rem_pio2+0x276>
 8005d36:	3301      	adds	r3, #1
 8005d38:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005d3c:	2900      	cmp	r1, #0
 8005d3e:	d0fa      	beq.n	8005d36 <__kernel_rem_pio2+0x35e>
 8005d40:	9a08      	ldr	r2, [sp, #32]
 8005d42:	4422      	add	r2, r4
 8005d44:	00d2      	lsls	r2, r2, #3
 8005d46:	a922      	add	r1, sp, #136	; 0x88
 8005d48:	18e3      	adds	r3, r4, r3
 8005d4a:	9206      	str	r2, [sp, #24]
 8005d4c:	440a      	add	r2, r1
 8005d4e:	9302      	str	r3, [sp, #8]
 8005d50:	f10b 0108 	add.w	r1, fp, #8
 8005d54:	f102 0308 	add.w	r3, r2, #8
 8005d58:	1c66      	adds	r6, r4, #1
 8005d5a:	910a      	str	r1, [sp, #40]	; 0x28
 8005d5c:	2500      	movs	r5, #0
 8005d5e:	930d      	str	r3, [sp, #52]	; 0x34
 8005d60:	9b02      	ldr	r3, [sp, #8]
 8005d62:	42b3      	cmp	r3, r6
 8005d64:	da04      	bge.n	8005d70 <__kernel_rem_pio2+0x398>
 8005d66:	461c      	mov	r4, r3
 8005d68:	e6a6      	b.n	8005ab8 <__kernel_rem_pio2+0xe0>
 8005d6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e7e3      	b.n	8005d38 <__kernel_rem_pio2+0x360>
 8005d70:	9b06      	ldr	r3, [sp, #24]
 8005d72:	18ef      	adds	r7, r5, r3
 8005d74:	ab22      	add	r3, sp, #136	; 0x88
 8005d76:	441f      	add	r7, r3
 8005d78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d7a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005d7e:	f7fa fbf1 	bl	8000564 <__aeabi_i2d>
 8005d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d84:	461c      	mov	r4, r3
 8005d86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d88:	e9c7 0100 	strd	r0, r1, [r7]
 8005d8c:	eb03 0b05 	add.w	fp, r3, r5
 8005d90:	2700      	movs	r7, #0
 8005d92:	f04f 0800 	mov.w	r8, #0
 8005d96:	f04f 0900 	mov.w	r9, #0
 8005d9a:	9b07      	ldr	r3, [sp, #28]
 8005d9c:	429f      	cmp	r7, r3
 8005d9e:	dd08      	ble.n	8005db2 <__kernel_rem_pio2+0x3da>
 8005da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005da2:	aa72      	add	r2, sp, #456	; 0x1c8
 8005da4:	18eb      	adds	r3, r5, r3
 8005da6:	4413      	add	r3, r2
 8005da8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8005dac:	3601      	adds	r6, #1
 8005dae:	3508      	adds	r5, #8
 8005db0:	e7d6      	b.n	8005d60 <__kernel_rem_pio2+0x388>
 8005db2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005db6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005dba:	f7fa fc3d 	bl	8000638 <__aeabi_dmul>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4640      	mov	r0, r8
 8005dc4:	4649      	mov	r1, r9
 8005dc6:	f7fa fa81 	bl	80002cc <__adddf3>
 8005dca:	3701      	adds	r7, #1
 8005dcc:	4680      	mov	r8, r0
 8005dce:	4689      	mov	r9, r1
 8005dd0:	e7e3      	b.n	8005d9a <__kernel_rem_pio2+0x3c2>
 8005dd2:	3d01      	subs	r5, #1
 8005dd4:	e741      	b.n	8005c5a <__kernel_rem_pio2+0x282>
 8005dd6:	f1ca 0000 	rsb	r0, sl, #0
 8005dda:	ec47 6b10 	vmov	d0, r6, r7
 8005dde:	f000 fa83 	bl	80062e8 <scalbn>
 8005de2:	ec57 6b10 	vmov	r6, r7, d0
 8005de6:	2200      	movs	r2, #0
 8005de8:	4b99      	ldr	r3, [pc, #612]	; (8006050 <__kernel_rem_pio2+0x678>)
 8005dea:	ee10 0a10 	vmov	r0, s0
 8005dee:	4639      	mov	r1, r7
 8005df0:	f7fa fea8 	bl	8000b44 <__aeabi_dcmpge>
 8005df4:	b1f8      	cbz	r0, 8005e36 <__kernel_rem_pio2+0x45e>
 8005df6:	2200      	movs	r2, #0
 8005df8:	4b96      	ldr	r3, [pc, #600]	; (8006054 <__kernel_rem_pio2+0x67c>)
 8005dfa:	4630      	mov	r0, r6
 8005dfc:	4639      	mov	r1, r7
 8005dfe:	f7fa fc1b 	bl	8000638 <__aeabi_dmul>
 8005e02:	f7fa feb3 	bl	8000b6c <__aeabi_d2iz>
 8005e06:	4680      	mov	r8, r0
 8005e08:	f7fa fbac 	bl	8000564 <__aeabi_i2d>
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	4b90      	ldr	r3, [pc, #576]	; (8006050 <__kernel_rem_pio2+0x678>)
 8005e10:	f7fa fc12 	bl	8000638 <__aeabi_dmul>
 8005e14:	460b      	mov	r3, r1
 8005e16:	4602      	mov	r2, r0
 8005e18:	4639      	mov	r1, r7
 8005e1a:	4630      	mov	r0, r6
 8005e1c:	f7fa fa54 	bl	80002c8 <__aeabi_dsub>
 8005e20:	f7fa fea4 	bl	8000b6c <__aeabi_d2iz>
 8005e24:	1c65      	adds	r5, r4, #1
 8005e26:	ab0e      	add	r3, sp, #56	; 0x38
 8005e28:	f10a 0a18 	add.w	sl, sl, #24
 8005e2c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005e30:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005e34:	e719      	b.n	8005c6a <__kernel_rem_pio2+0x292>
 8005e36:	4630      	mov	r0, r6
 8005e38:	4639      	mov	r1, r7
 8005e3a:	f7fa fe97 	bl	8000b6c <__aeabi_d2iz>
 8005e3e:	ab0e      	add	r3, sp, #56	; 0x38
 8005e40:	4625      	mov	r5, r4
 8005e42:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005e46:	e710      	b.n	8005c6a <__kernel_rem_pio2+0x292>
 8005e48:	ab0e      	add	r3, sp, #56	; 0x38
 8005e4a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005e4e:	f7fa fb89 	bl	8000564 <__aeabi_i2d>
 8005e52:	4642      	mov	r2, r8
 8005e54:	464b      	mov	r3, r9
 8005e56:	f7fa fbef 	bl	8000638 <__aeabi_dmul>
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8005e60:	4b7c      	ldr	r3, [pc, #496]	; (8006054 <__kernel_rem_pio2+0x67c>)
 8005e62:	4640      	mov	r0, r8
 8005e64:	4649      	mov	r1, r9
 8005e66:	f7fa fbe7 	bl	8000638 <__aeabi_dmul>
 8005e6a:	3f01      	subs	r7, #1
 8005e6c:	4680      	mov	r8, r0
 8005e6e:	4689      	mov	r9, r1
 8005e70:	e708      	b.n	8005c84 <__kernel_rem_pio2+0x2ac>
 8005e72:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8005e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8005e7e:	f7fa fbdb 	bl	8000638 <__aeabi_dmul>
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	4640      	mov	r0, r8
 8005e88:	4649      	mov	r1, r9
 8005e8a:	f7fa fa1f 	bl	80002cc <__adddf3>
 8005e8e:	3701      	adds	r7, #1
 8005e90:	4680      	mov	r8, r0
 8005e92:	4689      	mov	r9, r1
 8005e94:	9b04      	ldr	r3, [sp, #16]
 8005e96:	429f      	cmp	r7, r3
 8005e98:	dc01      	bgt.n	8005e9e <__kernel_rem_pio2+0x4c6>
 8005e9a:	45ba      	cmp	sl, r7
 8005e9c:	dae9      	bge.n	8005e72 <__kernel_rem_pio2+0x49a>
 8005e9e:	ab4a      	add	r3, sp, #296	; 0x128
 8005ea0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005ea4:	e9c3 8900 	strd	r8, r9, [r3]
 8005ea8:	f10a 0a01 	add.w	sl, sl, #1
 8005eac:	3e08      	subs	r6, #8
 8005eae:	e6f0      	b.n	8005c92 <__kernel_rem_pio2+0x2ba>
 8005eb0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005eb2:	2b03      	cmp	r3, #3
 8005eb4:	d85b      	bhi.n	8005f6e <__kernel_rem_pio2+0x596>
 8005eb6:	e8df f003 	tbb	[pc, r3]
 8005eba:	264a      	.short	0x264a
 8005ebc:	0226      	.short	0x0226
 8005ebe:	ab9a      	add	r3, sp, #616	; 0x268
 8005ec0:	441c      	add	r4, r3
 8005ec2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005ec6:	46a2      	mov	sl, r4
 8005ec8:	46ab      	mov	fp, r5
 8005eca:	f1bb 0f00 	cmp.w	fp, #0
 8005ece:	dc6c      	bgt.n	8005faa <__kernel_rem_pio2+0x5d2>
 8005ed0:	46a2      	mov	sl, r4
 8005ed2:	46ab      	mov	fp, r5
 8005ed4:	f1bb 0f01 	cmp.w	fp, #1
 8005ed8:	f300 8086 	bgt.w	8005fe8 <__kernel_rem_pio2+0x610>
 8005edc:	2000      	movs	r0, #0
 8005ede:	2100      	movs	r1, #0
 8005ee0:	2d01      	cmp	r5, #1
 8005ee2:	f300 80a0 	bgt.w	8006026 <__kernel_rem_pio2+0x64e>
 8005ee6:	9b02      	ldr	r3, [sp, #8]
 8005ee8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8005eec:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	f040 809e 	bne.w	8006032 <__kernel_rem_pio2+0x65a>
 8005ef6:	9b01      	ldr	r3, [sp, #4]
 8005ef8:	e9c3 7800 	strd	r7, r8, [r3]
 8005efc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005f00:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005f04:	e033      	b.n	8005f6e <__kernel_rem_pio2+0x596>
 8005f06:	3408      	adds	r4, #8
 8005f08:	ab4a      	add	r3, sp, #296	; 0x128
 8005f0a:	441c      	add	r4, r3
 8005f0c:	462e      	mov	r6, r5
 8005f0e:	2000      	movs	r0, #0
 8005f10:	2100      	movs	r1, #0
 8005f12:	2e00      	cmp	r6, #0
 8005f14:	da3a      	bge.n	8005f8c <__kernel_rem_pio2+0x5b4>
 8005f16:	9b02      	ldr	r3, [sp, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d03d      	beq.n	8005f98 <__kernel_rem_pio2+0x5c0>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f22:	9c01      	ldr	r4, [sp, #4]
 8005f24:	e9c4 2300 	strd	r2, r3, [r4]
 8005f28:	4602      	mov	r2, r0
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005f30:	f7fa f9ca 	bl	80002c8 <__aeabi_dsub>
 8005f34:	ae4c      	add	r6, sp, #304	; 0x130
 8005f36:	2401      	movs	r4, #1
 8005f38:	42a5      	cmp	r5, r4
 8005f3a:	da30      	bge.n	8005f9e <__kernel_rem_pio2+0x5c6>
 8005f3c:	9b02      	ldr	r3, [sp, #8]
 8005f3e:	b113      	cbz	r3, 8005f46 <__kernel_rem_pio2+0x56e>
 8005f40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f44:	4619      	mov	r1, r3
 8005f46:	9b01      	ldr	r3, [sp, #4]
 8005f48:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005f4c:	e00f      	b.n	8005f6e <__kernel_rem_pio2+0x596>
 8005f4e:	ab9a      	add	r3, sp, #616	; 0x268
 8005f50:	441c      	add	r4, r3
 8005f52:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005f56:	2000      	movs	r0, #0
 8005f58:	2100      	movs	r1, #0
 8005f5a:	2d00      	cmp	r5, #0
 8005f5c:	da10      	bge.n	8005f80 <__kernel_rem_pio2+0x5a8>
 8005f5e:	9b02      	ldr	r3, [sp, #8]
 8005f60:	b113      	cbz	r3, 8005f68 <__kernel_rem_pio2+0x590>
 8005f62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f66:	4619      	mov	r1, r3
 8005f68:	9b01      	ldr	r3, [sp, #4]
 8005f6a:	e9c3 0100 	strd	r0, r1, [r3]
 8005f6e:	9b06      	ldr	r3, [sp, #24]
 8005f70:	f003 0007 	and.w	r0, r3, #7
 8005f74:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005f78:	ecbd 8b02 	vpop	{d8}
 8005f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f80:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005f84:	f7fa f9a2 	bl	80002cc <__adddf3>
 8005f88:	3d01      	subs	r5, #1
 8005f8a:	e7e6      	b.n	8005f5a <__kernel_rem_pio2+0x582>
 8005f8c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005f90:	f7fa f99c 	bl	80002cc <__adddf3>
 8005f94:	3e01      	subs	r6, #1
 8005f96:	e7bc      	b.n	8005f12 <__kernel_rem_pio2+0x53a>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	e7c1      	b.n	8005f22 <__kernel_rem_pio2+0x54a>
 8005f9e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005fa2:	f7fa f993 	bl	80002cc <__adddf3>
 8005fa6:	3401      	adds	r4, #1
 8005fa8:	e7c6      	b.n	8005f38 <__kernel_rem_pio2+0x560>
 8005faa:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8005fae:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005fb2:	4640      	mov	r0, r8
 8005fb4:	ec53 2b17 	vmov	r2, r3, d7
 8005fb8:	4649      	mov	r1, r9
 8005fba:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005fbe:	f7fa f985 	bl	80002cc <__adddf3>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	4606      	mov	r6, r0
 8005fc8:	460f      	mov	r7, r1
 8005fca:	4640      	mov	r0, r8
 8005fcc:	4649      	mov	r1, r9
 8005fce:	f7fa f97b 	bl	80002c8 <__aeabi_dsub>
 8005fd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fd6:	f7fa f979 	bl	80002cc <__adddf3>
 8005fda:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fde:	e9ca 0100 	strd	r0, r1, [sl]
 8005fe2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8005fe6:	e770      	b.n	8005eca <__kernel_rem_pio2+0x4f2>
 8005fe8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8005fec:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	ec53 2b17 	vmov	r2, r3, d7
 8005ff6:	4639      	mov	r1, r7
 8005ff8:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005ffc:	f7fa f966 	bl	80002cc <__adddf3>
 8006000:	4602      	mov	r2, r0
 8006002:	460b      	mov	r3, r1
 8006004:	4680      	mov	r8, r0
 8006006:	4689      	mov	r9, r1
 8006008:	4630      	mov	r0, r6
 800600a:	4639      	mov	r1, r7
 800600c:	f7fa f95c 	bl	80002c8 <__aeabi_dsub>
 8006010:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006014:	f7fa f95a 	bl	80002cc <__adddf3>
 8006018:	f10b 3bff 	add.w	fp, fp, #4294967295
 800601c:	e9ca 0100 	strd	r0, r1, [sl]
 8006020:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8006024:	e756      	b.n	8005ed4 <__kernel_rem_pio2+0x4fc>
 8006026:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800602a:	f7fa f94f 	bl	80002cc <__adddf3>
 800602e:	3d01      	subs	r5, #1
 8006030:	e756      	b.n	8005ee0 <__kernel_rem_pio2+0x508>
 8006032:	9b01      	ldr	r3, [sp, #4]
 8006034:	9a01      	ldr	r2, [sp, #4]
 8006036:	601f      	str	r7, [r3, #0]
 8006038:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800603c:	605c      	str	r4, [r3, #4]
 800603e:	609d      	str	r5, [r3, #8]
 8006040:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006044:	60d3      	str	r3, [r2, #12]
 8006046:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800604a:	6110      	str	r0, [r2, #16]
 800604c:	6153      	str	r3, [r2, #20]
 800604e:	e78e      	b.n	8005f6e <__kernel_rem_pio2+0x596>
 8006050:	41700000 	.word	0x41700000
 8006054:	3e700000 	.word	0x3e700000

08006058 <__kernel_sin>:
 8006058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800605c:	ec55 4b10 	vmov	r4, r5, d0
 8006060:	b085      	sub	sp, #20
 8006062:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006066:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800606a:	ed8d 1b00 	vstr	d1, [sp]
 800606e:	9002      	str	r0, [sp, #8]
 8006070:	da06      	bge.n	8006080 <__kernel_sin+0x28>
 8006072:	ee10 0a10 	vmov	r0, s0
 8006076:	4629      	mov	r1, r5
 8006078:	f7fa fd78 	bl	8000b6c <__aeabi_d2iz>
 800607c:	2800      	cmp	r0, #0
 800607e:	d051      	beq.n	8006124 <__kernel_sin+0xcc>
 8006080:	4622      	mov	r2, r4
 8006082:	462b      	mov	r3, r5
 8006084:	4620      	mov	r0, r4
 8006086:	4629      	mov	r1, r5
 8006088:	f7fa fad6 	bl	8000638 <__aeabi_dmul>
 800608c:	4682      	mov	sl, r0
 800608e:	468b      	mov	fp, r1
 8006090:	4602      	mov	r2, r0
 8006092:	460b      	mov	r3, r1
 8006094:	4620      	mov	r0, r4
 8006096:	4629      	mov	r1, r5
 8006098:	f7fa face 	bl	8000638 <__aeabi_dmul>
 800609c:	a341      	add	r3, pc, #260	; (adr r3, 80061a4 <__kernel_sin+0x14c>)
 800609e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a2:	4680      	mov	r8, r0
 80060a4:	4689      	mov	r9, r1
 80060a6:	4650      	mov	r0, sl
 80060a8:	4659      	mov	r1, fp
 80060aa:	f7fa fac5 	bl	8000638 <__aeabi_dmul>
 80060ae:	a33f      	add	r3, pc, #252	; (adr r3, 80061ac <__kernel_sin+0x154>)
 80060b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b4:	f7fa f908 	bl	80002c8 <__aeabi_dsub>
 80060b8:	4652      	mov	r2, sl
 80060ba:	465b      	mov	r3, fp
 80060bc:	f7fa fabc 	bl	8000638 <__aeabi_dmul>
 80060c0:	a33c      	add	r3, pc, #240	; (adr r3, 80061b4 <__kernel_sin+0x15c>)
 80060c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c6:	f7fa f901 	bl	80002cc <__adddf3>
 80060ca:	4652      	mov	r2, sl
 80060cc:	465b      	mov	r3, fp
 80060ce:	f7fa fab3 	bl	8000638 <__aeabi_dmul>
 80060d2:	a33a      	add	r3, pc, #232	; (adr r3, 80061bc <__kernel_sin+0x164>)
 80060d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d8:	f7fa f8f6 	bl	80002c8 <__aeabi_dsub>
 80060dc:	4652      	mov	r2, sl
 80060de:	465b      	mov	r3, fp
 80060e0:	f7fa faaa 	bl	8000638 <__aeabi_dmul>
 80060e4:	a337      	add	r3, pc, #220	; (adr r3, 80061c4 <__kernel_sin+0x16c>)
 80060e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ea:	f7fa f8ef 	bl	80002cc <__adddf3>
 80060ee:	9b02      	ldr	r3, [sp, #8]
 80060f0:	4606      	mov	r6, r0
 80060f2:	460f      	mov	r7, r1
 80060f4:	b9db      	cbnz	r3, 800612e <__kernel_sin+0xd6>
 80060f6:	4602      	mov	r2, r0
 80060f8:	460b      	mov	r3, r1
 80060fa:	4650      	mov	r0, sl
 80060fc:	4659      	mov	r1, fp
 80060fe:	f7fa fa9b 	bl	8000638 <__aeabi_dmul>
 8006102:	a325      	add	r3, pc, #148	; (adr r3, 8006198 <__kernel_sin+0x140>)
 8006104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006108:	f7fa f8de 	bl	80002c8 <__aeabi_dsub>
 800610c:	4642      	mov	r2, r8
 800610e:	464b      	mov	r3, r9
 8006110:	f7fa fa92 	bl	8000638 <__aeabi_dmul>
 8006114:	4602      	mov	r2, r0
 8006116:	460b      	mov	r3, r1
 8006118:	4620      	mov	r0, r4
 800611a:	4629      	mov	r1, r5
 800611c:	f7fa f8d6 	bl	80002cc <__adddf3>
 8006120:	4604      	mov	r4, r0
 8006122:	460d      	mov	r5, r1
 8006124:	ec45 4b10 	vmov	d0, r4, r5
 8006128:	b005      	add	sp, #20
 800612a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800612e:	2200      	movs	r2, #0
 8006130:	4b1b      	ldr	r3, [pc, #108]	; (80061a0 <__kernel_sin+0x148>)
 8006132:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006136:	f7fa fa7f 	bl	8000638 <__aeabi_dmul>
 800613a:	4632      	mov	r2, r6
 800613c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006140:	463b      	mov	r3, r7
 8006142:	4640      	mov	r0, r8
 8006144:	4649      	mov	r1, r9
 8006146:	f7fa fa77 	bl	8000638 <__aeabi_dmul>
 800614a:	4602      	mov	r2, r0
 800614c:	460b      	mov	r3, r1
 800614e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006152:	f7fa f8b9 	bl	80002c8 <__aeabi_dsub>
 8006156:	4652      	mov	r2, sl
 8006158:	465b      	mov	r3, fp
 800615a:	f7fa fa6d 	bl	8000638 <__aeabi_dmul>
 800615e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006162:	f7fa f8b1 	bl	80002c8 <__aeabi_dsub>
 8006166:	a30c      	add	r3, pc, #48	; (adr r3, 8006198 <__kernel_sin+0x140>)
 8006168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616c:	4606      	mov	r6, r0
 800616e:	460f      	mov	r7, r1
 8006170:	4640      	mov	r0, r8
 8006172:	4649      	mov	r1, r9
 8006174:	f7fa fa60 	bl	8000638 <__aeabi_dmul>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4630      	mov	r0, r6
 800617e:	4639      	mov	r1, r7
 8006180:	f7fa f8a4 	bl	80002cc <__adddf3>
 8006184:	4602      	mov	r2, r0
 8006186:	460b      	mov	r3, r1
 8006188:	4620      	mov	r0, r4
 800618a:	4629      	mov	r1, r5
 800618c:	f7fa f89c 	bl	80002c8 <__aeabi_dsub>
 8006190:	e7c6      	b.n	8006120 <__kernel_sin+0xc8>
 8006192:	bf00      	nop
 8006194:	f3af 8000 	nop.w
 8006198:	55555549 	.word	0x55555549
 800619c:	3fc55555 	.word	0x3fc55555
 80061a0:	3fe00000 	.word	0x3fe00000
 80061a4:	5acfd57c 	.word	0x5acfd57c
 80061a8:	3de5d93a 	.word	0x3de5d93a
 80061ac:	8a2b9ceb 	.word	0x8a2b9ceb
 80061b0:	3e5ae5e6 	.word	0x3e5ae5e6
 80061b4:	57b1fe7d 	.word	0x57b1fe7d
 80061b8:	3ec71de3 	.word	0x3ec71de3
 80061bc:	19c161d5 	.word	0x19c161d5
 80061c0:	3f2a01a0 	.word	0x3f2a01a0
 80061c4:	1110f8a6 	.word	0x1110f8a6
 80061c8:	3f811111 	.word	0x3f811111

080061cc <fabs>:
 80061cc:	ec51 0b10 	vmov	r0, r1, d0
 80061d0:	ee10 2a10 	vmov	r2, s0
 80061d4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80061d8:	ec43 2b10 	vmov	d0, r2, r3
 80061dc:	4770      	bx	lr
	...

080061e0 <floor>:
 80061e0:	ec51 0b10 	vmov	r0, r1, d0
 80061e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061e8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80061ec:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80061f0:	2e13      	cmp	r6, #19
 80061f2:	460c      	mov	r4, r1
 80061f4:	ee10 5a10 	vmov	r5, s0
 80061f8:	4680      	mov	r8, r0
 80061fa:	dc34      	bgt.n	8006266 <floor+0x86>
 80061fc:	2e00      	cmp	r6, #0
 80061fe:	da16      	bge.n	800622e <floor+0x4e>
 8006200:	a335      	add	r3, pc, #212	; (adr r3, 80062d8 <floor+0xf8>)
 8006202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006206:	f7fa f861 	bl	80002cc <__adddf3>
 800620a:	2200      	movs	r2, #0
 800620c:	2300      	movs	r3, #0
 800620e:	f7fa fca3 	bl	8000b58 <__aeabi_dcmpgt>
 8006212:	b148      	cbz	r0, 8006228 <floor+0x48>
 8006214:	2c00      	cmp	r4, #0
 8006216:	da59      	bge.n	80062cc <floor+0xec>
 8006218:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800621c:	4a30      	ldr	r2, [pc, #192]	; (80062e0 <floor+0x100>)
 800621e:	432b      	orrs	r3, r5
 8006220:	2500      	movs	r5, #0
 8006222:	42ab      	cmp	r3, r5
 8006224:	bf18      	it	ne
 8006226:	4614      	movne	r4, r2
 8006228:	4621      	mov	r1, r4
 800622a:	4628      	mov	r0, r5
 800622c:	e025      	b.n	800627a <floor+0x9a>
 800622e:	4f2d      	ldr	r7, [pc, #180]	; (80062e4 <floor+0x104>)
 8006230:	4137      	asrs	r7, r6
 8006232:	ea01 0307 	and.w	r3, r1, r7
 8006236:	4303      	orrs	r3, r0
 8006238:	d01f      	beq.n	800627a <floor+0x9a>
 800623a:	a327      	add	r3, pc, #156	; (adr r3, 80062d8 <floor+0xf8>)
 800623c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006240:	f7fa f844 	bl	80002cc <__adddf3>
 8006244:	2200      	movs	r2, #0
 8006246:	2300      	movs	r3, #0
 8006248:	f7fa fc86 	bl	8000b58 <__aeabi_dcmpgt>
 800624c:	2800      	cmp	r0, #0
 800624e:	d0eb      	beq.n	8006228 <floor+0x48>
 8006250:	2c00      	cmp	r4, #0
 8006252:	bfbe      	ittt	lt
 8006254:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006258:	fa43 f606 	asrlt.w	r6, r3, r6
 800625c:	19a4      	addlt	r4, r4, r6
 800625e:	ea24 0407 	bic.w	r4, r4, r7
 8006262:	2500      	movs	r5, #0
 8006264:	e7e0      	b.n	8006228 <floor+0x48>
 8006266:	2e33      	cmp	r6, #51	; 0x33
 8006268:	dd0b      	ble.n	8006282 <floor+0xa2>
 800626a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800626e:	d104      	bne.n	800627a <floor+0x9a>
 8006270:	ee10 2a10 	vmov	r2, s0
 8006274:	460b      	mov	r3, r1
 8006276:	f7fa f829 	bl	80002cc <__adddf3>
 800627a:	ec41 0b10 	vmov	d0, r0, r1
 800627e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006282:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006286:	f04f 33ff 	mov.w	r3, #4294967295
 800628a:	fa23 f707 	lsr.w	r7, r3, r7
 800628e:	4207      	tst	r7, r0
 8006290:	d0f3      	beq.n	800627a <floor+0x9a>
 8006292:	a311      	add	r3, pc, #68	; (adr r3, 80062d8 <floor+0xf8>)
 8006294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006298:	f7fa f818 	bl	80002cc <__adddf3>
 800629c:	2200      	movs	r2, #0
 800629e:	2300      	movs	r3, #0
 80062a0:	f7fa fc5a 	bl	8000b58 <__aeabi_dcmpgt>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	d0bf      	beq.n	8006228 <floor+0x48>
 80062a8:	2c00      	cmp	r4, #0
 80062aa:	da02      	bge.n	80062b2 <floor+0xd2>
 80062ac:	2e14      	cmp	r6, #20
 80062ae:	d103      	bne.n	80062b8 <floor+0xd8>
 80062b0:	3401      	adds	r4, #1
 80062b2:	ea25 0507 	bic.w	r5, r5, r7
 80062b6:	e7b7      	b.n	8006228 <floor+0x48>
 80062b8:	2301      	movs	r3, #1
 80062ba:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80062be:	fa03 f606 	lsl.w	r6, r3, r6
 80062c2:	4435      	add	r5, r6
 80062c4:	4545      	cmp	r5, r8
 80062c6:	bf38      	it	cc
 80062c8:	18e4      	addcc	r4, r4, r3
 80062ca:	e7f2      	b.n	80062b2 <floor+0xd2>
 80062cc:	2500      	movs	r5, #0
 80062ce:	462c      	mov	r4, r5
 80062d0:	e7aa      	b.n	8006228 <floor+0x48>
 80062d2:	bf00      	nop
 80062d4:	f3af 8000 	nop.w
 80062d8:	8800759c 	.word	0x8800759c
 80062dc:	7e37e43c 	.word	0x7e37e43c
 80062e0:	bff00000 	.word	0xbff00000
 80062e4:	000fffff 	.word	0x000fffff

080062e8 <scalbn>:
 80062e8:	b570      	push	{r4, r5, r6, lr}
 80062ea:	ec55 4b10 	vmov	r4, r5, d0
 80062ee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80062f2:	4606      	mov	r6, r0
 80062f4:	462b      	mov	r3, r5
 80062f6:	b9aa      	cbnz	r2, 8006324 <scalbn+0x3c>
 80062f8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80062fc:	4323      	orrs	r3, r4
 80062fe:	d03b      	beq.n	8006378 <scalbn+0x90>
 8006300:	4b31      	ldr	r3, [pc, #196]	; (80063c8 <scalbn+0xe0>)
 8006302:	4629      	mov	r1, r5
 8006304:	2200      	movs	r2, #0
 8006306:	ee10 0a10 	vmov	r0, s0
 800630a:	f7fa f995 	bl	8000638 <__aeabi_dmul>
 800630e:	4b2f      	ldr	r3, [pc, #188]	; (80063cc <scalbn+0xe4>)
 8006310:	429e      	cmp	r6, r3
 8006312:	4604      	mov	r4, r0
 8006314:	460d      	mov	r5, r1
 8006316:	da12      	bge.n	800633e <scalbn+0x56>
 8006318:	a327      	add	r3, pc, #156	; (adr r3, 80063b8 <scalbn+0xd0>)
 800631a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631e:	f7fa f98b 	bl	8000638 <__aeabi_dmul>
 8006322:	e009      	b.n	8006338 <scalbn+0x50>
 8006324:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006328:	428a      	cmp	r2, r1
 800632a:	d10c      	bne.n	8006346 <scalbn+0x5e>
 800632c:	ee10 2a10 	vmov	r2, s0
 8006330:	4620      	mov	r0, r4
 8006332:	4629      	mov	r1, r5
 8006334:	f7f9 ffca 	bl	80002cc <__adddf3>
 8006338:	4604      	mov	r4, r0
 800633a:	460d      	mov	r5, r1
 800633c:	e01c      	b.n	8006378 <scalbn+0x90>
 800633e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006342:	460b      	mov	r3, r1
 8006344:	3a36      	subs	r2, #54	; 0x36
 8006346:	4432      	add	r2, r6
 8006348:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800634c:	428a      	cmp	r2, r1
 800634e:	dd0b      	ble.n	8006368 <scalbn+0x80>
 8006350:	ec45 4b11 	vmov	d1, r4, r5
 8006354:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80063c0 <scalbn+0xd8>
 8006358:	f000 f83c 	bl	80063d4 <copysign>
 800635c:	a318      	add	r3, pc, #96	; (adr r3, 80063c0 <scalbn+0xd8>)
 800635e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006362:	ec51 0b10 	vmov	r0, r1, d0
 8006366:	e7da      	b.n	800631e <scalbn+0x36>
 8006368:	2a00      	cmp	r2, #0
 800636a:	dd08      	ble.n	800637e <scalbn+0x96>
 800636c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006370:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006374:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006378:	ec45 4b10 	vmov	d0, r4, r5
 800637c:	bd70      	pop	{r4, r5, r6, pc}
 800637e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006382:	da0d      	bge.n	80063a0 <scalbn+0xb8>
 8006384:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006388:	429e      	cmp	r6, r3
 800638a:	ec45 4b11 	vmov	d1, r4, r5
 800638e:	dce1      	bgt.n	8006354 <scalbn+0x6c>
 8006390:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80063b8 <scalbn+0xd0>
 8006394:	f000 f81e 	bl	80063d4 <copysign>
 8006398:	a307      	add	r3, pc, #28	; (adr r3, 80063b8 <scalbn+0xd0>)
 800639a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639e:	e7e0      	b.n	8006362 <scalbn+0x7a>
 80063a0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80063a4:	3236      	adds	r2, #54	; 0x36
 80063a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80063aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80063ae:	4620      	mov	r0, r4
 80063b0:	4629      	mov	r1, r5
 80063b2:	2200      	movs	r2, #0
 80063b4:	4b06      	ldr	r3, [pc, #24]	; (80063d0 <scalbn+0xe8>)
 80063b6:	e7b2      	b.n	800631e <scalbn+0x36>
 80063b8:	c2f8f359 	.word	0xc2f8f359
 80063bc:	01a56e1f 	.word	0x01a56e1f
 80063c0:	8800759c 	.word	0x8800759c
 80063c4:	7e37e43c 	.word	0x7e37e43c
 80063c8:	43500000 	.word	0x43500000
 80063cc:	ffff3cb0 	.word	0xffff3cb0
 80063d0:	3c900000 	.word	0x3c900000

080063d4 <copysign>:
 80063d4:	ec51 0b10 	vmov	r0, r1, d0
 80063d8:	ee11 0a90 	vmov	r0, s3
 80063dc:	ee10 2a10 	vmov	r2, s0
 80063e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80063e4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80063e8:	ea41 0300 	orr.w	r3, r1, r0
 80063ec:	ec43 2b10 	vmov	d0, r2, r3
 80063f0:	4770      	bx	lr
	...

080063f4 <_init>:
 80063f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063f6:	bf00      	nop
 80063f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063fa:	bc08      	pop	{r3}
 80063fc:	469e      	mov	lr, r3
 80063fe:	4770      	bx	lr

08006400 <_fini>:
 8006400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006402:	bf00      	nop
 8006404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006406:	bc08      	pop	{r3}
 8006408:	469e      	mov	lr, r3
 800640a:	4770      	bx	lr
