{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2019.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "199.22"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "95", "@dc": "95", "@oc": "95", "@id": "40438897", "text": ":facetid:toc:db/conf/fpga/fpga2019.bht"}}, "hits": {"@total": "95", "@computed": "95", "@sent": "95", "@first": "0", "hit": [{"@score": "1", "@id": "1785192", "info": {"authors": {"author": [{"@pid": "186/8738", "text": "Mikhail Asiatici"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Stop Crying Over Your Cache Miss Rate: Handling Efficiently Thousands of Outstanding Misses in FPGAs.", "venue": "FPGA", "pages": "310-319", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AsiaticiI19", "doi": "10.1145/3289602.3293901", "ee": "https://doi.org/10.1145/3289602.3293901", "url": "https://dblp.org/rec/conf/fpga/AsiaticiI19"}, "url": "URL#1785192"}, {"@score": "1", "@id": "1785193", "info": {"authors": {"author": [{"@pid": "236/7066", "text": "Elham Azari"}, {"@pid": "74/3715", "text": "Aykut Dengi"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}]}, "title": "An Energy-Efficient FPGA Implementation of an LSTM Network Using Approximate Computing.", "venue": "FPGA", "pages": "305-306", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AzariDV19", "doi": "10.1145/3289602.3293989", "ee": "https://doi.org/10.1145/3289602.3293989", "url": "https://dblp.org/rec/conf/fpga/AzariDV19"}, "url": "URL#1785193"}, {"@score": "1", "@id": "1785194", "info": {"authors": {"author": [{"@pid": "236/7097", "text": "Sahan Bandara"}, {"@pid": "215/3649", "text": "Alan Ehret"}, {"@pid": "215/3891", "text": "Donato Kava"}, {"@pid": "73/7116", "text": "Michel A. Kinsy"}]}, "title": "BRISC-V: An Open-Source Architecture Design Space Exploration Toolbox.", "venue": "FPGA", "pages": "306", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BandaraEKK19", "doi": "10.1145/3289602.3293991", "ee": "https://doi.org/10.1145/3289602.3293991", "url": "https://dblp.org/rec/conf/fpga/BandaraEKK19"}, "url": "URL#1785194"}, {"@score": "1", "@id": "1785195", "info": {"authors": {"author": [{"@pid": "136/7953", "text": "Maciej Besta"}, {"@pid": "37/9373", "text": "Marc Fischer"}, {"@pid": "12/7436", "text": "Tal Ben-Nun"}, {"@pid": "214/7118", "text": "Johannes de Fine Licht"}, {"@pid": "16/3869", "text": "Torsten Hoefler"}]}, "title": "Substream-Centric Maximum Matchings on FPGA.", "venue": "FPGA", "pages": "152-161", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BestaFBLH19", "doi": "10.1145/3289602.3293916", "ee": "https://doi.org/10.1145/3289602.3293916", "url": "https://dblp.org/rec/conf/fpga/BestaFBLH19"}, "url": "URL#1785195"}, {"@score": "1", "@id": "1785196", "info": {"authors": {"author": [{"@pid": "158/8197", "text": "David Biancolin"}, {"@pid": "145/2275", "text": "Sagar Karandikar"}, {"@pid": "11/2242", "text": "Donggyu Kim"}, {"@pid": "205/4149", "text": "Jack Koenig"}, {"@pid": "66/7074", "text": "Andrew Waterman"}, {"@pid": "92/2089", "text": "Jonathan Bachrach"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}]}, "title": "FASED: FPGA-Accelerated Simulation and Evaluation of DRAM.", "venue": "FPGA", "pages": "330-339", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BiancolinKKKWBA19", "doi": "10.1145/3289602.3293894", "ee": "https://doi.org/10.1145/3289602.3293894", "url": "https://dblp.org/rec/conf/fpga/BiancolinKKKWBA19"}, "url": "URL#1785196"}, {"@score": "1", "@id": "1785197", "info": {"authors": {"author": [{"@pid": "175/4732", "text": "Andrew Boutros"}, {"@pid": "218/1219", "text": "Mohamed Eldafrawy"}, {"@pid": "152/0792", "text": "Sadegh Yazdanshenas"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "Math Doesn&apos;t Have to be Hard: Logic Block Architectures to Enhance Low-Precision Multiply-Accumulate on FPGAs.", "venue": "FPGA", "pages": "94-103", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BoutrosEYB19", "doi": "10.1145/3289602.3293912", "ee": "https://doi.org/10.1145/3289602.3293912", "url": "https://dblp.org/rec/conf/fpga/BoutrosEYB19"}, "url": "URL#1785197"}, {"@score": "1", "@id": "1785198", "info": {"authors": {"author": [{"@pid": "139/1185", "text": "Shijie Cao"}, {"@pid": "94/4084-1", "text": "Chen Zhang 0001"}, {"@pid": "211/7232", "text": "Zhuliang Yao"}, {"@pid": "167/7982", "text": "Wencong Xiao"}, {"@pid": "30/2639", "text": "Lanshun Nie"}, {"@pid": "74/4048", "text": "De-chen Zhan"}, {"@pid": "55/3521", "text": "Yunxin Liu"}, {"@pid": "32/2572-7", "text": "Ming Wu 0007"}, {"@pid": "94/5689", "text": "Lintao Zhang"}]}, "title": "Efficient and Effective Sparse LSTM on FPGA with Bank-Balanced Sparsity.", "venue": "FPGA", "pages": "63-72", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CaoZYXNZLWZ19", "doi": "10.1145/3289602.3293898", "ee": "https://doi.org/10.1145/3289602.3293898", "url": "https://dblp.org/rec/conf/fpga/CaoZYXNZLWZ19"}, "url": "URL#1785198"}, {"@score": "1", "@id": "1785199", "info": {"authors": {"author": [{"@pid": "93/1939", "text": "Chia-Wei Chang"}, {"@pid": "236/7172", "text": "Zi-Qi Zhong"}, {"@pid": "18/6918", "text": "Jing-Jia Liou"}]}, "title": "A FPGA Implementation of Farneback Optical Flow by High-Level Synthesis.", "venue": "FPGA", "pages": "309", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChangZL19", "doi": "10.1145/3289602.3294005", "ee": "https://doi.org/10.1145/3289602.3294005", "url": "https://dblp.org/rec/conf/fpga/ChangZL19"}, "url": "URL#1785199"}, {"@score": "1", "@id": "1785200", "info": {"authors": {"author": {"@pid": "37/1234", "text": "Deming Chen"}}, "title": "FPGAs in Supercomputers: Opportunity or Folly?", "venue": "FPGA", "pages": "201", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Chen19", "doi": "10.1145/3289602.3293929", "ee": "https://doi.org/10.1145/3289602.3293929", "url": "https://dblp.org/rec/conf/fpga/Chen19"}, "url": "URL#1785200"}, {"@score": "1", "@id": "1785201", "info": {"authors": {"author": [{"@pid": "06/4240", "text": "Zhe Chen"}, {"@pid": "49/5577", "text": "Hugh T. Blair"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "LANMC: LSTM-Assisted Non-Rigid Motion Correction on FPGA for Calcium Image Stabilization.", "venue": "FPGA", "pages": "104-109", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenBC19", "doi": "10.1145/3289602.3293919", "ee": "https://doi.org/10.1145/3289602.3293919", "url": "https://dblp.org/rec/conf/fpga/ChenBC19"}, "url": "URL#1785201"}, {"@score": "1", "@id": "1785202", "info": {"authors": {"author": [{"@pid": "70/3621", "text": "Yao Chen"}, {"@pid": "132/8994", "text": "Jiong He"}, {"@pid": "28/9804-1", "text": "Xiaofan Zhang 0001"}, {"@pid": "129/2059", "text": "Cong Hao"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "Cloud-DNN: An Open Framework for Mapping DNN Models to Cloud FPGAs.", "venue": "FPGA", "pages": "73-82", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenHZHC19", "doi": "10.1145/3289602.3293915", "ee": "https://doi.org/10.1145/3289602.3293915", "url": "https://dblp.org/rec/conf/fpga/ChenHZHC19"}, "url": "URL#1785202"}, {"@score": "1", "@id": "1785203", "info": {"authors": {"author": [{"@pid": "236/6631", "text": "Hongzheng Chen"}, {"@pid": "170/0149", "text": "Minghua Shen"}]}, "title": "A Deep-Reinforcement-Learning-Based Scheduler for High-Level Synthesis.", "venue": "FPGA", "pages": "117", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenS19", "doi": "10.1145/3289602.3293934", "ee": "https://doi.org/10.1145/3289602.3293934", "url": "https://dblp.org/rec/conf/fpga/ChenS19"}, "url": "URL#1785203"}, {"@score": "1", "@id": "1785204", "info": {"authors": {"author": [{"@pid": "65/4423", "text": "Chen Chen"}, {"@pid": "22/3650", "text": "Jun Xia"}, {"@pid": "141/9267", "text": "Wenmin Yang"}, {"@pid": "181/2763", "text": "Kang Li"}, {"@pid": "43/2840", "text": "Zhilei Chai"}]}, "title": "A PYNQ-compliant Online Platform for Zynq-based DNN Developers.", "venue": "FPGA", "pages": "185", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenXYLC19", "doi": "10.1145/3289602.3293961", "ee": "https://doi.org/10.1145/3289602.3293961", "url": "https://dblp.org/rec/conf/fpga/ChenXYLC19"}, "url": "URL#1785204"}, {"@score": "1", "@id": "1785205", "info": {"authors": {"author": [{"@pid": "190/7785", "text": "Jianyi Cheng"}, {"@pid": "127/1209", "text": "Shane T. Fleming"}, {"@pid": "154/4393", "text": "Yu Ting Chen"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "EASY: Efficient Arbiter SYnthesis from Multi-threaded Code.", "venue": "FPGA", "pages": "142-151", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChengFCAC19", "doi": "10.1145/3289602.3293899", "ee": "https://doi.org/10.1145/3289602.3293899", "url": "https://dblp.org/rec/conf/fpga/ChengFCAC19"}, "url": "URL#1785205"}, {"@score": "1", "@id": "1785206", "info": {"authors": {"author": [{"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "90/8053", "text": "Young-kyu Choi"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "29/5259-22", "text": "Jie Wang 0022"}]}, "title": "Rapid Cycle-Accurate Simulator for High-Level Synthesis.", "venue": "FPGA", "pages": "178-183", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChiCCW19", "doi": "10.1145/3289602.3293918", "ee": "https://doi.org/10.1145/3289602.3293918", "url": "https://dblp.org/rec/conf/fpga/ChiCCW19"}, "url": "URL#1785206"}, {"@score": "1", "@id": "1785207", "info": {"authors": {"author": [{"@pid": "236/7156", "text": "Aimee Coughlin"}, {"@pid": "214/8333", "text": "Greg Cusack"}, {"@pid": "236/6947", "text": "Jack Wampler"}, {"@pid": "87/2882", "text": "Eric Keller"}, {"@pid": "60/8733", "text": "Eric Wustrow"}]}, "title": "Breaking the Trust Dependence on Third Party Processes for Reconfigurable Secure Hardware.", "venue": "FPGA", "pages": "282-291", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CoughlinCWKW19", "doi": "10.1145/3289602.3293895", "ee": "https://doi.org/10.1145/3289602.3293895", "url": "https://dblp.org/rec/conf/fpga/CoughlinCWKW19"}, "url": "URL#1785207"}, {"@score": "1", "@id": "1785208", "info": {"authors": {"author": [{"@pid": "149/2685", "text": "Nima Karimpour Darav"}, {"@pid": "16/2587", "text": "Andrew A. Kennings"}, {"@pid": "33/3628", "text": "Kristofer Vorwerk"}, {"@pid": "61/6474", "text": "Arun Kundu"}]}, "title": "Multi-Commodity Flow-Based Spreading in a Commercial Analytic Placer.", "venue": "FPGA", "pages": "122-131", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaravKVK19", "doi": "10.1145/3289602.3293896", "ee": "https://doi.org/10.1145/3289602.3293896", "url": "https://dblp.org/rec/conf/fpga/DaravKVK19"}, "url": "URL#1785208"}, {"@score": "1", "@id": "1785209", "info": {"authors": {"author": [{"@pid": "183/4929", "text": "Jyotikrishna Dass"}, {"@pid": "236/6921", "text": "Yashwardhan Narawane"}, {"@pid": "01/3441", "text": "Rabi N. Mahapatra"}, {"@pid": "42/3979", "text": "Vivek Sarin"}]}, "title": "FPGA-based Distributed Edge Training of SVM.", "venue": "FPGA", "pages": "121", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DassNMS19", "doi": "10.1145/3289602.3293954", "ee": "https://doi.org/10.1145/3289602.3293954", "url": "https://dblp.org/rec/conf/fpga/DassNMS19"}, "url": "URL#1785209"}, {"@score": "1", "@id": "1785210", "info": {"authors": {"author": [{"@pid": "236/6998", "text": "Lansong Diao"}, {"@pid": "19/7841", "text": "Zhao Jiang"}, {"@pid": "62/5181", "text": "Hao Liang"}, {"@pid": "236/6868", "text": "Chang&apos;an Ye"}, {"@pid": "c/KaiChen8", "text": "Kai Chen 0008"}, {"@pid": "58/4543", "text": "Li Ding"}, {"@pid": "236/6832", "text": "Shunli Dou"}, {"@pid": "81/1237", "text": "Meng Sun"}, {"@pid": "160/1534", "text": "Lixue Xia"}, {"@pid": "38/6831", "text": "Jiansong Zhang"}, {"@pid": "99/2649-16", "text": "Wei Lin 0016"}]}, "title": "PAI-FCNN: FPGA Based CNN Inference System.", "venue": "FPGA", "pages": "184", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DiaoJLY0DDSXZL19", "doi": "10.1145/3289602.3293957", "ee": "https://doi.org/10.1145/3289602.3293957", "url": "https://dblp.org/rec/conf/fpga/DiaoJLY0DDSXZL19"}, "url": "URL#1785210"}, {"@score": "1", "@id": "1785211", "info": {"authors": {"author": [{"@pid": "175/2489", "text": "Caiwen Ding"}, {"@pid": "63/1591-9", "text": "Shuo Wang 0009"}, {"@pid": "83/622-7", "text": "Ning Liu 0007"}, {"@pid": "195/8175", "text": "Kaidi Xu"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}]}, "title": "REQ-YOLO: A Resource-Aware, Efficient Quantization Framework for Object Detection on FPGAs.", "venue": "FPGA", "pages": "33-42", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DingWLXW019", "doi": "10.1145/3289602.3293904", "ee": "https://doi.org/10.1145/3289602.3293904", "url": "https://dblp.org/rec/conf/fpga/DingWLXW019"}, "url": "URL#1785211"}, {"@score": "1", "@id": "1785212", "info": {"authors": {"author": [{"@pid": "218/6528", "text": "Javier M. Duarte"}, {"@pid": "80/806-3", "text": "Song Han 0003"}, {"@pid": "268/1947", "text": "Philip C. Harris"}, {"@pid": "173/7162", "text": "Sergo Jindariani"}, {"@pid": "218/5654", "text": "Edward Kreinar"}, {"@pid": "218/6060", "text": "Benjamin Kreis"}, {"@pid": "177/0119", "text": "Vladimir Loncar"}, {"@pid": "218/6633", "text": "Jennifer Ngadiuba"}, {"@pid": "218/6403", "text": "Maurizio Pierini"}, {"@pid": "236/7096", "text": "Dylan S. Rankin"}, {"@pid": "304/7580", "text": "Ryan A. Rivera"}, {"@pid": "236/6683", "text": "Sioni Summers"}, {"@pid": "54/5945", "text": "Nhan Tran"}, {"@pid": "218/6082", "text": "Zhenbin Wu"}]}, "title": "Fast Inference of Deep Neural Networks for Real-time Particle Physics Applications.", "venue": "FPGA", "pages": "305", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DuarteHHJKKLNPR19", "doi": "10.1145/3289602.3293986", "ee": "https://doi.org/10.1145/3289602.3293986", "url": "https://dblp.org/rec/conf/fpga/DuarteHHJKKLNPR19"}, "url": "URL#1785212"}, {"@score": "1", "@id": "1785213", "info": {"authors": {"author": [{"@pid": "37/225", "text": "Sandeep Dutta"}, {"@pid": "236/6933", "text": "Adnan Yunus"}, {"@pid": "236/6632", "text": "Artem Marisov"}, {"@pid": "236/6900", "text": "Matt Menezes"}, {"@pid": "193/0005", "text": "Somayeh Rahimipour"}]}, "title": "Visual System Integrator: Invited Tutorial.", "venue": "FPGA", "pages": "10-13", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DuttaYMMR19", "doi": "10.1145/3289602.3293926", "ee": "https://doi.org/10.1145/3289602.3293926", "url": "https://dblp.org/rec/conf/fpga/DuttaYMMR19"}, "url": "URL#1785213"}, {"@score": "1", "@id": "1785214", "info": {"authors": {"author": [{"@pid": "195/4171", "text": "Juan Escobedo"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Optimizing Order-Associative Kernel Computation with Joint Memory Banking and Data Reuse.", "venue": "FPGA", "pages": "189-190", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EscobedoL19", "doi": "10.1145/3289602.3293980", "ee": "https://doi.org/10.1145/3289602.3293980", "url": "https://dblp.org/rec/conf/fpga/EscobedoL19"}, "url": "URL#1785214"}, {"@score": "1", "@id": "1785215", "info": {"authors": {"author": [{"@pid": "163/7155", "text": "Nariman Eskandari"}, {"@pid": "116/5114", "text": "Naif Tarafdar"}, {"@pid": "194/3963", "text": "Daniel Ly-Ma"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "A Modular Heterogeneous Stack for Deploying FPGAs and CPUs in the Data Center.", "venue": "FPGA", "pages": "262-271", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EskandariTLC19", "doi": "10.1145/3289602.3293909", "ee": "https://doi.org/10.1145/3289602.3293909", "url": "https://dblp.org/rec/conf/fpga/EskandariTLC19"}, "url": "URL#1785215"}, {"@score": "1", "@id": "1785216", "info": {"authors": {"author": [{"@pid": "07/5681", "text": "Liang Feng"}, {"@pid": "211/0078", "text": "Jieru Zhao"}, {"@pid": "206/9107", "text": "Tingyuan Liang"}, {"@pid": "24/9978", "text": "Sharad Sinha"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}]}, "title": "A Hybrid Data-Consistent Framework for Link-Aware AccessManagement in Emerging CPU-FPGA Platforms.", "venue": "FPGA", "pages": "188", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FengZLSZ19", "doi": "10.1145/3289602.3293973", "ee": "https://doi.org/10.1145/3289602.3293973", "url": "https://dblp.org/rec/conf/fpga/FengZLSZ19"}, "url": "URL#1785216"}, {"@score": "1", "@id": "1785217", "info": {"authors": {"author": [{"@pid": "49/2759", "text": "Cheng Fu"}, {"@pid": "118/5807", "text": "Shilin Zhu"}, {"@pid": "09/4945-1", "text": "Hao Su 0001"}, {"@pid": "88/5605", "text": "Ching-En Lee"}, {"@pid": "66/8314", "text": "Jishen Zhao"}]}, "title": "Towards Fast and Energy-Efficient Binarized Neural Network Inference on FPGA.", "venue": "FPGA", "pages": "306", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FuZSLZ19", "doi": "10.1145/3289602.3293990", "ee": "https://doi.org/10.1145/3289602.3293990", "url": "https://dblp.org/rec/conf/fpga/FuZSLZ19"}, "url": "URL#1785217"}, {"@score": "1", "@id": "1785218", "info": {"authors": {"author": [{"@pid": "236/7048", "text": "Brian Gaide"}, {"@pid": "158/8088", "text": "Dinesh Gaitonde"}, {"@pid": "75/7863", "text": "Chirag Ravishankar"}, {"@pid": "158/8237", "text": "Trevor Bauer"}]}, "title": "Xilinx Adaptive Compute Acceleration Platform: VersalTM Architecture.", "venue": "FPGA", "pages": "84-93", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GaideGRB19", "doi": "10.1145/3289602.3293906", "ee": "https://doi.org/10.1145/3289602.3293906", "url": "https://dblp.org/rec/conf/fpga/GaideGRB19"}, "url": "URL#1785218"}, {"@score": "1", "@id": "1785219", "info": {"authors": {"author": [{"@pid": "184/4278", "text": "Tianqi Gao"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}]}, "title": "A Pixel-Parallel Virtual-Image Architecture for High Performance and Power Efficient Graph Cuts Inference.", "venue": "FPGA", "pages": "120", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GaoR19", "doi": "10.1145/3289602.3293948", "ee": "https://doi.org/10.1145/3289602.3293948", "url": "https://dblp.org/rec/conf/fpga/GaoR19"}, "url": "URL#1785219"}, {"@score": "1", "@id": "1785220", "info": {"authors": {"author": [{"@pid": "96/2617", "text": "Tushar Garg"}, {"@pid": "135/0637", "text": "Saud Wasly"}, {"@pid": "25/3790", "text": "Rodolfo Pellizzoni"}, {"@pid": "47/5106", "text": "Nachiket Kapre"}]}, "title": "HopliteBuf: FPGA NoCs with Provably Stall-Free FIFOs.", "venue": "FPGA", "pages": "222-231", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GargWPK19", "doi": "10.1145/3289602.3293917", "ee": "https://doi.org/10.1145/3289602.3293917", "url": "https://dblp.org/rec/conf/fpga/GargWPK19"}, "url": "URL#1785220"}, {"@score": "1", "@id": "1785221", "info": {"authors": {"author": [{"@pid": "236/7149", "text": "Dallon Glick"}, {"@pid": "236/6703", "text": "Jesse Grigg"}, {"@pid": "90/2444", "text": "Brent E. Nelson"}, {"@pid": "52/827", "text": "Michael J. Wirthlin"}]}, "title": "Maverick: A Stand-alone CAD Flow for Xilinx 7-Series FPGAs.", "venue": "FPGA", "pages": "306-307", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GlickGNW19", "doi": "10.1145/3289602.3293997", "ee": "https://doi.org/10.1145/3289602.3293997", "url": "https://dblp.org/rec/conf/fpga/GlickGNW19"}, "url": "URL#1785221"}, {"@score": "1", "@id": "1785222", "info": {"authors": {"author": [{"@pid": "166/3177", "text": "Yanjie Gu"}, {"@pid": "52/5812", "text": "Jian Yu"}, {"@pid": "76/6872", "text": "Tieli Sun"}, {"@pid": "77/3991", "text": "Chen Pan"}, {"@pid": "236/6645", "text": "Zhenhao Feng"}, {"@pid": "227/9367", "text": "Liewei Xu"}, {"@pid": "77/928", "text": "Chang Wu"}]}, "title": "Highly Efficient Sparse Neural Network Computing: Hardware and Software Solutions.", "venue": "FPGA", "pages": "121", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuYSPFXW19", "doi": "10.1145/3289602.3293952", "ee": "https://doi.org/10.1145/3289602.3293952", "url": "https://dblp.org/rec/conf/fpga/GuYSPFXW19"}, "url": "URL#1785222"}, {"@score": "1", "@id": "1785223", "info": {"authors": {"author": [{"@pid": "161/4716", "text": "Kaiyuan Guo"}, {"@pid": "20/1080", "text": "Shuang Liang"}, {"@pid": "143/0394", "text": "Jincheng Yu"}, {"@pid": "202/9525", "text": "Xuefei Ning"}, {"@pid": "188/0318", "text": "Wenshuo Li"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "Compressed CNN Training with FPGA-based Accelerator.", "venue": "FPGA", "pages": "189", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoLYNLWY19", "doi": "10.1145/3289602.3293977", "ee": "https://doi.org/10.1145/3289602.3293977", "url": "https://dblp.org/rec/conf/fpga/GuoLYNLWY19"}, "url": "URL#1785223"}, {"@score": "1", "@id": "1785224", "info": {"authors": {"author": [{"@pid": "136/3885", "text": "Martin Hardieck"}, {"@pid": "47/1055", "text": "Martin Kumm"}, {"@pid": "133/4297", "text": "Konrad M\u00f6ller"}, {"@pid": "z/PeterZipf", "text": "Peter Zipf"}]}, "title": "Reconfigurable Convolutional Kernels for Neural Networks on FPGAs.", "venue": "FPGA", "pages": "43-52", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HardieckKMZ19", "doi": "10.1145/3289602.3293905", "ee": "https://doi.org/10.1145/3289602.3293905", "url": "https://dblp.org/rec/conf/fpga/HardieckKMZ19"}, "url": "URL#1785224"}, {"@score": "1", "@id": "1785225", "info": {"authors": {"author": [{"@pid": "69/1798", "text": "Xin He"}, {"@pid": "179/7574-1", "text": "Liu Ke 0001"}, {"@pid": "36/31-1", "text": "Xuan Zhang 0001"}]}, "title": "SparseBNN: Joint Algorithm/Hardware Optimization to Exploit Structured Sparsity in Binary Neural Network.", "venue": "FPGA", "pages": "117-118", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HeKZ19", "doi": "10.1145/3289602.3293937", "ee": "https://doi.org/10.1145/3289602.3293937", "url": "https://dblp.org/rec/conf/fpga/HeKZ19"}, "url": "URL#1785225"}, {"@score": "1", "@id": "1785226", "info": {"authors": {"author": [{"@pid": "02/6123", "text": "Anping He"}, {"@pid": "32/2678", "text": "Jinlin Zhang"}, {"@pid": "224/7190", "text": "Lvying Yu"}, {"@pid": "10/1749", "text": "Pengfei Li"}, {"@pid": "57/1586", "text": "Lian Li"}]}, "title": "How to Accelerate FPGA Application in an Asynchronous Way?", "venue": "FPGA", "pages": "304", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HeZYLL19", "doi": "10.1145/3289602.3293953", "ee": "https://doi.org/10.1145/3289602.3293953", "url": "https://dblp.org/rec/conf/fpga/HeZYLL19"}, "url": "URL#1785226"}, {"@score": "1", "@id": "1785227", "info": {"authors": {"author": [{"@pid": "236/7060", "text": "Stephen Ibanez"}, {"@pid": "66/5719", "text": "Gordon J. Brebner"}, {"@pid": "m/NickMcKeown", "text": "Nick McKeown"}, {"@pid": "24/8146", "text": "Noa Zilberman"}]}, "title": "The P4-&gt;NetFPGA Workflow for Line-Rate Packet Processing.", "venue": "FPGA", "pages": "1-9", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/IbanezBMZ19", "doi": "10.1145/3289602.3293924", "ee": "https://doi.org/10.1145/3289602.3293924", "url": "https://dblp.org/rec/conf/fpga/IbanezBMZ19"}, "url": "URL#1785227"}, {"@score": "1", "@id": "1785228", "info": {"authors": {"author": [{"@pid": "151/4529", "text": "Weiwen Jiang"}, {"@pid": "04/4189", "text": "Xinyi Zhang"}, {"@pid": "27/2376", "text": "Edwin Hsing-Mean Sha"}, {"@pid": "73/1987", "text": "Qingfeng Zhuge"}, {"@pid": "50/2484-18", "text": "Lei Yang 0018"}, {"@pid": "94/5536", "text": "Yiyu Shi 0001"}, {"@pid": "37/3401", "text": "Jingtong Hu"}]}, "title": "XFER: A Novel Design to Achieve Super-Linear Performance on Multiple FPGAs for Real-Time AI.", "venue": "FPGA", "pages": "305", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JiangZSZYSH19", "doi": "10.1145/3289602.3293988", "ee": "https://doi.org/10.1145/3289602.3293988", "url": "https://dblp.org/rec/conf/fpga/JiangZSZYSH19"}, "url": "URL#1785228"}, {"@score": "1", "@id": "1785229", "info": {"authors": {"author": [{"@pid": "124/9424", "text": "Zheming Jin"}, {"@pid": "121/2175", "text": "Hal Finkel"}]}, "title": "Base64 Encoding on OpenCL FPGA Platform.", "venue": "FPGA", "pages": "116", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JinF19", "doi": "10.1145/3289602.3293932", "ee": "https://doi.org/10.1145/3289602.3293932", "url": "https://dblp.org/rec/conf/fpga/JinF19"}, "url": "URL#1785229"}, {"@score": "1", "@id": "1785230", "info": {"authors": {"author": [{"@pid": "124/9424", "text": "Zheming Jin"}, {"@pid": "121/2175", "text": "Hal Finkel"}]}, "title": "Nuclear Reactor Simulations on OpenCL FPGA Platform.", "venue": "FPGA", "pages": "304", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JinF19a", "doi": "10.1145/3289602.3293983", "ee": "https://doi.org/10.1145/3289602.3293983", "url": "https://dblp.org/rec/conf/fpga/JinF19a"}, "url": "URL#1785230"}, {"@score": "1", "@id": "1785231", "info": {"authors": {"author": [{"@pid": "133/6894", "text": "Lu Jing"}, {"@pid": "95/3736", "text": "Jun Liu"}, {"@pid": "236/7072", "text": "FuHai Yu"}]}, "title": "A Deep Learning Inference Accelerator Based on Model Compression on FPGA.", "venue": "FPGA", "pages": "118", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JingLY19", "doi": "10.1145/3289602.3293938", "ee": "https://doi.org/10.1145/3289602.3293938", "url": "https://dblp.org/rec/conf/fpga/JingLY19"}, "url": "URL#1785231"}, {"@score": "1", "@id": "1785232", "info": {"authors": {"author": [{"@pid": "236/6709", "text": "Carl-Johannes Johnsen"}, {"@pid": "98/8353", "text": "Kenneth Skovhede"}]}, "title": "Building FPGA State Machines from Sequential Code.", "venue": "FPGA", "pages": "186", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JohnsenS19", "doi": "10.1145/3289602.3293965", "ee": "https://doi.org/10.1145/3289602.3293965", "url": "https://dblp.org/rec/conf/fpga/JohnsenS19"}, "url": "URL#1785232"}, {"@score": "1", "@id": "1785233", "info": {"authors": {"author": [{"@pid": "200/2746", "text": "Lana Josipovic"}, {"@pid": "193/4432", "text": "Andrea Guerrieri"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Speculative Dataflow Circuits.", "venue": "FPGA", "pages": "162-171", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JosipovicGI19", "doi": "10.1145/3289602.3293914", "ee": "https://doi.org/10.1145/3289602.3293914", "url": "https://dblp.org/rec/conf/fpga/JosipovicGI19"}, "url": "URL#1785233"}, {"@score": "1", "@id": "1785234", "info": {"authors": {"author": [{"@pid": "97/4953", "text": "Michael P. Kapralos"}, {"@pid": "c/JohnAChandy", "text": "John A. Chandy"}]}, "title": "HOTMeTaL: Hardware Optimization Tool for Memory Table and Logic Conversion.", "venue": "FPGA", "pages": "307-308", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KapralosC19", "doi": "10.1145/3289602.3294000", "ee": "https://doi.org/10.1145/3289602.3294000", "url": "https://dblp.org/rec/conf/fpga/KapralosC19"}, "url": "URL#1785234"}, {"@score": "1", "@id": "1785235", "info": {"authors": {"author": [{"@pid": "175/6231", "text": "Andrew M. Keller"}, {"@pid": "52/827", "text": "Michael J. Wirthlin"}]}, "title": "Impact of Soft Errors on Large-Scale FPGA Cloud Computing.", "venue": "FPGA", "pages": "272-281", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KellerW19", "doi": "10.1145/3289602.3293911", "ee": "https://doi.org/10.1145/3289602.3293911", "url": "https://dblp.org/rec/conf/fpga/KellerW19"}, "url": "URL#1785235"}, {"@score": "1", "@id": "1785236", "info": {"authors": {"author": [{"@pid": "159/2595", "text": "Thaddeus Koehn"}, {"@pid": "a/PeterAthanas", "text": "Peter Athanas"}]}, "title": "Scheduling Data in Neural Network Applications.", "venue": "FPGA", "pages": "116", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KoehnA19", "doi": "10.1145/3289602.3293930", "ee": "https://doi.org/10.1145/3289602.3293930", "url": "https://dblp.org/rec/conf/fpga/KoehnA19"}, "url": "URL#1785236"}, {"@score": "1", "@id": "1785237", "info": {"authors": {"author": {"@pid": "236/6992", "text": "Venkat Konda"}}, "title": "Hierarchical FPGA Fabrics using 2D-Benes-BFT-Pyramid Network Layouts with Optimizations.", "venue": "FPGA", "pages": "307", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Konda19", "doi": "10.1145/3289602.3293998", "ee": "https://doi.org/10.1145/3289602.3293998", "url": "https://dblp.org/rec/conf/fpga/Konda19"}, "url": "URL#1785237"}, {"@score": "1", "@id": "1785238", "info": {"authors": {"author": {"@pid": "236/6992", "text": "Venkat Konda"}}, "title": "Flat FPGA Fabrics Derived from 2D-Benes-BFT-Pyramid Networks with Optimizations and Enhancements.", "venue": "FPGA", "pages": "307", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Konda19a", "doi": "10.1145/3289602.3293999", "ee": "https://doi.org/10.1145/3289602.3293999", "url": "https://dblp.org/rec/conf/fpga/Konda19a"}, "url": "URL#1785238"}, {"@score": "1", "@id": "1785239", "info": {"authors": {"author": [{"@pid": "236/6636", "text": "Dario Korolija"}, {"@pid": "68/11156", "text": "Mirjana Stojilovic"}]}, "title": "Design and Implementation of a Deterministic FPGA Router on a CPU+FPGA Acceleration Platform.", "venue": "FPGA", "pages": "186", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KorolijaS19", "doi": "10.1145/3289602.3293966", "ee": "https://doi.org/10.1145/3289602.3293966", "url": "https://dblp.org/rec/conf/fpga/KorolijaS19"}, "url": "URL#1785239"}, {"@score": "1", "@id": "1785240", "info": {"authors": {"author": [{"@pid": "236/6867", "text": "Anastasiia Kucherenko"}, {"@pid": "152/5687", "text": "Stefan Nikolic"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "On Feasibility of FPGAs Without Dedicated Programmable Interconnect Structure.", "venue": "FPGA", "pages": "188", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KucherenkoNI19", "doi": "10.1145/3289602.3293974", "ee": "https://doi.org/10.1145/3289602.3293974", "url": "https://dblp.org/rec/conf/fpga/KucherenkoNI19"}, "url": "URL#1785240"}, {"@score": "1", "@id": "1785241", "info": {"authors": {"author": [{"@pid": "145/9456", "text": "Yi-Hsiang Lai"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "120/1114", "text": "Yuwei Hu"}, {"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "144/6124", "text": "Cody Hao Yu"}, {"@pid": "40/7018", "text": "Yuan Zhou"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing.", "venue": "FPGA", "pages": "242-251", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LaiCHWYZCZ19", "doi": "10.1145/3289602.3293910", "ee": "https://doi.org/10.1145/3289602.3293910", "url": "https://dblp.org/rec/conf/fpga/LaiCHWYZCZ19"}, "url": "URL#1785241"}, {"@score": "1", "@id": "1785242", "info": {"authors": {"author": [{"@pid": "42/8490", "text": "Yazhu Lan"}, {"@pid": "157/1827", "text": "Qingli Guo"}, {"@pid": "127/9568", "text": "Guohe Zhang"}, {"@pid": "78/10373-2", "text": "Yuanchao Xu 0002"}, {"@pid": "129/2160", "text": "Kent W. Nixon"}, {"@pid": "30/5330-1", "text": "Hai Helen Li"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}]}, "title": "Fast Confidence Detection: One Hot Way to Detect Adversarial Attacks via Sensor Pattern Noise Fingerprinting.", "venue": "FPGA", "pages": "188-189", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LanGZXNLC19", "doi": "10.1145/3289602.3293975", "ee": "https://doi.org/10.1145/3289602.3293975", "url": "https://dblp.org/rec/conf/fpga/LanGZXNLC19"}, "url": "URL#1785242"}, {"@score": "1", "@id": "1785243", "info": {"authors": {"author": [{"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "19/6969", "text": "Gregg Baeckler"}, {"@pid": "236/6718", "text": "Sergey Gribok"}]}, "title": "Fractal Synthesis: Invited Tutorial.", "venue": "FPGA", "pages": "202-211", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LanghammerBG19", "doi": "10.1145/3289602.3293927", "ee": "https://doi.org/10.1145/3289602.3293927", "url": "https://dblp.org/rec/conf/fpga/LanghammerBG19"}, "url": "URL#1785243"}, {"@score": "1", "@id": "1785244", "info": {"authors": {"author": [{"@pid": "69/9034", "text": "Chris Lavin"}, {"@pid": "27/4406", "text": "Alireza Kaviani"}]}, "title": "Build Your Own Domain-specific Solutions with RapidWright: Invited Tutorial.", "venue": "FPGA", "pages": "14-22", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LavinK19", "doi": "10.1145/3289602.3293928", "ee": "https://doi.org/10.1145/3289602.3293928", "url": "https://dblp.org/rec/conf/fpga/LavinK19"}, "url": "URL#1785244"}, {"@score": "1", "@id": "1785245", "info": {"authors": {"author": [{"@pid": "149/4660", "text": "Wuxi Li"}, {"@pid": "196/3705", "text": "Mehrdad E. Dehkordi"}, {"@pid": "91/10955", "text": "Stephen Yang"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "Simultaneous Placement and Clock Tree Construction for Modern FPGAs.", "venue": "FPGA", "pages": "132-141", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiDYP19", "doi": "10.1145/3289602.3293897", "ee": "https://doi.org/10.1145/3289602.3293897", "url": "https://dblp.org/rec/conf/fpga/LiDYP19"}, "url": "URL#1785245"}, {"@score": "1", "@id": "1785246", "info": {"authors": {"author": [{"@pid": "138/8358", "text": "Zhengjie Li"}, {"@pid": "198/5622", "text": "Yuanlong Xiao"}, {"@pid": "236/6834", "text": "Yufan Zhang"}, {"@pid": "236/7195", "text": "Yunbing Pang"}, {"@pid": "39/449-36", "text": "Jian Wang 0036"}, {"@pid": "50/2813", "text": "Jinmei Lai"}]}, "title": "Transistor-Level Optimization Methodology for GRM FPGA Interconnect Circuits.", "venue": "FPGA", "pages": "121", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiXZPWL19", "doi": "10.1145/3289602.3293955", "ee": "https://doi.org/10.1145/3289602.3293955", "url": "https://dblp.org/rec/conf/fpga/LiXZPWL19"}, "url": "URL#1785246"}, {"@score": "1", "@id": "1785247", "info": {"authors": {"author": [{"@pid": "217/0666", "text": "Katie Lim"}, {"@pid": "157/2812", "text": "Jonathan Balkind"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "JuxtaPiton: Enabling Heterogeneous-ISA Research with RISC-V and SPARC FPGA Soft-cores.", "venue": "FPGA", "pages": "184", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LimBW19", "doi": "10.1145/3289602.3293958", "ee": "https://doi.org/10.1145/3289602.3293958", "url": "https://dblp.org/rec/conf/fpga/LimBW19"}, "url": "URL#1785247"}, {"@score": "1", "@id": "1785248", "info": {"authors": {"author": [{"@pid": "03/2134", "text": "Jie Liu"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Dataflow Systolic Array Implementations of Matrix Decomposition Using High Level Synthesis.", "venue": "FPGA", "pages": "187", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuC19", "doi": "10.1145/3289602.3293969", "ee": "https://doi.org/10.1145/3289602.3293969", "url": "https://dblp.org/rec/conf/fpga/LiuC19"}, "url": "URL#1785248"}, {"@score": "1", "@id": "1785249", "info": {"authors": {"author": [{"@pid": "202/5928", "text": "Liqiang Lu"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}, {"@pid": "218/8828", "text": "Ruirui Huang"}, {"@pid": "99/2649-16", "text": "Wei Lin 0016"}, {"@pid": "117/4284", "text": "Xiaoyuan Cui"}, {"@pid": "38/6831", "text": "Jiansong Zhang"}]}, "title": "Speedy: An Accelerator for Sparse Convolutional Neural Networks on FPGAs.", "venue": "FPGA", "pages": "187", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Lu0HLCZ19", "doi": "10.1145/3289602.3293970", "ee": "https://doi.org/10.1145/3289602.3293970", "url": "https://dblp.org/rec/conf/fpga/Lu0HLCZ19"}, "url": "URL#1785249"}, {"@score": "1", "@id": "1785250", "info": {"authors": {"author": [{"@pid": "171/1559", "text": "Gurshaant Singh Malik"}, {"@pid": "47/5106", "text": "Nachiket Kapre"}]}, "title": "Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control.", "venue": "FPGA", "pages": "308", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MalikK19", "doi": "10.1145/3289602.3294002", "ee": "https://doi.org/10.1145/3289602.3294002", "url": "https://dblp.org/rec/conf/fpga/MalikK19"}, "url": "URL#1785250"}, {"@score": "1", "@id": "1785251", "info": {"authors": {"author": [{"@pid": "236/6702", "text": "Tom J. Mannos"}, {"@pid": "236/6747", "text": "Brian Dziki"}, {"@pid": "236/6758", "text": "Moslema Sharif"}]}, "title": "Fault Testing a Synthesizable Embedded Processor at Gate Level using UltraScale FPGA Emulation.", "venue": "FPGA", "pages": "116", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MannosDS19", "doi": "10.1145/3289602.3293931", "ee": "https://doi.org/10.1145/3289602.3293931", "url": "https://dblp.org/rec/conf/fpga/MannosDS19"}, "url": "URL#1785251"}, {"@score": "1", "@id": "1785252", "info": {"authors": {"author": [{"@pid": "160/7675", "text": "Konstantinos Maragos"}, {"@pid": "14/326", "text": "George Lentaris"}, {"@pid": "s/DimitriosSoudris", "text": "Dimitrios Soudris"}, {"@pid": "43/3714", "text": "Vasilis F. Pavlidis"}]}, "title": "PVT-Aware Sensing and Voltage Scaling for Energy Efficient FPGAs.", "venue": "FPGA", "pages": "190", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaragosLSP19", "doi": "10.1145/3289602.3293981", "ee": "https://doi.org/10.1145/3289602.3293981", "url": "https://dblp.org/rec/conf/fpga/MaragosLSP19"}, "url": "URL#1785252"}, {"@score": "1", "@id": "1785253", "info": {"authors": {"author": [{"@pid": "80/2794", "text": "Hiroki Nakahara"}, {"@pid": "200/2750", "text": "Akira Jinguji"}, {"@pid": "206/9164", "text": "Masayuki Shimoda"}, {"@pid": "78/7652", "text": "Shimpei Sato"}]}, "title": "An FPGA-based Fine Tuning Accelerator for a Sparse CNN.", "venue": "FPGA", "pages": "186", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NakaharaJSS19", "doi": "10.1145/3289602.3293967", "ee": "https://doi.org/10.1145/3289602.3293967", "url": "https://dblp.org/rec/conf/fpga/NakaharaJSS19"}, "url": "URL#1785253"}, {"@score": "1", "@id": "1785254", "info": {"authors": {"author": [{"@pid": "214/1044", "text": "Daniel Holanda Noronha"}, {"@pid": "130/9004", "text": "Ruizhe Zhao"}, {"@pid": "65/10773", "text": "Jeffrey Goeders"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "On-chip FPGA Debug Instrumentation for Machine Learning Applications.", "venue": "FPGA", "pages": "110-115", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NoronhaZGLW19", "doi": "10.1145/3289602.3293922", "ee": "https://doi.org/10.1145/3289602.3293922", "url": "https://dblp.org/rec/conf/fpga/NoronhaZGLW19"}, "url": "URL#1785254"}, {"@score": "1", "@id": "1785255", "info": {"authors": {"author": [{"@pid": "43/3042", "text": "Eriko Nurvitadhi"}, {"@pid": "173/9795", "text": "Dongup Kwon"}, {"@pid": "45/3593", "text": "Ali Jafari"}, {"@pid": "175/4732", "text": "Andrew Boutros"}, {"@pid": "25/10955", "text": "Jaewoong Sim"}, {"@pid": "236/6929", "text": "Phillip Tomson"}, {"@pid": "44/9083", "text": "Huseyin Sumbul"}, {"@pid": "21/4156", "text": "Gregory K. Chen"}, {"@pid": "236/6739", "text": "Phil V. Knag"}, {"@pid": "25/9979", "text": "Raghavan Kumar"}, {"@pid": "19/6426-1", "text": "Ram Krishnamurthy 0001"}, {"@pid": "171/0681", "text": "Debbie Marr"}, {"@pid": "236/6718", "text": "Sergey Gribok"}, {"@pid": "31/8122", "text": "Bogdan Pasca 0001"}, {"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "86/4217", "text": "Aravind Dasu"}]}, "title": "Evaluating and Enhancing Intel\u00ae Stratix\u00ae 10 FPGAs for Persistent Real-Time AI.", "venue": "FPGA", "pages": "119", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NurvitadhiKJBST19", "doi": "10.1145/3289602.3293943", "ee": "https://doi.org/10.1145/3289602.3293943", "url": "https://dblp.org/rec/conf/fpga/NurvitadhiKJBST19"}, "url": "URL#1785255"}, {"@score": "1", "@id": "1785256", "info": {"authors": {"author": [{"@pid": "78/10491", "text": "George Provelengios"}, {"@pid": "226/3771", "text": "Chethan Ramesh"}, {"@pid": "202/5900", "text": "Shivukumar B. Patil"}, {"@pid": "66/786", "text": "Ken Eguro"}, {"@pid": "23/2353", "text": "Russell Tessier"}, {"@pid": "67/7583", "text": "Daniel E. Holcomb"}]}, "title": "Characterization of Long Wire Data Leakage in Deep Submicron FPGAs.", "venue": "FPGA", "pages": "292-297", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ProvelengiosRPE19", "doi": "10.1145/3289602.3293923", "ee": "https://doi.org/10.1145/3289602.3293923", "url": "https://dblp.org/rec/conf/fpga/ProvelengiosRPE19"}, "url": "URL#1785256"}, {"@score": "1", "@id": "1785257", "info": {"authors": {"author": [{"@pid": "217/1551", "text": "Sahithi Rampalli"}, {"@pid": "217/1700", "text": "Natasha Sehgal"}, {"@pid": "217/1768", "text": "Ishita Bindlish"}, {"@pid": "217/1681", "text": "Tanya Tyagi"}, {"@pid": "53/773-1", "text": "Pawan Kumar 0001"}]}, "title": "Efficient FPGA Implementation of Conjugate Gradient Methods for Laplacian System using HLS.", "venue": "FPGA", "pages": "308-309", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RampalliSBTK19", "doi": "10.1145/3289602.3294004", "ee": "https://doi.org/10.1145/3289602.3294004", "url": "https://dblp.org/rec/conf/fpga/RampalliSBTK19"}, "url": "URL#1785257"}, {"@score": "1", "@id": "1785258", "info": {"authors": {"author": [{"@pid": "194/3906", "text": "Daniel Rozhko"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "The Network Management Unit (NMU): Securing Network Access for Direct-Connected FPGAs.", "venue": "FPGA", "pages": "232-241", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RozhkoC19", "doi": "10.1145/3289602.3293903", "ee": "https://doi.org/10.1145/3289602.3293903", "url": "https://dblp.org/rec/conf/fpga/RozhkoC19"}, "url": "URL#1785258"}, {"@score": "1", "@id": "1785259", "info": {"authors": {"author": [{"@pid": "199/6597", "text": "Sahand Salamat"}, {"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "144/4477", "text": "Behnam Khaleghi"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "F5-HD: Fast Flexible FPGA-based Framework for Refreshing Hyperdimensional Computing.", "venue": "FPGA", "pages": "53-62", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SalamatIKR19", "doi": "10.1145/3289602.3293913", "ee": "https://doi.org/10.1145/3289602.3293913", "url": "https://dblp.org/rec/conf/fpga/SalamatIKR19"}, "url": "URL#1785259"}, {"@score": "1", "@id": "1785260", "info": {"authors": {"author": [{"@pid": "16/611", "text": "Zhiyuan Shao"}, {"@pid": "236/6766", "text": "Ruoshi Li"}, {"@pid": "36/2859", "text": "Diqing Hu"}, {"@pid": "56/4402", "text": "Xiaofei Liao"}, {"@pid": "98/4156", "text": "Hai Jin 0001"}]}, "title": "Improving Performance of Graph Processing on FPGA-DRAM Platform by Two-level Vertex Caching.", "venue": "FPGA", "pages": "320-329", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShaoLHL019", "doi": "10.1145/3289602.3293900", "ee": "https://doi.org/10.1145/3289602.3293900", "url": "https://dblp.org/rec/conf/fpga/ShaoLHL019"}, "url": "URL#1785260"}, {"@score": "1", "@id": "1785261", "info": {"authors": {"author": [{"@pid": "171/0935", "text": "Junzhong Shen"}, {"@pid": "59/10364", "text": "Deguang Wang"}, {"@pid": "214/9824", "text": "You Huang"}, {"@pid": "91/6049", "text": "Mei Wen"}, {"@pid": "03/2728", "text": "Chunyuan Zhang"}]}, "title": "Accelerating 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System.", "venue": "FPGA", "pages": "117", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShenWHWZ19", "doi": "10.1145/3289602.3293935", "ee": "https://doi.org/10.1145/3289602.3293935", "url": "https://dblp.org/rec/conf/fpga/ShenWHWZ19"}, "url": "URL#1785261"}, {"@score": "1", "@id": "1785262", "info": {"authors": {"author": [{"@pid": "170/0149", "text": "Minghua Shen"}, {"@pid": "42/2525", "text": "Nong Xiao"}]}, "title": "Parrot: A More Effective Parallel Routing Approach to FPGAs.", "venue": "FPGA", "pages": "119", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShenX19", "doi": "10.1145/3289602.3293944", "ee": "https://doi.org/10.1145/3289602.3293944", "url": "https://dblp.org/rec/conf/fpga/ShenX19"}, "url": "URL#1785262"}, {"@score": "1", "@id": "1785263", "info": {"authors": {"author": [{"@pid": "236/6699", "text": "Zachary Sherer"}, {"@pid": "236/6941", "text": "Eric Finnerty"}, {"@pid": "25/2208", "text": "Yan Luo"}, {"@pid": "43/6690-1", "text": "Hang Liu 0001"}]}, "title": "Software Hardware Co-Optimized BFS on FPGAs.", "venue": "FPGA", "pages": "190", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShererFLL19", "doi": "10.1145/3289602.3293982", "ee": "https://doi.org/10.1145/3289602.3293982", "url": "https://dblp.org/rec/conf/fpga/ShererFLL19"}, "url": "URL#1785263"}, {"@score": "1", "@id": "1785264", "info": {"authors": {"author": [{"@pid": "06/468", "text": "Feng Shi"}, {"@pid": "49/11531", "text": "Haochen Li"}, {"@pid": "228/6742", "text": "Yuhe Gao"}, {"@pid": "228/6980", "text": "Benjamin Kuschner"}, {"@pid": "10/10313", "text": "Song-Chun Zhu"}]}, "title": "Sparse Winograd Convolutional Neural Networks on Small-scale Systolic Arrays.", "venue": "FPGA", "pages": "118", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShiLGKZ19", "doi": "10.1145/3289602.3293939", "ee": "https://doi.org/10.1145/3289602.3293939", "url": "https://dblp.org/rec/conf/fpga/ShiLGKZ19"}, "url": "URL#1785264"}, {"@score": "1", "@id": "1785265", "info": {"authors": {"author": [{"@pid": "69/3610", "text": "Ian Swarbrick"}, {"@pid": "158/8088", "text": "Dinesh Gaitonde"}, {"@pid": "179/0644", "text": "Sagheer Ahmad"}, {"@pid": "236/7048", "text": "Brian Gaide"}, {"@pid": "236/7007", "text": "Ygal Arbel"}]}, "title": "Network-on-Chip Programmable Platform in VersalTM ACAP Architecture.", "venue": "FPGA", "pages": "212-221", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SwarbrickGAGA19", "doi": "10.1145/3289602.3293908", "ee": "https://doi.org/10.1145/3289602.3293908", "url": "https://dblp.org/rec/conf/fpga/SwarbrickGAGA19"}, "url": "URL#1785265"}, {"@score": "1", "@id": "1785266", "info": {"authors": {"author": [{"@pid": "173/8067", "text": "Sajjad Taheri"}, {"@pid": "137/8818", "text": "Payman Behnam"}, {"@pid": "b/ElahehBozorgzadeh", "text": "Eli Bozorgzadeh"}, {"@pid": "v/AlexanderVVeidenbaum", "text": "Alexander V. Veidenbaum"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "AFFIX: Automatic Acceleration Framework for FPGA Implementation of OpenVX Vision Algorithms.", "venue": "FPGA", "pages": "252-261", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TaheriBBVN19", "doi": "10.1145/3289602.3293907", "ee": "https://doi.org/10.1145/3289602.3293907", "url": "https://dblp.org/rec/conf/fpga/TaheriBBVN19"}, "url": "URL#1785266"}, {"@score": "1", "@id": "1785267", "info": {"authors": {"author": [{"@pid": "236/6990", "text": "Zhucheng Tang"}, {"@pid": "30/6124", "text": "Guojie Luo"}, {"@pid": "j/MingJiang1", "text": "Ming Jiang 0001"}]}, "title": "FTConv: FPGA Acceleration for Transposed Convolution Layers in Deep Neural Networks.", "venue": "FPGA", "pages": "189", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TangL019", "doi": "10.1145/3289602.3293976", "ee": "https://doi.org/10.1145/3289602.3293976", "url": "https://dblp.org/rec/conf/fpga/TangL019"}, "url": "URL#1785267"}, {"@score": "1", "@id": "1785268", "info": {"authors": {"author": [{"@pid": "236/6854", "text": "Shanquan Tian"}, {"@pid": "66/8277", "text": "Jakub Szefer"}]}, "title": "Temporal Thermal Covert Channels in Cloud FPGAs.", "venue": "FPGA", "pages": "298-303", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TianS19", "doi": "10.1145/3289602.3293920", "ee": "https://doi.org/10.1145/3289602.3293920", "url": "https://dblp.org/rec/conf/fpga/TianS19"}, "url": "URL#1785268"}, {"@score": "1", "@id": "1785269", "info": {"authors": {"author": [{"@pid": "203/5644", "text": "Dan Cristian Turicu"}, {"@pid": "04/3204", "text": "Octavian Cret"}, {"@pid": "05/5787", "text": "Lucia Vacariu"}]}, "title": "Storage Mirroring for Bare-Metal Systems on FPGA Devices.", "venue": "FPGA", "pages": "304-305", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TuricuCV19", "doi": "10.1145/3289602.3293985", "ee": "https://doi.org/10.1145/3289602.3293985", "url": "https://dblp.org/rec/conf/fpga/TuricuCV19"}, "url": "URL#1785269"}, {"@score": "1", "@id": "1785270", "info": {"authors": {"author": {"@pid": "31/537", "text": "Kees A. Vissers"}}, "title": "Versal: The Xilinx Adaptive Compute Acceleration Platform (ACAP).", "venue": "FPGA", "pages": "83", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Vissers19", "doi": "10.1145/3289602.3294007", "ee": "https://doi.org/10.1145/3289602.3294007", "url": "https://dblp.org/rec/conf/fpga/Vissers19"}, "url": "URL#1785270"}, {"@score": "1", "@id": "1785271", "info": {"authors": {"author": [{"@pid": "54/2287", "text": "Sebastian Vogel"}, {"@pid": "206/8233", "text": "Jannik Springer"}, {"@pid": "95/6393", "text": "Andre Guntoro"}, {"@pid": "02/5336", "text": "Gerd Ascheid"}]}, "title": "Efficient Acceleration of CNNs for Semantic Segmentation on FPGAs.", "venue": "FPGA", "pages": "309", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VogelSGA19", "doi": "10.1145/3289602.3294006", "ee": "https://doi.org/10.1145/3289602.3294006", "url": "https://dblp.org/rec/conf/fpga/VogelSGA19"}, "url": "URL#1785271"}, {"@score": "1", "@id": "1785272", "info": {"authors": {"author": [{"@pid": "08/10954", "text": "Xuechao Wei"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}, {"@pid": "21/1048-7", "text": "Peng Zhang 0007"}, {"@pid": "144/6124", "text": "Cody Hao Yu"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Overcoming Data Transfer Bottlenecks in DNN Accelerators via Layer-Conscious Memory Managment.", "venue": "FPGA", "pages": "120", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Wei0ZYC19", "doi": "10.1145/3289602.3293947", "ee": "https://doi.org/10.1145/3289602.3293947", "url": "https://dblp.org/rec/conf/fpga/Wei0ZYC19"}, "url": "URL#1785272"}, {"@score": "1", "@id": "1785273", "info": {"authors": {"author": [{"@pid": "203/9281", "text": "Sasindu Wijeratne"}, {"@pid": "203/9607", "text": "Ashen Ekanayake"}, {"@pid": "225/6604", "text": "Sandaruwan Jayaweera"}, {"@pid": "236/7187", "text": "Danuka Ravishan"}, {"@pid": "36/6283", "text": "Ajith Pasqual"}]}, "title": "Scalable High Performance SDN Switch Architecture on FPGA for Core Networks.", "venue": "FPGA", "pages": "117", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WijeratneEJRP19", "doi": "10.1145/3289602.3293933", "ee": "https://doi.org/10.1145/3289602.3293933", "url": "https://dblp.org/rec/conf/fpga/WijeratneEJRP19"}, "url": "URL#1785273"}, {"@score": "1", "@id": "1785274", "info": {"authors": {"author": [{"@pid": "77/4064", "text": "Ephrem Wu"}, {"@pid": "32/10920", "text": "Xiaoqian Zhang"}, {"@pid": "78/4494", "text": "David Berman"}, {"@pid": "49/10701", "text": "Inkeun Cho"}, {"@pid": "236/7056", "text": "John Thendean"}]}, "title": "Compute-Efficient Neural-Network Acceleration.", "venue": "FPGA", "pages": "191-200", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WuZBCT19", "doi": "10.1145/3289602.3293925", "ee": "https://doi.org/10.1145/3289602.3293925", "url": "https://dblp.org/rec/conf/fpga/WuZBCT19"}, "url": "URL#1785274"}, {"@score": "1", "@id": "1785275", "info": {"authors": {"author": [{"@pid": "64/8798", "text": "Jiafeng Xie"}, {"@pid": "48/1708", "text": "Chiou-Yng Lee"}]}, "title": "Embracing Systolic: Super Systolization of Large-Scale Circulant Matrix-vector Multiplication on FPGA with Subquadratic Space Complexity.", "venue": "FPGA", "pages": "187", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XieL19", "doi": "10.1145/3289602.3293968", "ee": "https://doi.org/10.1145/3289602.3293968", "url": "https://dblp.org/rec/conf/fpga/XieL19"}, "url": "URL#1785275"}, {"@score": "1", "@id": "1785276", "info": {"authors": {"author": [{"@pid": "05/5956", "text": "Yu Xing"}, {"@pid": "20/1080", "text": "Shuang Liang"}, {"@pid": "157/9925", "text": "Lingzhi Sui"}, {"@pid": "19/5112", "text": "Zhen Zhang"}, {"@pid": "175/6226", "text": "Jiantao Qiu"}, {"@pid": "186/8733", "text": "Xijie Jia"}, {"@pid": "76/1820", "text": "Xin Liu"}, {"@pid": "27/5048", "text": "Yushun Wang"}, {"@pid": "74/7863", "text": "Yi Shan"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}]}, "title": "DNNVM: End-to-End Compiler Leveraging Operation Fusion on FPGA-based CNN Accelerators.", "venue": "FPGA", "pages": "187-188", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XingLSZQJLWSW19", "doi": "10.1145/3289602.3293972", "ee": "https://doi.org/10.1145/3289602.3293972", "url": "https://dblp.org/rec/conf/fpga/XingLSZQJLWSW19"}, "url": "URL#1785276"}, {"@score": "1", "@id": "1785277", "info": {"authors": {"author": [{"@pid": "95/4747", "text": "Hui Yan"}, {"@pid": "193/3911", "text": "Zhaoshi Li"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "Constructing Concurrent Data Structures on FPGA with Channels.", "venue": "FPGA", "pages": "172-177", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YanLLYW19", "doi": "10.1145/3289602.3293921", "ee": "https://doi.org/10.1145/3289602.3293921", "url": "https://dblp.org/rec/conf/fpga/YanLLYW19"}, "url": "URL#1785277"}, {"@score": "1", "@id": "1785278", "info": {"authors": {"author": [{"@pid": "83/89", "text": "Yifan Yang"}, {"@pid": "131/4868", "text": "Qijing Huang 0001"}, {"@pid": "130/1371", "text": "Bichen Wu"}, {"@pid": "193/9376", "text": "Tianjun Zhang"}, {"@pid": "83/5831-3", "text": "Liang Ma 0003"}, {"@pid": "41/10696", "text": "Giulio Gambardella"}, {"@pid": "40/6407", "text": "Michaela Blott"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "31/537", "text": "Kees A. Vissers"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}]}, "title": "Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs.", "venue": "FPGA", "pages": "23-32", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangHWZ0GBLVWK19", "doi": "10.1145/3289602.3293902", "ee": "https://doi.org/10.1145/3289602.3293902", "url": "https://dblp.org/rec/conf/fpga/YangHWZ0GBLVWK19"}, "url": "URL#1785278"}, {"@score": "1", "@id": "1785279", "info": {"authors": {"author": [{"@pid": "29/3081", "text": "Fan Yang"}, {"@pid": "91/6269", "text": "Zhan Wang"}, {"@pid": "32/8037", "text": "Xiaoxiao Ma"}, {"@pid": "220/7047", "text": "Guojun Yuan"}, {"@pid": "67/7555", "text": "Xuejun An"}]}, "title": "SwitchAgg: A Further Step Towards In-Network Computation.", "venue": "FPGA", "pages": "185", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangWMYA19", "doi": "10.1145/3289602.3293963", "ee": "https://doi.org/10.1145/3289602.3293963", "url": "https://dblp.org/rec/conf/fpga/YangWMYA19"}, "url": "URL#1785279"}, {"@score": "1", "@id": "1785280", "info": {"authors": {"author": [{"@pid": "236/7086", "text": "Weijie You"}, {"@pid": "77/928", "text": "Chang Wu"}]}, "title": "A Reconfigurable Accelerator for Sparse Convolutional Neural Networks.", "venue": "FPGA", "pages": "119", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YouW19", "doi": "10.1145/3289602.3293945", "ee": "https://doi.org/10.1145/3289602.3293945", "url": "https://dblp.org/rec/conf/fpga/YouW19"}, "url": "URL#1785280"}, {"@score": "1", "@id": "1785281", "info": {"authors": {"author": [{"@pid": "166/3057", "text": "Ramtin Zand"}, {"@pid": "d/RonaldFDeMara", "text": "Ronald F. DeMara"}]}, "title": "HSC-FPGA.", "venue": "FPGA", "pages": "118-119", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZandD19", "doi": "10.1145/3289602.3293940", "ee": "https://doi.org/10.1145/3289602.3293940", "url": "https://dblp.org/rec/conf/fpga/ZandD19"}, "url": "URL#1785281"}, {"@score": "1", "@id": "1785282", "info": {"authors": {"author": [{"@pid": "211/7708", "text": "Shulin Zeng"}, {"@pid": "121/1067-1", "text": "Yujun Lin 0001"}, {"@pid": "20/1080", "text": "Shuang Liang"}, {"@pid": "192/1306", "text": "Junlong Kang"}, {"@pid": "27/3906", "text": "Dongliang Xie"}, {"@pid": "74/7863", "text": "Yi Shan"}, {"@pid": "80/806-3", "text": "Song Han 0003"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "A Fine-Grained Sparse Accelerator for Multi-Precision DNN.", "venue": "FPGA", "pages": "185", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZengLLKXSHWY19", "doi": "10.1145/3289602.3293964", "ee": "https://doi.org/10.1145/3289602.3293964", "url": "https://dblp.org/rec/conf/fpga/ZengLLKXSHWY19"}, "url": "URL#1785282"}, {"@score": "1", "@id": "1785283", "info": {"authors": {"author": [{"@pid": "20/4152-17", "text": "Ke Zhang 0017"}, {"@pid": "61/10513", "text": "Yisong Chang"}, {"@pid": "62/5558", "text": "Mingyu Chen 0001"}, {"@pid": "08/6937", "text": "Yungang Bao"}, {"@pid": "262/0620-2", "text": "Zhiwei Xu 0002"}]}, "title": "Engaging Heterogeneous FPGAs in the Cloud.", "venue": "FPGA", "pages": "308", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangC0BX19", "doi": "10.1145/3289602.3294001", "ee": "https://doi.org/10.1145/3289602.3294001", "url": "https://dblp.org/rec/conf/fpga/ZhangC0BX19"}, "url": "URL#1785283"}, {"@score": "1", "@id": "1785284", "info": {"authors": {"author": [{"@pid": "34/4189", "text": "Jialiang Zhang"}, {"@pid": "181/2820-73", "text": "Jing Li 0073"}]}, "title": "Unleashing the Power of Soft Logic for Convolutional Neural Network Acceleration via Product Quantization.", "venue": "FPGA", "pages": "120", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangL19", "doi": "10.1145/3289602.3293951", "ee": "https://doi.org/10.1145/3289602.3293951", "url": "https://dblp.org/rec/conf/fpga/ZhangL19"}, "url": "URL#1785284"}, {"@score": "1", "@id": "1785285", "info": {"authors": {"author": [{"@pid": "69/5182", "text": "Yun Zhou"}, {"@pid": "186/8747", "text": "Dries Vercruyce"}, {"@pid": "14/2499", "text": "Dirk Stroobandt"}]}, "title": "MODA-PSO: Towards Fast Hard Block Legalization for Analytical FPGA Placement.", "venue": "FPGA", "pages": "184", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhouVS19", "doi": "10.1145/3289602.3293959", "ee": "https://doi.org/10.1145/3289602.3293959", "url": "https://dblp.org/rec/conf/fpga/ZhouVS19"}, "url": "URL#1785285"}, {"@score": "1", "@id": "1913474", "info": {"authors": {"author": [{"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}, {"@pid": "87/1366", "text": "Stephen Neuendorffer"}]}, "title": "Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2019, Seaside, CA, USA, February 24-26, 2019", "venue": "FPGA", "publisher": "ACM", "year": "2019", "type": "Editorship", "key": "conf/fpga/2019", "doi": "10.1145/3289602", "ee": "https://doi.org/10.1145/3289602", "url": "https://dblp.org/rec/conf/fpga/2019"}, "url": "URL#1913474"}]}}}