#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55e842308d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x55e8423202a0_0 .var/i "__vunit_check_count", 31 0;
v0x55e842312fb0_0 .var/str "__vunit_current_test";
v0x55e842315420_0 .var/i "__vunit_fail_count", 31 0;
v0x55e842315770_0 .var/i "__vunit_test_done", 31 0;
S_0x55e842260490 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x55e842308d40;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x55e8423202a0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x55e842315420_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x55e842315420_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x55e842260620 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x55e842308d40;
 .timescale 0 0;
v0x55e84231fb20_0 .var/i "failed", 31 0;
v0x55e84231ff60_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x55e84231ff60_0, 0, 32;
    %load/vec4 v0x55e84231ff60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55e84231fb20_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x55e84231ff60_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x55e84231ff60_0 {0 0 0};
T_1.2 ;
    %end;
S_0x55e8422bc0b0 .scope module, "async_fifo_clock_switching_tb" "async_fifo_clock_switching_tb" 4 14;
 .timescale -12 -12;
P_0x55e8422bc240 .param/l "ADDR_WIDTH" 1 4 18, +C4<00000000000000000000000000000100>;
P_0x55e8422bc280 .param/l "DATA_WIDTH" 1 4 17, +C4<00000000000000000000000000001000>;
P_0x55e8422bc2c0 .param/l "DEPTH" 1 4 19, +C4<00000000000000000000000000010000>;
P_0x55e8422bc300 .param/l "FAST_PERIOD" 1 4 22, +C4<00000000000000000001111101000000>;
P_0x55e8422bc340 .param/l "MED_PERIOD" 1 4 24, +C4<00000000000000000010011100010000>;
P_0x55e8422bc380 .param/l "SLOW_PERIOD" 1 4 23, +C4<00000000000000000100111000100000>;
v0x55e8423760b0_0 .net "empty", 0 0, L_0x55e8423773d0;  1 drivers
v0x55e842376180_0 .var/i "error_count", 31 0;
v0x55e842376240_0 .net "full", 0 0, L_0x55e842388a40;  1 drivers
v0x55e842376340_0 .net "has_data", 0 0, L_0x55e8423776e0;  1 drivers
v0x55e842376410_0 .var "rd_clk", 0 0;
v0x55e842376550_0 .var "rd_clk_en", 0 0;
v0x55e8423765f0_0 .net "rd_data", 7 0, v0x55e842373bf0_0;  1 drivers
v0x55e842376690_0 .var "rd_en", 0 0;
v0x55e842376730_0 .var/i "rd_period", 31 0;
v0x55e842376860_0 .var "read_val", 7 0;
v0x55e842376920_0 .var "rst", 0 0;
v0x55e8423769c0_0 .var "wr_clk", 0 0;
v0x55e842376a60_0 .var "wr_clk_en", 0 0;
v0x55e842376b20_0 .var "wr_data", 7 0;
v0x55e842376be0_0 .var "wr_en", 0 0;
v0x55e842376cb0_0 .var/i "wr_period", 31 0;
v0x55e842376d50_0 .var/i "write_count", 31 0;
S_0x55e84235e590 .scope begin, "$unm_blk_48" "$unm_blk_48" 4 105, 4 105 0, S_0x55e8422bc0b0;
 .timescale -12 -12;
v0x55e842315b80_0 .var/i "count", 31 0;
v0x55e84235e850_0 .var/i "rd_idx", 31 0;
v0x55e84235e930_0 .var/i "wr_idx", 31 0;
E_0x55e8422a2aa0 .event posedge, v0x55e842360370_0;
E_0x55e8422a4570 .event posedge, v0x55e842360d10_0;
S_0x55e84235e9f0 .scope begin, "$unm_blk_61" "$unm_blk_61" 4 179, 4 179 0, S_0x55e8422bc0b0;
 .timescale -12 -12;
v0x55e84235ebf0_0 .var/i "rd_idx", 31 0;
S_0x55e84235ecd0 .scope begin, "$unm_blk_69" "$unm_blk_69" 4 244, 4 244 0, S_0x55e8422bc0b0;
 .timescale -12 -12;
v0x55e84235eeb0_0 .var/i "count", 31 0;
v0x55e84235ef90_0 .var/i "rd_idx", 31 0;
v0x55e84235f070_0 .var/i "wr_idx", 31 0;
S_0x55e84235f130 .scope begin, "$unm_blk_84" "$unm_blk_84" 4 322, 4 322 0, S_0x55e8422bc0b0;
 .timescale -12 -12;
v0x55e84235f310_0 .var/i "count", 31 0;
v0x55e84235f410_0 .var/i "rd_idx", 31 0;
v0x55e84235f4f0_0 .var/i "wr_idx", 31 0;
S_0x55e84235f5b0 .scope begin, "$unm_blk_98" "$unm_blk_98" 4 397, 4 397 0, S_0x55e8422bc0b0;
 .timescale -12 -12;
v0x55e84235f7e0_0 .var/i "count", 31 0;
v0x55e84235f8e0_0 .var/i "rd_idx", 31 0;
v0x55e84235f9c0_0 .var/i "wr_idx", 31 0;
S_0x55e84235fa80 .scope module, "DUT" "async_fifo" 4 53, 5 11 0, S_0x55e8422bc0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x55e8423186f0 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x55e842318730 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x55e842318770 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x55e8423187b0 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x55e8423187f0 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x55e842320140 .functor NOT 1, v0x55e842374450_0, C4<0>, C4<0>, C4<0>;
L_0x55e842387e30 .functor XOR 1, L_0x55e842388370, L_0x55e842388410, C4<0>, C4<0>;
L_0x55e842312e50 .functor AND 1, L_0x55e8423881a0, L_0x55e842387e30, C4<1>, C4<1>;
L_0x55e842315280 .functor OR 1, v0x55e842363690_0, v0x55e842375200_0, C4<0>, C4<0>;
L_0x55e842315610 .functor NOT 1, L_0x55e842388640, C4<0>, C4<0>, C4<0>;
L_0x55e842315a20 .functor AND 1, v0x55e842376be0_0, L_0x55e842315610, C4<1>, C4<1>;
L_0x55e842388eb0 .functor AND 1, v0x55e842376690_0, L_0x55e842388e10, C4<1>, C4<1>;
L_0x7f989857c018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e842361c30_0 .net/2u *"_ivl_10", 0 0, L_0x7f989857c018;  1 drivers
v0x55e842361d30_0 .net *"_ivl_14", 0 0, L_0x55e8423775a0;  1 drivers
L_0x7f989857c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e842361df0_0 .net/2u *"_ivl_16", 0 0, L_0x7f989857c060;  1 drivers
v0x55e842361ee0_0 .net *"_ivl_18", 0 0, L_0x55e842320140;  1 drivers
L_0x7f989857c0a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55e842361fc0_0 .net/2u *"_ivl_24", 31 0, L_0x7f989857c0a8;  1 drivers
L_0x7f989857c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8423620f0_0 .net/2u *"_ivl_26", 0 0, L_0x7f989857c0f0;  1 drivers
v0x55e8423621d0_0 .net *"_ivl_28", 5 0, L_0x55e842387a10;  1 drivers
v0x55e8423622b0_0 .net *"_ivl_30", 31 0, L_0x55e842387bb0;  1 drivers
L_0x7f989857c138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e842362390_0 .net *"_ivl_33", 25 0, L_0x7f989857c138;  1 drivers
v0x55e842362470_0 .net *"_ivl_34", 31 0, L_0x55e842387cf0;  1 drivers
v0x55e842362550_0 .net *"_ivl_39", 3 0, L_0x55e842387f90;  1 drivers
v0x55e842362630_0 .net *"_ivl_41", 3 0, L_0x55e8423880b0;  1 drivers
v0x55e842362710_0 .net *"_ivl_42", 0 0, L_0x55e8423881a0;  1 drivers
v0x55e8423627d0_0 .net *"_ivl_45", 0 0, L_0x55e842388370;  1 drivers
v0x55e8423628b0_0 .net *"_ivl_47", 0 0, L_0x55e842388410;  1 drivers
v0x55e842362990_0 .net *"_ivl_48", 0 0, L_0x55e842387e30;  1 drivers
v0x55e842362a50_0 .net *"_ivl_51", 0 0, L_0x55e842312e50;  1 drivers
L_0x7f989857c180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e842362b10_0 .net/2u *"_ivl_52", 0 0, L_0x7f989857c180;  1 drivers
L_0x7f989857c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e842362bf0_0 .net/2u *"_ivl_54", 0 0, L_0x7f989857c1c8;  1 drivers
v0x55e842362cd0_0 .net *"_ivl_58", 31 0, L_0x55e8423887d0;  1 drivers
L_0x7f989857c210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e842362db0_0 .net *"_ivl_61", 25 0, L_0x7f989857c210;  1 drivers
L_0x7f989857c258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e842362e90_0 .net/2u *"_ivl_62", 31 0, L_0x7f989857c258;  1 drivers
v0x55e842362f70_0 .net *"_ivl_64", 0 0, L_0x55e8423884b0;  1 drivers
L_0x7f989857c2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e842363030_0 .net/2u *"_ivl_66", 0 0, L_0x7f989857c2a0;  1 drivers
v0x55e842363110_0 .net *"_ivl_68", 0 0, L_0x55e842315280;  1 drivers
v0x55e8423631f0_0 .net *"_ivl_72", 0 0, L_0x55e842315610;  1 drivers
v0x55e8423632d0_0 .net *"_ivl_77", 0 0, L_0x55e842388e10;  1 drivers
v0x55e842363390_0 .net *"_ivl_8", 0 0, L_0x55e842377280;  1 drivers
v0x55e842363450_0 .net "empty", 0 0, L_0x55e8423773d0;  alias, 1 drivers
v0x55e842363510_0 .net "full", 0 0, L_0x55e842388a40;  alias, 1 drivers
v0x55e8423635d0_0 .net "full_i", 0 0, L_0x55e842388640;  1 drivers
v0x55e842363690_0 .var "full_reg", 0 0;
v0x55e842363750_0 .net "has_data", 0 0, L_0x55e8423776e0;  alias, 1 drivers
v0x55e842363810_0 .net "occup", 4 0, L_0x55e842377910;  1 drivers
v0x55e8423638f0 .array "ram", 0 15, 7 0;
v0x55e842373b50_0 .net "rd_clk", 0 0, v0x55e842376410_0;  1 drivers
v0x55e842373bf0_0 .var "rd_data", 7 0;
v0x55e842373cb0_0 .net "rd_en", 0 0, v0x55e842376690_0;  1 drivers
v0x55e842373d70_0 .net "rd_en_i", 0 0, L_0x55e842388eb0;  1 drivers
v0x55e842373e30_0 .var "rd_ptr", 4 0;
v0x55e842373f10_0 .net "rd_ptr_dec", 4 0, L_0x55e842377150;  1 drivers
v0x55e842373ff0_0 .net "rd_ptr_gray", 4 0, L_0x55e842376f50;  1 drivers
v0x55e8423740d0_0 .var "rd_ptr_gray_r", 4 0;
v0x55e8423741b0_0 .var "rd_ptr_s1", 4 0;
v0x55e842374290_0 .var "rd_ptr_s2", 4 0;
v0x55e842374370_0 .var "rd_ptr_sync", 4 0;
v0x55e842374450_0 .var "rd_rst", 0 0;
v0x55e842374510_0 .var "rd_rst_cnt", 2 0;
v0x55e8423745f0_0 .net "rst", 0 0, v0x55e842376920_0;  1 drivers
v0x55e842374690_0 .net "rst_sr", 0 0, v0x55e842360530_0;  1 drivers
v0x55e842374760_0 .net "rst_sw", 0 0, v0x55e842360f00_0;  1 drivers
v0x55e842374830_0 .net "space", 5 0, L_0x55e842387ea0;  1 drivers
v0x55e8423748d0_0 .net "wr_clk", 0 0, v0x55e8423769c0_0;  1 drivers
v0x55e8423749a0_0 .net "wr_data", 7 0, v0x55e842376b20_0;  1 drivers
v0x55e842374a60_0 .net "wr_en", 0 0, v0x55e842376be0_0;  1 drivers
v0x55e842374b20_0 .net "wr_en_i", 0 0, L_0x55e842315a20;  1 drivers
v0x55e842374be0_0 .var "wr_ptr", 4 0;
v0x55e842374cc0_0 .net "wr_ptr_dec", 4 0, L_0x55e842377050;  1 drivers
v0x55e842374da0_0 .net "wr_ptr_gray", 4 0, L_0x55e842376e30;  1 drivers
v0x55e842374e80_0 .var "wr_ptr_gray_r", 4 0;
v0x55e842374f60_0 .var "wr_ptr_s1", 4 0;
v0x55e842375040_0 .var "wr_ptr_s2", 4 0;
v0x55e842375120_0 .var "wr_ptr_sync", 4 0;
v0x55e842375200_0 .var "wr_rst", 0 0;
v0x55e8423752c0_0 .var "wr_rst_cnt", 2 0;
L_0x55e842376e30 .ufunc/vec4 TD_async_fifo_clock_switching_tb.DUT.binary2gray, 5, v0x55e842374be0_0 (v0x55e842361690_0) S_0x55e8423612f0;
L_0x55e842376f50 .ufunc/vec4 TD_async_fifo_clock_switching_tb.DUT.binary2gray, 5, v0x55e842373e30_0 (v0x55e842361690_0) S_0x55e8423612f0;
L_0x55e842377050 .ufunc/vec4 TD_async_fifo_clock_switching_tb.DUT.gray2binary, 5, v0x55e842375040_0 (v0x55e842361b40_0) S_0x55e842361780;
L_0x55e842377150 .ufunc/vec4 TD_async_fifo_clock_switching_tb.DUT.gray2binary, 5, v0x55e842374290_0 (v0x55e842361b40_0) S_0x55e842361780;
L_0x55e842377280 .cmp/eq 5, v0x55e842373e30_0, v0x55e842375120_0;
L_0x55e8423773d0 .functor MUXZ 1, v0x55e842374450_0, L_0x7f989857c018, L_0x55e842377280, C4<>;
L_0x55e8423775a0 .cmp/eq 5, v0x55e842373e30_0, v0x55e842375120_0;
L_0x55e8423776e0 .functor MUXZ 1, L_0x55e842320140, L_0x7f989857c060, L_0x55e8423775a0, C4<>;
L_0x55e842377910 .arith/sub 5, v0x55e842374be0_0, v0x55e842374370_0;
L_0x55e842387a10 .concat [ 5 1 0 0], L_0x55e842377910, L_0x7f989857c0f0;
L_0x55e842387bb0 .concat [ 6 26 0 0], L_0x55e842387a10, L_0x7f989857c138;
L_0x55e842387cf0 .arith/sub 32, L_0x7f989857c0a8, L_0x55e842387bb0;
L_0x55e842387ea0 .part L_0x55e842387cf0, 0, 6;
L_0x55e842387f90 .part v0x55e842374be0_0, 0, 4;
L_0x55e8423880b0 .part v0x55e842374370_0, 0, 4;
L_0x55e8423881a0 .cmp/eq 4, L_0x55e842387f90, L_0x55e8423880b0;
L_0x55e842388370 .part v0x55e842374be0_0, 4, 1;
L_0x55e842388410 .part v0x55e842374370_0, 4, 1;
L_0x55e842388640 .functor MUXZ 1, L_0x7f989857c1c8, L_0x7f989857c180, L_0x55e842312e50, C4<>;
L_0x55e8423887d0 .concat [ 6 26 0 0], L_0x55e842387ea0, L_0x7f989857c210;
L_0x55e8423884b0 .cmp/ge 32, L_0x7f989857c258, L_0x55e8423887d0;
L_0x55e842388a40 .functor MUXZ 1, L_0x55e842315280, L_0x7f989857c2a0, L_0x55e8423884b0, C4<>;
L_0x55e842388e10 .reduce/nor L_0x55e8423773d0;
S_0x55e84235ff70 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x55e84235fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55e84233ded0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55e84233df10 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x55e842360370_0 .net "clk", 0 0, v0x55e842376410_0;  alias, 1 drivers
v0x55e842360450_0 .net "din", 0 0, v0x55e842376920_0;  alias, 1 drivers
v0x55e842360530_0 .var "dout", 0 0;
v0x55e842360620_0 .net "rst", 0 0, v0x55e842376920_0;  alias, 1 drivers
v0x55e8423606f0_0 .var "sync_r1", 0 0;
v0x55e842360800_0 .var "sync_r2", 0 0;
E_0x55e8422a3fe0 .event posedge, v0x55e842360450_0, v0x55e842360370_0;
S_0x55e842360960 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x55e84235fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55e8423601c0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55e842360200 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x55e842360d10_0 .net "clk", 0 0, v0x55e8423769c0_0;  alias, 1 drivers
v0x55e842360df0_0 .net "din", 0 0, v0x55e842376920_0;  alias, 1 drivers
v0x55e842360f00_0 .var "dout", 0 0;
v0x55e842360fc0_0 .net "rst", 0 0, v0x55e842376920_0;  alias, 1 drivers
v0x55e842361060_0 .var "sync_r1", 0 0;
v0x55e842361190_0 .var "sync_r2", 0 0;
E_0x55e8422a4fd0 .event posedge, v0x55e842360450_0, v0x55e842360d10_0;
S_0x55e8423612f0 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x55e84235fa80;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x55e8423612f0
v0x55e8423615b0_0 .var/i "i", 31 0;
v0x55e842361690_0 .var "input_value", 4 0;
TD_async_fifo_clock_switching_tb.DUT.binary2gray ;
    %load/vec4 v0x55e842361690_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e8423615b0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x55e8423615b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x55e842361690_0;
    %load/vec4 v0x55e8423615b0_0;
    %part/s 1;
    %load/vec4 v0x55e842361690_0;
    %load/vec4 v0x55e8423615b0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x55e8423615b0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x55e8423615b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8423615b0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x55e842361780 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x55e84235fa80;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x55e842361780
v0x55e842361a60_0 .var/i "i", 31 0;
v0x55e842361b40_0 .var "input_value", 4 0;
TD_async_fifo_clock_switching_tb.DUT.gray2binary ;
    %load/vec4 v0x55e842361b40_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55e842361a60_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x55e842361a60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x55e842361b40_0;
    %load/vec4 v0x55e842361a60_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x55e842361a60_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x55e842361a60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x55e842361a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55e842361a60_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x55e842375950 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 471, 4 471 0, S_0x55e8422bc0b0;
 .timescale -12 -12;
S_0x55e842375ae0 .scope begin, "completion_thread" "completion_thread" 4 486, 4 486 0, S_0x55e842375950;
 .timescale -12 -12;
E_0x55e8422a6ba0 .event anyedge, v0x55e842315770_0;
S_0x55e842375cd0 .scope begin, "timeout_thread" "timeout_thread" 4 473, 4 473 0, S_0x55e842375950;
 .timescale -12 -12;
S_0x55e842375ed0 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 95, 4 95 0, S_0x55e8422bc0b0;
 .timescale -12 -12;
TD_async_fifo_clock_switching_tb.wait_reset_complete ;
T_4.10 ;
    %load/vec4 v0x55e842375200_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.12, 8;
    %load/vec4 v0x55e842374450_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.12;
    %jmp/0xz T_4.11, 8;
    %wait E_0x55e8422a4570;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 5, 0, 32;
T_4.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.14, 5;
    %jmp/1 T_4.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_4.13;
T_4.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55e842308d40;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e8423202a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e842315420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e842315770_0, 0, 32;
    %pushi/str "";
    %store/str v0x55e842312fb0_0;
    %end;
    .thread T_5, $init;
    .scope S_0x55e842360960;
T_6 ;
    %wait E_0x55e8422a4fd0;
    %load/vec4 v0x55e842360fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842361060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842361190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842360f00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55e842360df0_0;
    %assign/vec4 v0x55e842361060_0, 0;
    %load/vec4 v0x55e842361060_0;
    %assign/vec4 v0x55e842361190_0, 0;
    %load/vec4 v0x55e842361190_0;
    %assign/vec4 v0x55e842360f00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e84235ff70;
T_7 ;
    %wait E_0x55e8422a3fe0;
    %load/vec4 v0x55e842360620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8423606f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842360800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842360530_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55e842360450_0;
    %assign/vec4 v0x55e8423606f0_0, 0;
    %load/vec4 v0x55e8423606f0_0;
    %assign/vec4 v0x55e842360800_0, 0;
    %load/vec4 v0x55e842360800_0;
    %assign/vec4 v0x55e842360530_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e84235fa80;
T_8 ;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e842374450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e842374f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e842375040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e842375120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e8423740d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e842373ff0_0;
    %assign/vec4 v0x55e8423740d0_0, 0;
    %load/vec4 v0x55e842374e80_0;
    %assign/vec4 v0x55e842374f60_0, 0;
    %load/vec4 v0x55e842374f60_0;
    %assign/vec4 v0x55e842375040_0, 0;
    %load/vec4 v0x55e842374cc0_0;
    %assign/vec4 v0x55e842375120_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e84235fa80;
T_9 ;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842375200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e8423741b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e842374290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e842374370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e842374e80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55e842374da0_0;
    %assign/vec4 v0x55e842374e80_0, 0;
    %load/vec4 v0x55e8423740d0_0;
    %assign/vec4 v0x55e8423741b0_0, 0;
    %load/vec4 v0x55e8423741b0_0;
    %assign/vec4 v0x55e842374290_0, 0;
    %load/vec4 v0x55e842373f10_0;
    %assign/vec4 v0x55e842374370_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e84235fa80;
T_10 ;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842375200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842363690_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842363690_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55e84235fa80;
T_11 ;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842374760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55e8423752c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842375200_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55e8423752c0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55e8423752c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55e8423752c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842375200_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842375200_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55e84235fa80;
T_12 ;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842375200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e842374be0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55e842374a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x55e8423635d0_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55e842374be0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e842374be0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e84235fa80;
T_13 ;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842374b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55e8423749a0_0;
    %load/vec4 v0x55e842374be0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e8423638f0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e84235fa80;
T_14 ;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e842374690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55e842374510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842374450_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55e842374510_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55e842374510_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55e842374510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842374450_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842374450_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e84235fa80;
T_15 ;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e842374450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e842373e30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55e842373cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x55e842363450_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55e842373e30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e842373e30_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55e84235fa80;
T_16 ;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e842373d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55e842373e30_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55e8423638f0, 4;
    %assign/vec4 v0x55e842373bf0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55e8422bc0b0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8423769c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e842376410_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e842376a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e842376550_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x55e8422bc0b0;
T_18 ;
    %vpi_call/w 4 68 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 69 "$dumpvars" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55e8422bc0b0;
T_19 ;
T_19.0 ;
    %load/vec4 v0x55e842376a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.1, 8;
    %load/vec4 v0x55e842376cb0_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55e8423769c0_0;
    %nor/r;
    %store/vec4 v0x55e8423769c0_0, 0, 1;
    %jmp T_19.2;
T_19.1 ;
    %delay 1000, 0;
T_19.2 ;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x55e8422bc0b0;
T_20 ;
T_20.0 ;
    %load/vec4 v0x55e842376550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.1, 8;
    %load/vec4 v0x55e842376730_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55e842376410_0;
    %nor/r;
    %store/vec4 v0x55e842376410_0, 0, 1;
    %jmp T_20.2;
T_20.1 ;
    %delay 1000, 0;
T_20.2 ;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x55e84235e590;
T_21 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x55e842315b80_0, 0, 32;
    %end;
    .thread T_21, $init;
    .scope S_0x55e84235ecd0;
T_22 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x55e84235eeb0_0, 0, 32;
    %end;
    .thread T_22, $init;
    .scope S_0x55e84235f130;
T_23 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x55e84235f310_0, 0, 32;
    %end;
    .thread T_23, $init;
    .scope S_0x55e84235f5b0;
T_24 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x55e84235f7e0_0, 0, 32;
    %end;
    .thread T_24, $init;
    .scope S_0x55e8422bc0b0;
T_25 ;
    %pushi/str "Freq-Change-Mid-Transfer";
    %store/str v0x55e842312fb0_0;
    %vpi_call/w 4 107 "$display", "\000" {0 0 0};
    %vpi_call/w 4 108 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 109 "$display", "  TEST CASE: %s", "Freq-Change-Mid-Transfer" {0 0 0};
    %vpi_call/w 4 110 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 111 "$display", "\000" {0 0 0};
    %fork t_1, S_0x55e84235e590;
    %jmp t_0;
    .scope S_0x55e84235e590;
t_1 ;
    %vpi_call/w 4 109 "$display", "Testing: Frequency change during data transfer" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e842376180_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %alloc S_0x55e842375ed0;
    %fork TD_async_fifo_clock_switching_tb.wait_reset_complete, S_0x55e842375ed0;
    %join;
    %free S_0x55e842375ed0;
    %fork t_3, S_0x55e84235e590;
    %fork t_4, S_0x55e84235e590;
    %join;
    %join;
    %jmp t_2;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e84235e930_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x55e84235e930_0;
    %load/vec4 v0x55e842315b80_0;
    %cmp/s;
    %jmp/0xz T_25.3, 5;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842376240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %load/vec4 v0x55e84235e930_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e842376b20_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e84235e930_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e84235e930_0, 0, 32;
    %load/vec4 v0x55e84235e930_0;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %pushi/vec4 8000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x55e84235e930_0;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %pushi/vec4 20000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
T_25.8 ;
    %load/vec4 v0x55e84235e930_0;
    %cmpi/e 75, 0, 32;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
T_25.10 ;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
T_25.5 ;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %end;
t_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e84235e850_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_25.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.13, 5;
    %jmp/1 T_25.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a2aa0;
    %jmp T_25.12;
T_25.13 ;
    %pop/vec4 1;
T_25.14 ;
    %load/vec4 v0x55e84235e850_0;
    %load/vec4 v0x55e842315b80_0;
    %cmp/s;
    %jmp/0xz T_25.15, 5;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423760b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423765f0_0;
    %store/vec4 v0x55e842376860_0, 0, 8;
    %load/vec4 v0x55e842376860_0;
    %load/vec4 v0x55e84235e850_0;
    %parti/s 8, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_25.18, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e842376180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e842376180_0, 0, 32;
T_25.18 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e84235e850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e84235e850_0, 0, 32;
    %load/vec4 v0x55e84235e850_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_25.20, 4;
    %pushi/vec4 20000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
T_25.20 ;
    %load/vec4 v0x55e84235e850_0;
    %cmpi/e 60, 0, 32;
    %jmp/0xz  T_25.22, 4;
    %pushi/vec4 8000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
T_25.22 ;
    %load/vec4 v0x55e84235e850_0;
    %cmpi/e 90, 0, 32;
    %jmp/0xz  T_25.24, 4;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
T_25.24 ;
    %jmp T_25.17;
T_25.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
T_25.17 ;
    %jmp T_25.14;
T_25.15 ;
    %end;
    .scope S_0x55e84235e590;
t_2 ;
    %vpi_call/w 4 171 "$display", "  Errors: %0d", v0x55e842376180_0 {0 0 0};
    %load/vec4 v0x55e8423202a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8423202a0_0, 0, 32;
    %load/vec4 v0x55e842376180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.26, 6;
    %vpi_call/w 4 176 "$display", "\000" {0 0 0};
    %vpi_call/w 4 177 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 178 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_switching/async_fifo_clock_switching_tb.sv", 32'sb00000000000000000000000010101100 {0 0 0};
    %vpi_call/w 4 179 "$display", "  Test: %s", v0x55e842312fb0_0 {0 0 0};
    %vpi_call/w 4 180 "$display", "  Expected: %0d (0x%0h)", v0x55e842376180_0, v0x55e842376180_0 {0 0 0};
    %vpi_call/w 4 181 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 182 "$display", "\000" {0 0 0};
    %load/vec4 v0x55e842315420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e842315420_0, 0, 32;
T_25.26 ;
    %vpi_call/w 4 173 "$display", "  PASS: Frequency change mid-transfer" {0 0 0};
    %end;
    .scope S_0x55e8422bc0b0;
t_0 %join;
    %pushi/str "Freq-Change-Full";
    %store/str v0x55e842312fb0_0;
    %vpi_call/w 4 181 "$display", "\000" {0 0 0};
    %vpi_call/w 4 182 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 183 "$display", "  TEST CASE: %s", "Freq-Change-Full" {0 0 0};
    %vpi_call/w 4 184 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 185 "$display", "\000" {0 0 0};
    %fork t_6, S_0x55e84235e9f0;
    %jmp t_5;
    .scope S_0x55e84235e9f0;
t_6 ;
    %vpi_call/w 4 182 "$display", "Testing: Frequency change while FIFO is full" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e842376180_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.29, 5;
    %jmp/1 T_25.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_25.28;
T_25.29 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %alloc S_0x55e842375ed0;
    %fork TD_async_fifo_clock_switching_tb.wait_reset_complete, S_0x55e842375ed0;
    %join;
    %free S_0x55e842375ed0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e842376d50_0, 0, 32;
T_25.30 ;
    %load/vec4 v0x55e842376240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_25.31, 8;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842376240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %load/vec4 v0x55e842376d50_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e842376b20_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e842376d50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e842376d50_0, 0, 32;
T_25.32 ;
    %jmp T_25.30;
T_25.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %vpi_call/w 4 207 "$display", "  FIFO full with %0d entries", v0x55e842376d50_0 {0 0 0};
    %pushi/vec4 8000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 20000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.35, 5;
    %jmp/1 T_25.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_25.34;
T_25.35 ;
    %pop/vec4 1;
    %pushi/vec4 20000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 8000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.37, 5;
    %jmp/1 T_25.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_25.36;
T_25.37 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e84235ebf0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_25.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.39, 5;
    %jmp/1 T_25.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a2aa0;
    %jmp T_25.38;
T_25.39 ;
    %pop/vec4 1;
T_25.40 ;
    %load/vec4 v0x55e8423760b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_25.41, 8;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423760b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423765f0_0;
    %store/vec4 v0x55e842376860_0, 0, 8;
    %load/vec4 v0x55e842376860_0;
    %load/vec4 v0x55e84235ebf0_0;
    %parti/s 8, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_25.44, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e842376180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e842376180_0, 0, 32;
T_25.44 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e84235ebf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e84235ebf0_0, 0, 32;
T_25.42 ;
    %jmp T_25.40;
T_25.41 ;
    %vpi_call/w 4 236 "$display", "  Read %0d entries, errors: %0d", v0x55e84235ebf0_0, v0x55e842376180_0 {0 0 0};
    %load/vec4 v0x55e8423202a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8423202a0_0, 0, 32;
    %load/vec4 v0x55e842376180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.46, 6;
    %vpi_call/w 4 241 "$display", "\000" {0 0 0};
    %vpi_call/w 4 242 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 243 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_switching/async_fifo_clock_switching_tb.sv", 32'sb00000000000000000000000011101101 {0 0 0};
    %vpi_call/w 4 244 "$display", "  Test: %s", v0x55e842312fb0_0 {0 0 0};
    %vpi_call/w 4 245 "$display", "  Expected: %0d (0x%0h)", v0x55e842376180_0, v0x55e842376180_0 {0 0 0};
    %vpi_call/w 4 246 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 247 "$display", "\000" {0 0 0};
    %load/vec4 v0x55e842315420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e842315420_0, 0, 32;
T_25.46 ;
    %vpi_call/w 4 238 "$display", "  PASS: Frequency change while full" {0 0 0};
    %end;
    .scope S_0x55e8422bc0b0;
t_5 %join;
    %pushi/str "Freq-Change-Empty";
    %store/str v0x55e842312fb0_0;
    %vpi_call/w 4 246 "$display", "\000" {0 0 0};
    %vpi_call/w 4 247 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 248 "$display", "  TEST CASE: %s", "Freq-Change-Empty" {0 0 0};
    %vpi_call/w 4 249 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 250 "$display", "\000" {0 0 0};
    %fork t_8, S_0x55e84235ecd0;
    %jmp t_7;
    .scope S_0x55e84235ecd0;
t_8 ;
    %vpi_call/w 4 248 "$display", "Testing: Frequency change while FIFO is empty" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e842376180_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.49, 5;
    %jmp/1 T_25.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_25.48;
T_25.49 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %alloc S_0x55e842375ed0;
    %fork TD_async_fifo_clock_switching_tb.wait_reset_complete, S_0x55e842375ed0;
    %join;
    %free S_0x55e842375ed0;
    %load/vec4 v0x55e8423202a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8423202a0_0, 0, 32;
    %load/vec4 v0x55e8423760b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.50, 6;
    %vpi_call/w 4 266 "$display", "\000" {0 0 0};
    %vpi_call/w 4 267 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 268 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_switching/async_fifo_clock_switching_tb.sv", 32'sb00000000000000000000000100000110 {0 0 0};
    %vpi_call/w 4 269 "$display", "  Test: %s", v0x55e842312fb0_0 {0 0 0};
    %vpi_call/w 4 270 "$display", "  Expected: %0d (0x%0h)", v0x55e8423760b0_0, v0x55e8423760b0_0 {0 0 0};
    %vpi_call/w 4 271 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 272 "$display", "\000" {0 0 0};
    %load/vec4 v0x55e842315420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e842315420_0, 0, 32;
T_25.50 ;
    %pushi/vec4 8000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 20000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.53, 5;
    %jmp/1 T_25.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_25.52;
T_25.53 ;
    %pop/vec4 1;
    %pushi/vec4 20000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 8000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.55, 5;
    %jmp/1 T_25.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_25.54;
T_25.55 ;
    %pop/vec4 1;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %fork t_10, S_0x55e84235ecd0;
    %fork t_11, S_0x55e84235ecd0;
    %join;
    %join;
    %jmp t_9;
t_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e84235f070_0, 0, 32;
T_25.56 ;
    %load/vec4 v0x55e84235f070_0;
    %load/vec4 v0x55e84235eeb0_0;
    %cmp/s;
    %jmp/0xz T_25.57, 5;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842376240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.58, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %load/vec4 v0x55e84235f070_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e842376b20_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e84235f070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e84235f070_0, 0, 32;
    %jmp T_25.59;
T_25.58 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
T_25.59 ;
    %jmp T_25.56;
T_25.57 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %end;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e84235ef90_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_25.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.61, 5;
    %jmp/1 T_25.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a2aa0;
    %jmp T_25.60;
T_25.61 ;
    %pop/vec4 1;
T_25.62 ;
    %load/vec4 v0x55e84235ef90_0;
    %load/vec4 v0x55e84235eeb0_0;
    %cmp/s;
    %jmp/0xz T_25.63, 5;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423760b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.64, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423765f0_0;
    %store/vec4 v0x55e842376860_0, 0, 8;
    %load/vec4 v0x55e842376860_0;
    %load/vec4 v0x55e84235ef90_0;
    %parti/s 8, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_25.66, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e842376180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e842376180_0, 0, 32;
T_25.66 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e84235ef90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e84235ef90_0, 0, 32;
    %jmp T_25.65;
T_25.64 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
T_25.65 ;
    %jmp T_25.62;
T_25.63 ;
    %end;
    .scope S_0x55e84235ecd0;
t_9 ;
    %vpi_call/w 4 314 "$display", "  Errors: %0d", v0x55e842376180_0 {0 0 0};
    %load/vec4 v0x55e8423202a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8423202a0_0, 0, 32;
    %load/vec4 v0x55e842376180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.68, 6;
    %vpi_call/w 4 319 "$display", "\000" {0 0 0};
    %vpi_call/w 4 320 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 321 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_switching/async_fifo_clock_switching_tb.sv", 32'sb00000000000000000000000100111011 {0 0 0};
    %vpi_call/w 4 322 "$display", "  Test: %s", v0x55e842312fb0_0 {0 0 0};
    %vpi_call/w 4 323 "$display", "  Expected: %0d (0x%0h)", v0x55e842376180_0, v0x55e842376180_0 {0 0 0};
    %vpi_call/w 4 324 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 325 "$display", "\000" {0 0 0};
    %load/vec4 v0x55e842315420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e842315420_0, 0, 32;
T_25.68 ;
    %vpi_call/w 4 316 "$display", "  PASS: Frequency change while empty" {0 0 0};
    %end;
    .scope S_0x55e8422bc0b0;
t_7 %join;
    %pushi/str "Write-Clock-Pause";
    %store/str v0x55e842312fb0_0;
    %vpi_call/w 4 324 "$display", "\000" {0 0 0};
    %vpi_call/w 4 325 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 326 "$display", "  TEST CASE: %s", "Write-Clock-Pause" {0 0 0};
    %vpi_call/w 4 327 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 328 "$display", "\000" {0 0 0};
    %fork t_13, S_0x55e84235f130;
    %jmp t_12;
    .scope S_0x55e84235f130;
t_13 ;
    %vpi_call/w 4 326 "$display", "Testing: Write clock pause and resume" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e842376a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e842376550_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e842376180_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.70 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.71, 5;
    %jmp/1 T_25.71, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_25.70;
T_25.71 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %alloc S_0x55e842375ed0;
    %fork TD_async_fifo_clock_switching_tb.wait_reset_complete, S_0x55e842375ed0;
    %join;
    %free S_0x55e842375ed0;
    %fork t_15, S_0x55e84235f130;
    %fork t_16, S_0x55e84235f130;
    %join;
    %join;
    %jmp t_14;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e84235f4f0_0, 0, 32;
T_25.72 ;
    %load/vec4 v0x55e84235f4f0_0;
    %load/vec4 v0x55e84235f310_0;
    %cmp/s;
    %jmp/0xz T_25.73, 5;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842376240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.74, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %load/vec4 v0x55e84235f4f0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e842376b20_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e84235f4f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e84235f4f0_0, 0, 32;
    %load/vec4 v0x55e84235f4f0_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_25.76, 4;
    %wait E_0x55e8422a4570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e842376a60_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e842376a60_0, 0, 1;
T_25.76 ;
    %jmp T_25.75;
T_25.74 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
T_25.75 ;
    %jmp T_25.72;
T_25.73 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %end;
t_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e84235f410_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_25.78 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.79, 5;
    %jmp/1 T_25.79, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a2aa0;
    %jmp T_25.78;
T_25.79 ;
    %pop/vec4 1;
T_25.80 ;
    %load/vec4 v0x55e84235f410_0;
    %load/vec4 v0x55e84235f310_0;
    %cmp/s;
    %jmp/0xz T_25.81, 5;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423760b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.82, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423765f0_0;
    %store/vec4 v0x55e842376860_0, 0, 8;
    %load/vec4 v0x55e842376860_0;
    %load/vec4 v0x55e84235f410_0;
    %parti/s 8, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_25.84, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e842376180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e842376180_0, 0, 32;
T_25.84 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e84235f410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e84235f410_0, 0, 32;
    %jmp T_25.83;
T_25.82 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
T_25.83 ;
    %jmp T_25.80;
T_25.81 ;
    %end;
    .scope S_0x55e84235f130;
t_14 ;
    %vpi_call/w 4 389 "$display", "  Errors: %0d", v0x55e842376180_0 {0 0 0};
    %load/vec4 v0x55e8423202a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8423202a0_0, 0, 32;
    %load/vec4 v0x55e842376180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.86, 6;
    %vpi_call/w 4 394 "$display", "\000" {0 0 0};
    %vpi_call/w 4 395 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 396 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_switching/async_fifo_clock_switching_tb.sv", 32'sb00000000000000000000000110000110 {0 0 0};
    %vpi_call/w 4 397 "$display", "  Test: %s", v0x55e842312fb0_0 {0 0 0};
    %vpi_call/w 4 398 "$display", "  Expected: %0d (0x%0h)", v0x55e842376180_0, v0x55e842376180_0 {0 0 0};
    %vpi_call/w 4 399 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 400 "$display", "\000" {0 0 0};
    %load/vec4 v0x55e842315420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e842315420_0, 0, 32;
T_25.86 ;
    %vpi_call/w 4 391 "$display", "  PASS: Write clock pause and resume" {0 0 0};
    %end;
    .scope S_0x55e8422bc0b0;
t_12 %join;
    %pushi/str "Read-Clock-Pause";
    %store/str v0x55e842312fb0_0;
    %vpi_call/w 4 399 "$display", "\000" {0 0 0};
    %vpi_call/w 4 400 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 401 "$display", "  TEST CASE: %s", "Read-Clock-Pause" {0 0 0};
    %vpi_call/w 4 402 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 403 "$display", "\000" {0 0 0};
    %fork t_18, S_0x55e84235f5b0;
    %jmp t_17;
    .scope S_0x55e84235f5b0;
t_18 ;
    %vpi_call/w 4 401 "$display", "Testing: Read clock pause and resume" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376cb0_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x55e842376730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e842376a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e842376550_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e842376180_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.88 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.89, 5;
    %jmp/1 T_25.89, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a4570;
    %jmp T_25.88;
T_25.89 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376920_0, 0;
    %alloc S_0x55e842375ed0;
    %fork TD_async_fifo_clock_switching_tb.wait_reset_complete, S_0x55e842375ed0;
    %join;
    %free S_0x55e842375ed0;
    %fork t_20, S_0x55e84235f5b0;
    %fork t_21, S_0x55e84235f5b0;
    %join;
    %join;
    %jmp t_19;
t_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e84235f9c0_0, 0, 32;
T_25.90 ;
    %load/vec4 v0x55e84235f9c0_0;
    %load/vec4 v0x55e84235f7e0_0;
    %cmp/s;
    %jmp/0xz T_25.91, 5;
    %wait E_0x55e8422a4570;
    %load/vec4 v0x55e842376240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.92, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %load/vec4 v0x55e84235f9c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e842376b20_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e84235f9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e84235f9c0_0, 0, 32;
    %jmp T_25.93;
T_25.92 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
T_25.93 ;
    %jmp T_25.90;
T_25.91 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376be0_0, 0;
    %end;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e84235f8e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_25.94 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.95, 5;
    %jmp/1 T_25.95, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e8422a2aa0;
    %jmp T_25.94;
T_25.95 ;
    %pop/vec4 1;
T_25.96 ;
    %load/vec4 v0x55e84235f8e0_0;
    %load/vec4 v0x55e84235f7e0_0;
    %cmp/s;
    %jmp/0xz T_25.97, 5;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423760b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.98, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
    %wait E_0x55e8422a2aa0;
    %load/vec4 v0x55e8423765f0_0;
    %store/vec4 v0x55e842376860_0, 0, 8;
    %load/vec4 v0x55e842376860_0;
    %load/vec4 v0x55e84235f8e0_0;
    %parti/s 8, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_25.100, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e842376180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e842376180_0, 0, 32;
T_25.100 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55e84235f8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e84235f8e0_0, 0, 32;
    %load/vec4 v0x55e84235f8e0_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_25.102, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e842376550_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e842376550_0, 0, 1;
T_25.102 ;
    %jmp T_25.99;
T_25.98 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e842376690_0, 0;
T_25.99 ;
    %jmp T_25.96;
T_25.97 ;
    %end;
    .scope S_0x55e84235f5b0;
t_19 ;
    %vpi_call/w 4 462 "$display", "  Errors: %0d", v0x55e842376180_0 {0 0 0};
    %load/vec4 v0x55e8423202a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e8423202a0_0, 0, 32;
    %load/vec4 v0x55e842376180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.104, 6;
    %vpi_call/w 4 467 "$display", "\000" {0 0 0};
    %vpi_call/w 4 468 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 469 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_switching/async_fifo_clock_switching_tb.sv", 32'sb00000000000000000000000111001111 {0 0 0};
    %vpi_call/w 4 470 "$display", "  Test: %s", v0x55e842312fb0_0 {0 0 0};
    %vpi_call/w 4 471 "$display", "  Expected: %0d (0x%0h)", v0x55e842376180_0, v0x55e842376180_0 {0 0 0};
    %vpi_call/w 4 472 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 473 "$display", "\000" {0 0 0};
    %load/vec4 v0x55e842315420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e842315420_0, 0, 32;
T_25.104 ;
    %vpi_call/w 4 464 "$display", "  PASS: Read clock pause and resume" {0 0 0};
    %end;
    .scope S_0x55e8422bc0b0;
t_17 %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e842315770_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x55e8422bc0b0;
T_26 ;
    %fork t_23, S_0x55e842375950;
    %jmp t_22;
    .scope S_0x55e842375950;
t_23 ;
    %fork t_25, S_0x55e842375950;
    %fork t_26, S_0x55e842375950;
    %join;
    %join;
    %jmp t_24;
t_25 ;
    %fork t_28, S_0x55e842375cd0;
    %jmp t_27;
    .scope S_0x55e842375cd0;
t_28 ;
    %delay 2820130816, 4;
    %load/vec4 v0x55e842315770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 4 476 "$display", "\000" {0 0 0};
    %vpi_call/w 4 477 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 478 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 479 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x55e842315420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e842315420_0, 0, 32;
    %alloc S_0x55e842260490;
    %fork TD_$unit.__vunit_print_summary, S_0x55e842260490;
    %join;
    %free S_0x55e842260490;
    %alloc S_0x55e842260620;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e84231fb20_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55e842260620;
    %join;
    %free S_0x55e842260620;
    %vpi_call/w 4 483 "$finish" {0 0 0};
T_26.0 ;
    %end;
    .scope S_0x55e842375950;
t_27 %join;
    %end;
t_26 ;
    %fork t_30, S_0x55e842375ae0;
    %jmp t_29;
    .scope S_0x55e842375ae0;
t_30 ;
T_26.2 ;
    %load/vec4 v0x55e842315770_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_26.3, 6;
    %wait E_0x55e8422a6ba0;
    %jmp T_26.2;
T_26.3 ;
    %disable S_0x55e842375cd0;
    %alloc S_0x55e842260490;
    %fork TD_$unit.__vunit_print_summary, S_0x55e842260490;
    %join;
    %free S_0x55e842260490;
    %alloc S_0x55e842260620;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55e842315420_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55e84231fb20_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55e842260620;
    %join;
    %free S_0x55e842260620;
    %vpi_call/w 4 491 "$finish" {0 0 0};
    %end;
    .scope S_0x55e842375950;
t_29 %join;
    %end;
    .scope S_0x55e842375950;
t_24 ;
    %end;
    .scope S_0x55e8422bc0b0;
t_22 %join;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/clock_switching/async_fifo_clock_switching_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
