$date
  Tue Oct 25 21:15:06 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_decoder3x8 $end
$var reg 3 ! dec_input_tb[2:0] $end
$var reg 1 " dec_en_tb $end
$var reg 8 # dec_out_tb[7:0] $end
$scope module instancia_decoder3x8 $end
$var reg 3 $ dec_input[2:0] $end
$var reg 1 % dec_en $end
$var reg 8 & dec_out[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
0"
b00000001 #
b000 $
0%
b00000001 &
#20000000
#40000000
b001 !
b00000010 #
b001 $
b00000010 &
#60000000
b010 !
b00000100 #
b010 $
b00000100 &
#80000000
b100 !
b00010000 #
b100 $
b00010000 &
#100000000
b110 !
b01000000 #
b110 $
b01000000 &
#120000000
b111 !
b10000000 #
b111 $
b10000000 &
