
project_L0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1d4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c60  0800c294  0800c294  0001c294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cef4  0800cef4  000200d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800cef4  0800cef4  000200d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cef4  0800cef4  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cef4  0800cef4  0001cef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cef8  0800cef8  0001cef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  0800cefc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009c0  200000d8  0800cfd4  000200d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a98  0800cfd4  00020a98  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d05d  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003844  00000000  00000000  0003d15d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001530  00000000  00000000  000409a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001360  00000000  00000000  00041ed8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018bf6  00000000  00000000  00043238  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001351e  00000000  00000000  0005be2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f58f  00000000  00000000  0006f34c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fe8db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050f4  00000000  00000000  000fe958  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000d8 	.word	0x200000d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c27c 	.word	0x0800c27c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000dc 	.word	0x200000dc
 8000104:	0800c27c 	.word	0x0800c27c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cfrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	1c08      	adds	r0, r1, #0
 8000408:	4661      	mov	r1, ip
 800040a:	e7ff      	b.n	800040c <__aeabi_cfcmpeq>

0800040c <__aeabi_cfcmpeq>:
 800040c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800040e:	f000 f9d3 	bl	80007b8 <__lesf2>
 8000412:	2800      	cmp	r0, #0
 8000414:	d401      	bmi.n	800041a <__aeabi_cfcmpeq+0xe>
 8000416:	2100      	movs	r1, #0
 8000418:	42c8      	cmn	r0, r1
 800041a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800041c <__aeabi_fcmpeq>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 f955 	bl	80006cc <__eqsf2>
 8000422:	4240      	negs	r0, r0
 8000424:	3001      	adds	r0, #1
 8000426:	bd10      	pop	{r4, pc}

08000428 <__aeabi_fcmplt>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 f9c5 	bl	80007b8 <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	db01      	blt.n	8000436 <__aeabi_fcmplt+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_fcmple>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 f9bb 	bl	80007b8 <__lesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dd01      	ble.n	800044a <__aeabi_fcmple+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_fcmpgt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 f963 	bl	800071c <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	dc01      	bgt.n	800045e <__aeabi_fcmpgt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_fcmpge>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 f959 	bl	800071c <__gesf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	da01      	bge.n	8000472 <__aeabi_fcmpge+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_f2uiz>:
 8000478:	219e      	movs	r1, #158	; 0x9e
 800047a:	b510      	push	{r4, lr}
 800047c:	05c9      	lsls	r1, r1, #23
 800047e:	1c04      	adds	r4, r0, #0
 8000480:	f7ff fff0 	bl	8000464 <__aeabi_fcmpge>
 8000484:	2800      	cmp	r0, #0
 8000486:	d103      	bne.n	8000490 <__aeabi_f2uiz+0x18>
 8000488:	1c20      	adds	r0, r4, #0
 800048a:	f000 fcdb 	bl	8000e44 <__aeabi_f2iz>
 800048e:	bd10      	pop	{r4, pc}
 8000490:	219e      	movs	r1, #158	; 0x9e
 8000492:	1c20      	adds	r0, r4, #0
 8000494:	05c9      	lsls	r1, r1, #23
 8000496:	f000 fb11 	bl	8000abc <__aeabi_fsub>
 800049a:	f000 fcd3 	bl	8000e44 <__aeabi_f2iz>
 800049e:	2380      	movs	r3, #128	; 0x80
 80004a0:	061b      	lsls	r3, r3, #24
 80004a2:	469c      	mov	ip, r3
 80004a4:	4460      	add	r0, ip
 80004a6:	e7f2      	b.n	800048e <__aeabi_f2uiz+0x16>

080004a8 <__aeabi_fdiv>:
 80004a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	0244      	lsls	r4, r0, #9
 80004b4:	b5e0      	push	{r5, r6, r7, lr}
 80004b6:	0046      	lsls	r6, r0, #1
 80004b8:	4688      	mov	r8, r1
 80004ba:	0a64      	lsrs	r4, r4, #9
 80004bc:	0e36      	lsrs	r6, r6, #24
 80004be:	0fc7      	lsrs	r7, r0, #31
 80004c0:	2e00      	cmp	r6, #0
 80004c2:	d063      	beq.n	800058c <__aeabi_fdiv+0xe4>
 80004c4:	2eff      	cmp	r6, #255	; 0xff
 80004c6:	d024      	beq.n	8000512 <__aeabi_fdiv+0x6a>
 80004c8:	2380      	movs	r3, #128	; 0x80
 80004ca:	00e4      	lsls	r4, r4, #3
 80004cc:	04db      	lsls	r3, r3, #19
 80004ce:	431c      	orrs	r4, r3
 80004d0:	2300      	movs	r3, #0
 80004d2:	4699      	mov	r9, r3
 80004d4:	469b      	mov	fp, r3
 80004d6:	3e7f      	subs	r6, #127	; 0x7f
 80004d8:	4643      	mov	r3, r8
 80004da:	4642      	mov	r2, r8
 80004dc:	025d      	lsls	r5, r3, #9
 80004de:	0fd2      	lsrs	r2, r2, #31
 80004e0:	005b      	lsls	r3, r3, #1
 80004e2:	0a6d      	lsrs	r5, r5, #9
 80004e4:	0e1b      	lsrs	r3, r3, #24
 80004e6:	4690      	mov	r8, r2
 80004e8:	4692      	mov	sl, r2
 80004ea:	d065      	beq.n	80005b8 <__aeabi_fdiv+0x110>
 80004ec:	2bff      	cmp	r3, #255	; 0xff
 80004ee:	d055      	beq.n	800059c <__aeabi_fdiv+0xf4>
 80004f0:	2280      	movs	r2, #128	; 0x80
 80004f2:	2100      	movs	r1, #0
 80004f4:	00ed      	lsls	r5, r5, #3
 80004f6:	04d2      	lsls	r2, r2, #19
 80004f8:	3b7f      	subs	r3, #127	; 0x7f
 80004fa:	4315      	orrs	r5, r2
 80004fc:	1af6      	subs	r6, r6, r3
 80004fe:	4643      	mov	r3, r8
 8000500:	464a      	mov	r2, r9
 8000502:	407b      	eors	r3, r7
 8000504:	2a0f      	cmp	r2, #15
 8000506:	d900      	bls.n	800050a <__aeabi_fdiv+0x62>
 8000508:	e08d      	b.n	8000626 <__aeabi_fdiv+0x17e>
 800050a:	486d      	ldr	r0, [pc, #436]	; (80006c0 <__aeabi_fdiv+0x218>)
 800050c:	0092      	lsls	r2, r2, #2
 800050e:	5882      	ldr	r2, [r0, r2]
 8000510:	4697      	mov	pc, r2
 8000512:	2c00      	cmp	r4, #0
 8000514:	d154      	bne.n	80005c0 <__aeabi_fdiv+0x118>
 8000516:	2308      	movs	r3, #8
 8000518:	4699      	mov	r9, r3
 800051a:	3b06      	subs	r3, #6
 800051c:	26ff      	movs	r6, #255	; 0xff
 800051e:	469b      	mov	fp, r3
 8000520:	e7da      	b.n	80004d8 <__aeabi_fdiv+0x30>
 8000522:	2500      	movs	r5, #0
 8000524:	4653      	mov	r3, sl
 8000526:	2902      	cmp	r1, #2
 8000528:	d01b      	beq.n	8000562 <__aeabi_fdiv+0xba>
 800052a:	2903      	cmp	r1, #3
 800052c:	d100      	bne.n	8000530 <__aeabi_fdiv+0x88>
 800052e:	e0bf      	b.n	80006b0 <__aeabi_fdiv+0x208>
 8000530:	2901      	cmp	r1, #1
 8000532:	d028      	beq.n	8000586 <__aeabi_fdiv+0xde>
 8000534:	0030      	movs	r0, r6
 8000536:	307f      	adds	r0, #127	; 0x7f
 8000538:	2800      	cmp	r0, #0
 800053a:	dd20      	ble.n	800057e <__aeabi_fdiv+0xd6>
 800053c:	076a      	lsls	r2, r5, #29
 800053e:	d004      	beq.n	800054a <__aeabi_fdiv+0xa2>
 8000540:	220f      	movs	r2, #15
 8000542:	402a      	ands	r2, r5
 8000544:	2a04      	cmp	r2, #4
 8000546:	d000      	beq.n	800054a <__aeabi_fdiv+0xa2>
 8000548:	3504      	adds	r5, #4
 800054a:	012a      	lsls	r2, r5, #4
 800054c:	d503      	bpl.n	8000556 <__aeabi_fdiv+0xae>
 800054e:	0030      	movs	r0, r6
 8000550:	4a5c      	ldr	r2, [pc, #368]	; (80006c4 <__aeabi_fdiv+0x21c>)
 8000552:	3080      	adds	r0, #128	; 0x80
 8000554:	4015      	ands	r5, r2
 8000556:	28fe      	cmp	r0, #254	; 0xfe
 8000558:	dc03      	bgt.n	8000562 <__aeabi_fdiv+0xba>
 800055a:	01ac      	lsls	r4, r5, #6
 800055c:	0a64      	lsrs	r4, r4, #9
 800055e:	b2c2      	uxtb	r2, r0
 8000560:	e001      	b.n	8000566 <__aeabi_fdiv+0xbe>
 8000562:	22ff      	movs	r2, #255	; 0xff
 8000564:	2400      	movs	r4, #0
 8000566:	0264      	lsls	r4, r4, #9
 8000568:	05d2      	lsls	r2, r2, #23
 800056a:	0a60      	lsrs	r0, r4, #9
 800056c:	07db      	lsls	r3, r3, #31
 800056e:	4310      	orrs	r0, r2
 8000570:	4318      	orrs	r0, r3
 8000572:	bc3c      	pop	{r2, r3, r4, r5}
 8000574:	4690      	mov	r8, r2
 8000576:	4699      	mov	r9, r3
 8000578:	46a2      	mov	sl, r4
 800057a:	46ab      	mov	fp, r5
 800057c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800057e:	2201      	movs	r2, #1
 8000580:	1a10      	subs	r0, r2, r0
 8000582:	281b      	cmp	r0, #27
 8000584:	dd7c      	ble.n	8000680 <__aeabi_fdiv+0x1d8>
 8000586:	2200      	movs	r2, #0
 8000588:	2400      	movs	r4, #0
 800058a:	e7ec      	b.n	8000566 <__aeabi_fdiv+0xbe>
 800058c:	2c00      	cmp	r4, #0
 800058e:	d11d      	bne.n	80005cc <__aeabi_fdiv+0x124>
 8000590:	2304      	movs	r3, #4
 8000592:	4699      	mov	r9, r3
 8000594:	3b03      	subs	r3, #3
 8000596:	2600      	movs	r6, #0
 8000598:	469b      	mov	fp, r3
 800059a:	e79d      	b.n	80004d8 <__aeabi_fdiv+0x30>
 800059c:	3eff      	subs	r6, #255	; 0xff
 800059e:	2d00      	cmp	r5, #0
 80005a0:	d120      	bne.n	80005e4 <__aeabi_fdiv+0x13c>
 80005a2:	2102      	movs	r1, #2
 80005a4:	4643      	mov	r3, r8
 80005a6:	464a      	mov	r2, r9
 80005a8:	407b      	eors	r3, r7
 80005aa:	430a      	orrs	r2, r1
 80005ac:	2a0f      	cmp	r2, #15
 80005ae:	d8d8      	bhi.n	8000562 <__aeabi_fdiv+0xba>
 80005b0:	4845      	ldr	r0, [pc, #276]	; (80006c8 <__aeabi_fdiv+0x220>)
 80005b2:	0092      	lsls	r2, r2, #2
 80005b4:	5882      	ldr	r2, [r0, r2]
 80005b6:	4697      	mov	pc, r2
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	d119      	bne.n	80005f0 <__aeabi_fdiv+0x148>
 80005bc:	2101      	movs	r1, #1
 80005be:	e7f1      	b.n	80005a4 <__aeabi_fdiv+0xfc>
 80005c0:	230c      	movs	r3, #12
 80005c2:	4699      	mov	r9, r3
 80005c4:	3b09      	subs	r3, #9
 80005c6:	26ff      	movs	r6, #255	; 0xff
 80005c8:	469b      	mov	fp, r3
 80005ca:	e785      	b.n	80004d8 <__aeabi_fdiv+0x30>
 80005cc:	0020      	movs	r0, r4
 80005ce:	f001 fafd 	bl	8001bcc <__clzsi2>
 80005d2:	2676      	movs	r6, #118	; 0x76
 80005d4:	1f43      	subs	r3, r0, #5
 80005d6:	409c      	lsls	r4, r3
 80005d8:	2300      	movs	r3, #0
 80005da:	4276      	negs	r6, r6
 80005dc:	1a36      	subs	r6, r6, r0
 80005de:	4699      	mov	r9, r3
 80005e0:	469b      	mov	fp, r3
 80005e2:	e779      	b.n	80004d8 <__aeabi_fdiv+0x30>
 80005e4:	464a      	mov	r2, r9
 80005e6:	2303      	movs	r3, #3
 80005e8:	431a      	orrs	r2, r3
 80005ea:	4691      	mov	r9, r2
 80005ec:	2103      	movs	r1, #3
 80005ee:	e786      	b.n	80004fe <__aeabi_fdiv+0x56>
 80005f0:	0028      	movs	r0, r5
 80005f2:	f001 faeb 	bl	8001bcc <__clzsi2>
 80005f6:	1f43      	subs	r3, r0, #5
 80005f8:	1836      	adds	r6, r6, r0
 80005fa:	409d      	lsls	r5, r3
 80005fc:	3676      	adds	r6, #118	; 0x76
 80005fe:	2100      	movs	r1, #0
 8000600:	e77d      	b.n	80004fe <__aeabi_fdiv+0x56>
 8000602:	2480      	movs	r4, #128	; 0x80
 8000604:	2300      	movs	r3, #0
 8000606:	03e4      	lsls	r4, r4, #15
 8000608:	22ff      	movs	r2, #255	; 0xff
 800060a:	e7ac      	b.n	8000566 <__aeabi_fdiv+0xbe>
 800060c:	2500      	movs	r5, #0
 800060e:	2380      	movs	r3, #128	; 0x80
 8000610:	03db      	lsls	r3, r3, #15
 8000612:	421c      	tst	r4, r3
 8000614:	d028      	beq.n	8000668 <__aeabi_fdiv+0x1c0>
 8000616:	421d      	tst	r5, r3
 8000618:	d126      	bne.n	8000668 <__aeabi_fdiv+0x1c0>
 800061a:	432b      	orrs	r3, r5
 800061c:	025c      	lsls	r4, r3, #9
 800061e:	0a64      	lsrs	r4, r4, #9
 8000620:	4643      	mov	r3, r8
 8000622:	22ff      	movs	r2, #255	; 0xff
 8000624:	e79f      	b.n	8000566 <__aeabi_fdiv+0xbe>
 8000626:	0162      	lsls	r2, r4, #5
 8000628:	016c      	lsls	r4, r5, #5
 800062a:	42a2      	cmp	r2, r4
 800062c:	d224      	bcs.n	8000678 <__aeabi_fdiv+0x1d0>
 800062e:	211b      	movs	r1, #27
 8000630:	2500      	movs	r5, #0
 8000632:	3e01      	subs	r6, #1
 8000634:	2701      	movs	r7, #1
 8000636:	0010      	movs	r0, r2
 8000638:	006d      	lsls	r5, r5, #1
 800063a:	0052      	lsls	r2, r2, #1
 800063c:	2800      	cmp	r0, #0
 800063e:	db01      	blt.n	8000644 <__aeabi_fdiv+0x19c>
 8000640:	4294      	cmp	r4, r2
 8000642:	d801      	bhi.n	8000648 <__aeabi_fdiv+0x1a0>
 8000644:	1b12      	subs	r2, r2, r4
 8000646:	433d      	orrs	r5, r7
 8000648:	3901      	subs	r1, #1
 800064a:	2900      	cmp	r1, #0
 800064c:	d1f3      	bne.n	8000636 <__aeabi_fdiv+0x18e>
 800064e:	0014      	movs	r4, r2
 8000650:	1e62      	subs	r2, r4, #1
 8000652:	4194      	sbcs	r4, r2
 8000654:	4325      	orrs	r5, r4
 8000656:	e76d      	b.n	8000534 <__aeabi_fdiv+0x8c>
 8000658:	46ba      	mov	sl, r7
 800065a:	4659      	mov	r1, fp
 800065c:	0025      	movs	r5, r4
 800065e:	4653      	mov	r3, sl
 8000660:	2902      	cmp	r1, #2
 8000662:	d000      	beq.n	8000666 <__aeabi_fdiv+0x1be>
 8000664:	e761      	b.n	800052a <__aeabi_fdiv+0x82>
 8000666:	e77c      	b.n	8000562 <__aeabi_fdiv+0xba>
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	03db      	lsls	r3, r3, #15
 800066c:	431c      	orrs	r4, r3
 800066e:	0264      	lsls	r4, r4, #9
 8000670:	0a64      	lsrs	r4, r4, #9
 8000672:	003b      	movs	r3, r7
 8000674:	22ff      	movs	r2, #255	; 0xff
 8000676:	e776      	b.n	8000566 <__aeabi_fdiv+0xbe>
 8000678:	1b12      	subs	r2, r2, r4
 800067a:	211a      	movs	r1, #26
 800067c:	2501      	movs	r5, #1
 800067e:	e7d9      	b.n	8000634 <__aeabi_fdiv+0x18c>
 8000680:	369e      	adds	r6, #158	; 0x9e
 8000682:	002a      	movs	r2, r5
 8000684:	40b5      	lsls	r5, r6
 8000686:	002c      	movs	r4, r5
 8000688:	40c2      	lsrs	r2, r0
 800068a:	1e65      	subs	r5, r4, #1
 800068c:	41ac      	sbcs	r4, r5
 800068e:	4314      	orrs	r4, r2
 8000690:	0762      	lsls	r2, r4, #29
 8000692:	d004      	beq.n	800069e <__aeabi_fdiv+0x1f6>
 8000694:	220f      	movs	r2, #15
 8000696:	4022      	ands	r2, r4
 8000698:	2a04      	cmp	r2, #4
 800069a:	d000      	beq.n	800069e <__aeabi_fdiv+0x1f6>
 800069c:	3404      	adds	r4, #4
 800069e:	0162      	lsls	r2, r4, #5
 80006a0:	d403      	bmi.n	80006aa <__aeabi_fdiv+0x202>
 80006a2:	01a4      	lsls	r4, r4, #6
 80006a4:	0a64      	lsrs	r4, r4, #9
 80006a6:	2200      	movs	r2, #0
 80006a8:	e75d      	b.n	8000566 <__aeabi_fdiv+0xbe>
 80006aa:	2201      	movs	r2, #1
 80006ac:	2400      	movs	r4, #0
 80006ae:	e75a      	b.n	8000566 <__aeabi_fdiv+0xbe>
 80006b0:	2480      	movs	r4, #128	; 0x80
 80006b2:	03e4      	lsls	r4, r4, #15
 80006b4:	432c      	orrs	r4, r5
 80006b6:	0264      	lsls	r4, r4, #9
 80006b8:	0a64      	lsrs	r4, r4, #9
 80006ba:	22ff      	movs	r2, #255	; 0xff
 80006bc:	e753      	b.n	8000566 <__aeabi_fdiv+0xbe>
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	0800c50c 	.word	0x0800c50c
 80006c4:	f7ffffff 	.word	0xf7ffffff
 80006c8:	0800c54c 	.word	0x0800c54c

080006cc <__eqsf2>:
 80006cc:	b570      	push	{r4, r5, r6, lr}
 80006ce:	0042      	lsls	r2, r0, #1
 80006d0:	024e      	lsls	r6, r1, #9
 80006d2:	004c      	lsls	r4, r1, #1
 80006d4:	0245      	lsls	r5, r0, #9
 80006d6:	0a6d      	lsrs	r5, r5, #9
 80006d8:	0e12      	lsrs	r2, r2, #24
 80006da:	0fc3      	lsrs	r3, r0, #31
 80006dc:	0a76      	lsrs	r6, r6, #9
 80006de:	0e24      	lsrs	r4, r4, #24
 80006e0:	0fc9      	lsrs	r1, r1, #31
 80006e2:	2aff      	cmp	r2, #255	; 0xff
 80006e4:	d00f      	beq.n	8000706 <__eqsf2+0x3a>
 80006e6:	2cff      	cmp	r4, #255	; 0xff
 80006e8:	d011      	beq.n	800070e <__eqsf2+0x42>
 80006ea:	2001      	movs	r0, #1
 80006ec:	42a2      	cmp	r2, r4
 80006ee:	d000      	beq.n	80006f2 <__eqsf2+0x26>
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	42b5      	cmp	r5, r6
 80006f4:	d1fc      	bne.n	80006f0 <__eqsf2+0x24>
 80006f6:	428b      	cmp	r3, r1
 80006f8:	d00d      	beq.n	8000716 <__eqsf2+0x4a>
 80006fa:	2a00      	cmp	r2, #0
 80006fc:	d1f8      	bne.n	80006f0 <__eqsf2+0x24>
 80006fe:	0028      	movs	r0, r5
 8000700:	1e45      	subs	r5, r0, #1
 8000702:	41a8      	sbcs	r0, r5
 8000704:	e7f4      	b.n	80006f0 <__eqsf2+0x24>
 8000706:	2001      	movs	r0, #1
 8000708:	2d00      	cmp	r5, #0
 800070a:	d1f1      	bne.n	80006f0 <__eqsf2+0x24>
 800070c:	e7eb      	b.n	80006e6 <__eqsf2+0x1a>
 800070e:	2001      	movs	r0, #1
 8000710:	2e00      	cmp	r6, #0
 8000712:	d1ed      	bne.n	80006f0 <__eqsf2+0x24>
 8000714:	e7e9      	b.n	80006ea <__eqsf2+0x1e>
 8000716:	2000      	movs	r0, #0
 8000718:	e7ea      	b.n	80006f0 <__eqsf2+0x24>
 800071a:	46c0      	nop			; (mov r8, r8)

0800071c <__gesf2>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	004a      	lsls	r2, r1, #1
 8000720:	024e      	lsls	r6, r1, #9
 8000722:	0245      	lsls	r5, r0, #9
 8000724:	0044      	lsls	r4, r0, #1
 8000726:	0a6d      	lsrs	r5, r5, #9
 8000728:	0e24      	lsrs	r4, r4, #24
 800072a:	0fc3      	lsrs	r3, r0, #31
 800072c:	0a76      	lsrs	r6, r6, #9
 800072e:	0e12      	lsrs	r2, r2, #24
 8000730:	0fc9      	lsrs	r1, r1, #31
 8000732:	2cff      	cmp	r4, #255	; 0xff
 8000734:	d015      	beq.n	8000762 <__gesf2+0x46>
 8000736:	2aff      	cmp	r2, #255	; 0xff
 8000738:	d00e      	beq.n	8000758 <__gesf2+0x3c>
 800073a:	2c00      	cmp	r4, #0
 800073c:	d115      	bne.n	800076a <__gesf2+0x4e>
 800073e:	2a00      	cmp	r2, #0
 8000740:	d101      	bne.n	8000746 <__gesf2+0x2a>
 8000742:	2e00      	cmp	r6, #0
 8000744:	d01c      	beq.n	8000780 <__gesf2+0x64>
 8000746:	2d00      	cmp	r5, #0
 8000748:	d014      	beq.n	8000774 <__gesf2+0x58>
 800074a:	428b      	cmp	r3, r1
 800074c:	d027      	beq.n	800079e <__gesf2+0x82>
 800074e:	2002      	movs	r0, #2
 8000750:	3b01      	subs	r3, #1
 8000752:	4018      	ands	r0, r3
 8000754:	3801      	subs	r0, #1
 8000756:	bd70      	pop	{r4, r5, r6, pc}
 8000758:	2e00      	cmp	r6, #0
 800075a:	d0ee      	beq.n	800073a <__gesf2+0x1e>
 800075c:	2002      	movs	r0, #2
 800075e:	4240      	negs	r0, r0
 8000760:	e7f9      	b.n	8000756 <__gesf2+0x3a>
 8000762:	2d00      	cmp	r5, #0
 8000764:	d1fa      	bne.n	800075c <__gesf2+0x40>
 8000766:	2aff      	cmp	r2, #255	; 0xff
 8000768:	d00e      	beq.n	8000788 <__gesf2+0x6c>
 800076a:	2a00      	cmp	r2, #0
 800076c:	d10e      	bne.n	800078c <__gesf2+0x70>
 800076e:	2e00      	cmp	r6, #0
 8000770:	d0ed      	beq.n	800074e <__gesf2+0x32>
 8000772:	e00b      	b.n	800078c <__gesf2+0x70>
 8000774:	2301      	movs	r3, #1
 8000776:	3901      	subs	r1, #1
 8000778:	4399      	bics	r1, r3
 800077a:	0008      	movs	r0, r1
 800077c:	3001      	adds	r0, #1
 800077e:	e7ea      	b.n	8000756 <__gesf2+0x3a>
 8000780:	2000      	movs	r0, #0
 8000782:	2d00      	cmp	r5, #0
 8000784:	d0e7      	beq.n	8000756 <__gesf2+0x3a>
 8000786:	e7e2      	b.n	800074e <__gesf2+0x32>
 8000788:	2e00      	cmp	r6, #0
 800078a:	d1e7      	bne.n	800075c <__gesf2+0x40>
 800078c:	428b      	cmp	r3, r1
 800078e:	d1de      	bne.n	800074e <__gesf2+0x32>
 8000790:	4294      	cmp	r4, r2
 8000792:	dd05      	ble.n	80007a0 <__gesf2+0x84>
 8000794:	2102      	movs	r1, #2
 8000796:	1e58      	subs	r0, r3, #1
 8000798:	4008      	ands	r0, r1
 800079a:	3801      	subs	r0, #1
 800079c:	e7db      	b.n	8000756 <__gesf2+0x3a>
 800079e:	2400      	movs	r4, #0
 80007a0:	42a2      	cmp	r2, r4
 80007a2:	dc04      	bgt.n	80007ae <__gesf2+0x92>
 80007a4:	42b5      	cmp	r5, r6
 80007a6:	d8d2      	bhi.n	800074e <__gesf2+0x32>
 80007a8:	2000      	movs	r0, #0
 80007aa:	42b5      	cmp	r5, r6
 80007ac:	d2d3      	bcs.n	8000756 <__gesf2+0x3a>
 80007ae:	1e58      	subs	r0, r3, #1
 80007b0:	2301      	movs	r3, #1
 80007b2:	4398      	bics	r0, r3
 80007b4:	3001      	adds	r0, #1
 80007b6:	e7ce      	b.n	8000756 <__gesf2+0x3a>

080007b8 <__lesf2>:
 80007b8:	b530      	push	{r4, r5, lr}
 80007ba:	0042      	lsls	r2, r0, #1
 80007bc:	0244      	lsls	r4, r0, #9
 80007be:	024d      	lsls	r5, r1, #9
 80007c0:	0fc3      	lsrs	r3, r0, #31
 80007c2:	0048      	lsls	r0, r1, #1
 80007c4:	0a64      	lsrs	r4, r4, #9
 80007c6:	0e12      	lsrs	r2, r2, #24
 80007c8:	0a6d      	lsrs	r5, r5, #9
 80007ca:	0e00      	lsrs	r0, r0, #24
 80007cc:	0fc9      	lsrs	r1, r1, #31
 80007ce:	2aff      	cmp	r2, #255	; 0xff
 80007d0:	d012      	beq.n	80007f8 <__lesf2+0x40>
 80007d2:	28ff      	cmp	r0, #255	; 0xff
 80007d4:	d00c      	beq.n	80007f0 <__lesf2+0x38>
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d112      	bne.n	8000800 <__lesf2+0x48>
 80007da:	2800      	cmp	r0, #0
 80007dc:	d119      	bne.n	8000812 <__lesf2+0x5a>
 80007de:	2d00      	cmp	r5, #0
 80007e0:	d117      	bne.n	8000812 <__lesf2+0x5a>
 80007e2:	2c00      	cmp	r4, #0
 80007e4:	d02b      	beq.n	800083e <__lesf2+0x86>
 80007e6:	2002      	movs	r0, #2
 80007e8:	3b01      	subs	r3, #1
 80007ea:	4018      	ands	r0, r3
 80007ec:	3801      	subs	r0, #1
 80007ee:	e026      	b.n	800083e <__lesf2+0x86>
 80007f0:	2d00      	cmp	r5, #0
 80007f2:	d0f0      	beq.n	80007d6 <__lesf2+0x1e>
 80007f4:	2002      	movs	r0, #2
 80007f6:	e022      	b.n	800083e <__lesf2+0x86>
 80007f8:	2c00      	cmp	r4, #0
 80007fa:	d1fb      	bne.n	80007f4 <__lesf2+0x3c>
 80007fc:	28ff      	cmp	r0, #255	; 0xff
 80007fe:	d01f      	beq.n	8000840 <__lesf2+0x88>
 8000800:	2800      	cmp	r0, #0
 8000802:	d11f      	bne.n	8000844 <__lesf2+0x8c>
 8000804:	2d00      	cmp	r5, #0
 8000806:	d11d      	bne.n	8000844 <__lesf2+0x8c>
 8000808:	2002      	movs	r0, #2
 800080a:	3b01      	subs	r3, #1
 800080c:	4018      	ands	r0, r3
 800080e:	3801      	subs	r0, #1
 8000810:	e015      	b.n	800083e <__lesf2+0x86>
 8000812:	2c00      	cmp	r4, #0
 8000814:	d00e      	beq.n	8000834 <__lesf2+0x7c>
 8000816:	428b      	cmp	r3, r1
 8000818:	d1e5      	bne.n	80007e6 <__lesf2+0x2e>
 800081a:	2200      	movs	r2, #0
 800081c:	4290      	cmp	r0, r2
 800081e:	dc04      	bgt.n	800082a <__lesf2+0x72>
 8000820:	42ac      	cmp	r4, r5
 8000822:	d8e0      	bhi.n	80007e6 <__lesf2+0x2e>
 8000824:	2000      	movs	r0, #0
 8000826:	42ac      	cmp	r4, r5
 8000828:	d209      	bcs.n	800083e <__lesf2+0x86>
 800082a:	1e58      	subs	r0, r3, #1
 800082c:	2301      	movs	r3, #1
 800082e:	4398      	bics	r0, r3
 8000830:	3001      	adds	r0, #1
 8000832:	e004      	b.n	800083e <__lesf2+0x86>
 8000834:	2301      	movs	r3, #1
 8000836:	3901      	subs	r1, #1
 8000838:	4399      	bics	r1, r3
 800083a:	0008      	movs	r0, r1
 800083c:	3001      	adds	r0, #1
 800083e:	bd30      	pop	{r4, r5, pc}
 8000840:	2d00      	cmp	r5, #0
 8000842:	d1d7      	bne.n	80007f4 <__lesf2+0x3c>
 8000844:	428b      	cmp	r3, r1
 8000846:	d1ce      	bne.n	80007e6 <__lesf2+0x2e>
 8000848:	4282      	cmp	r2, r0
 800084a:	dde7      	ble.n	800081c <__lesf2+0x64>
 800084c:	2102      	movs	r1, #2
 800084e:	1e58      	subs	r0, r3, #1
 8000850:	4008      	ands	r0, r1
 8000852:	3801      	subs	r0, #1
 8000854:	e7f3      	b.n	800083e <__lesf2+0x86>
 8000856:	46c0      	nop			; (mov r8, r8)

08000858 <__aeabi_fmul>:
 8000858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800085a:	464e      	mov	r6, r9
 800085c:	4657      	mov	r7, sl
 800085e:	4645      	mov	r5, r8
 8000860:	46de      	mov	lr, fp
 8000862:	b5e0      	push	{r5, r6, r7, lr}
 8000864:	0243      	lsls	r3, r0, #9
 8000866:	0a5b      	lsrs	r3, r3, #9
 8000868:	0045      	lsls	r5, r0, #1
 800086a:	b083      	sub	sp, #12
 800086c:	1c0f      	adds	r7, r1, #0
 800086e:	4699      	mov	r9, r3
 8000870:	0e2d      	lsrs	r5, r5, #24
 8000872:	0fc6      	lsrs	r6, r0, #31
 8000874:	2d00      	cmp	r5, #0
 8000876:	d057      	beq.n	8000928 <__aeabi_fmul+0xd0>
 8000878:	2dff      	cmp	r5, #255	; 0xff
 800087a:	d024      	beq.n	80008c6 <__aeabi_fmul+0x6e>
 800087c:	2080      	movs	r0, #128	; 0x80
 800087e:	00db      	lsls	r3, r3, #3
 8000880:	04c0      	lsls	r0, r0, #19
 8000882:	4318      	orrs	r0, r3
 8000884:	2300      	movs	r3, #0
 8000886:	4681      	mov	r9, r0
 8000888:	469a      	mov	sl, r3
 800088a:	469b      	mov	fp, r3
 800088c:	3d7f      	subs	r5, #127	; 0x7f
 800088e:	027c      	lsls	r4, r7, #9
 8000890:	007a      	lsls	r2, r7, #1
 8000892:	0ffb      	lsrs	r3, r7, #31
 8000894:	0a64      	lsrs	r4, r4, #9
 8000896:	0e12      	lsrs	r2, r2, #24
 8000898:	4698      	mov	r8, r3
 800089a:	d023      	beq.n	80008e4 <__aeabi_fmul+0x8c>
 800089c:	2aff      	cmp	r2, #255	; 0xff
 800089e:	d04b      	beq.n	8000938 <__aeabi_fmul+0xe0>
 80008a0:	00e3      	lsls	r3, r4, #3
 80008a2:	2480      	movs	r4, #128	; 0x80
 80008a4:	2000      	movs	r0, #0
 80008a6:	04e4      	lsls	r4, r4, #19
 80008a8:	3a7f      	subs	r2, #127	; 0x7f
 80008aa:	431c      	orrs	r4, r3
 80008ac:	18ad      	adds	r5, r5, r2
 80008ae:	1c6b      	adds	r3, r5, #1
 80008b0:	4647      	mov	r7, r8
 80008b2:	9301      	str	r3, [sp, #4]
 80008b4:	4653      	mov	r3, sl
 80008b6:	4077      	eors	r7, r6
 80008b8:	003a      	movs	r2, r7
 80008ba:	2b0f      	cmp	r3, #15
 80008bc:	d848      	bhi.n	8000950 <__aeabi_fmul+0xf8>
 80008be:	497d      	ldr	r1, [pc, #500]	; (8000ab4 <__aeabi_fmul+0x25c>)
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	58cb      	ldr	r3, [r1, r3]
 80008c4:	469f      	mov	pc, r3
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d000      	beq.n	80008cc <__aeabi_fmul+0x74>
 80008ca:	e085      	b.n	80009d8 <__aeabi_fmul+0x180>
 80008cc:	3308      	adds	r3, #8
 80008ce:	469a      	mov	sl, r3
 80008d0:	3b06      	subs	r3, #6
 80008d2:	469b      	mov	fp, r3
 80008d4:	027c      	lsls	r4, r7, #9
 80008d6:	007a      	lsls	r2, r7, #1
 80008d8:	0ffb      	lsrs	r3, r7, #31
 80008da:	25ff      	movs	r5, #255	; 0xff
 80008dc:	0a64      	lsrs	r4, r4, #9
 80008de:	0e12      	lsrs	r2, r2, #24
 80008e0:	4698      	mov	r8, r3
 80008e2:	d1db      	bne.n	800089c <__aeabi_fmul+0x44>
 80008e4:	2c00      	cmp	r4, #0
 80008e6:	d000      	beq.n	80008ea <__aeabi_fmul+0x92>
 80008e8:	e090      	b.n	8000a0c <__aeabi_fmul+0x1b4>
 80008ea:	4652      	mov	r2, sl
 80008ec:	2301      	movs	r3, #1
 80008ee:	431a      	orrs	r2, r3
 80008f0:	4692      	mov	sl, r2
 80008f2:	2001      	movs	r0, #1
 80008f4:	e7db      	b.n	80008ae <__aeabi_fmul+0x56>
 80008f6:	464c      	mov	r4, r9
 80008f8:	4658      	mov	r0, fp
 80008fa:	0017      	movs	r7, r2
 80008fc:	2802      	cmp	r0, #2
 80008fe:	d024      	beq.n	800094a <__aeabi_fmul+0xf2>
 8000900:	2803      	cmp	r0, #3
 8000902:	d100      	bne.n	8000906 <__aeabi_fmul+0xae>
 8000904:	e0cf      	b.n	8000aa6 <__aeabi_fmul+0x24e>
 8000906:	2200      	movs	r2, #0
 8000908:	2300      	movs	r3, #0
 800090a:	2801      	cmp	r0, #1
 800090c:	d14d      	bne.n	80009aa <__aeabi_fmul+0x152>
 800090e:	0258      	lsls	r0, r3, #9
 8000910:	05d2      	lsls	r2, r2, #23
 8000912:	0a40      	lsrs	r0, r0, #9
 8000914:	07ff      	lsls	r7, r7, #31
 8000916:	4310      	orrs	r0, r2
 8000918:	4338      	orrs	r0, r7
 800091a:	b003      	add	sp, #12
 800091c:	bc3c      	pop	{r2, r3, r4, r5}
 800091e:	4690      	mov	r8, r2
 8000920:	4699      	mov	r9, r3
 8000922:	46a2      	mov	sl, r4
 8000924:	46ab      	mov	fp, r5
 8000926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000928:	2b00      	cmp	r3, #0
 800092a:	d15b      	bne.n	80009e4 <__aeabi_fmul+0x18c>
 800092c:	2304      	movs	r3, #4
 800092e:	469a      	mov	sl, r3
 8000930:	3b03      	subs	r3, #3
 8000932:	2500      	movs	r5, #0
 8000934:	469b      	mov	fp, r3
 8000936:	e7aa      	b.n	800088e <__aeabi_fmul+0x36>
 8000938:	35ff      	adds	r5, #255	; 0xff
 800093a:	2c00      	cmp	r4, #0
 800093c:	d160      	bne.n	8000a00 <__aeabi_fmul+0x1a8>
 800093e:	4652      	mov	r2, sl
 8000940:	2302      	movs	r3, #2
 8000942:	431a      	orrs	r2, r3
 8000944:	4692      	mov	sl, r2
 8000946:	2002      	movs	r0, #2
 8000948:	e7b1      	b.n	80008ae <__aeabi_fmul+0x56>
 800094a:	22ff      	movs	r2, #255	; 0xff
 800094c:	2300      	movs	r3, #0
 800094e:	e7de      	b.n	800090e <__aeabi_fmul+0xb6>
 8000950:	464b      	mov	r3, r9
 8000952:	0c1b      	lsrs	r3, r3, #16
 8000954:	469c      	mov	ip, r3
 8000956:	464b      	mov	r3, r9
 8000958:	0426      	lsls	r6, r4, #16
 800095a:	0c36      	lsrs	r6, r6, #16
 800095c:	0418      	lsls	r0, r3, #16
 800095e:	4661      	mov	r1, ip
 8000960:	0033      	movs	r3, r6
 8000962:	0c22      	lsrs	r2, r4, #16
 8000964:	4664      	mov	r4, ip
 8000966:	0c00      	lsrs	r0, r0, #16
 8000968:	4343      	muls	r3, r0
 800096a:	434e      	muls	r6, r1
 800096c:	4350      	muls	r0, r2
 800096e:	4354      	muls	r4, r2
 8000970:	1980      	adds	r0, r0, r6
 8000972:	0c1a      	lsrs	r2, r3, #16
 8000974:	1812      	adds	r2, r2, r0
 8000976:	4296      	cmp	r6, r2
 8000978:	d903      	bls.n	8000982 <__aeabi_fmul+0x12a>
 800097a:	2180      	movs	r1, #128	; 0x80
 800097c:	0249      	lsls	r1, r1, #9
 800097e:	468c      	mov	ip, r1
 8000980:	4464      	add	r4, ip
 8000982:	041b      	lsls	r3, r3, #16
 8000984:	0c1b      	lsrs	r3, r3, #16
 8000986:	0410      	lsls	r0, r2, #16
 8000988:	18c0      	adds	r0, r0, r3
 800098a:	0183      	lsls	r3, r0, #6
 800098c:	1e5e      	subs	r6, r3, #1
 800098e:	41b3      	sbcs	r3, r6
 8000990:	0e80      	lsrs	r0, r0, #26
 8000992:	4318      	orrs	r0, r3
 8000994:	0c13      	lsrs	r3, r2, #16
 8000996:	191b      	adds	r3, r3, r4
 8000998:	019b      	lsls	r3, r3, #6
 800099a:	4303      	orrs	r3, r0
 800099c:	001c      	movs	r4, r3
 800099e:	0123      	lsls	r3, r4, #4
 80009a0:	d579      	bpl.n	8000a96 <__aeabi_fmul+0x23e>
 80009a2:	2301      	movs	r3, #1
 80009a4:	0862      	lsrs	r2, r4, #1
 80009a6:	401c      	ands	r4, r3
 80009a8:	4314      	orrs	r4, r2
 80009aa:	9a01      	ldr	r2, [sp, #4]
 80009ac:	327f      	adds	r2, #127	; 0x7f
 80009ae:	2a00      	cmp	r2, #0
 80009b0:	dd4d      	ble.n	8000a4e <__aeabi_fmul+0x1f6>
 80009b2:	0763      	lsls	r3, r4, #29
 80009b4:	d004      	beq.n	80009c0 <__aeabi_fmul+0x168>
 80009b6:	230f      	movs	r3, #15
 80009b8:	4023      	ands	r3, r4
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d000      	beq.n	80009c0 <__aeabi_fmul+0x168>
 80009be:	3404      	adds	r4, #4
 80009c0:	0123      	lsls	r3, r4, #4
 80009c2:	d503      	bpl.n	80009cc <__aeabi_fmul+0x174>
 80009c4:	4b3c      	ldr	r3, [pc, #240]	; (8000ab8 <__aeabi_fmul+0x260>)
 80009c6:	9a01      	ldr	r2, [sp, #4]
 80009c8:	401c      	ands	r4, r3
 80009ca:	3280      	adds	r2, #128	; 0x80
 80009cc:	2afe      	cmp	r2, #254	; 0xfe
 80009ce:	dcbc      	bgt.n	800094a <__aeabi_fmul+0xf2>
 80009d0:	01a3      	lsls	r3, r4, #6
 80009d2:	0a5b      	lsrs	r3, r3, #9
 80009d4:	b2d2      	uxtb	r2, r2
 80009d6:	e79a      	b.n	800090e <__aeabi_fmul+0xb6>
 80009d8:	230c      	movs	r3, #12
 80009da:	469a      	mov	sl, r3
 80009dc:	3b09      	subs	r3, #9
 80009de:	25ff      	movs	r5, #255	; 0xff
 80009e0:	469b      	mov	fp, r3
 80009e2:	e754      	b.n	800088e <__aeabi_fmul+0x36>
 80009e4:	0018      	movs	r0, r3
 80009e6:	f001 f8f1 	bl	8001bcc <__clzsi2>
 80009ea:	464a      	mov	r2, r9
 80009ec:	1f43      	subs	r3, r0, #5
 80009ee:	2576      	movs	r5, #118	; 0x76
 80009f0:	409a      	lsls	r2, r3
 80009f2:	2300      	movs	r3, #0
 80009f4:	426d      	negs	r5, r5
 80009f6:	4691      	mov	r9, r2
 80009f8:	1a2d      	subs	r5, r5, r0
 80009fa:	469a      	mov	sl, r3
 80009fc:	469b      	mov	fp, r3
 80009fe:	e746      	b.n	800088e <__aeabi_fmul+0x36>
 8000a00:	4652      	mov	r2, sl
 8000a02:	2303      	movs	r3, #3
 8000a04:	431a      	orrs	r2, r3
 8000a06:	4692      	mov	sl, r2
 8000a08:	2003      	movs	r0, #3
 8000a0a:	e750      	b.n	80008ae <__aeabi_fmul+0x56>
 8000a0c:	0020      	movs	r0, r4
 8000a0e:	f001 f8dd 	bl	8001bcc <__clzsi2>
 8000a12:	1f43      	subs	r3, r0, #5
 8000a14:	1a2d      	subs	r5, r5, r0
 8000a16:	409c      	lsls	r4, r3
 8000a18:	3d76      	subs	r5, #118	; 0x76
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	e747      	b.n	80008ae <__aeabi_fmul+0x56>
 8000a1e:	2380      	movs	r3, #128	; 0x80
 8000a20:	2700      	movs	r7, #0
 8000a22:	03db      	lsls	r3, r3, #15
 8000a24:	22ff      	movs	r2, #255	; 0xff
 8000a26:	e772      	b.n	800090e <__aeabi_fmul+0xb6>
 8000a28:	4642      	mov	r2, r8
 8000a2a:	e766      	b.n	80008fa <__aeabi_fmul+0xa2>
 8000a2c:	464c      	mov	r4, r9
 8000a2e:	0032      	movs	r2, r6
 8000a30:	4658      	mov	r0, fp
 8000a32:	e762      	b.n	80008fa <__aeabi_fmul+0xa2>
 8000a34:	2380      	movs	r3, #128	; 0x80
 8000a36:	464a      	mov	r2, r9
 8000a38:	03db      	lsls	r3, r3, #15
 8000a3a:	421a      	tst	r2, r3
 8000a3c:	d022      	beq.n	8000a84 <__aeabi_fmul+0x22c>
 8000a3e:	421c      	tst	r4, r3
 8000a40:	d120      	bne.n	8000a84 <__aeabi_fmul+0x22c>
 8000a42:	4323      	orrs	r3, r4
 8000a44:	025b      	lsls	r3, r3, #9
 8000a46:	0a5b      	lsrs	r3, r3, #9
 8000a48:	4647      	mov	r7, r8
 8000a4a:	22ff      	movs	r2, #255	; 0xff
 8000a4c:	e75f      	b.n	800090e <__aeabi_fmul+0xb6>
 8000a4e:	2301      	movs	r3, #1
 8000a50:	1a9a      	subs	r2, r3, r2
 8000a52:	2a1b      	cmp	r2, #27
 8000a54:	dc21      	bgt.n	8000a9a <__aeabi_fmul+0x242>
 8000a56:	0023      	movs	r3, r4
 8000a58:	9901      	ldr	r1, [sp, #4]
 8000a5a:	40d3      	lsrs	r3, r2
 8000a5c:	319e      	adds	r1, #158	; 0x9e
 8000a5e:	408c      	lsls	r4, r1
 8000a60:	001a      	movs	r2, r3
 8000a62:	0023      	movs	r3, r4
 8000a64:	1e5c      	subs	r4, r3, #1
 8000a66:	41a3      	sbcs	r3, r4
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	075a      	lsls	r2, r3, #29
 8000a6c:	d004      	beq.n	8000a78 <__aeabi_fmul+0x220>
 8000a6e:	220f      	movs	r2, #15
 8000a70:	401a      	ands	r2, r3
 8000a72:	2a04      	cmp	r2, #4
 8000a74:	d000      	beq.n	8000a78 <__aeabi_fmul+0x220>
 8000a76:	3304      	adds	r3, #4
 8000a78:	015a      	lsls	r2, r3, #5
 8000a7a:	d411      	bmi.n	8000aa0 <__aeabi_fmul+0x248>
 8000a7c:	019b      	lsls	r3, r3, #6
 8000a7e:	0a5b      	lsrs	r3, r3, #9
 8000a80:	2200      	movs	r2, #0
 8000a82:	e744      	b.n	800090e <__aeabi_fmul+0xb6>
 8000a84:	2380      	movs	r3, #128	; 0x80
 8000a86:	464a      	mov	r2, r9
 8000a88:	03db      	lsls	r3, r3, #15
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	025b      	lsls	r3, r3, #9
 8000a8e:	0a5b      	lsrs	r3, r3, #9
 8000a90:	0037      	movs	r7, r6
 8000a92:	22ff      	movs	r2, #255	; 0xff
 8000a94:	e73b      	b.n	800090e <__aeabi_fmul+0xb6>
 8000a96:	9501      	str	r5, [sp, #4]
 8000a98:	e787      	b.n	80009aa <__aeabi_fmul+0x152>
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	e736      	b.n	800090e <__aeabi_fmul+0xb6>
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	e733      	b.n	800090e <__aeabi_fmul+0xb6>
 8000aa6:	2380      	movs	r3, #128	; 0x80
 8000aa8:	03db      	lsls	r3, r3, #15
 8000aaa:	4323      	orrs	r3, r4
 8000aac:	025b      	lsls	r3, r3, #9
 8000aae:	0a5b      	lsrs	r3, r3, #9
 8000ab0:	22ff      	movs	r2, #255	; 0xff
 8000ab2:	e72c      	b.n	800090e <__aeabi_fmul+0xb6>
 8000ab4:	0800c58c 	.word	0x0800c58c
 8000ab8:	f7ffffff 	.word	0xf7ffffff

08000abc <__aeabi_fsub>:
 8000abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000abe:	4647      	mov	r7, r8
 8000ac0:	46ce      	mov	lr, r9
 8000ac2:	0044      	lsls	r4, r0, #1
 8000ac4:	0fc2      	lsrs	r2, r0, #31
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	0247      	lsls	r7, r0, #9
 8000aca:	0248      	lsls	r0, r1, #9
 8000acc:	0a40      	lsrs	r0, r0, #9
 8000ace:	4684      	mov	ip, r0
 8000ad0:	4666      	mov	r6, ip
 8000ad2:	0048      	lsls	r0, r1, #1
 8000ad4:	0a7f      	lsrs	r7, r7, #9
 8000ad6:	0e24      	lsrs	r4, r4, #24
 8000ad8:	00f6      	lsls	r6, r6, #3
 8000ada:	0025      	movs	r5, r4
 8000adc:	4690      	mov	r8, r2
 8000ade:	00fb      	lsls	r3, r7, #3
 8000ae0:	0e00      	lsrs	r0, r0, #24
 8000ae2:	0fc9      	lsrs	r1, r1, #31
 8000ae4:	46b1      	mov	r9, r6
 8000ae6:	28ff      	cmp	r0, #255	; 0xff
 8000ae8:	d100      	bne.n	8000aec <__aeabi_fsub+0x30>
 8000aea:	e085      	b.n	8000bf8 <__aeabi_fsub+0x13c>
 8000aec:	2601      	movs	r6, #1
 8000aee:	4071      	eors	r1, r6
 8000af0:	1a26      	subs	r6, r4, r0
 8000af2:	4291      	cmp	r1, r2
 8000af4:	d057      	beq.n	8000ba6 <__aeabi_fsub+0xea>
 8000af6:	2e00      	cmp	r6, #0
 8000af8:	dd43      	ble.n	8000b82 <__aeabi_fsub+0xc6>
 8000afa:	2800      	cmp	r0, #0
 8000afc:	d000      	beq.n	8000b00 <__aeabi_fsub+0x44>
 8000afe:	e07f      	b.n	8000c00 <__aeabi_fsub+0x144>
 8000b00:	4649      	mov	r1, r9
 8000b02:	2900      	cmp	r1, #0
 8000b04:	d100      	bne.n	8000b08 <__aeabi_fsub+0x4c>
 8000b06:	e0aa      	b.n	8000c5e <__aeabi_fsub+0x1a2>
 8000b08:	3e01      	subs	r6, #1
 8000b0a:	2e00      	cmp	r6, #0
 8000b0c:	d000      	beq.n	8000b10 <__aeabi_fsub+0x54>
 8000b0e:	e0f7      	b.n	8000d00 <__aeabi_fsub+0x244>
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	015a      	lsls	r2, r3, #5
 8000b14:	d400      	bmi.n	8000b18 <__aeabi_fsub+0x5c>
 8000b16:	e08b      	b.n	8000c30 <__aeabi_fsub+0x174>
 8000b18:	019b      	lsls	r3, r3, #6
 8000b1a:	099c      	lsrs	r4, r3, #6
 8000b1c:	0020      	movs	r0, r4
 8000b1e:	f001 f855 	bl	8001bcc <__clzsi2>
 8000b22:	3805      	subs	r0, #5
 8000b24:	4084      	lsls	r4, r0
 8000b26:	4285      	cmp	r5, r0
 8000b28:	dd00      	ble.n	8000b2c <__aeabi_fsub+0x70>
 8000b2a:	e0d3      	b.n	8000cd4 <__aeabi_fsub+0x218>
 8000b2c:	1b45      	subs	r5, r0, r5
 8000b2e:	0023      	movs	r3, r4
 8000b30:	2020      	movs	r0, #32
 8000b32:	3501      	adds	r5, #1
 8000b34:	40eb      	lsrs	r3, r5
 8000b36:	1b45      	subs	r5, r0, r5
 8000b38:	40ac      	lsls	r4, r5
 8000b3a:	1e62      	subs	r2, r4, #1
 8000b3c:	4194      	sbcs	r4, r2
 8000b3e:	4323      	orrs	r3, r4
 8000b40:	2407      	movs	r4, #7
 8000b42:	2500      	movs	r5, #0
 8000b44:	401c      	ands	r4, r3
 8000b46:	2201      	movs	r2, #1
 8000b48:	4641      	mov	r1, r8
 8000b4a:	400a      	ands	r2, r1
 8000b4c:	2c00      	cmp	r4, #0
 8000b4e:	d004      	beq.n	8000b5a <__aeabi_fsub+0x9e>
 8000b50:	210f      	movs	r1, #15
 8000b52:	4019      	ands	r1, r3
 8000b54:	2904      	cmp	r1, #4
 8000b56:	d000      	beq.n	8000b5a <__aeabi_fsub+0x9e>
 8000b58:	3304      	adds	r3, #4
 8000b5a:	0159      	lsls	r1, r3, #5
 8000b5c:	d400      	bmi.n	8000b60 <__aeabi_fsub+0xa4>
 8000b5e:	e080      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000b60:	3501      	adds	r5, #1
 8000b62:	b2ec      	uxtb	r4, r5
 8000b64:	2dff      	cmp	r5, #255	; 0xff
 8000b66:	d000      	beq.n	8000b6a <__aeabi_fsub+0xae>
 8000b68:	e0a3      	b.n	8000cb2 <__aeabi_fsub+0x1f6>
 8000b6a:	24ff      	movs	r4, #255	; 0xff
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	025b      	lsls	r3, r3, #9
 8000b70:	05e4      	lsls	r4, r4, #23
 8000b72:	0a58      	lsrs	r0, r3, #9
 8000b74:	07d2      	lsls	r2, r2, #31
 8000b76:	4320      	orrs	r0, r4
 8000b78:	4310      	orrs	r0, r2
 8000b7a:	bc0c      	pop	{r2, r3}
 8000b7c:	4690      	mov	r8, r2
 8000b7e:	4699      	mov	r9, r3
 8000b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b82:	2e00      	cmp	r6, #0
 8000b84:	d174      	bne.n	8000c70 <__aeabi_fsub+0x1b4>
 8000b86:	1c60      	adds	r0, r4, #1
 8000b88:	b2c0      	uxtb	r0, r0
 8000b8a:	2801      	cmp	r0, #1
 8000b8c:	dc00      	bgt.n	8000b90 <__aeabi_fsub+0xd4>
 8000b8e:	e0a7      	b.n	8000ce0 <__aeabi_fsub+0x224>
 8000b90:	464a      	mov	r2, r9
 8000b92:	1a9c      	subs	r4, r3, r2
 8000b94:	0162      	lsls	r2, r4, #5
 8000b96:	d500      	bpl.n	8000b9a <__aeabi_fsub+0xde>
 8000b98:	e0b6      	b.n	8000d08 <__aeabi_fsub+0x24c>
 8000b9a:	2c00      	cmp	r4, #0
 8000b9c:	d1be      	bne.n	8000b1c <__aeabi_fsub+0x60>
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2400      	movs	r4, #0
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e7e3      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000ba6:	2e00      	cmp	r6, #0
 8000ba8:	dc00      	bgt.n	8000bac <__aeabi_fsub+0xf0>
 8000baa:	e085      	b.n	8000cb8 <__aeabi_fsub+0x1fc>
 8000bac:	2800      	cmp	r0, #0
 8000bae:	d046      	beq.n	8000c3e <__aeabi_fsub+0x182>
 8000bb0:	2cff      	cmp	r4, #255	; 0xff
 8000bb2:	d049      	beq.n	8000c48 <__aeabi_fsub+0x18c>
 8000bb4:	2280      	movs	r2, #128	; 0x80
 8000bb6:	4648      	mov	r0, r9
 8000bb8:	04d2      	lsls	r2, r2, #19
 8000bba:	4310      	orrs	r0, r2
 8000bbc:	4681      	mov	r9, r0
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	2e1b      	cmp	r6, #27
 8000bc2:	dc09      	bgt.n	8000bd8 <__aeabi_fsub+0x11c>
 8000bc4:	2020      	movs	r0, #32
 8000bc6:	464c      	mov	r4, r9
 8000bc8:	1b80      	subs	r0, r0, r6
 8000bca:	4084      	lsls	r4, r0
 8000bcc:	464a      	mov	r2, r9
 8000bce:	0020      	movs	r0, r4
 8000bd0:	40f2      	lsrs	r2, r6
 8000bd2:	1e44      	subs	r4, r0, #1
 8000bd4:	41a0      	sbcs	r0, r4
 8000bd6:	4302      	orrs	r2, r0
 8000bd8:	189b      	adds	r3, r3, r2
 8000bda:	015a      	lsls	r2, r3, #5
 8000bdc:	d528      	bpl.n	8000c30 <__aeabi_fsub+0x174>
 8000bde:	3501      	adds	r5, #1
 8000be0:	2dff      	cmp	r5, #255	; 0xff
 8000be2:	d100      	bne.n	8000be6 <__aeabi_fsub+0x12a>
 8000be4:	e0a8      	b.n	8000d38 <__aeabi_fsub+0x27c>
 8000be6:	2201      	movs	r2, #1
 8000be8:	2407      	movs	r4, #7
 8000bea:	4994      	ldr	r1, [pc, #592]	; (8000e3c <__aeabi_fsub+0x380>)
 8000bec:	401a      	ands	r2, r3
 8000bee:	085b      	lsrs	r3, r3, #1
 8000bf0:	400b      	ands	r3, r1
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	401c      	ands	r4, r3
 8000bf6:	e7a6      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000bf8:	2e00      	cmp	r6, #0
 8000bfa:	d000      	beq.n	8000bfe <__aeabi_fsub+0x142>
 8000bfc:	e778      	b.n	8000af0 <__aeabi_fsub+0x34>
 8000bfe:	e775      	b.n	8000aec <__aeabi_fsub+0x30>
 8000c00:	2cff      	cmp	r4, #255	; 0xff
 8000c02:	d054      	beq.n	8000cae <__aeabi_fsub+0x1f2>
 8000c04:	2280      	movs	r2, #128	; 0x80
 8000c06:	4649      	mov	r1, r9
 8000c08:	04d2      	lsls	r2, r2, #19
 8000c0a:	4311      	orrs	r1, r2
 8000c0c:	4689      	mov	r9, r1
 8000c0e:	2201      	movs	r2, #1
 8000c10:	2e1b      	cmp	r6, #27
 8000c12:	dc09      	bgt.n	8000c28 <__aeabi_fsub+0x16c>
 8000c14:	2120      	movs	r1, #32
 8000c16:	4648      	mov	r0, r9
 8000c18:	1b89      	subs	r1, r1, r6
 8000c1a:	4088      	lsls	r0, r1
 8000c1c:	464a      	mov	r2, r9
 8000c1e:	0001      	movs	r1, r0
 8000c20:	40f2      	lsrs	r2, r6
 8000c22:	1e48      	subs	r0, r1, #1
 8000c24:	4181      	sbcs	r1, r0
 8000c26:	430a      	orrs	r2, r1
 8000c28:	1a9b      	subs	r3, r3, r2
 8000c2a:	015a      	lsls	r2, r3, #5
 8000c2c:	d500      	bpl.n	8000c30 <__aeabi_fsub+0x174>
 8000c2e:	e773      	b.n	8000b18 <__aeabi_fsub+0x5c>
 8000c30:	2201      	movs	r2, #1
 8000c32:	4641      	mov	r1, r8
 8000c34:	400a      	ands	r2, r1
 8000c36:	0759      	lsls	r1, r3, #29
 8000c38:	d000      	beq.n	8000c3c <__aeabi_fsub+0x180>
 8000c3a:	e789      	b.n	8000b50 <__aeabi_fsub+0x94>
 8000c3c:	e011      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000c3e:	4648      	mov	r0, r9
 8000c40:	2800      	cmp	r0, #0
 8000c42:	d158      	bne.n	8000cf6 <__aeabi_fsub+0x23a>
 8000c44:	2cff      	cmp	r4, #255	; 0xff
 8000c46:	d10c      	bne.n	8000c62 <__aeabi_fsub+0x1a6>
 8000c48:	08db      	lsrs	r3, r3, #3
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d100      	bne.n	8000c50 <__aeabi_fsub+0x194>
 8000c4e:	e78c      	b.n	8000b6a <__aeabi_fsub+0xae>
 8000c50:	2080      	movs	r0, #128	; 0x80
 8000c52:	03c0      	lsls	r0, r0, #15
 8000c54:	4303      	orrs	r3, r0
 8000c56:	025b      	lsls	r3, r3, #9
 8000c58:	0a5b      	lsrs	r3, r3, #9
 8000c5a:	24ff      	movs	r4, #255	; 0xff
 8000c5c:	e787      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000c5e:	2cff      	cmp	r4, #255	; 0xff
 8000c60:	d025      	beq.n	8000cae <__aeabi_fsub+0x1f2>
 8000c62:	08db      	lsrs	r3, r3, #3
 8000c64:	2dff      	cmp	r5, #255	; 0xff
 8000c66:	d0f0      	beq.n	8000c4a <__aeabi_fsub+0x18e>
 8000c68:	025b      	lsls	r3, r3, #9
 8000c6a:	0a5b      	lsrs	r3, r3, #9
 8000c6c:	b2ec      	uxtb	r4, r5
 8000c6e:	e77e      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000c70:	2c00      	cmp	r4, #0
 8000c72:	d04d      	beq.n	8000d10 <__aeabi_fsub+0x254>
 8000c74:	28ff      	cmp	r0, #255	; 0xff
 8000c76:	d018      	beq.n	8000caa <__aeabi_fsub+0x1ee>
 8000c78:	2480      	movs	r4, #128	; 0x80
 8000c7a:	04e4      	lsls	r4, r4, #19
 8000c7c:	4272      	negs	r2, r6
 8000c7e:	4323      	orrs	r3, r4
 8000c80:	2a1b      	cmp	r2, #27
 8000c82:	dd00      	ble.n	8000c86 <__aeabi_fsub+0x1ca>
 8000c84:	e0c4      	b.n	8000e10 <__aeabi_fsub+0x354>
 8000c86:	001c      	movs	r4, r3
 8000c88:	2520      	movs	r5, #32
 8000c8a:	40d4      	lsrs	r4, r2
 8000c8c:	1aaa      	subs	r2, r5, r2
 8000c8e:	4093      	lsls	r3, r2
 8000c90:	1e5a      	subs	r2, r3, #1
 8000c92:	4193      	sbcs	r3, r2
 8000c94:	4323      	orrs	r3, r4
 8000c96:	464a      	mov	r2, r9
 8000c98:	0005      	movs	r5, r0
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	4688      	mov	r8, r1
 8000c9e:	e738      	b.n	8000b12 <__aeabi_fsub+0x56>
 8000ca0:	1c72      	adds	r2, r6, #1
 8000ca2:	d0f8      	beq.n	8000c96 <__aeabi_fsub+0x1da>
 8000ca4:	43f2      	mvns	r2, r6
 8000ca6:	28ff      	cmp	r0, #255	; 0xff
 8000ca8:	d1ea      	bne.n	8000c80 <__aeabi_fsub+0x1c4>
 8000caa:	000a      	movs	r2, r1
 8000cac:	464b      	mov	r3, r9
 8000cae:	25ff      	movs	r5, #255	; 0xff
 8000cb0:	e7d7      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000cb2:	019b      	lsls	r3, r3, #6
 8000cb4:	0a5b      	lsrs	r3, r3, #9
 8000cb6:	e75a      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000cb8:	2e00      	cmp	r6, #0
 8000cba:	d141      	bne.n	8000d40 <__aeabi_fsub+0x284>
 8000cbc:	1c65      	adds	r5, r4, #1
 8000cbe:	b2e9      	uxtb	r1, r5
 8000cc0:	2901      	cmp	r1, #1
 8000cc2:	dd45      	ble.n	8000d50 <__aeabi_fsub+0x294>
 8000cc4:	2dff      	cmp	r5, #255	; 0xff
 8000cc6:	d100      	bne.n	8000cca <__aeabi_fsub+0x20e>
 8000cc8:	e74f      	b.n	8000b6a <__aeabi_fsub+0xae>
 8000cca:	2407      	movs	r4, #7
 8000ccc:	444b      	add	r3, r9
 8000cce:	085b      	lsrs	r3, r3, #1
 8000cd0:	401c      	ands	r4, r3
 8000cd2:	e738      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000cd4:	2207      	movs	r2, #7
 8000cd6:	4b5a      	ldr	r3, [pc, #360]	; (8000e40 <__aeabi_fsub+0x384>)
 8000cd8:	1a2d      	subs	r5, r5, r0
 8000cda:	4023      	ands	r3, r4
 8000cdc:	4014      	ands	r4, r2
 8000cde:	e732      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000ce0:	2c00      	cmp	r4, #0
 8000ce2:	d11d      	bne.n	8000d20 <__aeabi_fsub+0x264>
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d17a      	bne.n	8000dde <__aeabi_fsub+0x322>
 8000ce8:	464b      	mov	r3, r9
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fsub+0x234>
 8000cee:	e091      	b.n	8000e14 <__aeabi_fsub+0x358>
 8000cf0:	000a      	movs	r2, r1
 8000cf2:	2500      	movs	r5, #0
 8000cf4:	e7b5      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000cf6:	3e01      	subs	r6, #1
 8000cf8:	2e00      	cmp	r6, #0
 8000cfa:	d119      	bne.n	8000d30 <__aeabi_fsub+0x274>
 8000cfc:	444b      	add	r3, r9
 8000cfe:	e76c      	b.n	8000bda <__aeabi_fsub+0x11e>
 8000d00:	2cff      	cmp	r4, #255	; 0xff
 8000d02:	d184      	bne.n	8000c0e <__aeabi_fsub+0x152>
 8000d04:	25ff      	movs	r5, #255	; 0xff
 8000d06:	e7ac      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000d08:	464a      	mov	r2, r9
 8000d0a:	4688      	mov	r8, r1
 8000d0c:	1ad4      	subs	r4, r2, r3
 8000d0e:	e705      	b.n	8000b1c <__aeabi_fsub+0x60>
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d1c5      	bne.n	8000ca0 <__aeabi_fsub+0x1e4>
 8000d14:	000a      	movs	r2, r1
 8000d16:	28ff      	cmp	r0, #255	; 0xff
 8000d18:	d0c8      	beq.n	8000cac <__aeabi_fsub+0x1f0>
 8000d1a:	0005      	movs	r5, r0
 8000d1c:	464b      	mov	r3, r9
 8000d1e:	e7a0      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d149      	bne.n	8000db8 <__aeabi_fsub+0x2fc>
 8000d24:	464b      	mov	r3, r9
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d077      	beq.n	8000e1a <__aeabi_fsub+0x35e>
 8000d2a:	000a      	movs	r2, r1
 8000d2c:	25ff      	movs	r5, #255	; 0xff
 8000d2e:	e798      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000d30:	2cff      	cmp	r4, #255	; 0xff
 8000d32:	d000      	beq.n	8000d36 <__aeabi_fsub+0x27a>
 8000d34:	e743      	b.n	8000bbe <__aeabi_fsub+0x102>
 8000d36:	e787      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000d38:	000a      	movs	r2, r1
 8000d3a:	24ff      	movs	r4, #255	; 0xff
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	e716      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000d40:	2c00      	cmp	r4, #0
 8000d42:	d115      	bne.n	8000d70 <__aeabi_fsub+0x2b4>
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d157      	bne.n	8000df8 <__aeabi_fsub+0x33c>
 8000d48:	28ff      	cmp	r0, #255	; 0xff
 8000d4a:	d1e6      	bne.n	8000d1a <__aeabi_fsub+0x25e>
 8000d4c:	464b      	mov	r3, r9
 8000d4e:	e77b      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000d50:	2c00      	cmp	r4, #0
 8000d52:	d120      	bne.n	8000d96 <__aeabi_fsub+0x2da>
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d057      	beq.n	8000e08 <__aeabi_fsub+0x34c>
 8000d58:	4649      	mov	r1, r9
 8000d5a:	2900      	cmp	r1, #0
 8000d5c:	d053      	beq.n	8000e06 <__aeabi_fsub+0x34a>
 8000d5e:	444b      	add	r3, r9
 8000d60:	015a      	lsls	r2, r3, #5
 8000d62:	d568      	bpl.n	8000e36 <__aeabi_fsub+0x37a>
 8000d64:	2407      	movs	r4, #7
 8000d66:	4a36      	ldr	r2, [pc, #216]	; (8000e40 <__aeabi_fsub+0x384>)
 8000d68:	401c      	ands	r4, r3
 8000d6a:	2501      	movs	r5, #1
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	e6ea      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000d70:	28ff      	cmp	r0, #255	; 0xff
 8000d72:	d0eb      	beq.n	8000d4c <__aeabi_fsub+0x290>
 8000d74:	2280      	movs	r2, #128	; 0x80
 8000d76:	04d2      	lsls	r2, r2, #19
 8000d78:	4276      	negs	r6, r6
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	2e1b      	cmp	r6, #27
 8000d7e:	dc53      	bgt.n	8000e28 <__aeabi_fsub+0x36c>
 8000d80:	2520      	movs	r5, #32
 8000d82:	1bad      	subs	r5, r5, r6
 8000d84:	001a      	movs	r2, r3
 8000d86:	40ab      	lsls	r3, r5
 8000d88:	40f2      	lsrs	r2, r6
 8000d8a:	1e5c      	subs	r4, r3, #1
 8000d8c:	41a3      	sbcs	r3, r4
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	444b      	add	r3, r9
 8000d92:	0005      	movs	r5, r0
 8000d94:	e721      	b.n	8000bda <__aeabi_fsub+0x11e>
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d0d8      	beq.n	8000d4c <__aeabi_fsub+0x290>
 8000d9a:	4649      	mov	r1, r9
 8000d9c:	2900      	cmp	r1, #0
 8000d9e:	d100      	bne.n	8000da2 <__aeabi_fsub+0x2e6>
 8000da0:	e752      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000da2:	2180      	movs	r1, #128	; 0x80
 8000da4:	03c9      	lsls	r1, r1, #15
 8000da6:	420f      	tst	r7, r1
 8000da8:	d100      	bne.n	8000dac <__aeabi_fsub+0x2f0>
 8000daa:	e74d      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000dac:	4660      	mov	r0, ip
 8000dae:	4208      	tst	r0, r1
 8000db0:	d000      	beq.n	8000db4 <__aeabi_fsub+0x2f8>
 8000db2:	e749      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000db4:	464b      	mov	r3, r9
 8000db6:	e747      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000db8:	4648      	mov	r0, r9
 8000dba:	25ff      	movs	r5, #255	; 0xff
 8000dbc:	2800      	cmp	r0, #0
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_fsub+0x306>
 8000dc0:	e74f      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000dc2:	2280      	movs	r2, #128	; 0x80
 8000dc4:	03d2      	lsls	r2, r2, #15
 8000dc6:	4217      	tst	r7, r2
 8000dc8:	d004      	beq.n	8000dd4 <__aeabi_fsub+0x318>
 8000dca:	4660      	mov	r0, ip
 8000dcc:	4210      	tst	r0, r2
 8000dce:	d101      	bne.n	8000dd4 <__aeabi_fsub+0x318>
 8000dd0:	464b      	mov	r3, r9
 8000dd2:	4688      	mov	r8, r1
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	4641      	mov	r1, r8
 8000dd8:	25ff      	movs	r5, #255	; 0xff
 8000dda:	400a      	ands	r2, r1
 8000ddc:	e741      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000dde:	4648      	mov	r0, r9
 8000de0:	2800      	cmp	r0, #0
 8000de2:	d01f      	beq.n	8000e24 <__aeabi_fsub+0x368>
 8000de4:	1a1a      	subs	r2, r3, r0
 8000de6:	0150      	lsls	r0, r2, #5
 8000de8:	d520      	bpl.n	8000e2c <__aeabi_fsub+0x370>
 8000dea:	464a      	mov	r2, r9
 8000dec:	2407      	movs	r4, #7
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	401c      	ands	r4, r3
 8000df2:	4688      	mov	r8, r1
 8000df4:	2500      	movs	r5, #0
 8000df6:	e6a6      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000df8:	1c74      	adds	r4, r6, #1
 8000dfa:	d0c9      	beq.n	8000d90 <__aeabi_fsub+0x2d4>
 8000dfc:	43f6      	mvns	r6, r6
 8000dfe:	28ff      	cmp	r0, #255	; 0xff
 8000e00:	d1bc      	bne.n	8000d7c <__aeabi_fsub+0x2c0>
 8000e02:	464b      	mov	r3, r9
 8000e04:	e720      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000e06:	4699      	mov	r9, r3
 8000e08:	464b      	mov	r3, r9
 8000e0a:	2500      	movs	r5, #0
 8000e0c:	08db      	lsrs	r3, r3, #3
 8000e0e:	e72b      	b.n	8000c68 <__aeabi_fsub+0x1ac>
 8000e10:	2301      	movs	r3, #1
 8000e12:	e740      	b.n	8000c96 <__aeabi_fsub+0x1da>
 8000e14:	2200      	movs	r2, #0
 8000e16:	2300      	movs	r3, #0
 8000e18:	e6a9      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	03db      	lsls	r3, r3, #15
 8000e20:	24ff      	movs	r4, #255	; 0xff
 8000e22:	e6a4      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000e24:	2500      	movs	r5, #0
 8000e26:	e71c      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000e28:	2301      	movs	r3, #1
 8000e2a:	e7b1      	b.n	8000d90 <__aeabi_fsub+0x2d4>
 8000e2c:	2a00      	cmp	r2, #0
 8000e2e:	d0f1      	beq.n	8000e14 <__aeabi_fsub+0x358>
 8000e30:	0013      	movs	r3, r2
 8000e32:	2500      	movs	r5, #0
 8000e34:	e6fc      	b.n	8000c30 <__aeabi_fsub+0x174>
 8000e36:	2500      	movs	r5, #0
 8000e38:	e6fa      	b.n	8000c30 <__aeabi_fsub+0x174>
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	7dffffff 	.word	0x7dffffff
 8000e40:	fbffffff 	.word	0xfbffffff

08000e44 <__aeabi_f2iz>:
 8000e44:	0241      	lsls	r1, r0, #9
 8000e46:	0042      	lsls	r2, r0, #1
 8000e48:	0fc3      	lsrs	r3, r0, #31
 8000e4a:	0a49      	lsrs	r1, r1, #9
 8000e4c:	0e12      	lsrs	r2, r2, #24
 8000e4e:	2000      	movs	r0, #0
 8000e50:	2a7e      	cmp	r2, #126	; 0x7e
 8000e52:	d90d      	bls.n	8000e70 <__aeabi_f2iz+0x2c>
 8000e54:	2a9d      	cmp	r2, #157	; 0x9d
 8000e56:	d80c      	bhi.n	8000e72 <__aeabi_f2iz+0x2e>
 8000e58:	2080      	movs	r0, #128	; 0x80
 8000e5a:	0400      	lsls	r0, r0, #16
 8000e5c:	4301      	orrs	r1, r0
 8000e5e:	2a95      	cmp	r2, #149	; 0x95
 8000e60:	dc0a      	bgt.n	8000e78 <__aeabi_f2iz+0x34>
 8000e62:	2096      	movs	r0, #150	; 0x96
 8000e64:	1a82      	subs	r2, r0, r2
 8000e66:	40d1      	lsrs	r1, r2
 8000e68:	4248      	negs	r0, r1
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_f2iz+0x2c>
 8000e6e:	0008      	movs	r0, r1
 8000e70:	4770      	bx	lr
 8000e72:	4a03      	ldr	r2, [pc, #12]	; (8000e80 <__aeabi_f2iz+0x3c>)
 8000e74:	1898      	adds	r0, r3, r2
 8000e76:	e7fb      	b.n	8000e70 <__aeabi_f2iz+0x2c>
 8000e78:	3a96      	subs	r2, #150	; 0x96
 8000e7a:	4091      	lsls	r1, r2
 8000e7c:	e7f4      	b.n	8000e68 <__aeabi_f2iz+0x24>
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	7fffffff 	.word	0x7fffffff

08000e84 <__aeabi_ui2f>:
 8000e84:	b570      	push	{r4, r5, r6, lr}
 8000e86:	1e04      	subs	r4, r0, #0
 8000e88:	d034      	beq.n	8000ef4 <__aeabi_ui2f+0x70>
 8000e8a:	f000 fe9f 	bl	8001bcc <__clzsi2>
 8000e8e:	229e      	movs	r2, #158	; 0x9e
 8000e90:	1a12      	subs	r2, r2, r0
 8000e92:	2a96      	cmp	r2, #150	; 0x96
 8000e94:	dc07      	bgt.n	8000ea6 <__aeabi_ui2f+0x22>
 8000e96:	b2d2      	uxtb	r2, r2
 8000e98:	2808      	cmp	r0, #8
 8000e9a:	dd2e      	ble.n	8000efa <__aeabi_ui2f+0x76>
 8000e9c:	3808      	subs	r0, #8
 8000e9e:	4084      	lsls	r4, r0
 8000ea0:	0260      	lsls	r0, r4, #9
 8000ea2:	0a40      	lsrs	r0, r0, #9
 8000ea4:	e021      	b.n	8000eea <__aeabi_ui2f+0x66>
 8000ea6:	2a99      	cmp	r2, #153	; 0x99
 8000ea8:	dd09      	ble.n	8000ebe <__aeabi_ui2f+0x3a>
 8000eaa:	0003      	movs	r3, r0
 8000eac:	0021      	movs	r1, r4
 8000eae:	331b      	adds	r3, #27
 8000eb0:	4099      	lsls	r1, r3
 8000eb2:	1e4b      	subs	r3, r1, #1
 8000eb4:	4199      	sbcs	r1, r3
 8000eb6:	2305      	movs	r3, #5
 8000eb8:	1a1b      	subs	r3, r3, r0
 8000eba:	40dc      	lsrs	r4, r3
 8000ebc:	430c      	orrs	r4, r1
 8000ebe:	2805      	cmp	r0, #5
 8000ec0:	dd01      	ble.n	8000ec6 <__aeabi_ui2f+0x42>
 8000ec2:	1f43      	subs	r3, r0, #5
 8000ec4:	409c      	lsls	r4, r3
 8000ec6:	0023      	movs	r3, r4
 8000ec8:	490d      	ldr	r1, [pc, #52]	; (8000f00 <__aeabi_ui2f+0x7c>)
 8000eca:	400b      	ands	r3, r1
 8000ecc:	0765      	lsls	r5, r4, #29
 8000ece:	d009      	beq.n	8000ee4 <__aeabi_ui2f+0x60>
 8000ed0:	250f      	movs	r5, #15
 8000ed2:	402c      	ands	r4, r5
 8000ed4:	2c04      	cmp	r4, #4
 8000ed6:	d005      	beq.n	8000ee4 <__aeabi_ui2f+0x60>
 8000ed8:	3304      	adds	r3, #4
 8000eda:	015c      	lsls	r4, r3, #5
 8000edc:	d502      	bpl.n	8000ee4 <__aeabi_ui2f+0x60>
 8000ede:	229f      	movs	r2, #159	; 0x9f
 8000ee0:	400b      	ands	r3, r1
 8000ee2:	1a12      	subs	r2, r2, r0
 8000ee4:	019b      	lsls	r3, r3, #6
 8000ee6:	0a58      	lsrs	r0, r3, #9
 8000ee8:	b2d2      	uxtb	r2, r2
 8000eea:	0240      	lsls	r0, r0, #9
 8000eec:	05d2      	lsls	r2, r2, #23
 8000eee:	0a40      	lsrs	r0, r0, #9
 8000ef0:	4310      	orrs	r0, r2
 8000ef2:	bd70      	pop	{r4, r5, r6, pc}
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	e7f7      	b.n	8000eea <__aeabi_ui2f+0x66>
 8000efa:	0260      	lsls	r0, r4, #9
 8000efc:	0a40      	lsrs	r0, r0, #9
 8000efe:	e7f4      	b.n	8000eea <__aeabi_ui2f+0x66>
 8000f00:	fbffffff 	.word	0xfbffffff

08000f04 <__aeabi_ddiv>:
 8000f04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f06:	4657      	mov	r7, sl
 8000f08:	46de      	mov	lr, fp
 8000f0a:	464e      	mov	r6, r9
 8000f0c:	4645      	mov	r5, r8
 8000f0e:	b5e0      	push	{r5, r6, r7, lr}
 8000f10:	4683      	mov	fp, r0
 8000f12:	0007      	movs	r7, r0
 8000f14:	030e      	lsls	r6, r1, #12
 8000f16:	0048      	lsls	r0, r1, #1
 8000f18:	b085      	sub	sp, #20
 8000f1a:	4692      	mov	sl, r2
 8000f1c:	001c      	movs	r4, r3
 8000f1e:	0b36      	lsrs	r6, r6, #12
 8000f20:	0d40      	lsrs	r0, r0, #21
 8000f22:	0fcd      	lsrs	r5, r1, #31
 8000f24:	2800      	cmp	r0, #0
 8000f26:	d100      	bne.n	8000f2a <__aeabi_ddiv+0x26>
 8000f28:	e09d      	b.n	8001066 <__aeabi_ddiv+0x162>
 8000f2a:	4b95      	ldr	r3, [pc, #596]	; (8001180 <__aeabi_ddiv+0x27c>)
 8000f2c:	4298      	cmp	r0, r3
 8000f2e:	d039      	beq.n	8000fa4 <__aeabi_ddiv+0xa0>
 8000f30:	2380      	movs	r3, #128	; 0x80
 8000f32:	00f6      	lsls	r6, r6, #3
 8000f34:	041b      	lsls	r3, r3, #16
 8000f36:	431e      	orrs	r6, r3
 8000f38:	4a92      	ldr	r2, [pc, #584]	; (8001184 <__aeabi_ddiv+0x280>)
 8000f3a:	0f7b      	lsrs	r3, r7, #29
 8000f3c:	4333      	orrs	r3, r6
 8000f3e:	4699      	mov	r9, r3
 8000f40:	4694      	mov	ip, r2
 8000f42:	0003      	movs	r3, r0
 8000f44:	4463      	add	r3, ip
 8000f46:	9300      	str	r3, [sp, #0]
 8000f48:	2300      	movs	r3, #0
 8000f4a:	2600      	movs	r6, #0
 8000f4c:	00ff      	lsls	r7, r7, #3
 8000f4e:	9302      	str	r3, [sp, #8]
 8000f50:	0323      	lsls	r3, r4, #12
 8000f52:	0b1b      	lsrs	r3, r3, #12
 8000f54:	4698      	mov	r8, r3
 8000f56:	0063      	lsls	r3, r4, #1
 8000f58:	0fe4      	lsrs	r4, r4, #31
 8000f5a:	4652      	mov	r2, sl
 8000f5c:	0d5b      	lsrs	r3, r3, #21
 8000f5e:	9401      	str	r4, [sp, #4]
 8000f60:	d100      	bne.n	8000f64 <__aeabi_ddiv+0x60>
 8000f62:	e0b3      	b.n	80010cc <__aeabi_ddiv+0x1c8>
 8000f64:	4986      	ldr	r1, [pc, #536]	; (8001180 <__aeabi_ddiv+0x27c>)
 8000f66:	428b      	cmp	r3, r1
 8000f68:	d100      	bne.n	8000f6c <__aeabi_ddiv+0x68>
 8000f6a:	e09e      	b.n	80010aa <__aeabi_ddiv+0x1a6>
 8000f6c:	4642      	mov	r2, r8
 8000f6e:	00d1      	lsls	r1, r2, #3
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	0412      	lsls	r2, r2, #16
 8000f74:	430a      	orrs	r2, r1
 8000f76:	4651      	mov	r1, sl
 8000f78:	0f49      	lsrs	r1, r1, #29
 8000f7a:	4311      	orrs	r1, r2
 8000f7c:	468b      	mov	fp, r1
 8000f7e:	4981      	ldr	r1, [pc, #516]	; (8001184 <__aeabi_ddiv+0x280>)
 8000f80:	4652      	mov	r2, sl
 8000f82:	468c      	mov	ip, r1
 8000f84:	9900      	ldr	r1, [sp, #0]
 8000f86:	4463      	add	r3, ip
 8000f88:	1acb      	subs	r3, r1, r3
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	00d2      	lsls	r2, r2, #3
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	002b      	movs	r3, r5
 8000f92:	4063      	eors	r3, r4
 8000f94:	469a      	mov	sl, r3
 8000f96:	2e0f      	cmp	r6, #15
 8000f98:	d900      	bls.n	8000f9c <__aeabi_ddiv+0x98>
 8000f9a:	e105      	b.n	80011a8 <__aeabi_ddiv+0x2a4>
 8000f9c:	4b7a      	ldr	r3, [pc, #488]	; (8001188 <__aeabi_ddiv+0x284>)
 8000f9e:	00b6      	lsls	r6, r6, #2
 8000fa0:	599b      	ldr	r3, [r3, r6]
 8000fa2:	469f      	mov	pc, r3
 8000fa4:	465b      	mov	r3, fp
 8000fa6:	4333      	orrs	r3, r6
 8000fa8:	4699      	mov	r9, r3
 8000faa:	d000      	beq.n	8000fae <__aeabi_ddiv+0xaa>
 8000fac:	e0b8      	b.n	8001120 <__aeabi_ddiv+0x21c>
 8000fae:	2302      	movs	r3, #2
 8000fb0:	2608      	movs	r6, #8
 8000fb2:	2700      	movs	r7, #0
 8000fb4:	9000      	str	r0, [sp, #0]
 8000fb6:	9302      	str	r3, [sp, #8]
 8000fb8:	e7ca      	b.n	8000f50 <__aeabi_ddiv+0x4c>
 8000fba:	46cb      	mov	fp, r9
 8000fbc:	003a      	movs	r2, r7
 8000fbe:	9902      	ldr	r1, [sp, #8]
 8000fc0:	9501      	str	r5, [sp, #4]
 8000fc2:	9b01      	ldr	r3, [sp, #4]
 8000fc4:	469a      	mov	sl, r3
 8000fc6:	2902      	cmp	r1, #2
 8000fc8:	d027      	beq.n	800101a <__aeabi_ddiv+0x116>
 8000fca:	2903      	cmp	r1, #3
 8000fcc:	d100      	bne.n	8000fd0 <__aeabi_ddiv+0xcc>
 8000fce:	e280      	b.n	80014d2 <__aeabi_ddiv+0x5ce>
 8000fd0:	2901      	cmp	r1, #1
 8000fd2:	d044      	beq.n	800105e <__aeabi_ddiv+0x15a>
 8000fd4:	496d      	ldr	r1, [pc, #436]	; (800118c <__aeabi_ddiv+0x288>)
 8000fd6:	9b00      	ldr	r3, [sp, #0]
 8000fd8:	468c      	mov	ip, r1
 8000fda:	4463      	add	r3, ip
 8000fdc:	001c      	movs	r4, r3
 8000fde:	2c00      	cmp	r4, #0
 8000fe0:	dd38      	ble.n	8001054 <__aeabi_ddiv+0x150>
 8000fe2:	0753      	lsls	r3, r2, #29
 8000fe4:	d000      	beq.n	8000fe8 <__aeabi_ddiv+0xe4>
 8000fe6:	e213      	b.n	8001410 <__aeabi_ddiv+0x50c>
 8000fe8:	08d2      	lsrs	r2, r2, #3
 8000fea:	465b      	mov	r3, fp
 8000fec:	01db      	lsls	r3, r3, #7
 8000fee:	d509      	bpl.n	8001004 <__aeabi_ddiv+0x100>
 8000ff0:	4659      	mov	r1, fp
 8000ff2:	4b67      	ldr	r3, [pc, #412]	; (8001190 <__aeabi_ddiv+0x28c>)
 8000ff4:	4019      	ands	r1, r3
 8000ff6:	468b      	mov	fp, r1
 8000ff8:	2180      	movs	r1, #128	; 0x80
 8000ffa:	00c9      	lsls	r1, r1, #3
 8000ffc:	468c      	mov	ip, r1
 8000ffe:	9b00      	ldr	r3, [sp, #0]
 8001000:	4463      	add	r3, ip
 8001002:	001c      	movs	r4, r3
 8001004:	4b63      	ldr	r3, [pc, #396]	; (8001194 <__aeabi_ddiv+0x290>)
 8001006:	429c      	cmp	r4, r3
 8001008:	dc07      	bgt.n	800101a <__aeabi_ddiv+0x116>
 800100a:	465b      	mov	r3, fp
 800100c:	0564      	lsls	r4, r4, #21
 800100e:	075f      	lsls	r7, r3, #29
 8001010:	025b      	lsls	r3, r3, #9
 8001012:	4317      	orrs	r7, r2
 8001014:	0b1b      	lsrs	r3, r3, #12
 8001016:	0d62      	lsrs	r2, r4, #21
 8001018:	e002      	b.n	8001020 <__aeabi_ddiv+0x11c>
 800101a:	2300      	movs	r3, #0
 800101c:	2700      	movs	r7, #0
 800101e:	4a58      	ldr	r2, [pc, #352]	; (8001180 <__aeabi_ddiv+0x27c>)
 8001020:	2100      	movs	r1, #0
 8001022:	031b      	lsls	r3, r3, #12
 8001024:	0b1c      	lsrs	r4, r3, #12
 8001026:	0d0b      	lsrs	r3, r1, #20
 8001028:	051b      	lsls	r3, r3, #20
 800102a:	4323      	orrs	r3, r4
 800102c:	0514      	lsls	r4, r2, #20
 800102e:	4a5a      	ldr	r2, [pc, #360]	; (8001198 <__aeabi_ddiv+0x294>)
 8001030:	0038      	movs	r0, r7
 8001032:	4013      	ands	r3, r2
 8001034:	431c      	orrs	r4, r3
 8001036:	4653      	mov	r3, sl
 8001038:	0064      	lsls	r4, r4, #1
 800103a:	07db      	lsls	r3, r3, #31
 800103c:	0864      	lsrs	r4, r4, #1
 800103e:	431c      	orrs	r4, r3
 8001040:	0021      	movs	r1, r4
 8001042:	b005      	add	sp, #20
 8001044:	bc3c      	pop	{r2, r3, r4, r5}
 8001046:	4690      	mov	r8, r2
 8001048:	4699      	mov	r9, r3
 800104a:	46a2      	mov	sl, r4
 800104c:	46ab      	mov	fp, r5
 800104e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001050:	2201      	movs	r2, #1
 8001052:	4252      	negs	r2, r2
 8001054:	2301      	movs	r3, #1
 8001056:	1b1b      	subs	r3, r3, r4
 8001058:	2b38      	cmp	r3, #56	; 0x38
 800105a:	dc00      	bgt.n	800105e <__aeabi_ddiv+0x15a>
 800105c:	e1ad      	b.n	80013ba <__aeabi_ddiv+0x4b6>
 800105e:	2200      	movs	r2, #0
 8001060:	2300      	movs	r3, #0
 8001062:	2700      	movs	r7, #0
 8001064:	e7dc      	b.n	8001020 <__aeabi_ddiv+0x11c>
 8001066:	465b      	mov	r3, fp
 8001068:	4333      	orrs	r3, r6
 800106a:	4699      	mov	r9, r3
 800106c:	d05e      	beq.n	800112c <__aeabi_ddiv+0x228>
 800106e:	2e00      	cmp	r6, #0
 8001070:	d100      	bne.n	8001074 <__aeabi_ddiv+0x170>
 8001072:	e18a      	b.n	800138a <__aeabi_ddiv+0x486>
 8001074:	0030      	movs	r0, r6
 8001076:	f000 fda9 	bl	8001bcc <__clzsi2>
 800107a:	0003      	movs	r3, r0
 800107c:	3b0b      	subs	r3, #11
 800107e:	2b1c      	cmp	r3, #28
 8001080:	dd00      	ble.n	8001084 <__aeabi_ddiv+0x180>
 8001082:	e17b      	b.n	800137c <__aeabi_ddiv+0x478>
 8001084:	221d      	movs	r2, #29
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	465a      	mov	r2, fp
 800108a:	0001      	movs	r1, r0
 800108c:	40da      	lsrs	r2, r3
 800108e:	3908      	subs	r1, #8
 8001090:	408e      	lsls	r6, r1
 8001092:	0013      	movs	r3, r2
 8001094:	465f      	mov	r7, fp
 8001096:	4333      	orrs	r3, r6
 8001098:	4699      	mov	r9, r3
 800109a:	408f      	lsls	r7, r1
 800109c:	4b3f      	ldr	r3, [pc, #252]	; (800119c <__aeabi_ddiv+0x298>)
 800109e:	2600      	movs	r6, #0
 80010a0:	1a1b      	subs	r3, r3, r0
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2300      	movs	r3, #0
 80010a6:	9302      	str	r3, [sp, #8]
 80010a8:	e752      	b.n	8000f50 <__aeabi_ddiv+0x4c>
 80010aa:	4641      	mov	r1, r8
 80010ac:	4653      	mov	r3, sl
 80010ae:	430b      	orrs	r3, r1
 80010b0:	493b      	ldr	r1, [pc, #236]	; (80011a0 <__aeabi_ddiv+0x29c>)
 80010b2:	469b      	mov	fp, r3
 80010b4:	468c      	mov	ip, r1
 80010b6:	9b00      	ldr	r3, [sp, #0]
 80010b8:	4463      	add	r3, ip
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	465b      	mov	r3, fp
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d13b      	bne.n	800113a <__aeabi_ddiv+0x236>
 80010c2:	2302      	movs	r3, #2
 80010c4:	2200      	movs	r2, #0
 80010c6:	431e      	orrs	r6, r3
 80010c8:	2102      	movs	r1, #2
 80010ca:	e761      	b.n	8000f90 <__aeabi_ddiv+0x8c>
 80010cc:	4643      	mov	r3, r8
 80010ce:	4313      	orrs	r3, r2
 80010d0:	469b      	mov	fp, r3
 80010d2:	d037      	beq.n	8001144 <__aeabi_ddiv+0x240>
 80010d4:	4643      	mov	r3, r8
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d100      	bne.n	80010dc <__aeabi_ddiv+0x1d8>
 80010da:	e162      	b.n	80013a2 <__aeabi_ddiv+0x49e>
 80010dc:	4640      	mov	r0, r8
 80010de:	f000 fd75 	bl	8001bcc <__clzsi2>
 80010e2:	0003      	movs	r3, r0
 80010e4:	3b0b      	subs	r3, #11
 80010e6:	2b1c      	cmp	r3, #28
 80010e8:	dd00      	ble.n	80010ec <__aeabi_ddiv+0x1e8>
 80010ea:	e153      	b.n	8001394 <__aeabi_ddiv+0x490>
 80010ec:	0002      	movs	r2, r0
 80010ee:	4641      	mov	r1, r8
 80010f0:	3a08      	subs	r2, #8
 80010f2:	4091      	lsls	r1, r2
 80010f4:	4688      	mov	r8, r1
 80010f6:	211d      	movs	r1, #29
 80010f8:	1acb      	subs	r3, r1, r3
 80010fa:	4651      	mov	r1, sl
 80010fc:	40d9      	lsrs	r1, r3
 80010fe:	000b      	movs	r3, r1
 8001100:	4641      	mov	r1, r8
 8001102:	430b      	orrs	r3, r1
 8001104:	469b      	mov	fp, r3
 8001106:	4653      	mov	r3, sl
 8001108:	4093      	lsls	r3, r2
 800110a:	001a      	movs	r2, r3
 800110c:	9b00      	ldr	r3, [sp, #0]
 800110e:	4925      	ldr	r1, [pc, #148]	; (80011a4 <__aeabi_ddiv+0x2a0>)
 8001110:	469c      	mov	ip, r3
 8001112:	4460      	add	r0, ip
 8001114:	0003      	movs	r3, r0
 8001116:	468c      	mov	ip, r1
 8001118:	4463      	add	r3, ip
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2100      	movs	r1, #0
 800111e:	e737      	b.n	8000f90 <__aeabi_ddiv+0x8c>
 8001120:	2303      	movs	r3, #3
 8001122:	46b1      	mov	r9, r6
 8001124:	9000      	str	r0, [sp, #0]
 8001126:	260c      	movs	r6, #12
 8001128:	9302      	str	r3, [sp, #8]
 800112a:	e711      	b.n	8000f50 <__aeabi_ddiv+0x4c>
 800112c:	2300      	movs	r3, #0
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	3301      	adds	r3, #1
 8001132:	2604      	movs	r6, #4
 8001134:	2700      	movs	r7, #0
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	e70a      	b.n	8000f50 <__aeabi_ddiv+0x4c>
 800113a:	2303      	movs	r3, #3
 800113c:	46c3      	mov	fp, r8
 800113e:	431e      	orrs	r6, r3
 8001140:	2103      	movs	r1, #3
 8001142:	e725      	b.n	8000f90 <__aeabi_ddiv+0x8c>
 8001144:	3301      	adds	r3, #1
 8001146:	431e      	orrs	r6, r3
 8001148:	2200      	movs	r2, #0
 800114a:	2101      	movs	r1, #1
 800114c:	e720      	b.n	8000f90 <__aeabi_ddiv+0x8c>
 800114e:	2300      	movs	r3, #0
 8001150:	469a      	mov	sl, r3
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	2700      	movs	r7, #0
 8001156:	031b      	lsls	r3, r3, #12
 8001158:	4a09      	ldr	r2, [pc, #36]	; (8001180 <__aeabi_ddiv+0x27c>)
 800115a:	e761      	b.n	8001020 <__aeabi_ddiv+0x11c>
 800115c:	2380      	movs	r3, #128	; 0x80
 800115e:	4649      	mov	r1, r9
 8001160:	031b      	lsls	r3, r3, #12
 8001162:	4219      	tst	r1, r3
 8001164:	d100      	bne.n	8001168 <__aeabi_ddiv+0x264>
 8001166:	e0e2      	b.n	800132e <__aeabi_ddiv+0x42a>
 8001168:	4659      	mov	r1, fp
 800116a:	4219      	tst	r1, r3
 800116c:	d000      	beq.n	8001170 <__aeabi_ddiv+0x26c>
 800116e:	e0de      	b.n	800132e <__aeabi_ddiv+0x42a>
 8001170:	430b      	orrs	r3, r1
 8001172:	031b      	lsls	r3, r3, #12
 8001174:	0017      	movs	r7, r2
 8001176:	0b1b      	lsrs	r3, r3, #12
 8001178:	46a2      	mov	sl, r4
 800117a:	4a01      	ldr	r2, [pc, #4]	; (8001180 <__aeabi_ddiv+0x27c>)
 800117c:	e750      	b.n	8001020 <__aeabi_ddiv+0x11c>
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	000007ff 	.word	0x000007ff
 8001184:	fffffc01 	.word	0xfffffc01
 8001188:	0800c5cc 	.word	0x0800c5cc
 800118c:	000003ff 	.word	0x000003ff
 8001190:	feffffff 	.word	0xfeffffff
 8001194:	000007fe 	.word	0x000007fe
 8001198:	800fffff 	.word	0x800fffff
 800119c:	fffffc0d 	.word	0xfffffc0d
 80011a0:	fffff801 	.word	0xfffff801
 80011a4:	000003f3 	.word	0x000003f3
 80011a8:	45d9      	cmp	r9, fp
 80011aa:	d900      	bls.n	80011ae <__aeabi_ddiv+0x2aa>
 80011ac:	e0cb      	b.n	8001346 <__aeabi_ddiv+0x442>
 80011ae:	d100      	bne.n	80011b2 <__aeabi_ddiv+0x2ae>
 80011b0:	e0c6      	b.n	8001340 <__aeabi_ddiv+0x43c>
 80011b2:	003c      	movs	r4, r7
 80011b4:	4648      	mov	r0, r9
 80011b6:	2700      	movs	r7, #0
 80011b8:	9b00      	ldr	r3, [sp, #0]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	465b      	mov	r3, fp
 80011c0:	0e16      	lsrs	r6, r2, #24
 80011c2:	021b      	lsls	r3, r3, #8
 80011c4:	431e      	orrs	r6, r3
 80011c6:	0213      	lsls	r3, r2, #8
 80011c8:	4698      	mov	r8, r3
 80011ca:	0433      	lsls	r3, r6, #16
 80011cc:	0c1b      	lsrs	r3, r3, #16
 80011ce:	4699      	mov	r9, r3
 80011d0:	0c31      	lsrs	r1, r6, #16
 80011d2:	9101      	str	r1, [sp, #4]
 80011d4:	f7ff f826 	bl	8000224 <__aeabi_uidivmod>
 80011d8:	464a      	mov	r2, r9
 80011da:	4342      	muls	r2, r0
 80011dc:	040b      	lsls	r3, r1, #16
 80011de:	0c21      	lsrs	r1, r4, #16
 80011e0:	0005      	movs	r5, r0
 80011e2:	4319      	orrs	r1, r3
 80011e4:	428a      	cmp	r2, r1
 80011e6:	d907      	bls.n	80011f8 <__aeabi_ddiv+0x2f4>
 80011e8:	1989      	adds	r1, r1, r6
 80011ea:	3d01      	subs	r5, #1
 80011ec:	428e      	cmp	r6, r1
 80011ee:	d803      	bhi.n	80011f8 <__aeabi_ddiv+0x2f4>
 80011f0:	428a      	cmp	r2, r1
 80011f2:	d901      	bls.n	80011f8 <__aeabi_ddiv+0x2f4>
 80011f4:	1e85      	subs	r5, r0, #2
 80011f6:	1989      	adds	r1, r1, r6
 80011f8:	1a88      	subs	r0, r1, r2
 80011fa:	9901      	ldr	r1, [sp, #4]
 80011fc:	f7ff f812 	bl	8000224 <__aeabi_uidivmod>
 8001200:	0409      	lsls	r1, r1, #16
 8001202:	468c      	mov	ip, r1
 8001204:	464a      	mov	r2, r9
 8001206:	0421      	lsls	r1, r4, #16
 8001208:	4664      	mov	r4, ip
 800120a:	4342      	muls	r2, r0
 800120c:	0c09      	lsrs	r1, r1, #16
 800120e:	0003      	movs	r3, r0
 8001210:	4321      	orrs	r1, r4
 8001212:	428a      	cmp	r2, r1
 8001214:	d904      	bls.n	8001220 <__aeabi_ddiv+0x31c>
 8001216:	1989      	adds	r1, r1, r6
 8001218:	3b01      	subs	r3, #1
 800121a:	428e      	cmp	r6, r1
 800121c:	d800      	bhi.n	8001220 <__aeabi_ddiv+0x31c>
 800121e:	e0f1      	b.n	8001404 <__aeabi_ddiv+0x500>
 8001220:	042d      	lsls	r5, r5, #16
 8001222:	431d      	orrs	r5, r3
 8001224:	46ab      	mov	fp, r5
 8001226:	4643      	mov	r3, r8
 8001228:	1a89      	subs	r1, r1, r2
 800122a:	4642      	mov	r2, r8
 800122c:	0c28      	lsrs	r0, r5, #16
 800122e:	0412      	lsls	r2, r2, #16
 8001230:	0c1d      	lsrs	r5, r3, #16
 8001232:	465b      	mov	r3, fp
 8001234:	0c14      	lsrs	r4, r2, #16
 8001236:	0022      	movs	r2, r4
 8001238:	041b      	lsls	r3, r3, #16
 800123a:	0c1b      	lsrs	r3, r3, #16
 800123c:	435a      	muls	r2, r3
 800123e:	9403      	str	r4, [sp, #12]
 8001240:	436b      	muls	r3, r5
 8001242:	4344      	muls	r4, r0
 8001244:	9502      	str	r5, [sp, #8]
 8001246:	4368      	muls	r0, r5
 8001248:	191b      	adds	r3, r3, r4
 800124a:	0c15      	lsrs	r5, r2, #16
 800124c:	18eb      	adds	r3, r5, r3
 800124e:	429c      	cmp	r4, r3
 8001250:	d903      	bls.n	800125a <__aeabi_ddiv+0x356>
 8001252:	2480      	movs	r4, #128	; 0x80
 8001254:	0264      	lsls	r4, r4, #9
 8001256:	46a4      	mov	ip, r4
 8001258:	4460      	add	r0, ip
 800125a:	0c1c      	lsrs	r4, r3, #16
 800125c:	0415      	lsls	r5, r2, #16
 800125e:	041b      	lsls	r3, r3, #16
 8001260:	0c2d      	lsrs	r5, r5, #16
 8001262:	1820      	adds	r0, r4, r0
 8001264:	195d      	adds	r5, r3, r5
 8001266:	4281      	cmp	r1, r0
 8001268:	d377      	bcc.n	800135a <__aeabi_ddiv+0x456>
 800126a:	d073      	beq.n	8001354 <__aeabi_ddiv+0x450>
 800126c:	1a0c      	subs	r4, r1, r0
 800126e:	4aa2      	ldr	r2, [pc, #648]	; (80014f8 <__aeabi_ddiv+0x5f4>)
 8001270:	1b7d      	subs	r5, r7, r5
 8001272:	42af      	cmp	r7, r5
 8001274:	41bf      	sbcs	r7, r7
 8001276:	4694      	mov	ip, r2
 8001278:	9b00      	ldr	r3, [sp, #0]
 800127a:	427f      	negs	r7, r7
 800127c:	4463      	add	r3, ip
 800127e:	1be0      	subs	r0, r4, r7
 8001280:	001c      	movs	r4, r3
 8001282:	4286      	cmp	r6, r0
 8001284:	d100      	bne.n	8001288 <__aeabi_ddiv+0x384>
 8001286:	e0db      	b.n	8001440 <__aeabi_ddiv+0x53c>
 8001288:	9901      	ldr	r1, [sp, #4]
 800128a:	f7fe ffcb 	bl	8000224 <__aeabi_uidivmod>
 800128e:	464a      	mov	r2, r9
 8001290:	4342      	muls	r2, r0
 8001292:	040b      	lsls	r3, r1, #16
 8001294:	0c29      	lsrs	r1, r5, #16
 8001296:	0007      	movs	r7, r0
 8001298:	4319      	orrs	r1, r3
 800129a:	428a      	cmp	r2, r1
 800129c:	d907      	bls.n	80012ae <__aeabi_ddiv+0x3aa>
 800129e:	1989      	adds	r1, r1, r6
 80012a0:	3f01      	subs	r7, #1
 80012a2:	428e      	cmp	r6, r1
 80012a4:	d803      	bhi.n	80012ae <__aeabi_ddiv+0x3aa>
 80012a6:	428a      	cmp	r2, r1
 80012a8:	d901      	bls.n	80012ae <__aeabi_ddiv+0x3aa>
 80012aa:	1e87      	subs	r7, r0, #2
 80012ac:	1989      	adds	r1, r1, r6
 80012ae:	1a88      	subs	r0, r1, r2
 80012b0:	9901      	ldr	r1, [sp, #4]
 80012b2:	f7fe ffb7 	bl	8000224 <__aeabi_uidivmod>
 80012b6:	0409      	lsls	r1, r1, #16
 80012b8:	464a      	mov	r2, r9
 80012ba:	4689      	mov	r9, r1
 80012bc:	0429      	lsls	r1, r5, #16
 80012be:	464d      	mov	r5, r9
 80012c0:	4342      	muls	r2, r0
 80012c2:	0c09      	lsrs	r1, r1, #16
 80012c4:	0003      	movs	r3, r0
 80012c6:	4329      	orrs	r1, r5
 80012c8:	428a      	cmp	r2, r1
 80012ca:	d907      	bls.n	80012dc <__aeabi_ddiv+0x3d8>
 80012cc:	1989      	adds	r1, r1, r6
 80012ce:	3b01      	subs	r3, #1
 80012d0:	428e      	cmp	r6, r1
 80012d2:	d803      	bhi.n	80012dc <__aeabi_ddiv+0x3d8>
 80012d4:	428a      	cmp	r2, r1
 80012d6:	d901      	bls.n	80012dc <__aeabi_ddiv+0x3d8>
 80012d8:	1e83      	subs	r3, r0, #2
 80012da:	1989      	adds	r1, r1, r6
 80012dc:	043f      	lsls	r7, r7, #16
 80012de:	1a89      	subs	r1, r1, r2
 80012e0:	003a      	movs	r2, r7
 80012e2:	9f03      	ldr	r7, [sp, #12]
 80012e4:	431a      	orrs	r2, r3
 80012e6:	0038      	movs	r0, r7
 80012e8:	0413      	lsls	r3, r2, #16
 80012ea:	0c1b      	lsrs	r3, r3, #16
 80012ec:	4358      	muls	r0, r3
 80012ee:	4681      	mov	r9, r0
 80012f0:	9802      	ldr	r0, [sp, #8]
 80012f2:	0c15      	lsrs	r5, r2, #16
 80012f4:	436f      	muls	r7, r5
 80012f6:	4343      	muls	r3, r0
 80012f8:	4345      	muls	r5, r0
 80012fa:	4648      	mov	r0, r9
 80012fc:	0c00      	lsrs	r0, r0, #16
 80012fe:	4684      	mov	ip, r0
 8001300:	19db      	adds	r3, r3, r7
 8001302:	4463      	add	r3, ip
 8001304:	429f      	cmp	r7, r3
 8001306:	d903      	bls.n	8001310 <__aeabi_ddiv+0x40c>
 8001308:	2080      	movs	r0, #128	; 0x80
 800130a:	0240      	lsls	r0, r0, #9
 800130c:	4684      	mov	ip, r0
 800130e:	4465      	add	r5, ip
 8001310:	4648      	mov	r0, r9
 8001312:	0c1f      	lsrs	r7, r3, #16
 8001314:	0400      	lsls	r0, r0, #16
 8001316:	041b      	lsls	r3, r3, #16
 8001318:	0c00      	lsrs	r0, r0, #16
 800131a:	197d      	adds	r5, r7, r5
 800131c:	1818      	adds	r0, r3, r0
 800131e:	42a9      	cmp	r1, r5
 8001320:	d200      	bcs.n	8001324 <__aeabi_ddiv+0x420>
 8001322:	e084      	b.n	800142e <__aeabi_ddiv+0x52a>
 8001324:	d100      	bne.n	8001328 <__aeabi_ddiv+0x424>
 8001326:	e07f      	b.n	8001428 <__aeabi_ddiv+0x524>
 8001328:	2301      	movs	r3, #1
 800132a:	431a      	orrs	r2, r3
 800132c:	e657      	b.n	8000fde <__aeabi_ddiv+0xda>
 800132e:	2380      	movs	r3, #128	; 0x80
 8001330:	464a      	mov	r2, r9
 8001332:	031b      	lsls	r3, r3, #12
 8001334:	4313      	orrs	r3, r2
 8001336:	031b      	lsls	r3, r3, #12
 8001338:	0b1b      	lsrs	r3, r3, #12
 800133a:	46aa      	mov	sl, r5
 800133c:	4a6f      	ldr	r2, [pc, #444]	; (80014fc <__aeabi_ddiv+0x5f8>)
 800133e:	e66f      	b.n	8001020 <__aeabi_ddiv+0x11c>
 8001340:	42ba      	cmp	r2, r7
 8001342:	d900      	bls.n	8001346 <__aeabi_ddiv+0x442>
 8001344:	e735      	b.n	80011b2 <__aeabi_ddiv+0x2ae>
 8001346:	464b      	mov	r3, r9
 8001348:	07dc      	lsls	r4, r3, #31
 800134a:	0858      	lsrs	r0, r3, #1
 800134c:	087b      	lsrs	r3, r7, #1
 800134e:	431c      	orrs	r4, r3
 8001350:	07ff      	lsls	r7, r7, #31
 8001352:	e734      	b.n	80011be <__aeabi_ddiv+0x2ba>
 8001354:	2400      	movs	r4, #0
 8001356:	42af      	cmp	r7, r5
 8001358:	d289      	bcs.n	800126e <__aeabi_ddiv+0x36a>
 800135a:	4447      	add	r7, r8
 800135c:	4547      	cmp	r7, r8
 800135e:	41a4      	sbcs	r4, r4
 8001360:	465b      	mov	r3, fp
 8001362:	4264      	negs	r4, r4
 8001364:	19a4      	adds	r4, r4, r6
 8001366:	1864      	adds	r4, r4, r1
 8001368:	3b01      	subs	r3, #1
 800136a:	42a6      	cmp	r6, r4
 800136c:	d21e      	bcs.n	80013ac <__aeabi_ddiv+0x4a8>
 800136e:	42a0      	cmp	r0, r4
 8001370:	d86d      	bhi.n	800144e <__aeabi_ddiv+0x54a>
 8001372:	d100      	bne.n	8001376 <__aeabi_ddiv+0x472>
 8001374:	e0b6      	b.n	80014e4 <__aeabi_ddiv+0x5e0>
 8001376:	1a24      	subs	r4, r4, r0
 8001378:	469b      	mov	fp, r3
 800137a:	e778      	b.n	800126e <__aeabi_ddiv+0x36a>
 800137c:	0003      	movs	r3, r0
 800137e:	465a      	mov	r2, fp
 8001380:	3b28      	subs	r3, #40	; 0x28
 8001382:	409a      	lsls	r2, r3
 8001384:	2700      	movs	r7, #0
 8001386:	4691      	mov	r9, r2
 8001388:	e688      	b.n	800109c <__aeabi_ddiv+0x198>
 800138a:	4658      	mov	r0, fp
 800138c:	f000 fc1e 	bl	8001bcc <__clzsi2>
 8001390:	3020      	adds	r0, #32
 8001392:	e672      	b.n	800107a <__aeabi_ddiv+0x176>
 8001394:	0003      	movs	r3, r0
 8001396:	4652      	mov	r2, sl
 8001398:	3b28      	subs	r3, #40	; 0x28
 800139a:	409a      	lsls	r2, r3
 800139c:	4693      	mov	fp, r2
 800139e:	2200      	movs	r2, #0
 80013a0:	e6b4      	b.n	800110c <__aeabi_ddiv+0x208>
 80013a2:	4650      	mov	r0, sl
 80013a4:	f000 fc12 	bl	8001bcc <__clzsi2>
 80013a8:	3020      	adds	r0, #32
 80013aa:	e69a      	b.n	80010e2 <__aeabi_ddiv+0x1de>
 80013ac:	42a6      	cmp	r6, r4
 80013ae:	d1e2      	bne.n	8001376 <__aeabi_ddiv+0x472>
 80013b0:	45b8      	cmp	r8, r7
 80013b2:	d9dc      	bls.n	800136e <__aeabi_ddiv+0x46a>
 80013b4:	1a34      	subs	r4, r6, r0
 80013b6:	469b      	mov	fp, r3
 80013b8:	e759      	b.n	800126e <__aeabi_ddiv+0x36a>
 80013ba:	2b1f      	cmp	r3, #31
 80013bc:	dc65      	bgt.n	800148a <__aeabi_ddiv+0x586>
 80013be:	4c50      	ldr	r4, [pc, #320]	; (8001500 <__aeabi_ddiv+0x5fc>)
 80013c0:	9900      	ldr	r1, [sp, #0]
 80013c2:	46a4      	mov	ip, r4
 80013c4:	465c      	mov	r4, fp
 80013c6:	4461      	add	r1, ip
 80013c8:	0008      	movs	r0, r1
 80013ca:	408c      	lsls	r4, r1
 80013cc:	0011      	movs	r1, r2
 80013ce:	4082      	lsls	r2, r0
 80013d0:	40d9      	lsrs	r1, r3
 80013d2:	1e50      	subs	r0, r2, #1
 80013d4:	4182      	sbcs	r2, r0
 80013d6:	430c      	orrs	r4, r1
 80013d8:	4314      	orrs	r4, r2
 80013da:	465a      	mov	r2, fp
 80013dc:	40da      	lsrs	r2, r3
 80013de:	0013      	movs	r3, r2
 80013e0:	0762      	lsls	r2, r4, #29
 80013e2:	d009      	beq.n	80013f8 <__aeabi_ddiv+0x4f4>
 80013e4:	220f      	movs	r2, #15
 80013e6:	4022      	ands	r2, r4
 80013e8:	2a04      	cmp	r2, #4
 80013ea:	d005      	beq.n	80013f8 <__aeabi_ddiv+0x4f4>
 80013ec:	0022      	movs	r2, r4
 80013ee:	1d14      	adds	r4, r2, #4
 80013f0:	4294      	cmp	r4, r2
 80013f2:	4189      	sbcs	r1, r1
 80013f4:	4249      	negs	r1, r1
 80013f6:	185b      	adds	r3, r3, r1
 80013f8:	021a      	lsls	r2, r3, #8
 80013fa:	d562      	bpl.n	80014c2 <__aeabi_ddiv+0x5be>
 80013fc:	2201      	movs	r2, #1
 80013fe:	2300      	movs	r3, #0
 8001400:	2700      	movs	r7, #0
 8001402:	e60d      	b.n	8001020 <__aeabi_ddiv+0x11c>
 8001404:	428a      	cmp	r2, r1
 8001406:	d800      	bhi.n	800140a <__aeabi_ddiv+0x506>
 8001408:	e70a      	b.n	8001220 <__aeabi_ddiv+0x31c>
 800140a:	1e83      	subs	r3, r0, #2
 800140c:	1989      	adds	r1, r1, r6
 800140e:	e707      	b.n	8001220 <__aeabi_ddiv+0x31c>
 8001410:	230f      	movs	r3, #15
 8001412:	4013      	ands	r3, r2
 8001414:	2b04      	cmp	r3, #4
 8001416:	d100      	bne.n	800141a <__aeabi_ddiv+0x516>
 8001418:	e5e6      	b.n	8000fe8 <__aeabi_ddiv+0xe4>
 800141a:	1d17      	adds	r7, r2, #4
 800141c:	4297      	cmp	r7, r2
 800141e:	4192      	sbcs	r2, r2
 8001420:	4253      	negs	r3, r2
 8001422:	449b      	add	fp, r3
 8001424:	08fa      	lsrs	r2, r7, #3
 8001426:	e5e0      	b.n	8000fea <__aeabi_ddiv+0xe6>
 8001428:	2800      	cmp	r0, #0
 800142a:	d100      	bne.n	800142e <__aeabi_ddiv+0x52a>
 800142c:	e5d7      	b.n	8000fde <__aeabi_ddiv+0xda>
 800142e:	1871      	adds	r1, r6, r1
 8001430:	1e53      	subs	r3, r2, #1
 8001432:	42b1      	cmp	r1, r6
 8001434:	d327      	bcc.n	8001486 <__aeabi_ddiv+0x582>
 8001436:	42a9      	cmp	r1, r5
 8001438:	d315      	bcc.n	8001466 <__aeabi_ddiv+0x562>
 800143a:	d058      	beq.n	80014ee <__aeabi_ddiv+0x5ea>
 800143c:	001a      	movs	r2, r3
 800143e:	e773      	b.n	8001328 <__aeabi_ddiv+0x424>
 8001440:	2b00      	cmp	r3, #0
 8001442:	dc00      	bgt.n	8001446 <__aeabi_ddiv+0x542>
 8001444:	e604      	b.n	8001050 <__aeabi_ddiv+0x14c>
 8001446:	2301      	movs	r3, #1
 8001448:	2200      	movs	r2, #0
 800144a:	449b      	add	fp, r3
 800144c:	e5cd      	b.n	8000fea <__aeabi_ddiv+0xe6>
 800144e:	2302      	movs	r3, #2
 8001450:	4447      	add	r7, r8
 8001452:	4547      	cmp	r7, r8
 8001454:	4189      	sbcs	r1, r1
 8001456:	425b      	negs	r3, r3
 8001458:	469c      	mov	ip, r3
 800145a:	4249      	negs	r1, r1
 800145c:	1989      	adds	r1, r1, r6
 800145e:	190c      	adds	r4, r1, r4
 8001460:	44e3      	add	fp, ip
 8001462:	1a24      	subs	r4, r4, r0
 8001464:	e703      	b.n	800126e <__aeabi_ddiv+0x36a>
 8001466:	4643      	mov	r3, r8
 8001468:	005f      	lsls	r7, r3, #1
 800146a:	4547      	cmp	r7, r8
 800146c:	419b      	sbcs	r3, r3
 800146e:	46b8      	mov	r8, r7
 8001470:	425b      	negs	r3, r3
 8001472:	199e      	adds	r6, r3, r6
 8001474:	3a02      	subs	r2, #2
 8001476:	1989      	adds	r1, r1, r6
 8001478:	42a9      	cmp	r1, r5
 800147a:	d000      	beq.n	800147e <__aeabi_ddiv+0x57a>
 800147c:	e754      	b.n	8001328 <__aeabi_ddiv+0x424>
 800147e:	4540      	cmp	r0, r8
 8001480:	d000      	beq.n	8001484 <__aeabi_ddiv+0x580>
 8001482:	e751      	b.n	8001328 <__aeabi_ddiv+0x424>
 8001484:	e5ab      	b.n	8000fde <__aeabi_ddiv+0xda>
 8001486:	001a      	movs	r2, r3
 8001488:	e7f6      	b.n	8001478 <__aeabi_ddiv+0x574>
 800148a:	211f      	movs	r1, #31
 800148c:	465f      	mov	r7, fp
 800148e:	4249      	negs	r1, r1
 8001490:	1b0c      	subs	r4, r1, r4
 8001492:	40e7      	lsrs	r7, r4
 8001494:	2b20      	cmp	r3, #32
 8001496:	d007      	beq.n	80014a8 <__aeabi_ddiv+0x5a4>
 8001498:	491a      	ldr	r1, [pc, #104]	; (8001504 <__aeabi_ddiv+0x600>)
 800149a:	9b00      	ldr	r3, [sp, #0]
 800149c:	468c      	mov	ip, r1
 800149e:	4463      	add	r3, ip
 80014a0:	0018      	movs	r0, r3
 80014a2:	465b      	mov	r3, fp
 80014a4:	4083      	lsls	r3, r0
 80014a6:	431a      	orrs	r2, r3
 80014a8:	1e50      	subs	r0, r2, #1
 80014aa:	4182      	sbcs	r2, r0
 80014ac:	433a      	orrs	r2, r7
 80014ae:	2707      	movs	r7, #7
 80014b0:	2300      	movs	r3, #0
 80014b2:	4017      	ands	r7, r2
 80014b4:	d009      	beq.n	80014ca <__aeabi_ddiv+0x5c6>
 80014b6:	210f      	movs	r1, #15
 80014b8:	2300      	movs	r3, #0
 80014ba:	4011      	ands	r1, r2
 80014bc:	0014      	movs	r4, r2
 80014be:	2904      	cmp	r1, #4
 80014c0:	d195      	bne.n	80013ee <__aeabi_ddiv+0x4ea>
 80014c2:	0022      	movs	r2, r4
 80014c4:	075f      	lsls	r7, r3, #29
 80014c6:	025b      	lsls	r3, r3, #9
 80014c8:	0b1b      	lsrs	r3, r3, #12
 80014ca:	08d2      	lsrs	r2, r2, #3
 80014cc:	4317      	orrs	r7, r2
 80014ce:	2200      	movs	r2, #0
 80014d0:	e5a6      	b.n	8001020 <__aeabi_ddiv+0x11c>
 80014d2:	2380      	movs	r3, #128	; 0x80
 80014d4:	4659      	mov	r1, fp
 80014d6:	031b      	lsls	r3, r3, #12
 80014d8:	430b      	orrs	r3, r1
 80014da:	031b      	lsls	r3, r3, #12
 80014dc:	0017      	movs	r7, r2
 80014de:	0b1b      	lsrs	r3, r3, #12
 80014e0:	4a06      	ldr	r2, [pc, #24]	; (80014fc <__aeabi_ddiv+0x5f8>)
 80014e2:	e59d      	b.n	8001020 <__aeabi_ddiv+0x11c>
 80014e4:	42bd      	cmp	r5, r7
 80014e6:	d8b2      	bhi.n	800144e <__aeabi_ddiv+0x54a>
 80014e8:	469b      	mov	fp, r3
 80014ea:	2400      	movs	r4, #0
 80014ec:	e6bf      	b.n	800126e <__aeabi_ddiv+0x36a>
 80014ee:	4580      	cmp	r8, r0
 80014f0:	d3b9      	bcc.n	8001466 <__aeabi_ddiv+0x562>
 80014f2:	001a      	movs	r2, r3
 80014f4:	e7c3      	b.n	800147e <__aeabi_ddiv+0x57a>
 80014f6:	46c0      	nop			; (mov r8, r8)
 80014f8:	000003ff 	.word	0x000003ff
 80014fc:	000007ff 	.word	0x000007ff
 8001500:	0000041e 	.word	0x0000041e
 8001504:	0000043e 	.word	0x0000043e

08001508 <__aeabi_dmul>:
 8001508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800150a:	4657      	mov	r7, sl
 800150c:	46de      	mov	lr, fp
 800150e:	464e      	mov	r6, r9
 8001510:	4645      	mov	r5, r8
 8001512:	b5e0      	push	{r5, r6, r7, lr}
 8001514:	4683      	mov	fp, r0
 8001516:	0006      	movs	r6, r0
 8001518:	030f      	lsls	r7, r1, #12
 800151a:	0048      	lsls	r0, r1, #1
 800151c:	b087      	sub	sp, #28
 800151e:	4692      	mov	sl, r2
 8001520:	001d      	movs	r5, r3
 8001522:	0b3f      	lsrs	r7, r7, #12
 8001524:	0d40      	lsrs	r0, r0, #21
 8001526:	0fcc      	lsrs	r4, r1, #31
 8001528:	2800      	cmp	r0, #0
 800152a:	d100      	bne.n	800152e <__aeabi_dmul+0x26>
 800152c:	e06f      	b.n	800160e <__aeabi_dmul+0x106>
 800152e:	4bde      	ldr	r3, [pc, #888]	; (80018a8 <__aeabi_dmul+0x3a0>)
 8001530:	4298      	cmp	r0, r3
 8001532:	d038      	beq.n	80015a6 <__aeabi_dmul+0x9e>
 8001534:	2380      	movs	r3, #128	; 0x80
 8001536:	00ff      	lsls	r7, r7, #3
 8001538:	041b      	lsls	r3, r3, #16
 800153a:	431f      	orrs	r7, r3
 800153c:	0f73      	lsrs	r3, r6, #29
 800153e:	433b      	orrs	r3, r7
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	4bda      	ldr	r3, [pc, #872]	; (80018ac <__aeabi_dmul+0x3a4>)
 8001544:	2700      	movs	r7, #0
 8001546:	4699      	mov	r9, r3
 8001548:	2300      	movs	r3, #0
 800154a:	469b      	mov	fp, r3
 800154c:	00f6      	lsls	r6, r6, #3
 800154e:	4481      	add	r9, r0
 8001550:	032b      	lsls	r3, r5, #12
 8001552:	0069      	lsls	r1, r5, #1
 8001554:	0b1b      	lsrs	r3, r3, #12
 8001556:	4652      	mov	r2, sl
 8001558:	4698      	mov	r8, r3
 800155a:	0d49      	lsrs	r1, r1, #21
 800155c:	0fed      	lsrs	r5, r5, #31
 800155e:	2900      	cmp	r1, #0
 8001560:	d100      	bne.n	8001564 <__aeabi_dmul+0x5c>
 8001562:	e085      	b.n	8001670 <__aeabi_dmul+0x168>
 8001564:	4bd0      	ldr	r3, [pc, #832]	; (80018a8 <__aeabi_dmul+0x3a0>)
 8001566:	4299      	cmp	r1, r3
 8001568:	d100      	bne.n	800156c <__aeabi_dmul+0x64>
 800156a:	e073      	b.n	8001654 <__aeabi_dmul+0x14c>
 800156c:	4643      	mov	r3, r8
 800156e:	00da      	lsls	r2, r3, #3
 8001570:	2380      	movs	r3, #128	; 0x80
 8001572:	041b      	lsls	r3, r3, #16
 8001574:	4313      	orrs	r3, r2
 8001576:	4652      	mov	r2, sl
 8001578:	48cc      	ldr	r0, [pc, #816]	; (80018ac <__aeabi_dmul+0x3a4>)
 800157a:	0f52      	lsrs	r2, r2, #29
 800157c:	4684      	mov	ip, r0
 800157e:	4313      	orrs	r3, r2
 8001580:	4652      	mov	r2, sl
 8001582:	2000      	movs	r0, #0
 8001584:	4461      	add	r1, ip
 8001586:	00d2      	lsls	r2, r2, #3
 8001588:	4489      	add	r9, r1
 800158a:	0021      	movs	r1, r4
 800158c:	4069      	eors	r1, r5
 800158e:	9100      	str	r1, [sp, #0]
 8001590:	468c      	mov	ip, r1
 8001592:	2101      	movs	r1, #1
 8001594:	4449      	add	r1, r9
 8001596:	468a      	mov	sl, r1
 8001598:	2f0f      	cmp	r7, #15
 800159a:	d900      	bls.n	800159e <__aeabi_dmul+0x96>
 800159c:	e090      	b.n	80016c0 <__aeabi_dmul+0x1b8>
 800159e:	49c4      	ldr	r1, [pc, #784]	; (80018b0 <__aeabi_dmul+0x3a8>)
 80015a0:	00bf      	lsls	r7, r7, #2
 80015a2:	59cf      	ldr	r7, [r1, r7]
 80015a4:	46bf      	mov	pc, r7
 80015a6:	465b      	mov	r3, fp
 80015a8:	433b      	orrs	r3, r7
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	d000      	beq.n	80015b0 <__aeabi_dmul+0xa8>
 80015ae:	e16a      	b.n	8001886 <__aeabi_dmul+0x37e>
 80015b0:	2302      	movs	r3, #2
 80015b2:	2708      	movs	r7, #8
 80015b4:	2600      	movs	r6, #0
 80015b6:	4681      	mov	r9, r0
 80015b8:	469b      	mov	fp, r3
 80015ba:	e7c9      	b.n	8001550 <__aeabi_dmul+0x48>
 80015bc:	0032      	movs	r2, r6
 80015be:	4658      	mov	r0, fp
 80015c0:	9b01      	ldr	r3, [sp, #4]
 80015c2:	4661      	mov	r1, ip
 80015c4:	9100      	str	r1, [sp, #0]
 80015c6:	2802      	cmp	r0, #2
 80015c8:	d100      	bne.n	80015cc <__aeabi_dmul+0xc4>
 80015ca:	e075      	b.n	80016b8 <__aeabi_dmul+0x1b0>
 80015cc:	2803      	cmp	r0, #3
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dmul+0xca>
 80015d0:	e1fe      	b.n	80019d0 <__aeabi_dmul+0x4c8>
 80015d2:	2801      	cmp	r0, #1
 80015d4:	d000      	beq.n	80015d8 <__aeabi_dmul+0xd0>
 80015d6:	e12c      	b.n	8001832 <__aeabi_dmul+0x32a>
 80015d8:	2300      	movs	r3, #0
 80015da:	2700      	movs	r7, #0
 80015dc:	2600      	movs	r6, #0
 80015de:	2500      	movs	r5, #0
 80015e0:	033f      	lsls	r7, r7, #12
 80015e2:	0d2a      	lsrs	r2, r5, #20
 80015e4:	0b3f      	lsrs	r7, r7, #12
 80015e6:	48b3      	ldr	r0, [pc, #716]	; (80018b4 <__aeabi_dmul+0x3ac>)
 80015e8:	0512      	lsls	r2, r2, #20
 80015ea:	433a      	orrs	r2, r7
 80015ec:	4002      	ands	r2, r0
 80015ee:	051b      	lsls	r3, r3, #20
 80015f0:	4313      	orrs	r3, r2
 80015f2:	9a00      	ldr	r2, [sp, #0]
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	07d1      	lsls	r1, r2, #31
 80015f8:	085b      	lsrs	r3, r3, #1
 80015fa:	430b      	orrs	r3, r1
 80015fc:	0030      	movs	r0, r6
 80015fe:	0019      	movs	r1, r3
 8001600:	b007      	add	sp, #28
 8001602:	bc3c      	pop	{r2, r3, r4, r5}
 8001604:	4690      	mov	r8, r2
 8001606:	4699      	mov	r9, r3
 8001608:	46a2      	mov	sl, r4
 800160a:	46ab      	mov	fp, r5
 800160c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800160e:	465b      	mov	r3, fp
 8001610:	433b      	orrs	r3, r7
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	d100      	bne.n	8001618 <__aeabi_dmul+0x110>
 8001616:	e12f      	b.n	8001878 <__aeabi_dmul+0x370>
 8001618:	2f00      	cmp	r7, #0
 800161a:	d100      	bne.n	800161e <__aeabi_dmul+0x116>
 800161c:	e1a5      	b.n	800196a <__aeabi_dmul+0x462>
 800161e:	0038      	movs	r0, r7
 8001620:	f000 fad4 	bl	8001bcc <__clzsi2>
 8001624:	0003      	movs	r3, r0
 8001626:	3b0b      	subs	r3, #11
 8001628:	2b1c      	cmp	r3, #28
 800162a:	dd00      	ble.n	800162e <__aeabi_dmul+0x126>
 800162c:	e196      	b.n	800195c <__aeabi_dmul+0x454>
 800162e:	221d      	movs	r2, #29
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	465a      	mov	r2, fp
 8001634:	0001      	movs	r1, r0
 8001636:	40da      	lsrs	r2, r3
 8001638:	465e      	mov	r6, fp
 800163a:	3908      	subs	r1, #8
 800163c:	408f      	lsls	r7, r1
 800163e:	0013      	movs	r3, r2
 8001640:	408e      	lsls	r6, r1
 8001642:	433b      	orrs	r3, r7
 8001644:	9301      	str	r3, [sp, #4]
 8001646:	4b9c      	ldr	r3, [pc, #624]	; (80018b8 <__aeabi_dmul+0x3b0>)
 8001648:	2700      	movs	r7, #0
 800164a:	1a1b      	subs	r3, r3, r0
 800164c:	4699      	mov	r9, r3
 800164e:	2300      	movs	r3, #0
 8001650:	469b      	mov	fp, r3
 8001652:	e77d      	b.n	8001550 <__aeabi_dmul+0x48>
 8001654:	4641      	mov	r1, r8
 8001656:	4653      	mov	r3, sl
 8001658:	430b      	orrs	r3, r1
 800165a:	4993      	ldr	r1, [pc, #588]	; (80018a8 <__aeabi_dmul+0x3a0>)
 800165c:	468c      	mov	ip, r1
 800165e:	44e1      	add	r9, ip
 8001660:	2b00      	cmp	r3, #0
 8001662:	d000      	beq.n	8001666 <__aeabi_dmul+0x15e>
 8001664:	e11a      	b.n	800189c <__aeabi_dmul+0x394>
 8001666:	2202      	movs	r2, #2
 8001668:	2002      	movs	r0, #2
 800166a:	4317      	orrs	r7, r2
 800166c:	2200      	movs	r2, #0
 800166e:	e78c      	b.n	800158a <__aeabi_dmul+0x82>
 8001670:	4313      	orrs	r3, r2
 8001672:	d100      	bne.n	8001676 <__aeabi_dmul+0x16e>
 8001674:	e10d      	b.n	8001892 <__aeabi_dmul+0x38a>
 8001676:	4643      	mov	r3, r8
 8001678:	2b00      	cmp	r3, #0
 800167a:	d100      	bne.n	800167e <__aeabi_dmul+0x176>
 800167c:	e181      	b.n	8001982 <__aeabi_dmul+0x47a>
 800167e:	4640      	mov	r0, r8
 8001680:	f000 faa4 	bl	8001bcc <__clzsi2>
 8001684:	0002      	movs	r2, r0
 8001686:	3a0b      	subs	r2, #11
 8001688:	2a1c      	cmp	r2, #28
 800168a:	dd00      	ble.n	800168e <__aeabi_dmul+0x186>
 800168c:	e172      	b.n	8001974 <__aeabi_dmul+0x46c>
 800168e:	0001      	movs	r1, r0
 8001690:	4643      	mov	r3, r8
 8001692:	3908      	subs	r1, #8
 8001694:	408b      	lsls	r3, r1
 8001696:	4698      	mov	r8, r3
 8001698:	231d      	movs	r3, #29
 800169a:	1a9a      	subs	r2, r3, r2
 800169c:	4653      	mov	r3, sl
 800169e:	40d3      	lsrs	r3, r2
 80016a0:	001a      	movs	r2, r3
 80016a2:	4643      	mov	r3, r8
 80016a4:	4313      	orrs	r3, r2
 80016a6:	4652      	mov	r2, sl
 80016a8:	408a      	lsls	r2, r1
 80016aa:	4649      	mov	r1, r9
 80016ac:	1a08      	subs	r0, r1, r0
 80016ae:	4982      	ldr	r1, [pc, #520]	; (80018b8 <__aeabi_dmul+0x3b0>)
 80016b0:	4689      	mov	r9, r1
 80016b2:	4481      	add	r9, r0
 80016b4:	2000      	movs	r0, #0
 80016b6:	e768      	b.n	800158a <__aeabi_dmul+0x82>
 80016b8:	4b7b      	ldr	r3, [pc, #492]	; (80018a8 <__aeabi_dmul+0x3a0>)
 80016ba:	2700      	movs	r7, #0
 80016bc:	2600      	movs	r6, #0
 80016be:	e78e      	b.n	80015de <__aeabi_dmul+0xd6>
 80016c0:	0c14      	lsrs	r4, r2, #16
 80016c2:	0412      	lsls	r2, r2, #16
 80016c4:	0c12      	lsrs	r2, r2, #16
 80016c6:	0011      	movs	r1, r2
 80016c8:	0c37      	lsrs	r7, r6, #16
 80016ca:	0436      	lsls	r6, r6, #16
 80016cc:	0c35      	lsrs	r5, r6, #16
 80016ce:	4379      	muls	r1, r7
 80016d0:	0028      	movs	r0, r5
 80016d2:	468c      	mov	ip, r1
 80016d4:	002e      	movs	r6, r5
 80016d6:	4360      	muls	r0, r4
 80016d8:	4460      	add	r0, ip
 80016da:	4683      	mov	fp, r0
 80016dc:	4356      	muls	r6, r2
 80016de:	0021      	movs	r1, r4
 80016e0:	0c30      	lsrs	r0, r6, #16
 80016e2:	4680      	mov	r8, r0
 80016e4:	4658      	mov	r0, fp
 80016e6:	4379      	muls	r1, r7
 80016e8:	4440      	add	r0, r8
 80016ea:	9102      	str	r1, [sp, #8]
 80016ec:	4584      	cmp	ip, r0
 80016ee:	d906      	bls.n	80016fe <__aeabi_dmul+0x1f6>
 80016f0:	4688      	mov	r8, r1
 80016f2:	2180      	movs	r1, #128	; 0x80
 80016f4:	0249      	lsls	r1, r1, #9
 80016f6:	468c      	mov	ip, r1
 80016f8:	44e0      	add	r8, ip
 80016fa:	4641      	mov	r1, r8
 80016fc:	9102      	str	r1, [sp, #8]
 80016fe:	0436      	lsls	r6, r6, #16
 8001700:	0c01      	lsrs	r1, r0, #16
 8001702:	0c36      	lsrs	r6, r6, #16
 8001704:	0400      	lsls	r0, r0, #16
 8001706:	468b      	mov	fp, r1
 8001708:	1981      	adds	r1, r0, r6
 800170a:	0c1e      	lsrs	r6, r3, #16
 800170c:	041b      	lsls	r3, r3, #16
 800170e:	0c1b      	lsrs	r3, r3, #16
 8001710:	9103      	str	r1, [sp, #12]
 8001712:	0019      	movs	r1, r3
 8001714:	4379      	muls	r1, r7
 8001716:	468c      	mov	ip, r1
 8001718:	0028      	movs	r0, r5
 800171a:	4375      	muls	r5, r6
 800171c:	4465      	add	r5, ip
 800171e:	46a8      	mov	r8, r5
 8001720:	4358      	muls	r0, r3
 8001722:	0c05      	lsrs	r5, r0, #16
 8001724:	4445      	add	r5, r8
 8001726:	4377      	muls	r7, r6
 8001728:	42a9      	cmp	r1, r5
 800172a:	d903      	bls.n	8001734 <__aeabi_dmul+0x22c>
 800172c:	2180      	movs	r1, #128	; 0x80
 800172e:	0249      	lsls	r1, r1, #9
 8001730:	468c      	mov	ip, r1
 8001732:	4467      	add	r7, ip
 8001734:	0c29      	lsrs	r1, r5, #16
 8001736:	468c      	mov	ip, r1
 8001738:	0039      	movs	r1, r7
 800173a:	0400      	lsls	r0, r0, #16
 800173c:	0c00      	lsrs	r0, r0, #16
 800173e:	042d      	lsls	r5, r5, #16
 8001740:	182d      	adds	r5, r5, r0
 8001742:	4461      	add	r1, ip
 8001744:	44ab      	add	fp, r5
 8001746:	9105      	str	r1, [sp, #20]
 8001748:	4659      	mov	r1, fp
 800174a:	9104      	str	r1, [sp, #16]
 800174c:	9901      	ldr	r1, [sp, #4]
 800174e:	040f      	lsls	r7, r1, #16
 8001750:	0c3f      	lsrs	r7, r7, #16
 8001752:	0c08      	lsrs	r0, r1, #16
 8001754:	0039      	movs	r1, r7
 8001756:	4351      	muls	r1, r2
 8001758:	4342      	muls	r2, r0
 800175a:	4690      	mov	r8, r2
 800175c:	0002      	movs	r2, r0
 800175e:	468c      	mov	ip, r1
 8001760:	0c09      	lsrs	r1, r1, #16
 8001762:	468b      	mov	fp, r1
 8001764:	4362      	muls	r2, r4
 8001766:	437c      	muls	r4, r7
 8001768:	4444      	add	r4, r8
 800176a:	445c      	add	r4, fp
 800176c:	45a0      	cmp	r8, r4
 800176e:	d903      	bls.n	8001778 <__aeabi_dmul+0x270>
 8001770:	2180      	movs	r1, #128	; 0x80
 8001772:	0249      	lsls	r1, r1, #9
 8001774:	4688      	mov	r8, r1
 8001776:	4442      	add	r2, r8
 8001778:	0c21      	lsrs	r1, r4, #16
 800177a:	4688      	mov	r8, r1
 800177c:	4661      	mov	r1, ip
 800177e:	0409      	lsls	r1, r1, #16
 8001780:	0c09      	lsrs	r1, r1, #16
 8001782:	468c      	mov	ip, r1
 8001784:	0039      	movs	r1, r7
 8001786:	4359      	muls	r1, r3
 8001788:	4343      	muls	r3, r0
 800178a:	4370      	muls	r0, r6
 800178c:	437e      	muls	r6, r7
 800178e:	0c0f      	lsrs	r7, r1, #16
 8001790:	18f6      	adds	r6, r6, r3
 8001792:	0424      	lsls	r4, r4, #16
 8001794:	19be      	adds	r6, r7, r6
 8001796:	4464      	add	r4, ip
 8001798:	4442      	add	r2, r8
 800179a:	468c      	mov	ip, r1
 800179c:	42b3      	cmp	r3, r6
 800179e:	d903      	bls.n	80017a8 <__aeabi_dmul+0x2a0>
 80017a0:	2380      	movs	r3, #128	; 0x80
 80017a2:	025b      	lsls	r3, r3, #9
 80017a4:	4698      	mov	r8, r3
 80017a6:	4440      	add	r0, r8
 80017a8:	9b02      	ldr	r3, [sp, #8]
 80017aa:	4661      	mov	r1, ip
 80017ac:	4698      	mov	r8, r3
 80017ae:	9b04      	ldr	r3, [sp, #16]
 80017b0:	0437      	lsls	r7, r6, #16
 80017b2:	4443      	add	r3, r8
 80017b4:	469b      	mov	fp, r3
 80017b6:	45ab      	cmp	fp, r5
 80017b8:	41ad      	sbcs	r5, r5
 80017ba:	426b      	negs	r3, r5
 80017bc:	040d      	lsls	r5, r1, #16
 80017be:	9905      	ldr	r1, [sp, #20]
 80017c0:	0c2d      	lsrs	r5, r5, #16
 80017c2:	468c      	mov	ip, r1
 80017c4:	197f      	adds	r7, r7, r5
 80017c6:	4467      	add	r7, ip
 80017c8:	18fd      	adds	r5, r7, r3
 80017ca:	46a8      	mov	r8, r5
 80017cc:	465d      	mov	r5, fp
 80017ce:	192d      	adds	r5, r5, r4
 80017d0:	42a5      	cmp	r5, r4
 80017d2:	41a4      	sbcs	r4, r4
 80017d4:	4693      	mov	fp, r2
 80017d6:	4264      	negs	r4, r4
 80017d8:	46a4      	mov	ip, r4
 80017da:	44c3      	add	fp, r8
 80017dc:	44dc      	add	ip, fp
 80017de:	428f      	cmp	r7, r1
 80017e0:	41bf      	sbcs	r7, r7
 80017e2:	4598      	cmp	r8, r3
 80017e4:	419b      	sbcs	r3, r3
 80017e6:	4593      	cmp	fp, r2
 80017e8:	4192      	sbcs	r2, r2
 80017ea:	45a4      	cmp	ip, r4
 80017ec:	41a4      	sbcs	r4, r4
 80017ee:	425b      	negs	r3, r3
 80017f0:	427f      	negs	r7, r7
 80017f2:	431f      	orrs	r7, r3
 80017f4:	0c36      	lsrs	r6, r6, #16
 80017f6:	4252      	negs	r2, r2
 80017f8:	4264      	negs	r4, r4
 80017fa:	19bf      	adds	r7, r7, r6
 80017fc:	4322      	orrs	r2, r4
 80017fe:	18bf      	adds	r7, r7, r2
 8001800:	4662      	mov	r2, ip
 8001802:	1838      	adds	r0, r7, r0
 8001804:	0243      	lsls	r3, r0, #9
 8001806:	0dd2      	lsrs	r2, r2, #23
 8001808:	9903      	ldr	r1, [sp, #12]
 800180a:	4313      	orrs	r3, r2
 800180c:	026a      	lsls	r2, r5, #9
 800180e:	430a      	orrs	r2, r1
 8001810:	1e50      	subs	r0, r2, #1
 8001812:	4182      	sbcs	r2, r0
 8001814:	4661      	mov	r1, ip
 8001816:	0ded      	lsrs	r5, r5, #23
 8001818:	432a      	orrs	r2, r5
 800181a:	024e      	lsls	r6, r1, #9
 800181c:	4332      	orrs	r2, r6
 800181e:	01d9      	lsls	r1, r3, #7
 8001820:	d400      	bmi.n	8001824 <__aeabi_dmul+0x31c>
 8001822:	e0b3      	b.n	800198c <__aeabi_dmul+0x484>
 8001824:	2601      	movs	r6, #1
 8001826:	0850      	lsrs	r0, r2, #1
 8001828:	4032      	ands	r2, r6
 800182a:	4302      	orrs	r2, r0
 800182c:	07de      	lsls	r6, r3, #31
 800182e:	4332      	orrs	r2, r6
 8001830:	085b      	lsrs	r3, r3, #1
 8001832:	4c22      	ldr	r4, [pc, #136]	; (80018bc <__aeabi_dmul+0x3b4>)
 8001834:	4454      	add	r4, sl
 8001836:	2c00      	cmp	r4, #0
 8001838:	dd62      	ble.n	8001900 <__aeabi_dmul+0x3f8>
 800183a:	0751      	lsls	r1, r2, #29
 800183c:	d009      	beq.n	8001852 <__aeabi_dmul+0x34a>
 800183e:	200f      	movs	r0, #15
 8001840:	4010      	ands	r0, r2
 8001842:	2804      	cmp	r0, #4
 8001844:	d005      	beq.n	8001852 <__aeabi_dmul+0x34a>
 8001846:	1d10      	adds	r0, r2, #4
 8001848:	4290      	cmp	r0, r2
 800184a:	4192      	sbcs	r2, r2
 800184c:	4252      	negs	r2, r2
 800184e:	189b      	adds	r3, r3, r2
 8001850:	0002      	movs	r2, r0
 8001852:	01d9      	lsls	r1, r3, #7
 8001854:	d504      	bpl.n	8001860 <__aeabi_dmul+0x358>
 8001856:	2480      	movs	r4, #128	; 0x80
 8001858:	4819      	ldr	r0, [pc, #100]	; (80018c0 <__aeabi_dmul+0x3b8>)
 800185a:	00e4      	lsls	r4, r4, #3
 800185c:	4003      	ands	r3, r0
 800185e:	4454      	add	r4, sl
 8001860:	4818      	ldr	r0, [pc, #96]	; (80018c4 <__aeabi_dmul+0x3bc>)
 8001862:	4284      	cmp	r4, r0
 8001864:	dd00      	ble.n	8001868 <__aeabi_dmul+0x360>
 8001866:	e727      	b.n	80016b8 <__aeabi_dmul+0x1b0>
 8001868:	075e      	lsls	r6, r3, #29
 800186a:	025b      	lsls	r3, r3, #9
 800186c:	08d2      	lsrs	r2, r2, #3
 800186e:	0b1f      	lsrs	r7, r3, #12
 8001870:	0563      	lsls	r3, r4, #21
 8001872:	4316      	orrs	r6, r2
 8001874:	0d5b      	lsrs	r3, r3, #21
 8001876:	e6b2      	b.n	80015de <__aeabi_dmul+0xd6>
 8001878:	2300      	movs	r3, #0
 800187a:	4699      	mov	r9, r3
 800187c:	3301      	adds	r3, #1
 800187e:	2704      	movs	r7, #4
 8001880:	2600      	movs	r6, #0
 8001882:	469b      	mov	fp, r3
 8001884:	e664      	b.n	8001550 <__aeabi_dmul+0x48>
 8001886:	2303      	movs	r3, #3
 8001888:	9701      	str	r7, [sp, #4]
 800188a:	4681      	mov	r9, r0
 800188c:	270c      	movs	r7, #12
 800188e:	469b      	mov	fp, r3
 8001890:	e65e      	b.n	8001550 <__aeabi_dmul+0x48>
 8001892:	2201      	movs	r2, #1
 8001894:	2001      	movs	r0, #1
 8001896:	4317      	orrs	r7, r2
 8001898:	2200      	movs	r2, #0
 800189a:	e676      	b.n	800158a <__aeabi_dmul+0x82>
 800189c:	2303      	movs	r3, #3
 800189e:	2003      	movs	r0, #3
 80018a0:	431f      	orrs	r7, r3
 80018a2:	4643      	mov	r3, r8
 80018a4:	e671      	b.n	800158a <__aeabi_dmul+0x82>
 80018a6:	46c0      	nop			; (mov r8, r8)
 80018a8:	000007ff 	.word	0x000007ff
 80018ac:	fffffc01 	.word	0xfffffc01
 80018b0:	0800c60c 	.word	0x0800c60c
 80018b4:	800fffff 	.word	0x800fffff
 80018b8:	fffffc0d 	.word	0xfffffc0d
 80018bc:	000003ff 	.word	0x000003ff
 80018c0:	feffffff 	.word	0xfeffffff
 80018c4:	000007fe 	.word	0x000007fe
 80018c8:	2300      	movs	r3, #0
 80018ca:	2780      	movs	r7, #128	; 0x80
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	033f      	lsls	r7, r7, #12
 80018d0:	2600      	movs	r6, #0
 80018d2:	4b43      	ldr	r3, [pc, #268]	; (80019e0 <__aeabi_dmul+0x4d8>)
 80018d4:	e683      	b.n	80015de <__aeabi_dmul+0xd6>
 80018d6:	9b01      	ldr	r3, [sp, #4]
 80018d8:	0032      	movs	r2, r6
 80018da:	46a4      	mov	ip, r4
 80018dc:	4658      	mov	r0, fp
 80018de:	e670      	b.n	80015c2 <__aeabi_dmul+0xba>
 80018e0:	46ac      	mov	ip, r5
 80018e2:	e66e      	b.n	80015c2 <__aeabi_dmul+0xba>
 80018e4:	2780      	movs	r7, #128	; 0x80
 80018e6:	9901      	ldr	r1, [sp, #4]
 80018e8:	033f      	lsls	r7, r7, #12
 80018ea:	4239      	tst	r1, r7
 80018ec:	d02d      	beq.n	800194a <__aeabi_dmul+0x442>
 80018ee:	423b      	tst	r3, r7
 80018f0:	d12b      	bne.n	800194a <__aeabi_dmul+0x442>
 80018f2:	431f      	orrs	r7, r3
 80018f4:	033f      	lsls	r7, r7, #12
 80018f6:	0b3f      	lsrs	r7, r7, #12
 80018f8:	9500      	str	r5, [sp, #0]
 80018fa:	0016      	movs	r6, r2
 80018fc:	4b38      	ldr	r3, [pc, #224]	; (80019e0 <__aeabi_dmul+0x4d8>)
 80018fe:	e66e      	b.n	80015de <__aeabi_dmul+0xd6>
 8001900:	2501      	movs	r5, #1
 8001902:	1b2d      	subs	r5, r5, r4
 8001904:	2d38      	cmp	r5, #56	; 0x38
 8001906:	dd00      	ble.n	800190a <__aeabi_dmul+0x402>
 8001908:	e666      	b.n	80015d8 <__aeabi_dmul+0xd0>
 800190a:	2d1f      	cmp	r5, #31
 800190c:	dc40      	bgt.n	8001990 <__aeabi_dmul+0x488>
 800190e:	4835      	ldr	r0, [pc, #212]	; (80019e4 <__aeabi_dmul+0x4dc>)
 8001910:	001c      	movs	r4, r3
 8001912:	4450      	add	r0, sl
 8001914:	0016      	movs	r6, r2
 8001916:	4082      	lsls	r2, r0
 8001918:	4084      	lsls	r4, r0
 800191a:	40ee      	lsrs	r6, r5
 800191c:	1e50      	subs	r0, r2, #1
 800191e:	4182      	sbcs	r2, r0
 8001920:	4334      	orrs	r4, r6
 8001922:	4314      	orrs	r4, r2
 8001924:	40eb      	lsrs	r3, r5
 8001926:	0762      	lsls	r2, r4, #29
 8001928:	d009      	beq.n	800193e <__aeabi_dmul+0x436>
 800192a:	220f      	movs	r2, #15
 800192c:	4022      	ands	r2, r4
 800192e:	2a04      	cmp	r2, #4
 8001930:	d005      	beq.n	800193e <__aeabi_dmul+0x436>
 8001932:	0022      	movs	r2, r4
 8001934:	1d14      	adds	r4, r2, #4
 8001936:	4294      	cmp	r4, r2
 8001938:	4180      	sbcs	r0, r0
 800193a:	4240      	negs	r0, r0
 800193c:	181b      	adds	r3, r3, r0
 800193e:	021a      	lsls	r2, r3, #8
 8001940:	d53e      	bpl.n	80019c0 <__aeabi_dmul+0x4b8>
 8001942:	2301      	movs	r3, #1
 8001944:	2700      	movs	r7, #0
 8001946:	2600      	movs	r6, #0
 8001948:	e649      	b.n	80015de <__aeabi_dmul+0xd6>
 800194a:	2780      	movs	r7, #128	; 0x80
 800194c:	9b01      	ldr	r3, [sp, #4]
 800194e:	033f      	lsls	r7, r7, #12
 8001950:	431f      	orrs	r7, r3
 8001952:	033f      	lsls	r7, r7, #12
 8001954:	0b3f      	lsrs	r7, r7, #12
 8001956:	9400      	str	r4, [sp, #0]
 8001958:	4b21      	ldr	r3, [pc, #132]	; (80019e0 <__aeabi_dmul+0x4d8>)
 800195a:	e640      	b.n	80015de <__aeabi_dmul+0xd6>
 800195c:	0003      	movs	r3, r0
 800195e:	465a      	mov	r2, fp
 8001960:	3b28      	subs	r3, #40	; 0x28
 8001962:	409a      	lsls	r2, r3
 8001964:	2600      	movs	r6, #0
 8001966:	9201      	str	r2, [sp, #4]
 8001968:	e66d      	b.n	8001646 <__aeabi_dmul+0x13e>
 800196a:	4658      	mov	r0, fp
 800196c:	f000 f92e 	bl	8001bcc <__clzsi2>
 8001970:	3020      	adds	r0, #32
 8001972:	e657      	b.n	8001624 <__aeabi_dmul+0x11c>
 8001974:	0003      	movs	r3, r0
 8001976:	4652      	mov	r2, sl
 8001978:	3b28      	subs	r3, #40	; 0x28
 800197a:	409a      	lsls	r2, r3
 800197c:	0013      	movs	r3, r2
 800197e:	2200      	movs	r2, #0
 8001980:	e693      	b.n	80016aa <__aeabi_dmul+0x1a2>
 8001982:	4650      	mov	r0, sl
 8001984:	f000 f922 	bl	8001bcc <__clzsi2>
 8001988:	3020      	adds	r0, #32
 800198a:	e67b      	b.n	8001684 <__aeabi_dmul+0x17c>
 800198c:	46ca      	mov	sl, r9
 800198e:	e750      	b.n	8001832 <__aeabi_dmul+0x32a>
 8001990:	201f      	movs	r0, #31
 8001992:	001e      	movs	r6, r3
 8001994:	4240      	negs	r0, r0
 8001996:	1b04      	subs	r4, r0, r4
 8001998:	40e6      	lsrs	r6, r4
 800199a:	2d20      	cmp	r5, #32
 800199c:	d003      	beq.n	80019a6 <__aeabi_dmul+0x49e>
 800199e:	4c12      	ldr	r4, [pc, #72]	; (80019e8 <__aeabi_dmul+0x4e0>)
 80019a0:	4454      	add	r4, sl
 80019a2:	40a3      	lsls	r3, r4
 80019a4:	431a      	orrs	r2, r3
 80019a6:	1e50      	subs	r0, r2, #1
 80019a8:	4182      	sbcs	r2, r0
 80019aa:	4332      	orrs	r2, r6
 80019ac:	2607      	movs	r6, #7
 80019ae:	2700      	movs	r7, #0
 80019b0:	4016      	ands	r6, r2
 80019b2:	d009      	beq.n	80019c8 <__aeabi_dmul+0x4c0>
 80019b4:	200f      	movs	r0, #15
 80019b6:	2300      	movs	r3, #0
 80019b8:	4010      	ands	r0, r2
 80019ba:	0014      	movs	r4, r2
 80019bc:	2804      	cmp	r0, #4
 80019be:	d1b9      	bne.n	8001934 <__aeabi_dmul+0x42c>
 80019c0:	0022      	movs	r2, r4
 80019c2:	075e      	lsls	r6, r3, #29
 80019c4:	025b      	lsls	r3, r3, #9
 80019c6:	0b1f      	lsrs	r7, r3, #12
 80019c8:	08d2      	lsrs	r2, r2, #3
 80019ca:	4316      	orrs	r6, r2
 80019cc:	2300      	movs	r3, #0
 80019ce:	e606      	b.n	80015de <__aeabi_dmul+0xd6>
 80019d0:	2780      	movs	r7, #128	; 0x80
 80019d2:	033f      	lsls	r7, r7, #12
 80019d4:	431f      	orrs	r7, r3
 80019d6:	033f      	lsls	r7, r7, #12
 80019d8:	0b3f      	lsrs	r7, r7, #12
 80019da:	0016      	movs	r6, r2
 80019dc:	4b00      	ldr	r3, [pc, #0]	; (80019e0 <__aeabi_dmul+0x4d8>)
 80019de:	e5fe      	b.n	80015de <__aeabi_dmul+0xd6>
 80019e0:	000007ff 	.word	0x000007ff
 80019e4:	0000041e 	.word	0x0000041e
 80019e8:	0000043e 	.word	0x0000043e

080019ec <__aeabi_i2d>:
 80019ec:	b570      	push	{r4, r5, r6, lr}
 80019ee:	2800      	cmp	r0, #0
 80019f0:	d02d      	beq.n	8001a4e <__aeabi_i2d+0x62>
 80019f2:	17c3      	asrs	r3, r0, #31
 80019f4:	18c5      	adds	r5, r0, r3
 80019f6:	405d      	eors	r5, r3
 80019f8:	0fc4      	lsrs	r4, r0, #31
 80019fa:	0028      	movs	r0, r5
 80019fc:	f000 f8e6 	bl	8001bcc <__clzsi2>
 8001a00:	4b15      	ldr	r3, [pc, #84]	; (8001a58 <__aeabi_i2d+0x6c>)
 8001a02:	1a1b      	subs	r3, r3, r0
 8001a04:	055b      	lsls	r3, r3, #21
 8001a06:	0d5b      	lsrs	r3, r3, #21
 8001a08:	280a      	cmp	r0, #10
 8001a0a:	dd15      	ble.n	8001a38 <__aeabi_i2d+0x4c>
 8001a0c:	380b      	subs	r0, #11
 8001a0e:	4085      	lsls	r5, r0
 8001a10:	2200      	movs	r2, #0
 8001a12:	032d      	lsls	r5, r5, #12
 8001a14:	0b2d      	lsrs	r5, r5, #12
 8001a16:	2100      	movs	r1, #0
 8001a18:	0010      	movs	r0, r2
 8001a1a:	032d      	lsls	r5, r5, #12
 8001a1c:	0d0a      	lsrs	r2, r1, #20
 8001a1e:	0b2d      	lsrs	r5, r5, #12
 8001a20:	0512      	lsls	r2, r2, #20
 8001a22:	432a      	orrs	r2, r5
 8001a24:	4d0d      	ldr	r5, [pc, #52]	; (8001a5c <__aeabi_i2d+0x70>)
 8001a26:	051b      	lsls	r3, r3, #20
 8001a28:	402a      	ands	r2, r5
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	07e4      	lsls	r4, r4, #31
 8001a30:	085b      	lsrs	r3, r3, #1
 8001a32:	4323      	orrs	r3, r4
 8001a34:	0019      	movs	r1, r3
 8001a36:	bd70      	pop	{r4, r5, r6, pc}
 8001a38:	0002      	movs	r2, r0
 8001a3a:	0029      	movs	r1, r5
 8001a3c:	3215      	adds	r2, #21
 8001a3e:	4091      	lsls	r1, r2
 8001a40:	000a      	movs	r2, r1
 8001a42:	210b      	movs	r1, #11
 8001a44:	1a08      	subs	r0, r1, r0
 8001a46:	40c5      	lsrs	r5, r0
 8001a48:	032d      	lsls	r5, r5, #12
 8001a4a:	0b2d      	lsrs	r5, r5, #12
 8001a4c:	e7e3      	b.n	8001a16 <__aeabi_i2d+0x2a>
 8001a4e:	2400      	movs	r4, #0
 8001a50:	2300      	movs	r3, #0
 8001a52:	2500      	movs	r5, #0
 8001a54:	2200      	movs	r2, #0
 8001a56:	e7de      	b.n	8001a16 <__aeabi_i2d+0x2a>
 8001a58:	0000041e 	.word	0x0000041e
 8001a5c:	800fffff 	.word	0x800fffff

08001a60 <__aeabi_ui2d>:
 8001a60:	b510      	push	{r4, lr}
 8001a62:	1e04      	subs	r4, r0, #0
 8001a64:	d025      	beq.n	8001ab2 <__aeabi_ui2d+0x52>
 8001a66:	f000 f8b1 	bl	8001bcc <__clzsi2>
 8001a6a:	4b14      	ldr	r3, [pc, #80]	; (8001abc <__aeabi_ui2d+0x5c>)
 8001a6c:	1a1b      	subs	r3, r3, r0
 8001a6e:	055b      	lsls	r3, r3, #21
 8001a70:	0d5b      	lsrs	r3, r3, #21
 8001a72:	280a      	cmp	r0, #10
 8001a74:	dd12      	ble.n	8001a9c <__aeabi_ui2d+0x3c>
 8001a76:	380b      	subs	r0, #11
 8001a78:	4084      	lsls	r4, r0
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	0324      	lsls	r4, r4, #12
 8001a7e:	0b24      	lsrs	r4, r4, #12
 8001a80:	2100      	movs	r1, #0
 8001a82:	0010      	movs	r0, r2
 8001a84:	0324      	lsls	r4, r4, #12
 8001a86:	0d0a      	lsrs	r2, r1, #20
 8001a88:	0b24      	lsrs	r4, r4, #12
 8001a8a:	0512      	lsls	r2, r2, #20
 8001a8c:	4322      	orrs	r2, r4
 8001a8e:	4c0c      	ldr	r4, [pc, #48]	; (8001ac0 <__aeabi_ui2d+0x60>)
 8001a90:	051b      	lsls	r3, r3, #20
 8001a92:	4022      	ands	r2, r4
 8001a94:	4313      	orrs	r3, r2
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	0859      	lsrs	r1, r3, #1
 8001a9a:	bd10      	pop	{r4, pc}
 8001a9c:	0002      	movs	r2, r0
 8001a9e:	0021      	movs	r1, r4
 8001aa0:	3215      	adds	r2, #21
 8001aa2:	4091      	lsls	r1, r2
 8001aa4:	000a      	movs	r2, r1
 8001aa6:	210b      	movs	r1, #11
 8001aa8:	1a08      	subs	r0, r1, r0
 8001aaa:	40c4      	lsrs	r4, r0
 8001aac:	0324      	lsls	r4, r4, #12
 8001aae:	0b24      	lsrs	r4, r4, #12
 8001ab0:	e7e6      	b.n	8001a80 <__aeabi_ui2d+0x20>
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	2400      	movs	r4, #0
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	e7e2      	b.n	8001a80 <__aeabi_ui2d+0x20>
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	0000041e 	.word	0x0000041e
 8001ac0:	800fffff 	.word	0x800fffff

08001ac4 <__aeabi_d2f>:
 8001ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ac6:	004c      	lsls	r4, r1, #1
 8001ac8:	0d64      	lsrs	r4, r4, #21
 8001aca:	030b      	lsls	r3, r1, #12
 8001acc:	1c62      	adds	r2, r4, #1
 8001ace:	0a5b      	lsrs	r3, r3, #9
 8001ad0:	0f46      	lsrs	r6, r0, #29
 8001ad2:	0552      	lsls	r2, r2, #21
 8001ad4:	0fc9      	lsrs	r1, r1, #31
 8001ad6:	431e      	orrs	r6, r3
 8001ad8:	00c5      	lsls	r5, r0, #3
 8001ada:	0d52      	lsrs	r2, r2, #21
 8001adc:	2a01      	cmp	r2, #1
 8001ade:	dd29      	ble.n	8001b34 <__aeabi_d2f+0x70>
 8001ae0:	4b37      	ldr	r3, [pc, #220]	; (8001bc0 <__aeabi_d2f+0xfc>)
 8001ae2:	18e7      	adds	r7, r4, r3
 8001ae4:	2ffe      	cmp	r7, #254	; 0xfe
 8001ae6:	dc1c      	bgt.n	8001b22 <__aeabi_d2f+0x5e>
 8001ae8:	2f00      	cmp	r7, #0
 8001aea:	dd3b      	ble.n	8001b64 <__aeabi_d2f+0xa0>
 8001aec:	0180      	lsls	r0, r0, #6
 8001aee:	1e43      	subs	r3, r0, #1
 8001af0:	4198      	sbcs	r0, r3
 8001af2:	2207      	movs	r2, #7
 8001af4:	00f3      	lsls	r3, r6, #3
 8001af6:	0f6d      	lsrs	r5, r5, #29
 8001af8:	4303      	orrs	r3, r0
 8001afa:	432b      	orrs	r3, r5
 8001afc:	401a      	ands	r2, r3
 8001afe:	2a00      	cmp	r2, #0
 8001b00:	d004      	beq.n	8001b0c <__aeabi_d2f+0x48>
 8001b02:	220f      	movs	r2, #15
 8001b04:	401a      	ands	r2, r3
 8001b06:	2a04      	cmp	r2, #4
 8001b08:	d000      	beq.n	8001b0c <__aeabi_d2f+0x48>
 8001b0a:	3304      	adds	r3, #4
 8001b0c:	2280      	movs	r2, #128	; 0x80
 8001b0e:	04d2      	lsls	r2, r2, #19
 8001b10:	401a      	ands	r2, r3
 8001b12:	d024      	beq.n	8001b5e <__aeabi_d2f+0x9a>
 8001b14:	3701      	adds	r7, #1
 8001b16:	b2fa      	uxtb	r2, r7
 8001b18:	2fff      	cmp	r7, #255	; 0xff
 8001b1a:	d002      	beq.n	8001b22 <__aeabi_d2f+0x5e>
 8001b1c:	019b      	lsls	r3, r3, #6
 8001b1e:	0a58      	lsrs	r0, r3, #9
 8001b20:	e001      	b.n	8001b26 <__aeabi_d2f+0x62>
 8001b22:	22ff      	movs	r2, #255	; 0xff
 8001b24:	2000      	movs	r0, #0
 8001b26:	0240      	lsls	r0, r0, #9
 8001b28:	05d2      	lsls	r2, r2, #23
 8001b2a:	0a40      	lsrs	r0, r0, #9
 8001b2c:	07c9      	lsls	r1, r1, #31
 8001b2e:	4310      	orrs	r0, r2
 8001b30:	4308      	orrs	r0, r1
 8001b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b34:	4335      	orrs	r5, r6
 8001b36:	2c00      	cmp	r4, #0
 8001b38:	d104      	bne.n	8001b44 <__aeabi_d2f+0x80>
 8001b3a:	2d00      	cmp	r5, #0
 8001b3c:	d10a      	bne.n	8001b54 <__aeabi_d2f+0x90>
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2000      	movs	r0, #0
 8001b42:	e7f0      	b.n	8001b26 <__aeabi_d2f+0x62>
 8001b44:	2d00      	cmp	r5, #0
 8001b46:	d0ec      	beq.n	8001b22 <__aeabi_d2f+0x5e>
 8001b48:	2080      	movs	r0, #128	; 0x80
 8001b4a:	03c0      	lsls	r0, r0, #15
 8001b4c:	4330      	orrs	r0, r6
 8001b4e:	22ff      	movs	r2, #255	; 0xff
 8001b50:	e7e9      	b.n	8001b26 <__aeabi_d2f+0x62>
 8001b52:	2400      	movs	r4, #0
 8001b54:	2300      	movs	r3, #0
 8001b56:	025b      	lsls	r3, r3, #9
 8001b58:	0a58      	lsrs	r0, r3, #9
 8001b5a:	b2e2      	uxtb	r2, r4
 8001b5c:	e7e3      	b.n	8001b26 <__aeabi_d2f+0x62>
 8001b5e:	08db      	lsrs	r3, r3, #3
 8001b60:	003c      	movs	r4, r7
 8001b62:	e7f8      	b.n	8001b56 <__aeabi_d2f+0x92>
 8001b64:	003b      	movs	r3, r7
 8001b66:	3317      	adds	r3, #23
 8001b68:	dbf3      	blt.n	8001b52 <__aeabi_d2f+0x8e>
 8001b6a:	2380      	movs	r3, #128	; 0x80
 8001b6c:	041b      	lsls	r3, r3, #16
 8001b6e:	4333      	orrs	r3, r6
 8001b70:	261e      	movs	r6, #30
 8001b72:	1bf6      	subs	r6, r6, r7
 8001b74:	2e1f      	cmp	r6, #31
 8001b76:	dd14      	ble.n	8001ba2 <__aeabi_d2f+0xde>
 8001b78:	2202      	movs	r2, #2
 8001b7a:	4252      	negs	r2, r2
 8001b7c:	1bd7      	subs	r7, r2, r7
 8001b7e:	001a      	movs	r2, r3
 8001b80:	40fa      	lsrs	r2, r7
 8001b82:	0017      	movs	r7, r2
 8001b84:	2e20      	cmp	r6, #32
 8001b86:	d004      	beq.n	8001b92 <__aeabi_d2f+0xce>
 8001b88:	4a0e      	ldr	r2, [pc, #56]	; (8001bc4 <__aeabi_d2f+0x100>)
 8001b8a:	4694      	mov	ip, r2
 8001b8c:	4464      	add	r4, ip
 8001b8e:	40a3      	lsls	r3, r4
 8001b90:	431d      	orrs	r5, r3
 8001b92:	002b      	movs	r3, r5
 8001b94:	1e5d      	subs	r5, r3, #1
 8001b96:	41ab      	sbcs	r3, r5
 8001b98:	2207      	movs	r2, #7
 8001b9a:	433b      	orrs	r3, r7
 8001b9c:	401a      	ands	r2, r3
 8001b9e:	2700      	movs	r7, #0
 8001ba0:	e7ad      	b.n	8001afe <__aeabi_d2f+0x3a>
 8001ba2:	4a09      	ldr	r2, [pc, #36]	; (8001bc8 <__aeabi_d2f+0x104>)
 8001ba4:	0028      	movs	r0, r5
 8001ba6:	18a2      	adds	r2, r4, r2
 8001ba8:	4095      	lsls	r5, r2
 8001baa:	4093      	lsls	r3, r2
 8001bac:	1e6c      	subs	r4, r5, #1
 8001bae:	41a5      	sbcs	r5, r4
 8001bb0:	40f0      	lsrs	r0, r6
 8001bb2:	2207      	movs	r2, #7
 8001bb4:	432b      	orrs	r3, r5
 8001bb6:	4303      	orrs	r3, r0
 8001bb8:	401a      	ands	r2, r3
 8001bba:	2700      	movs	r7, #0
 8001bbc:	e79f      	b.n	8001afe <__aeabi_d2f+0x3a>
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	fffffc80 	.word	0xfffffc80
 8001bc4:	fffffca2 	.word	0xfffffca2
 8001bc8:	fffffc82 	.word	0xfffffc82

08001bcc <__clzsi2>:
 8001bcc:	211c      	movs	r1, #28
 8001bce:	2301      	movs	r3, #1
 8001bd0:	041b      	lsls	r3, r3, #16
 8001bd2:	4298      	cmp	r0, r3
 8001bd4:	d301      	bcc.n	8001bda <__clzsi2+0xe>
 8001bd6:	0c00      	lsrs	r0, r0, #16
 8001bd8:	3910      	subs	r1, #16
 8001bda:	0a1b      	lsrs	r3, r3, #8
 8001bdc:	4298      	cmp	r0, r3
 8001bde:	d301      	bcc.n	8001be4 <__clzsi2+0x18>
 8001be0:	0a00      	lsrs	r0, r0, #8
 8001be2:	3908      	subs	r1, #8
 8001be4:	091b      	lsrs	r3, r3, #4
 8001be6:	4298      	cmp	r0, r3
 8001be8:	d301      	bcc.n	8001bee <__clzsi2+0x22>
 8001bea:	0900      	lsrs	r0, r0, #4
 8001bec:	3904      	subs	r1, #4
 8001bee:	a202      	add	r2, pc, #8	; (adr r2, 8001bf8 <__clzsi2+0x2c>)
 8001bf0:	5c10      	ldrb	r0, [r2, r0]
 8001bf2:	1840      	adds	r0, r0, r1
 8001bf4:	4770      	bx	lr
 8001bf6:	46c0      	nop			; (mov r8, r8)
 8001bf8:	02020304 	.word	0x02020304
 8001bfc:	01010101 	.word	0x01010101
	...

08001c08 <SPI_DC_LOW>:
static uint16_t pixelColor;		// for use in DMA functions

// ---- lower level functions ----
void SPI_CS_LOW() {HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);}
void SPI_CS_HIGH() {HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);}
void SPI_DC_LOW() {HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);}
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	2380      	movs	r3, #128	; 0x80
 8001c0e:	01db      	lsls	r3, r3, #7
 8001c10:	4803      	ldr	r0, [pc, #12]	; (8001c20 <SPI_DC_LOW+0x18>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	0019      	movs	r1, r3
 8001c16:	f006 fad1 	bl	80081bc <HAL_GPIO_WritePin>
 8001c1a:	46c0      	nop			; (mov r8, r8)
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	50000400 	.word	0x50000400

08001c24 <SPI_DC_HIGH>:
void SPI_DC_HIGH() {HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);}
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	2380      	movs	r3, #128	; 0x80
 8001c2a:	01db      	lsls	r3, r3, #7
 8001c2c:	4803      	ldr	r0, [pc, #12]	; (8001c3c <SPI_DC_HIGH+0x18>)
 8001c2e:	2201      	movs	r2, #1
 8001c30:	0019      	movs	r1, r3
 8001c32:	f006 fac3 	bl	80081bc <HAL_GPIO_WritePin>
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	50000400 	.word	0x50000400

08001c40 <sendCommand>:

void sendCommand(uint8_t cmd, uint8_t *args, uint16_t numArgs, SPI_HandleTypeDef *hspi) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	0011      	movs	r1, r2
 8001c4a:	607b      	str	r3, [r7, #4]
 8001c4c:	230f      	movs	r3, #15
 8001c4e:	18fb      	adds	r3, r7, r3
 8001c50:	1c02      	adds	r2, r0, #0
 8001c52:	701a      	strb	r2, [r3, #0]
 8001c54:	230c      	movs	r3, #12
 8001c56:	18fb      	adds	r3, r7, r3
 8001c58:	1c0a      	adds	r2, r1, #0
 8001c5a:	801a      	strh	r2, [r3, #0]
	while (HAL_SPI_GetState(hspi) == HAL_SPI_STATE_BUSY_TX);		// block next transfer request while DMA transfer is ongoing
 8001c5c:	46c0      	nop			; (mov r8, r8)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	0018      	movs	r0, r3
 8001c62:	f008 fd6b 	bl	800a73c <HAL_SPI_GetState>
 8001c66:	0003      	movs	r3, r0
 8001c68:	2b03      	cmp	r3, #3
 8001c6a:	d0f8      	beq.n	8001c5e <sendCommand+0x1e>
//	SPI_CS_LOW();	// chip select

	SPI_DC_LOW();	// command mode
 8001c6c:	f7ff ffcc 	bl	8001c08 <SPI_DC_LOW>
	HAL_SPI_Transmit(hspi, &cmd, 1, 1000);	// not using DMA bc it's only 1 byte
 8001c70:	23fa      	movs	r3, #250	; 0xfa
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	220f      	movs	r2, #15
 8001c76:	18b9      	adds	r1, r7, r2
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f008 f9b8 	bl	8009ff0 <HAL_SPI_Transmit>

	SPI_DC_HIGH();	// data mode
 8001c80:	f7ff ffd0 	bl	8001c24 <SPI_DC_HIGH>
	if (numArgs) {
 8001c84:	230c      	movs	r3, #12
 8001c86:	18fb      	adds	r3, r7, r3
 8001c88:	881b      	ldrh	r3, [r3, #0]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d007      	beq.n	8001c9e <sendCommand+0x5e>
		HAL_SPI_Transmit_IT(hspi, args, numArgs);
 8001c8e:	230c      	movs	r3, #12
 8001c90:	18fb      	adds	r3, r7, r3
 8001c92:	881a      	ldrh	r2, [r3, #0]
 8001c94:	68b9      	ldr	r1, [r7, #8]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f008 faf7 	bl	800a28c <HAL_SPI_Transmit_IT>
	}
}
 8001c9e:	46c0      	nop			; (mov r8, r8)
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	b004      	add	sp, #16
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <sendColor>:

// no need to double pixel count since we're going into 16-bit mode
void sendColor(uint16_t color, uint16_t numPixels, SPI_HandleTypeDef *hspi) {
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	603a      	str	r2, [r7, #0]
 8001cb0:	1dbb      	adds	r3, r7, #6
 8001cb2:	1c02      	adds	r2, r0, #0
 8001cb4:	801a      	strh	r2, [r3, #0]
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	1c0a      	adds	r2, r1, #0
 8001cba:	801a      	strh	r2, [r3, #0]
	SPI_DC_LOW();
 8001cbc:	f7ff ffa4 	bl	8001c08 <SPI_DC_LOW>
	uint8_t cmd = ST77XX_RAMWR;
 8001cc0:	210f      	movs	r1, #15
 8001cc2:	187b      	adds	r3, r7, r1
 8001cc4:	222c      	movs	r2, #44	; 0x2c
 8001cc6:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(hspi, &cmd, 1, 1000);
 8001cc8:	23fa      	movs	r3, #250	; 0xfa
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	1879      	adds	r1, r7, r1
 8001cce:	6838      	ldr	r0, [r7, #0]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f008 f98d 	bl	8009ff0 <HAL_SPI_Transmit>
	SPI_DC_HIGH();
 8001cd6:	f7ff ffa5 	bl	8001c24 <SPI_DC_HIGH>

	pixelColor = color;
 8001cda:	4b19      	ldr	r3, [pc, #100]	; (8001d40 <sendColor+0x98>)
 8001cdc:	1dba      	adds	r2, r7, #6
 8001cde:	8812      	ldrh	r2, [r2, #0]
 8001ce0:	801a      	strh	r2, [r3, #0]
//	while(HAL_SPI_GetState(hspi) != HAL_SPI_STATE_READY) {}
//	while(hspi->hdmatx->State != HAL_DMA_STATE_READY) {}
//	while((hspi->Instance->SR & SPI_SR_TXE) == 0);
//	while((hspi->Instance->SR & SPI_SR_BSY) == SPI_SR_BSY);

	__HAL_SPI_DISABLE(hspi);
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2140      	movs	r1, #64	; 0x40
 8001cee:	438a      	bics	r2, r1
 8001cf0:	601a      	str	r2, [r3, #0]
	SET_BIT(hspi->Instance->CR1, SPI_CR1_DFF);
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2180      	movs	r1, #128	; 0x80
 8001cfe:	0109      	lsls	r1, r1, #4
 8001d00:	430a      	orrs	r2, r1
 8001d02:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2180      	movs	r1, #128	; 0x80
 8001d14:	438a      	bics	r2, r1
 8001d16:	601a      	str	r2, [r3, #0]
//	SET_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
	__HAL_SPI_ENABLE(hspi);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	2140      	movs	r1, #64	; 0x40
 8001d24:	430a      	orrs	r2, r1
 8001d26:	601a      	str	r2, [r3, #0]
	HAL_SPI_Transmit_DMA(hspi, &pixelColor, numPixels);
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	881a      	ldrh	r2, [r3, #0]
 8001d2c:	4904      	ldr	r1, [pc, #16]	; (8001d40 <sendColor+0x98>)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	0018      	movs	r0, r3
 8001d32:	f008 fb39 	bl	800a3a8 <HAL_SPI_Transmit_DMA>
//	while(HAL_SPI_GetState(hspi) != HAL_SPI_STATE_READY) {}
//	while(hspi->hdmatx->State != HAL_DMA_STATE_READY) {}
//	while((hspi->Instance->SR & SPI_SR_TXE) == 0);
//	while((hspi->Instance->SR & SPI_SR_BSY) == SPI_SR_BSY);
//	SET_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	b004      	add	sp, #16
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	46c0      	nop			; (mov r8, r8)
 8001d40:	200000fc 	.word	0x200000fc

08001d44 <HAL_SPI_TxCpltCallback>:

// using only for sending data, but not commands
// dont send request when transfer is ongoing
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
//	if (HAL_GPIO_ReadPin(CS_PORT, CS_PIN) == GPIO_PIN_RESET) SPI_CS_HIGH();	// chip select disable
	__HAL_SPI_DISABLE(hspi);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2140      	movs	r1, #64	; 0x40
 8001d58:	438a      	bics	r2, r1
 8001d5a:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_DFF);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4907      	ldr	r1, [pc, #28]	; (8001d84 <HAL_SPI_TxCpltCallback+0x40>)
 8001d68:	400a      	ands	r2, r1
 8001d6a:	601a      	str	r2, [r3, #0]
//	SET_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
//	CLEAR_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
	__HAL_SPI_ENABLE(hspi);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2140      	movs	r1, #64	; 0x40
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	601a      	str	r2, [r3, #0]
}
 8001d7c:	46c0      	nop			; (mov r8, r8)
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	b002      	add	sp, #8
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	fffff7ff 	.word	0xfffff7ff

08001d88 <displayInit>:

// array parser heavily based on Adafruit library code
void displayInit(uint8_t *args, SPI_HandleTypeDef *hspi) {
 8001d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
	uint8_t  numCommands, cmd, numArgs;
	uint16_t ms;
	uint8_t index = 0;
 8001d92:	220b      	movs	r2, #11
 8001d94:	0011      	movs	r1, r2
 8001d96:	18bb      	adds	r3, r7, r2
 8001d98:	2200      	movs	r2, #0
 8001d9a:	701a      	strb	r2, [r3, #0]
	uint8_t data;

	numCommands = args[index++];			// Number of commands to follow
 8001d9c:	000a      	movs	r2, r1
 8001d9e:	18bb      	adds	r3, r7, r2
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	18ba      	adds	r2, r7, r2
 8001da4:	1c59      	adds	r1, r3, #1
 8001da6:	7011      	strb	r1, [r2, #0]
 8001da8:	001a      	movs	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	189a      	adds	r2, r3, r2
 8001dae:	230f      	movs	r3, #15
 8001db0:	18fb      	adds	r3, r7, r3
 8001db2:	7812      	ldrb	r2, [r2, #0]
 8001db4:	701a      	strb	r2, [r3, #0]
	while(numCommands--) {					// For each command...
 8001db6:	e05e      	b.n	8001e76 <displayInit+0xee>
		cmd = args[index++];				// Read command
 8001db8:	200b      	movs	r0, #11
 8001dba:	183b      	adds	r3, r7, r0
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	183a      	adds	r2, r7, r0
 8001dc0:	1c59      	adds	r1, r3, #1
 8001dc2:	7011      	strb	r1, [r2, #0]
 8001dc4:	001a      	movs	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	189a      	adds	r2, r3, r2
 8001dca:	230a      	movs	r3, #10
 8001dcc:	18fb      	adds	r3, r7, r3
 8001dce:	7812      	ldrb	r2, [r2, #0]
 8001dd0:	701a      	strb	r2, [r3, #0]
		numArgs  = args[index++];			// Number of args to follow
 8001dd2:	183b      	adds	r3, r7, r0
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	183a      	adds	r2, r7, r0
 8001dd8:	1c59      	adds	r1, r3, #1
 8001dda:	7011      	strb	r1, [r2, #0]
 8001ddc:	001a      	movs	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	189a      	adds	r2, r3, r2
 8001de2:	2609      	movs	r6, #9
 8001de4:	19bb      	adds	r3, r7, r6
 8001de6:	7812      	ldrb	r2, [r2, #0]
 8001de8:	701a      	strb	r2, [r3, #0]
		ms       = numArgs & ST_CMD_DELAY;	// If hibit set, delay follows args
 8001dea:	19bb      	adds	r3, r7, r6
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	b29a      	uxth	r2, r3
 8001df0:	210c      	movs	r1, #12
 8001df2:	187b      	adds	r3, r7, r1
 8001df4:	2180      	movs	r1, #128	; 0x80
 8001df6:	400a      	ands	r2, r1
 8001df8:	801a      	strh	r2, [r3, #0]
		numArgs &= ~ST_CMD_DELAY;			// Mask out delay bit
 8001dfa:	19bb      	adds	r3, r7, r6
 8001dfc:	19ba      	adds	r2, r7, r6
 8001dfe:	7812      	ldrb	r2, [r2, #0]
 8001e00:	217f      	movs	r1, #127	; 0x7f
 8001e02:	400a      	ands	r2, r1
 8001e04:	701a      	strb	r2, [r3, #0]
		sendCommand(cmd, &args[index], numArgs, hspi);
 8001e06:	0005      	movs	r5, r0
 8001e08:	183b      	adds	r3, r7, r0
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	18d1      	adds	r1, r2, r3
 8001e10:	19bb      	adds	r3, r7, r6
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	683c      	ldr	r4, [r7, #0]
 8001e18:	230a      	movs	r3, #10
 8001e1a:	18fb      	adds	r3, r7, r3
 8001e1c:	7818      	ldrb	r0, [r3, #0]
 8001e1e:	0023      	movs	r3, r4
 8001e20:	f7ff ff0e 	bl	8001c40 <sendCommand>
		index += numArgs;
 8001e24:	0028      	movs	r0, r5
 8001e26:	183b      	adds	r3, r7, r0
 8001e28:	1839      	adds	r1, r7, r0
 8001e2a:	19ba      	adds	r2, r7, r6
 8001e2c:	7809      	ldrb	r1, [r1, #0]
 8001e2e:	7812      	ldrb	r2, [r2, #0]
 8001e30:	188a      	adds	r2, r1, r2
 8001e32:	701a      	strb	r2, [r3, #0]

		if(ms) {
 8001e34:	210c      	movs	r1, #12
 8001e36:	187b      	adds	r3, r7, r1
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d01b      	beq.n	8001e76 <displayInit+0xee>
			ms = args[index++];			// Read post-command delay time (ms)
 8001e3e:	220b      	movs	r2, #11
 8001e40:	18bb      	adds	r3, r7, r2
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	18ba      	adds	r2, r7, r2
 8001e46:	1c59      	adds	r1, r3, #1
 8001e48:	7011      	strb	r1, [r2, #0]
 8001e4a:	001a      	movs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	189b      	adds	r3, r3, r2
 8001e50:	781a      	ldrb	r2, [r3, #0]
 8001e52:	210c      	movs	r1, #12
 8001e54:	187b      	adds	r3, r7, r1
 8001e56:	801a      	strh	r2, [r3, #0]
			if(ms == 255) ms = 500;		// If 255, delay for 500 ms
 8001e58:	187b      	adds	r3, r7, r1
 8001e5a:	881b      	ldrh	r3, [r3, #0]
 8001e5c:	2bff      	cmp	r3, #255	; 0xff
 8001e5e:	d104      	bne.n	8001e6a <displayInit+0xe2>
 8001e60:	230c      	movs	r3, #12
 8001e62:	18fb      	adds	r3, r7, r3
 8001e64:	22fa      	movs	r2, #250	; 0xfa
 8001e66:	0052      	lsls	r2, r2, #1
 8001e68:	801a      	strh	r2, [r3, #0]
			HAL_Delay(ms);
 8001e6a:	230c      	movs	r3, #12
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	881b      	ldrh	r3, [r3, #0]
 8001e70:	0018      	movs	r0, r3
 8001e72:	f004 ffaf 	bl	8006dd4 <HAL_Delay>
	while(numCommands--) {					// For each command...
 8001e76:	220f      	movs	r2, #15
 8001e78:	18bb      	adds	r3, r7, r2
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	18ba      	adds	r2, r7, r2
 8001e7e:	1e59      	subs	r1, r3, #1
 8001e80:	7011      	strb	r1, [r2, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d198      	bne.n	8001db8 <displayInit+0x30>
		}
	}

	data = 0xC0;
 8001e86:	2108      	movs	r1, #8
 8001e88:	187b      	adds	r3, r7, r1
 8001e8a:	22c0      	movs	r2, #192	; 0xc0
 8001e8c:	701a      	strb	r2, [r3, #0]
	sendCommand(ST77XX_MADCTL, &data, 1, hspi);
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	1879      	adds	r1, r7, r1
 8001e92:	2201      	movs	r2, #1
 8001e94:	2036      	movs	r0, #54	; 0x36
 8001e96:	f7ff fed3 	bl	8001c40 <sendCommand>
}
 8001e9a:	46c0      	nop			; (mov r8, r8)
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	b005      	add	sp, #20
 8001ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001ea4 <TFT_startup>:

void TFT_startup(SPI_HandleTypeDef *hspi) {
 8001ea4:	b590      	push	{r4, r7, lr}
 8001ea6:	b0a3      	sub	sp, #140	; 0x8c
 8001ea8:	af02      	add	r7, sp, #8
 8001eaa:	6078      	str	r0, [r7, #4]
	// array pulled from Adafruit's library for ST7735R driver
	uint8_t initCommands[] = {
 8001eac:	240c      	movs	r4, #12
 8001eae:	193a      	adds	r2, r7, r4
 8001eb0:	4b14      	ldr	r3, [pc, #80]	; (8001f04 <TFT_startup+0x60>)
 8001eb2:	0010      	movs	r0, r2
 8001eb4:	0019      	movs	r1, r3
 8001eb6:	2371      	movs	r3, #113	; 0x71
 8001eb8:	001a      	movs	r2, r3
 8001eba:	f009 fdc1 	bl	800ba40 <memcpy>
			10,                         //     10 ms delay
		ST77XX_DISPON,    ST_CMD_DELAY, //  4: Main screen turn on, no args w/delay
			100	                        //     100 ms delay
	};

	displayInit(initCommands, hspi);
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	193b      	adds	r3, r7, r4
 8001ec2:	0011      	movs	r1, r2
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	f7ff ff5f 	bl	8001d88 <displayInit>
	setAddrWindow(0, 0, WIDTH, HEIGHT, hspi);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	23a0      	movs	r3, #160	; 0xa0
 8001ed0:	2280      	movs	r2, #128	; 0x80
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f000 f821 	bl	8001f1c <setAddrWindow>

	// set the global variables
	cursorX = 0;
 8001eda:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <TFT_startup+0x64>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
	cursorY = 0;
 8001ee0:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <TFT_startup+0x68>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	701a      	strb	r2, [r3, #0]
	textSize = 1;
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <TFT_startup+0x6c>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	701a      	strb	r2, [r3, #0]
	textColor = ST77XX_BLACK;
 8001eec:	4b09      	ldr	r3, [pc, #36]	; (8001f14 <TFT_startup+0x70>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	801a      	strh	r2, [r3, #0]
	bg = ST77XX_WHITE;
 8001ef2:	4b09      	ldr	r3, [pc, #36]	; (8001f18 <TFT_startup+0x74>)
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	4252      	negs	r2, r2
 8001ef8:	801a      	strh	r2, [r3, #0]
}
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	46bd      	mov	sp, r7
 8001efe:	b021      	add	sp, #132	; 0x84
 8001f00:	bd90      	pop	{r4, r7, pc}
 8001f02:	46c0      	nop			; (mov r8, r8)
 8001f04:	0800c294 	.word	0x0800c294
 8001f08:	200000f4 	.word	0x200000f4
 8001f0c:	200000f5 	.word	0x200000f5
 8001f10:	200000f6 	.word	0x200000f6
 8001f14:	200000f8 	.word	0x200000f8
 8001f18:	200000fa 	.word	0x200000fa

08001f1c <setAddrWindow>:

// draw something: set addr window -> write to ram memory
// sets specific area on display to write pixels to
// x and y for upper left corner, w for width, h for height
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SPI_HandleTypeDef *hspi) {
 8001f1c:	b5b0      	push	{r4, r5, r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	0005      	movs	r5, r0
 8001f24:	000c      	movs	r4, r1
 8001f26:	0010      	movs	r0, r2
 8001f28:	0019      	movs	r1, r3
 8001f2a:	1dbb      	adds	r3, r7, #6
 8001f2c:	1c2a      	adds	r2, r5, #0
 8001f2e:	801a      	strh	r2, [r3, #0]
 8001f30:	1d3b      	adds	r3, r7, #4
 8001f32:	1c22      	adds	r2, r4, #0
 8001f34:	801a      	strh	r2, [r3, #0]
 8001f36:	1cbb      	adds	r3, r7, #2
 8001f38:	1c02      	adds	r2, r0, #0
 8001f3a:	801a      	strh	r2, [r3, #0]
 8001f3c:	003b      	movs	r3, r7
 8001f3e:	1c0a      	adds	r2, r1, #0
 8001f40:	801a      	strh	r2, [r3, #0]
	// building 32-bit window args
	uint8_t temp[4];
	temp[0] = (x & (0xFF00)) >> 8;
 8001f42:	1dbb      	adds	r3, r7, #6
 8001f44:	881b      	ldrh	r3, [r3, #0]
 8001f46:	0a1b      	lsrs	r3, r3, #8
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	210c      	movs	r1, #12
 8001f4e:	187b      	adds	r3, r7, r1
 8001f50:	701a      	strb	r2, [r3, #0]
	temp[1] = x & (0xFF);
 8001f52:	1dbb      	adds	r3, r7, #6
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	187b      	adds	r3, r7, r1
 8001f5a:	705a      	strb	r2, [r3, #1]
	temp[2] = ((x+w-1) & (0xFF00)) >> 8;
 8001f5c:	1dbb      	adds	r3, r7, #6
 8001f5e:	881a      	ldrh	r2, [r3, #0]
 8001f60:	1cbb      	adds	r3, r7, #2
 8001f62:	881b      	ldrh	r3, [r3, #0]
 8001f64:	18d3      	adds	r3, r2, r3
 8001f66:	3b01      	subs	r3, #1
 8001f68:	121b      	asrs	r3, r3, #8
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	187b      	adds	r3, r7, r1
 8001f6e:	709a      	strb	r2, [r3, #2]
	temp[3] = (x+w-1) & (0xFF);
 8001f70:	1dbb      	adds	r3, r7, #6
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	b2da      	uxtb	r2, r3
 8001f76:	1cbb      	adds	r3, r7, #2
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	18d3      	adds	r3, r2, r3
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	3b01      	subs	r3, #1
 8001f82:	b2da      	uxtb	r2, r3
 8001f84:	187b      	adds	r3, r7, r1
 8001f86:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_CASET, temp, 4, hspi);
 8001f88:	6a3b      	ldr	r3, [r7, #32]
 8001f8a:	000c      	movs	r4, r1
 8001f8c:	1879      	adds	r1, r7, r1
 8001f8e:	2204      	movs	r2, #4
 8001f90:	202a      	movs	r0, #42	; 0x2a
 8001f92:	f7ff fe55 	bl	8001c40 <sendCommand>

	temp[0] = (y & (0xFF00)) >> 8;
 8001f96:	1d3b      	adds	r3, r7, #4
 8001f98:	881b      	ldrh	r3, [r3, #0]
 8001f9a:	0a1b      	lsrs	r3, r3, #8
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	0021      	movs	r1, r4
 8001fa2:	187b      	adds	r3, r7, r1
 8001fa4:	701a      	strb	r2, [r3, #0]
	temp[1] = y & (0xFF);
 8001fa6:	1d3b      	adds	r3, r7, #4
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	187b      	adds	r3, r7, r1
 8001fae:	705a      	strb	r2, [r3, #1]
	temp[2] = ((y+h-1) & (0xFF00)) >> 8;
 8001fb0:	1d3b      	adds	r3, r7, #4
 8001fb2:	881a      	ldrh	r2, [r3, #0]
 8001fb4:	003b      	movs	r3, r7
 8001fb6:	881b      	ldrh	r3, [r3, #0]
 8001fb8:	18d3      	adds	r3, r2, r3
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	121b      	asrs	r3, r3, #8
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	187b      	adds	r3, r7, r1
 8001fc2:	709a      	strb	r2, [r3, #2]
	temp[3] = (y+h-1) & (0x00FF);
 8001fc4:	1d3b      	adds	r3, r7, #4
 8001fc6:	881b      	ldrh	r3, [r3, #0]
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	003b      	movs	r3, r7
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	18d3      	adds	r3, r2, r3
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	b2da      	uxtb	r2, r3
 8001fd8:	187b      	adds	r3, r7, r1
 8001fda:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_RASET, temp, 4, hspi);
 8001fdc:	6a3b      	ldr	r3, [r7, #32]
 8001fde:	1879      	adds	r1, r7, r1
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	202b      	movs	r0, #43	; 0x2b
 8001fe4:	f7ff fe2c 	bl	8001c40 <sendCommand>
}
 8001fe8:	46c0      	nop			; (mov r8, r8)
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b004      	add	sp, #16
 8001fee:	bdb0      	pop	{r4, r5, r7, pc}

08001ff0 <turnDisplayOn>:

// sends turn on/off command
void turnDisplayOn(SPI_HandleTypeDef *hspi) {sendCommand(ST77XX_DISPON, NULL, 0, hspi);}
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	2029      	movs	r0, #41	; 0x29
 8002000:	f7ff fe1e 	bl	8001c40 <sendCommand>
 8002004:	46c0      	nop			; (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	b002      	add	sp, #8
 800200a:	bd80      	pop	{r7, pc}

0800200c <colorFixer>:
// 8-bit spi bus wants msb first; in array, lowest index is sent first
// because ARM is little-endian
//   for 16-bit value, it sends lower byte before upper byte
//   resulting in device thinking lower byte is upper byte
// this switches byte order around
uint16_t colorFixer(uint16_t color) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	0002      	movs	r2, r0
 8002014:	1dbb      	adds	r3, r7, #6
 8002016:	801a      	strh	r2, [r3, #0]
	uint8_t a = color & 0xFF;
 8002018:	210f      	movs	r1, #15
 800201a:	187b      	adds	r3, r7, r1
 800201c:	1dba      	adds	r2, r7, #6
 800201e:	8812      	ldrh	r2, [r2, #0]
 8002020:	701a      	strb	r2, [r3, #0]
	uint8_t b = (color & 0xFF00) >> 8;
 8002022:	1dbb      	adds	r3, r7, #6
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	0a1b      	lsrs	r3, r3, #8
 8002028:	b29a      	uxth	r2, r3
 800202a:	200e      	movs	r0, #14
 800202c:	183b      	adds	r3, r7, r0
 800202e:	701a      	strb	r2, [r3, #0]
	uint16_t ret = (a << 8) | b;
 8002030:	187b      	adds	r3, r7, r1
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	021b      	lsls	r3, r3, #8
 8002036:	b21a      	sxth	r2, r3
 8002038:	183b      	adds	r3, r7, r0
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	b21b      	sxth	r3, r3
 800203e:	4313      	orrs	r3, r2
 8002040:	b21a      	sxth	r2, r3
 8002042:	210c      	movs	r1, #12
 8002044:	187b      	adds	r3, r7, r1
 8002046:	801a      	strh	r2, [r3, #0]

	return ret;
 8002048:	187b      	adds	r3, r7, r1
 800204a:	881b      	ldrh	r3, [r3, #0]
}
 800204c:	0018      	movs	r0, r3
 800204e:	46bd      	mov	sp, r7
 8002050:	b004      	add	sp, #16
 8002052:	bd80      	pop	{r7, pc}

08002054 <drawHLine>:
	setAddrWindow(x, y, 1, 1, hspi);
	sendColor(color, 1, hspi);
}

// draw a horizontal line. coordinates are for left point
void drawHLine(uint8_t x, uint8_t y, uint8_t size, uint16_t color, SPI_HandleTypeDef *hspi) {
 8002054:	b5b0      	push	{r4, r5, r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af02      	add	r7, sp, #8
 800205a:	0005      	movs	r5, r0
 800205c:	000c      	movs	r4, r1
 800205e:	0010      	movs	r0, r2
 8002060:	0019      	movs	r1, r3
 8002062:	1dfb      	adds	r3, r7, #7
 8002064:	1c2a      	adds	r2, r5, #0
 8002066:	701a      	strb	r2, [r3, #0]
 8002068:	1dbb      	adds	r3, r7, #6
 800206a:	1c22      	adds	r2, r4, #0
 800206c:	701a      	strb	r2, [r3, #0]
 800206e:	1d7b      	adds	r3, r7, #5
 8002070:	1c02      	adds	r2, r0, #0
 8002072:	701a      	strb	r2, [r3, #0]
 8002074:	1cbb      	adds	r3, r7, #2
 8002076:	1c0a      	adds	r2, r1, #0
 8002078:	801a      	strh	r2, [r3, #0]
	// bounds checking
	if (x < 0) x = 0;						// don't set x out of bounds
	if (x > WIDTH) x = WIDTH;
 800207a:	1dfb      	adds	r3, r7, #7
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2b80      	cmp	r3, #128	; 0x80
 8002080:	d902      	bls.n	8002088 <drawHLine+0x34>
 8002082:	1dfb      	adds	r3, r7, #7
 8002084:	2280      	movs	r2, #128	; 0x80
 8002086:	701a      	strb	r2, [r3, #0]
	if (x+size > WIDTH) size = WIDTH-x;		// don't set size so line draws out of bounds
 8002088:	1dfb      	adds	r3, r7, #7
 800208a:	781a      	ldrb	r2, [r3, #0]
 800208c:	1d7b      	adds	r3, r7, #5
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	18d3      	adds	r3, r2, r3
 8002092:	2b80      	cmp	r3, #128	; 0x80
 8002094:	dd06      	ble.n	80020a4 <drawHLine+0x50>
 8002096:	1d7b      	adds	r3, r7, #5
 8002098:	1dfa      	adds	r2, r7, #7
 800209a:	7812      	ldrb	r2, [r2, #0]
 800209c:	2180      	movs	r1, #128	; 0x80
 800209e:	4249      	negs	r1, r1
 80020a0:	1a8a      	subs	r2, r1, r2
 80020a2:	701a      	strb	r2, [r3, #0]
	if (x+size < 0) size = 0-x;
	if ((y > HEIGHT) || (y < 0)) return;	// don't draw if y is out of bounds
 80020a4:	1dbb      	adds	r3, r7, #6
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2ba0      	cmp	r3, #160	; 0xa0
 80020aa:	d817      	bhi.n	80020dc <drawHLine+0x88>

	setAddrWindow(x, y, size, 1, hspi);
 80020ac:	1dfb      	adds	r3, r7, #7
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	b298      	uxth	r0, r3
 80020b2:	1dbb      	adds	r3, r7, #6
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	b299      	uxth	r1, r3
 80020b8:	1d7b      	adds	r3, r7, #5
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	b29a      	uxth	r2, r3
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	2301      	movs	r3, #1
 80020c4:	f7ff ff2a 	bl	8001f1c <setAddrWindow>
	sendColor(color, size, hspi);
 80020c8:	1d7b      	adds	r3, r7, #5
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	b299      	uxth	r1, r3
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	1cbb      	adds	r3, r7, #2
 80020d2:	881b      	ldrh	r3, [r3, #0]
 80020d4:	0018      	movs	r0, r3
 80020d6:	f7ff fde7 	bl	8001ca8 <sendColor>
 80020da:	e000      	b.n	80020de <drawHLine+0x8a>
	if ((y > HEIGHT) || (y < 0)) return;	// don't draw if y is out of bounds
 80020dc:	46c0      	nop			; (mov r8, r8)
}
 80020de:	46bd      	mov	sp, r7
 80020e0:	b002      	add	sp, #8
 80020e2:	bdb0      	pop	{r4, r5, r7, pc}

080020e4 <drawVLine>:

// draws a vertical line. coordinates are for top point
void drawVLine(uint8_t x, uint8_t y, uint8_t size, uint16_t color, SPI_HandleTypeDef *hspi) {
 80020e4:	b5b0      	push	{r4, r5, r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af02      	add	r7, sp, #8
 80020ea:	0005      	movs	r5, r0
 80020ec:	000c      	movs	r4, r1
 80020ee:	0010      	movs	r0, r2
 80020f0:	0019      	movs	r1, r3
 80020f2:	1dfb      	adds	r3, r7, #7
 80020f4:	1c2a      	adds	r2, r5, #0
 80020f6:	701a      	strb	r2, [r3, #0]
 80020f8:	1dbb      	adds	r3, r7, #6
 80020fa:	1c22      	adds	r2, r4, #0
 80020fc:	701a      	strb	r2, [r3, #0]
 80020fe:	1d7b      	adds	r3, r7, #5
 8002100:	1c02      	adds	r2, r0, #0
 8002102:	701a      	strb	r2, [r3, #0]
 8002104:	1cbb      	adds	r3, r7, #2
 8002106:	1c0a      	adds	r2, r1, #0
 8002108:	801a      	strh	r2, [r3, #0]
	// bounds checking
	if (y < 0) y = 0;						// don't set y out of bounds
	if (y > HEIGHT) y = HEIGHT;
 800210a:	1dbb      	adds	r3, r7, #6
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2ba0      	cmp	r3, #160	; 0xa0
 8002110:	d902      	bls.n	8002118 <drawVLine+0x34>
 8002112:	1dbb      	adds	r3, r7, #6
 8002114:	22a0      	movs	r2, #160	; 0xa0
 8002116:	701a      	strb	r2, [r3, #0]
	if (y+size > HEIGHT) size = HEIGHT-y;	// don't set size so line draws out of bounds
 8002118:	1dbb      	adds	r3, r7, #6
 800211a:	781a      	ldrb	r2, [r3, #0]
 800211c:	1d7b      	adds	r3, r7, #5
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	18d3      	adds	r3, r2, r3
 8002122:	2ba0      	cmp	r3, #160	; 0xa0
 8002124:	dd06      	ble.n	8002134 <drawVLine+0x50>
 8002126:	1d7b      	adds	r3, r7, #5
 8002128:	1dba      	adds	r2, r7, #6
 800212a:	7812      	ldrb	r2, [r2, #0]
 800212c:	2160      	movs	r1, #96	; 0x60
 800212e:	4249      	negs	r1, r1
 8002130:	1a8a      	subs	r2, r1, r2
 8002132:	701a      	strb	r2, [r3, #0]
	if (y+size < 0) size = 0-y;
	if ((x > WIDTH) || (x < 0)) return;		// don't draw if x is out of bounds
 8002134:	1dfb      	adds	r3, r7, #7
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b80      	cmp	r3, #128	; 0x80
 800213a:	d818      	bhi.n	800216e <drawVLine+0x8a>

	setAddrWindow(x, y, 1, size, hspi);
 800213c:	1dfb      	adds	r3, r7, #7
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	b298      	uxth	r0, r3
 8002142:	1dbb      	adds	r3, r7, #6
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	b299      	uxth	r1, r3
 8002148:	1d7b      	adds	r3, r7, #5
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	b29a      	uxth	r2, r3
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	0013      	movs	r3, r2
 8002154:	2201      	movs	r2, #1
 8002156:	f7ff fee1 	bl	8001f1c <setAddrWindow>
	sendColor(color, size, hspi);
 800215a:	1d7b      	adds	r3, r7, #5
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b299      	uxth	r1, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	1cbb      	adds	r3, r7, #2
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	0018      	movs	r0, r3
 8002168:	f7ff fd9e 	bl	8001ca8 <sendColor>
 800216c:	e000      	b.n	8002170 <drawVLine+0x8c>
	if ((x > WIDTH) || (x < 0)) return;		// don't draw if x is out of bounds
 800216e:	46c0      	nop			; (mov r8, r8)
}
 8002170:	46bd      	mov	sp, r7
 8002172:	b002      	add	sp, #8
 8002174:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002178 <drawBuffer>:

// draws on a specific region with input 16-bit buffer
uint16_t b[500];
void drawBuffer(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t *buffer, uint16_t bufferSize, SPI_HandleTypeDef *hspi) {
 8002178:	b5b0      	push	{r4, r5, r7, lr}
 800217a:	b086      	sub	sp, #24
 800217c:	af02      	add	r7, sp, #8
 800217e:	0005      	movs	r5, r0
 8002180:	000c      	movs	r4, r1
 8002182:	0010      	movs	r0, r2
 8002184:	0019      	movs	r1, r3
 8002186:	1dfb      	adds	r3, r7, #7
 8002188:	1c2a      	adds	r2, r5, #0
 800218a:	701a      	strb	r2, [r3, #0]
 800218c:	1dbb      	adds	r3, r7, #6
 800218e:	1c22      	adds	r2, r4, #0
 8002190:	701a      	strb	r2, [r3, #0]
 8002192:	1d7b      	adds	r3, r7, #5
 8002194:	1c02      	adds	r2, r0, #0
 8002196:	701a      	strb	r2, [r3, #0]
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	1c0a      	adds	r2, r1, #0
 800219c:	701a      	strb	r2, [r3, #0]
	if (x+w > WIDTH || y+h > HEIGHT) return;
 800219e:	1dfb      	adds	r3, r7, #7
 80021a0:	781a      	ldrb	r2, [r3, #0]
 80021a2:	1d7b      	adds	r3, r7, #5
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	18d3      	adds	r3, r2, r3
 80021a8:	2b80      	cmp	r3, #128	; 0x80
 80021aa:	dd00      	ble.n	80021ae <drawBuffer+0x36>
 80021ac:	e086      	b.n	80022bc <drawBuffer+0x144>
 80021ae:	1dbb      	adds	r3, r7, #6
 80021b0:	781a      	ldrb	r2, [r3, #0]
 80021b2:	1d3b      	adds	r3, r7, #4
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	18d3      	adds	r3, r2, r3
 80021b8:	2ba0      	cmp	r3, #160	; 0xa0
 80021ba:	dd00      	ble.n	80021be <drawBuffer+0x46>
 80021bc:	e07e      	b.n	80022bc <drawBuffer+0x144>

	// also don't call this with buffer size too big bc there's not enough ram for all pixels of display
//	if (bufferSize > 10240) return;			// about 1/2 of total system ram

	setAddrWindow(x, y, w, h, hspi);
 80021be:	1dfb      	adds	r3, r7, #7
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	b298      	uxth	r0, r3
 80021c4:	1dbb      	adds	r3, r7, #6
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	b299      	uxth	r1, r3
 80021ca:	1d7b      	adds	r3, r7, #5
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	1d3b      	adds	r3, r7, #4
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	b29c      	uxth	r4, r3
 80021d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021d8:	9300      	str	r3, [sp, #0]
 80021da:	0023      	movs	r3, r4
 80021dc:	f7ff fe9e 	bl	8001f1c <setAddrWindow>
//	sendCommand(ST77XX_RAMWR, buffer, bufferSize*2, hspi);

	SPI_DC_LOW();
 80021e0:	f7ff fd12 	bl	8001c08 <SPI_DC_LOW>
	uint8_t cmd = ST77XX_RAMWR;
 80021e4:	210b      	movs	r1, #11
 80021e6:	187b      	adds	r3, r7, r1
 80021e8:	222c      	movs	r2, #44	; 0x2c
 80021ea:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(hspi, &cmd, 1, 1000);
 80021ec:	23fa      	movs	r3, #250	; 0xfa
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	1879      	adds	r1, r7, r1
 80021f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021f4:	2201      	movs	r2, #1
 80021f6:	f007 fefb 	bl	8009ff0 <HAL_SPI_Transmit>
	SPI_DC_HIGH();
 80021fa:	f7ff fd13 	bl	8001c24 <SPI_DC_HIGH>

	int i;
	for(i = 0; i < bufferSize; i++) {
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	e010      	b.n	8002226 <drawBuffer+0xae>
//		buffer[i] = colorFixer(buffer[i]);
		b[i] = colorFixer(buffer[i]);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	6a3a      	ldr	r2, [r7, #32]
 800220a:	18d3      	adds	r3, r2, r3
 800220c:	881b      	ldrh	r3, [r3, #0]
 800220e:	0018      	movs	r0, r3
 8002210:	f7ff fefc 	bl	800200c <colorFixer>
 8002214:	0003      	movs	r3, r0
 8002216:	0019      	movs	r1, r3
 8002218:	4b2a      	ldr	r3, [pc, #168]	; (80022c4 <drawBuffer+0x14c>)
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	0052      	lsls	r2, r2, #1
 800221e:	52d1      	strh	r1, [r2, r3]
	for(i = 0; i < bufferSize; i++) {
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	3301      	adds	r3, #1
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	2324      	movs	r3, #36	; 0x24
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	429a      	cmp	r2, r3
 8002230:	dbe8      	blt.n	8002204 <drawBuffer+0x8c>
//	while((hspi->Instance->SR & SPI_SR_BSY) == SPI_SR_BSY);
//	while(HAL_SPI_GetState(hspi) != HAL_SPI_STATE_READY) {}
//	while(hspi->hdmatx->State != HAL_DMA_STATE_READY) {}
//	while((hspi->Instance->SR & SPI_SR_TXE) == 0);
//	while((hspi->Instance->SR & SPI_SR_BSY) == SPI_SR_BSY);
	__HAL_SPI_DISABLE(hspi);
 8002232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2140      	movs	r1, #64	; 0x40
 800223e:	438a      	bics	r2, r1
 8002240:	601a      	str	r2, [r3, #0]
	SET_BIT(hspi->Instance->CR1, SPI_CR1_DFF);
 8002242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2180      	movs	r1, #128	; 0x80
 800224e:	0109      	lsls	r1, r1, #4
 8002250:	430a      	orrs	r2, r1
 8002252:	601a      	str	r2, [r3, #0]
//	while(HAL_DMA_GetState(hspi->hdmatx) == HAL_DMA_STATE_BUSY);
//	while (HAL_SPI_GetState(hspi) == HAL_SPI_STATE_BUSY_TX);
//	HAL_SPI_DMAPause(hspi);
//	HAL_SPI_DMAResume(hspi);
//	CLEAR_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
	SET_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
 8002254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800225e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2180      	movs	r1, #128	; 0x80
 8002264:	430a      	orrs	r2, r1
 8002266:	601a      	str	r2, [r3, #0]
//	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
//	__HAL_DMA_ENABLE(hspi->hdmatx);
	__HAL_SPI_ENABLE(hspi);
 8002268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2140      	movs	r1, #64	; 0x40
 8002274:	430a      	orrs	r2, r1
 8002276:	601a      	str	r2, [r3, #0]
//	HAL_SPI_Transmit_DMA(hspi, buffer, bufferSize);
	SET_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
 8002278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800227a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002282:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2180      	movs	r1, #128	; 0x80
 8002288:	430a      	orrs	r2, r1
 800228a:	601a      	str	r2, [r3, #0]
	if((hspi->hdmatx->Instance->CCR & DMA_CCR_MINC) == DMA_CCR_MINC) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800228c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800228e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2280      	movs	r2, #128	; 0x80
 8002296:	4013      	ands	r3, r2
 8002298:	2b80      	cmp	r3, #128	; 0x80
 800229a:	d106      	bne.n	80022aa <drawBuffer+0x132>
 800229c:	23a0      	movs	r3, #160	; 0xa0
 800229e:	05db      	lsls	r3, r3, #23
 80022a0:	2201      	movs	r2, #1
 80022a2:	2140      	movs	r1, #64	; 0x40
 80022a4:	0018      	movs	r0, r3
 80022a6:	f005 ff89 	bl	80081bc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(hspi, b, bufferSize);
 80022aa:	2324      	movs	r3, #36	; 0x24
 80022ac:	18fb      	adds	r3, r7, r3
 80022ae:	881a      	ldrh	r2, [r3, #0]
 80022b0:	4904      	ldr	r1, [pc, #16]	; (80022c4 <drawBuffer+0x14c>)
 80022b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022b4:	0018      	movs	r0, r3
 80022b6:	f008 f877 	bl	800a3a8 <HAL_SPI_Transmit_DMA>
 80022ba:	e000      	b.n	80022be <drawBuffer+0x146>
	if (x+w > WIDTH || y+h > HEIGHT) return;
 80022bc:	46c0      	nop			; (mov r8, r8)
//	while(hspi->hdmatx->State != HAL_DMA_STATE_READY) {}
//	while((hspi->Instance->SR & SPI_SR_TXE) == 0);
//	while((hspi->Instance->SR & SPI_SR_BSY) == SPI_SR_BSY);
//	SET_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
//	CLEAR_BIT(hspi->hdmatx->Instance->CCR, DMA_CCR_MINC);
}
 80022be:	46bd      	mov	sp, r7
 80022c0:	b004      	add	sp, #16
 80022c2:	bdb0      	pop	{r4, r5, r7, pc}
 80022c4:	20000148 	.word	0x20000148

080022c8 <drawRect>:
		}
	}
}

// draw an empty rectangle
void drawRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color, SPI_HandleTypeDef *hspi) {
 80022c8:	b5b0      	push	{r4, r5, r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af02      	add	r7, sp, #8
 80022ce:	0005      	movs	r5, r0
 80022d0:	000c      	movs	r4, r1
 80022d2:	0010      	movs	r0, r2
 80022d4:	0019      	movs	r1, r3
 80022d6:	1dfb      	adds	r3, r7, #7
 80022d8:	1c2a      	adds	r2, r5, #0
 80022da:	701a      	strb	r2, [r3, #0]
 80022dc:	1dbb      	adds	r3, r7, #6
 80022de:	1c22      	adds	r2, r4, #0
 80022e0:	701a      	strb	r2, [r3, #0]
 80022e2:	1d7b      	adds	r3, r7, #5
 80022e4:	1c02      	adds	r2, r0, #0
 80022e6:	701a      	strb	r2, [r3, #0]
 80022e8:	1d3b      	adds	r3, r7, #4
 80022ea:	1c0a      	adds	r2, r1, #0
 80022ec:	701a      	strb	r2, [r3, #0]
	drawHLine(x, y, w, color, hspi);
 80022ee:	2518      	movs	r5, #24
 80022f0:	197b      	adds	r3, r7, r5
 80022f2:	881c      	ldrh	r4, [r3, #0]
 80022f4:	1d7b      	adds	r3, r7, #5
 80022f6:	781a      	ldrb	r2, [r3, #0]
 80022f8:	1dbb      	adds	r3, r7, #6
 80022fa:	7819      	ldrb	r1, [r3, #0]
 80022fc:	1dfb      	adds	r3, r7, #7
 80022fe:	7818      	ldrb	r0, [r3, #0]
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	9300      	str	r3, [sp, #0]
 8002304:	0023      	movs	r3, r4
 8002306:	f7ff fea5 	bl	8002054 <drawHLine>
	drawHLine(x, y+h-1, w, color, hspi);
 800230a:	1dba      	adds	r2, r7, #6
 800230c:	1d3b      	adds	r3, r7, #4
 800230e:	7812      	ldrb	r2, [r2, #0]
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	18d3      	adds	r3, r2, r3
 8002314:	b2db      	uxtb	r3, r3
 8002316:	3b01      	subs	r3, #1
 8002318:	b2d9      	uxtb	r1, r3
 800231a:	197b      	adds	r3, r7, r5
 800231c:	881c      	ldrh	r4, [r3, #0]
 800231e:	1d7b      	adds	r3, r7, #5
 8002320:	781a      	ldrb	r2, [r3, #0]
 8002322:	1dfb      	adds	r3, r7, #7
 8002324:	7818      	ldrb	r0, [r3, #0]
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	0023      	movs	r3, r4
 800232c:	f7ff fe92 	bl	8002054 <drawHLine>
	drawVLine(x, y, h, color, hspi);
 8002330:	197b      	adds	r3, r7, r5
 8002332:	881c      	ldrh	r4, [r3, #0]
 8002334:	1d3b      	adds	r3, r7, #4
 8002336:	781a      	ldrb	r2, [r3, #0]
 8002338:	1dbb      	adds	r3, r7, #6
 800233a:	7819      	ldrb	r1, [r3, #0]
 800233c:	1dfb      	adds	r3, r7, #7
 800233e:	7818      	ldrb	r0, [r3, #0]
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	0023      	movs	r3, r4
 8002346:	f7ff fecd 	bl	80020e4 <drawVLine>
	drawVLine(x+w-1, y, h, color, hspi);
 800234a:	1dfa      	adds	r2, r7, #7
 800234c:	1d7b      	adds	r3, r7, #5
 800234e:	7812      	ldrb	r2, [r2, #0]
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	18d3      	adds	r3, r2, r3
 8002354:	b2db      	uxtb	r3, r3
 8002356:	3b01      	subs	r3, #1
 8002358:	b2d8      	uxtb	r0, r3
 800235a:	197b      	adds	r3, r7, r5
 800235c:	881c      	ldrh	r4, [r3, #0]
 800235e:	1d3b      	adds	r3, r7, #4
 8002360:	781a      	ldrb	r2, [r3, #0]
 8002362:	1dbb      	adds	r3, r7, #6
 8002364:	7819      	ldrb	r1, [r3, #0]
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	0023      	movs	r3, r4
 800236c:	f7ff feba 	bl	80020e4 <drawVLine>
}
 8002370:	46c0      	nop			; (mov r8, r8)
 8002372:	46bd      	mov	sp, r7
 8002374:	b002      	add	sp, #8
 8002376:	bdb0      	pop	{r4, r5, r7, pc}

08002378 <fillRect>:

// draw a filled rectangle
void fillRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color, SPI_HandleTypeDef *hspi) {
 8002378:	b5b0      	push	{r4, r5, r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af02      	add	r7, sp, #8
 800237e:	0005      	movs	r5, r0
 8002380:	000c      	movs	r4, r1
 8002382:	0010      	movs	r0, r2
 8002384:	0019      	movs	r1, r3
 8002386:	1dfb      	adds	r3, r7, #7
 8002388:	1c2a      	adds	r2, r5, #0
 800238a:	701a      	strb	r2, [r3, #0]
 800238c:	1dbb      	adds	r3, r7, #6
 800238e:	1c22      	adds	r2, r4, #0
 8002390:	701a      	strb	r2, [r3, #0]
 8002392:	1d7b      	adds	r3, r7, #5
 8002394:	1c02      	adds	r2, r0, #0
 8002396:	701a      	strb	r2, [r3, #0]
 8002398:	1d3b      	adds	r3, r7, #4
 800239a:	1c0a      	adds	r2, r1, #0
 800239c:	701a      	strb	r2, [r3, #0]
	setAddrWindow(x, y, w, h, hspi);
 800239e:	1dfb      	adds	r3, r7, #7
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	b298      	uxth	r0, r3
 80023a4:	1dbb      	adds	r3, r7, #6
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	b299      	uxth	r1, r3
 80023aa:	1d7b      	adds	r3, r7, #5
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	1d3b      	adds	r3, r7, #4
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	b29c      	uxth	r4, r3
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	0023      	movs	r3, r4
 80023bc:	f7ff fdae 	bl	8001f1c <setAddrWindow>
	sendColor(color, w*h, hspi);
 80023c0:	1d7b      	adds	r3, r7, #5
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	1d3a      	adds	r2, r7, #4
 80023c8:	7812      	ldrb	r2, [r2, #0]
 80023ca:	b292      	uxth	r2, r2
 80023cc:	4353      	muls	r3, r2
 80023ce:	b299      	uxth	r1, r3
 80023d0:	69fa      	ldr	r2, [r7, #28]
 80023d2:	2318      	movs	r3, #24
 80023d4:	18fb      	adds	r3, r7, r3
 80023d6:	881b      	ldrh	r3, [r3, #0]
 80023d8:	0018      	movs	r0, r3
 80023da:	f7ff fc65 	bl	8001ca8 <sendColor>
//	for (i = x; i < w; i++) {
//		for (j = y; j < h; j++) {
//			drawPixel(i, j, ST77XX_BLUE, hspi);
//		}
//	}
}
 80023de:	46c0      	nop			; (mov r8, r8)
 80023e0:	46bd      	mov	sp, r7
 80023e2:	b002      	add	sp, #8
 80023e4:	bdb0      	pop	{r4, r5, r7, pc}

080023e6 <fillScreen>:

// a big rectangle, but for the whole screen
void fillScreen(uint16_t color, SPI_HandleTypeDef *hspi) {
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b084      	sub	sp, #16
 80023ea:	af02      	add	r7, sp, #8
 80023ec:	0002      	movs	r2, r0
 80023ee:	6039      	str	r1, [r7, #0]
 80023f0:	1dbb      	adds	r3, r7, #6
 80023f2:	801a      	strh	r2, [r3, #0]
	setAddrWindow(0, 0, WIDTH, HEIGHT, hspi);
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	23a0      	movs	r3, #160	; 0xa0
 80023fa:	2280      	movs	r2, #128	; 0x80
 80023fc:	2100      	movs	r1, #0
 80023fe:	2000      	movs	r0, #0
 8002400:	f7ff fd8c 	bl	8001f1c <setAddrWindow>
	sendColor(color, WIDTH*HEIGHT, hspi);
 8002404:	683a      	ldr	r2, [r7, #0]
 8002406:	23a0      	movs	r3, #160	; 0xa0
 8002408:	01d9      	lsls	r1, r3, #7
 800240a:	1dbb      	adds	r3, r7, #6
 800240c:	881b      	ldrh	r3, [r3, #0]
 800240e:	0018      	movs	r0, r3
 8002410:	f7ff fc4a 	bl	8001ca8 <sendColor>
//		for (k = 0; k < WIDTH; k++) {
//			drawPixel(k, i, colors[j], hspi);
//		}
//	}
//	j = (j+1)%4;
}
 8002414:	46c0      	nop			; (mov r8, r8)
 8002416:	46bd      	mov	sp, r7
 8002418:	b002      	add	sp, #8
 800241a:	bd80      	pop	{r7, pc}

0800241c <clearScreen>:

void clearScreen(uint16_t backgroundColor, SPI_HandleTypeDef *hspi) {
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	0002      	movs	r2, r0
 8002424:	6039      	str	r1, [r7, #0]
 8002426:	1dbb      	adds	r3, r7, #6
 8002428:	801a      	strh	r2, [r3, #0]
	bg = backgroundColor;
 800242a:	4b07      	ldr	r3, [pc, #28]	; (8002448 <clearScreen+0x2c>)
 800242c:	1dba      	adds	r2, r7, #6
 800242e:	8812      	ldrh	r2, [r2, #0]
 8002430:	801a      	strh	r2, [r3, #0]
	fillScreen(backgroundColor, hspi);
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	1dbb      	adds	r3, r7, #6
 8002436:	881b      	ldrh	r3, [r3, #0]
 8002438:	0011      	movs	r1, r2
 800243a:	0018      	movs	r0, r3
 800243c:	f7ff ffd3 	bl	80023e6 <fillScreen>
}
 8002440:	46c0      	nop			; (mov r8, r8)
 8002442:	46bd      	mov	sp, r7
 8002444:	b002      	add	sp, #8
 8002446:	bd80      	pop	{r7, pc}
 8002448:	200000fa 	.word	0x200000fa

0800244c <drawChar>:
// ---- end of basic shapes and lines ----

// ---- text functions ----
// draw a character. based on 6x8 font, but scalable
// instead of drawing pixel by pixel, function builds a buffer first and then sends
void drawChar(uint8_t ch, SPI_HandleTypeDef *hspi) {
 800244c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244e:	b095      	sub	sp, #84	; 0x54
 8002450:	af04      	add	r7, sp, #16
 8002452:	61b9      	str	r1, [r7, #24]
 8002454:	221f      	movs	r2, #31
 8002456:	18ba      	adds	r2, r7, r2
 8002458:	1c01      	adds	r1, r0, #0
 800245a:	7011      	strb	r1, [r2, #0]
 800245c:	466a      	mov	r2, sp
 800245e:	607a      	str	r2, [r7, #4]
	uint16_t bufferSize = 6*8*textSize*textSize;
 8002460:	4abe      	ldr	r2, [pc, #760]	; (800275c <drawChar+0x310>)
 8002462:	7812      	ldrb	r2, [r2, #0]
 8002464:	b292      	uxth	r2, r2
 8002466:	49bd      	ldr	r1, [pc, #756]	; (800275c <drawChar+0x310>)
 8002468:	7809      	ldrb	r1, [r1, #0]
 800246a:	b289      	uxth	r1, r1
 800246c:	434a      	muls	r2, r1
 800246e:	b291      	uxth	r1, r2
 8002470:	221a      	movs	r2, #26
 8002472:	2018      	movs	r0, #24
 8002474:	4684      	mov	ip, r0
 8002476:	44bc      	add	ip, r7
 8002478:	4462      	add	r2, ip
 800247a:	2030      	movs	r0, #48	; 0x30
 800247c:	4341      	muls	r1, r0
 800247e:	8011      	strh	r1, [r2, #0]
	uint16_t buffer[bufferSize];
 8002480:	221a      	movs	r2, #26
 8002482:	2118      	movs	r1, #24
 8002484:	468c      	mov	ip, r1
 8002486:	44bc      	add	ip, r7
 8002488:	4462      	add	r2, ip
 800248a:	8812      	ldrh	r2, [r2, #0]
 800248c:	0011      	movs	r1, r2
 800248e:	3901      	subs	r1, #1
 8002490:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002492:	613a      	str	r2, [r7, #16]
 8002494:	2100      	movs	r1, #0
 8002496:	6179      	str	r1, [r7, #20]
 8002498:	6939      	ldr	r1, [r7, #16]
 800249a:	0f09      	lsrs	r1, r1, #28
 800249c:	6978      	ldr	r0, [r7, #20]
 800249e:	0106      	lsls	r6, r0, #4
 80024a0:	430e      	orrs	r6, r1
 80024a2:	6939      	ldr	r1, [r7, #16]
 80024a4:	010d      	lsls	r5, r1, #4
 80024a6:	60ba      	str	r2, [r7, #8]
 80024a8:	2100      	movs	r1, #0
 80024aa:	60f9      	str	r1, [r7, #12]
 80024ac:	68bd      	ldr	r5, [r7, #8]
 80024ae:	68fe      	ldr	r6, [r7, #12]
 80024b0:	0029      	movs	r1, r5
 80024b2:	0f09      	lsrs	r1, r1, #28
 80024b4:	0030      	movs	r0, r6
 80024b6:	0104      	lsls	r4, r0, #4
 80024b8:	430c      	orrs	r4, r1
 80024ba:	0029      	movs	r1, r5
 80024bc:	010b      	lsls	r3, r1, #4
 80024be:	0013      	movs	r3, r2
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	3301      	adds	r3, #1
 80024c4:	3307      	adds	r3, #7
 80024c6:	08db      	lsrs	r3, r3, #3
 80024c8:	00db      	lsls	r3, r3, #3
 80024ca:	466a      	mov	r2, sp
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	469d      	mov	sp, r3
 80024d0:	ab04      	add	r3, sp, #16
 80024d2:	3301      	adds	r3, #1
 80024d4:	085b      	lsrs	r3, r3, #1
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	62bb      	str	r3, [r7, #40]	; 0x28
	int16_t rowOffset, address;

	// Char bitmap = 5 columns
	for (int8_t i=0; i<5; i++) {
 80024da:	2325      	movs	r3, #37	; 0x25
 80024dc:	2218      	movs	r2, #24
 80024de:	4694      	mov	ip, r2
 80024e0:	44bc      	add	ip, r7
 80024e2:	4463      	add	r3, ip
 80024e4:	2200      	movs	r2, #0
 80024e6:	701a      	strb	r2, [r3, #0]
 80024e8:	e1f4      	b.n	80028d4 <drawChar+0x488>
		uint8_t line = font[ch*5+i];
 80024ea:	231f      	movs	r3, #31
 80024ec:	18fb      	adds	r3, r7, r3
 80024ee:	781a      	ldrb	r2, [r3, #0]
 80024f0:	0013      	movs	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	189a      	adds	r2, r3, r2
 80024f6:	2325      	movs	r3, #37	; 0x25
 80024f8:	2118      	movs	r1, #24
 80024fa:	468c      	mov	ip, r1
 80024fc:	44bc      	add	ip, r7
 80024fe:	4463      	add	r3, ip
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	b25b      	sxtb	r3, r3
 8002504:	18d2      	adds	r2, r2, r3
 8002506:	2324      	movs	r3, #36	; 0x24
 8002508:	2118      	movs	r1, #24
 800250a:	468c      	mov	ip, r1
 800250c:	44bc      	add	ip, r7
 800250e:	4463      	add	r3, ip
 8002510:	4993      	ldr	r1, [pc, #588]	; (8002760 <drawChar+0x314>)
 8002512:	5c8a      	ldrb	r2, [r1, r2]
 8002514:	701a      	strb	r2, [r3, #0]
		for (int8_t j=0; j<8; j++, line >>= 1) {
 8002516:	2323      	movs	r3, #35	; 0x23
 8002518:	2218      	movs	r2, #24
 800251a:	4694      	mov	ip, r2
 800251c:	44bc      	add	ip, r7
 800251e:	4463      	add	r3, ip
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
 8002524:	e1c0      	b.n	80028a8 <drawChar+0x45c>
			// draw character pixel
			if (line & 1) {
 8002526:	2324      	movs	r3, #36	; 0x24
 8002528:	2218      	movs	r2, #24
 800252a:	4694      	mov	ip, r2
 800252c:	44bc      	add	ip, r7
 800252e:	4463      	add	r3, ip
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	2201      	movs	r2, #1
 8002534:	4013      	ands	r3, r2
 8002536:	d100      	bne.n	800253a <drawChar+0xee>
 8002538:	e0c8      	b.n	80026cc <drawChar+0x280>
				if (textSize == 1) {
 800253a:	4b88      	ldr	r3, [pc, #544]	; (800275c <drawChar+0x310>)
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d11c      	bne.n	800257c <drawChar+0x130>
					buffer[i+j*6] = colorFixer(textColor);
 8002542:	4b88      	ldr	r3, [pc, #544]	; (8002764 <drawChar+0x318>)
 8002544:	8818      	ldrh	r0, [r3, #0]
 8002546:	2325      	movs	r3, #37	; 0x25
 8002548:	2218      	movs	r2, #24
 800254a:	4694      	mov	ip, r2
 800254c:	44bc      	add	ip, r7
 800254e:	4463      	add	r3, ip
 8002550:	2100      	movs	r1, #0
 8002552:	5659      	ldrsb	r1, [r3, r1]
 8002554:	2323      	movs	r3, #35	; 0x23
 8002556:	2218      	movs	r2, #24
 8002558:	4694      	mov	ip, r2
 800255a:	44bc      	add	ip, r7
 800255c:	4463      	add	r3, ip
 800255e:	2200      	movs	r2, #0
 8002560:	569a      	ldrsb	r2, [r3, r2]
 8002562:	0013      	movs	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	189b      	adds	r3, r3, r2
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	18cc      	adds	r4, r1, r3
 800256c:	f7ff fd4e 	bl	800200c <colorFixer>
 8002570:	0003      	movs	r3, r0
 8002572:	0019      	movs	r1, r3
 8002574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002576:	0062      	lsls	r2, r4, #1
 8002578:	52d1      	strh	r1, [r2, r3]
 800257a:	e17f      	b.n	800287c <drawChar+0x430>
				}
				else {
					// indexing scheme for textSize > 1
					for (int8_t k = 0; k < textSize; k++) {
 800257c:	2322      	movs	r3, #34	; 0x22
 800257e:	2218      	movs	r2, #24
 8002580:	4694      	mov	ip, r2
 8002582:	44bc      	add	ip, r7
 8002584:	4463      	add	r3, ip
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
 800258a:	e092      	b.n	80026b2 <drawChar+0x266>
						rowOffset = textSize*6;
 800258c:	4b73      	ldr	r3, [pc, #460]	; (800275c <drawChar+0x310>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	b29b      	uxth	r3, r3
 8002592:	1c1a      	adds	r2, r3, #0
 8002594:	1c13      	adds	r3, r2, #0
 8002596:	18db      	adds	r3, r3, r3
 8002598:	189b      	adds	r3, r3, r2
 800259a:	18db      	adds	r3, r3, r3
 800259c:	b29a      	uxth	r2, r3
 800259e:	2326      	movs	r3, #38	; 0x26
 80025a0:	2118      	movs	r1, #24
 80025a2:	468c      	mov	ip, r1
 80025a4:	44bc      	add	ip, r7
 80025a6:	4463      	add	r3, ip
 80025a8:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 80025aa:	2321      	movs	r3, #33	; 0x21
 80025ac:	2218      	movs	r2, #24
 80025ae:	4694      	mov	ip, r2
 80025b0:	44bc      	add	ip, r7
 80025b2:	4463      	add	r3, ip
 80025b4:	2200      	movs	r2, #0
 80025b6:	701a      	strb	r2, [r3, #0]
 80025b8:	e064      	b.n	8002684 <drawChar+0x238>
							address = (textSize*textSize*j*6)+(i*textSize);
 80025ba:	4b68      	ldr	r3, [pc, #416]	; (800275c <drawChar+0x310>)
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	b29b      	uxth	r3, r3
 80025c0:	4a66      	ldr	r2, [pc, #408]	; (800275c <drawChar+0x310>)
 80025c2:	7812      	ldrb	r2, [r2, #0]
 80025c4:	b292      	uxth	r2, r2
 80025c6:	4353      	muls	r3, r2
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	2223      	movs	r2, #35	; 0x23
 80025cc:	2118      	movs	r1, #24
 80025ce:	468c      	mov	ip, r1
 80025d0:	44bc      	add	ip, r7
 80025d2:	4462      	add	r2, ip
 80025d4:	7812      	ldrb	r2, [r2, #0]
 80025d6:	b252      	sxtb	r2, r2
 80025d8:	b292      	uxth	r2, r2
 80025da:	4353      	muls	r3, r2
 80025dc:	b29b      	uxth	r3, r3
 80025de:	1c1a      	adds	r2, r3, #0
 80025e0:	1c13      	adds	r3, r2, #0
 80025e2:	18db      	adds	r3, r3, r3
 80025e4:	189b      	adds	r3, r3, r2
 80025e6:	18db      	adds	r3, r3, r3
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	2325      	movs	r3, #37	; 0x25
 80025ec:	2118      	movs	r1, #24
 80025ee:	468c      	mov	ip, r1
 80025f0:	44bc      	add	ip, r7
 80025f2:	4463      	add	r3, ip
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	b25b      	sxtb	r3, r3
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	4958      	ldr	r1, [pc, #352]	; (800275c <drawChar+0x310>)
 80025fc:	7809      	ldrb	r1, [r1, #0]
 80025fe:	b289      	uxth	r1, r1
 8002600:	434b      	muls	r3, r1
 8002602:	b29b      	uxth	r3, r3
 8002604:	18d3      	adds	r3, r2, r3
 8002606:	b29a      	uxth	r2, r3
 8002608:	210e      	movs	r1, #14
 800260a:	2018      	movs	r0, #24
 800260c:	183b      	adds	r3, r7, r0
 800260e:	185b      	adds	r3, r3, r1
 8002610:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 8002612:	2322      	movs	r3, #34	; 0x22
 8002614:	2218      	movs	r2, #24
 8002616:	4694      	mov	ip, r2
 8002618:	44bc      	add	ip, r7
 800261a:	4463      	add	r3, ip
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	b25b      	sxtb	r3, r3
 8002620:	b29b      	uxth	r3, r3
 8002622:	2226      	movs	r2, #38	; 0x26
 8002624:	2418      	movs	r4, #24
 8002626:	46a4      	mov	ip, r4
 8002628:	44bc      	add	ip, r7
 800262a:	4462      	add	r2, ip
 800262c:	8812      	ldrh	r2, [r2, #0]
 800262e:	4353      	muls	r3, r2
 8002630:	b29a      	uxth	r2, r3
 8002632:	2521      	movs	r5, #33	; 0x21
 8002634:	183b      	adds	r3, r7, r0
 8002636:	195b      	adds	r3, r3, r5
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	b25b      	sxtb	r3, r3
 800263c:	b29b      	uxth	r3, r3
 800263e:	18d3      	adds	r3, r2, r3
 8002640:	b29a      	uxth	r2, r3
 8002642:	183b      	adds	r3, r7, r0
 8002644:	185b      	adds	r3, r3, r1
 8002646:	881b      	ldrh	r3, [r3, #0]
 8002648:	18d3      	adds	r3, r2, r3
 800264a:	b29a      	uxth	r2, r3
 800264c:	183b      	adds	r3, r7, r0
 800264e:	185b      	adds	r3, r3, r1
 8002650:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(textColor);
 8002652:	4b44      	ldr	r3, [pc, #272]	; (8002764 <drawChar+0x318>)
 8002654:	881a      	ldrh	r2, [r3, #0]
 8002656:	0006      	movs	r6, r0
 8002658:	183b      	adds	r3, r7, r0
 800265a:	185b      	adds	r3, r3, r1
 800265c:	2400      	movs	r4, #0
 800265e:	5f1c      	ldrsh	r4, [r3, r4]
 8002660:	0010      	movs	r0, r2
 8002662:	f7ff fcd3 	bl	800200c <colorFixer>
 8002666:	0003      	movs	r3, r0
 8002668:	0019      	movs	r1, r3
 800266a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800266c:	0062      	lsls	r2, r4, #1
 800266e:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 8002670:	19bb      	adds	r3, r7, r6
 8002672:	195b      	adds	r3, r3, r5
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	b25b      	sxtb	r3, r3
 8002678:	b2db      	uxtb	r3, r3
 800267a:	3301      	adds	r3, #1
 800267c:	b2da      	uxtb	r2, r3
 800267e:	19bb      	adds	r3, r7, r6
 8002680:	195b      	adds	r3, r3, r5
 8002682:	701a      	strb	r2, [r3, #0]
 8002684:	2321      	movs	r3, #33	; 0x21
 8002686:	2218      	movs	r2, #24
 8002688:	4694      	mov	ip, r2
 800268a:	44bc      	add	ip, r7
 800268c:	4463      	add	r3, ip
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	b25b      	sxtb	r3, r3
 8002692:	4a32      	ldr	r2, [pc, #200]	; (800275c <drawChar+0x310>)
 8002694:	7812      	ldrb	r2, [r2, #0]
 8002696:	4293      	cmp	r3, r2
 8002698:	db8f      	blt.n	80025ba <drawChar+0x16e>
					for (int8_t k = 0; k < textSize; k++) {
 800269a:	2122      	movs	r1, #34	; 0x22
 800269c:	2018      	movs	r0, #24
 800269e:	183b      	adds	r3, r7, r0
 80026a0:	185b      	adds	r3, r3, r1
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	b25b      	sxtb	r3, r3
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	3301      	adds	r3, #1
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	183b      	adds	r3, r7, r0
 80026ae:	185b      	adds	r3, r3, r1
 80026b0:	701a      	strb	r2, [r3, #0]
 80026b2:	2322      	movs	r3, #34	; 0x22
 80026b4:	2218      	movs	r2, #24
 80026b6:	4694      	mov	ip, r2
 80026b8:	44bc      	add	ip, r7
 80026ba:	4463      	add	r3, ip
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	b25b      	sxtb	r3, r3
 80026c0:	4a26      	ldr	r2, [pc, #152]	; (800275c <drawChar+0x310>)
 80026c2:	7812      	ldrb	r2, [r2, #0]
 80026c4:	4293      	cmp	r3, r2
 80026c6:	da00      	bge.n	80026ca <drawChar+0x27e>
 80026c8:	e760      	b.n	800258c <drawChar+0x140>
 80026ca:	e0d7      	b.n	800287c <drawChar+0x430>
						}
					}
				}
			}
			// draw text background
			else if (bg != textColor) {
 80026cc:	4b26      	ldr	r3, [pc, #152]	; (8002768 <drawChar+0x31c>)
 80026ce:	881a      	ldrh	r2, [r3, #0]
 80026d0:	4b24      	ldr	r3, [pc, #144]	; (8002764 <drawChar+0x318>)
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d100      	bne.n	80026da <drawChar+0x28e>
 80026d8:	e0d0      	b.n	800287c <drawChar+0x430>
				if (textSize == 1) {
 80026da:	4b20      	ldr	r3, [pc, #128]	; (800275c <drawChar+0x310>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d11c      	bne.n	800271c <drawChar+0x2d0>
					buffer[i+j*6] = colorFixer(bg);
 80026e2:	4b21      	ldr	r3, [pc, #132]	; (8002768 <drawChar+0x31c>)
 80026e4:	8818      	ldrh	r0, [r3, #0]
 80026e6:	2325      	movs	r3, #37	; 0x25
 80026e8:	2218      	movs	r2, #24
 80026ea:	4694      	mov	ip, r2
 80026ec:	44bc      	add	ip, r7
 80026ee:	4463      	add	r3, ip
 80026f0:	2100      	movs	r1, #0
 80026f2:	5659      	ldrsb	r1, [r3, r1]
 80026f4:	2323      	movs	r3, #35	; 0x23
 80026f6:	2218      	movs	r2, #24
 80026f8:	4694      	mov	ip, r2
 80026fa:	44bc      	add	ip, r7
 80026fc:	4463      	add	r3, ip
 80026fe:	2200      	movs	r2, #0
 8002700:	569a      	ldrsb	r2, [r3, r2]
 8002702:	0013      	movs	r3, r2
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	189b      	adds	r3, r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	18cc      	adds	r4, r1, r3
 800270c:	f7ff fc7e 	bl	800200c <colorFixer>
 8002710:	0003      	movs	r3, r0
 8002712:	0019      	movs	r1, r3
 8002714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002716:	0062      	lsls	r2, r4, #1
 8002718:	52d1      	strh	r1, [r2, r3]
 800271a:	e0af      	b.n	800287c <drawChar+0x430>
				}
				else {
					for (int8_t k = 0; k < textSize; k++) {
 800271c:	2320      	movs	r3, #32
 800271e:	2218      	movs	r2, #24
 8002720:	4694      	mov	ip, r2
 8002722:	44bc      	add	ip, r7
 8002724:	4463      	add	r3, ip
 8002726:	2200      	movs	r2, #0
 8002728:	701a      	strb	r2, [r3, #0]
 800272a:	e09b      	b.n	8002864 <drawChar+0x418>
						rowOffset = textSize*6;
 800272c:	4b0b      	ldr	r3, [pc, #44]	; (800275c <drawChar+0x310>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	b29b      	uxth	r3, r3
 8002732:	1c1a      	adds	r2, r3, #0
 8002734:	1c13      	adds	r3, r2, #0
 8002736:	18db      	adds	r3, r3, r3
 8002738:	189b      	adds	r3, r3, r2
 800273a:	18db      	adds	r3, r3, r3
 800273c:	b29a      	uxth	r2, r3
 800273e:	2326      	movs	r3, #38	; 0x26
 8002740:	2118      	movs	r1, #24
 8002742:	468c      	mov	ip, r1
 8002744:	44bc      	add	ip, r7
 8002746:	4463      	add	r3, ip
 8002748:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 800274a:	231f      	movs	r3, #31
 800274c:	2218      	movs	r2, #24
 800274e:	4694      	mov	ip, r2
 8002750:	44bc      	add	ip, r7
 8002752:	4463      	add	r3, ip
 8002754:	2200      	movs	r2, #0
 8002756:	701a      	strb	r2, [r3, #0]
 8002758:	e06d      	b.n	8002836 <drawChar+0x3ea>
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	200000f6 	.word	0x200000f6
 8002760:	0800c918 	.word	0x0800c918
 8002764:	200000f8 	.word	0x200000f8
 8002768:	200000fa 	.word	0x200000fa
							address = (textSize*textSize*j*6)+(i*textSize);
 800276c:	4bda      	ldr	r3, [pc, #872]	; (8002ad8 <drawChar+0x68c>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	b29b      	uxth	r3, r3
 8002772:	4ad9      	ldr	r2, [pc, #868]	; (8002ad8 <drawChar+0x68c>)
 8002774:	7812      	ldrb	r2, [r2, #0]
 8002776:	b292      	uxth	r2, r2
 8002778:	4353      	muls	r3, r2
 800277a:	b29b      	uxth	r3, r3
 800277c:	2223      	movs	r2, #35	; 0x23
 800277e:	2118      	movs	r1, #24
 8002780:	468c      	mov	ip, r1
 8002782:	44bc      	add	ip, r7
 8002784:	4462      	add	r2, ip
 8002786:	7812      	ldrb	r2, [r2, #0]
 8002788:	b252      	sxtb	r2, r2
 800278a:	b292      	uxth	r2, r2
 800278c:	4353      	muls	r3, r2
 800278e:	b29b      	uxth	r3, r3
 8002790:	1c1a      	adds	r2, r3, #0
 8002792:	1c13      	adds	r3, r2, #0
 8002794:	18db      	adds	r3, r3, r3
 8002796:	189b      	adds	r3, r3, r2
 8002798:	18db      	adds	r3, r3, r3
 800279a:	b29a      	uxth	r2, r3
 800279c:	2325      	movs	r3, #37	; 0x25
 800279e:	2118      	movs	r1, #24
 80027a0:	468c      	mov	ip, r1
 80027a2:	44bc      	add	ip, r7
 80027a4:	4463      	add	r3, ip
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	b25b      	sxtb	r3, r3
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	49ca      	ldr	r1, [pc, #808]	; (8002ad8 <drawChar+0x68c>)
 80027ae:	7809      	ldrb	r1, [r1, #0]
 80027b0:	b289      	uxth	r1, r1
 80027b2:	434b      	muls	r3, r1
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	18d3      	adds	r3, r2, r3
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	210e      	movs	r1, #14
 80027bc:	2018      	movs	r0, #24
 80027be:	183b      	adds	r3, r7, r0
 80027c0:	185b      	adds	r3, r3, r1
 80027c2:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 80027c4:	2320      	movs	r3, #32
 80027c6:	2218      	movs	r2, #24
 80027c8:	4694      	mov	ip, r2
 80027ca:	44bc      	add	ip, r7
 80027cc:	4463      	add	r3, ip
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	b25b      	sxtb	r3, r3
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	2226      	movs	r2, #38	; 0x26
 80027d6:	2418      	movs	r4, #24
 80027d8:	46a4      	mov	ip, r4
 80027da:	44bc      	add	ip, r7
 80027dc:	4462      	add	r2, ip
 80027de:	8812      	ldrh	r2, [r2, #0]
 80027e0:	4353      	muls	r3, r2
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	251f      	movs	r5, #31
 80027e6:	183b      	adds	r3, r7, r0
 80027e8:	195b      	adds	r3, r3, r5
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	b25b      	sxtb	r3, r3
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	18d3      	adds	r3, r2, r3
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	183b      	adds	r3, r7, r0
 80027f6:	185b      	adds	r3, r3, r1
 80027f8:	881b      	ldrh	r3, [r3, #0]
 80027fa:	18d3      	adds	r3, r2, r3
 80027fc:	b29a      	uxth	r2, r3
 80027fe:	183b      	adds	r3, r7, r0
 8002800:	185b      	adds	r3, r3, r1
 8002802:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(bg);
 8002804:	4bb5      	ldr	r3, [pc, #724]	; (8002adc <drawChar+0x690>)
 8002806:	881a      	ldrh	r2, [r3, #0]
 8002808:	0006      	movs	r6, r0
 800280a:	183b      	adds	r3, r7, r0
 800280c:	185b      	adds	r3, r3, r1
 800280e:	2400      	movs	r4, #0
 8002810:	5f1c      	ldrsh	r4, [r3, r4]
 8002812:	0010      	movs	r0, r2
 8002814:	f7ff fbfa 	bl	800200c <colorFixer>
 8002818:	0003      	movs	r3, r0
 800281a:	0019      	movs	r1, r3
 800281c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800281e:	0062      	lsls	r2, r4, #1
 8002820:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 8002822:	19bb      	adds	r3, r7, r6
 8002824:	195b      	adds	r3, r3, r5
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	b25b      	sxtb	r3, r3
 800282a:	b2db      	uxtb	r3, r3
 800282c:	3301      	adds	r3, #1
 800282e:	b2da      	uxtb	r2, r3
 8002830:	19bb      	adds	r3, r7, r6
 8002832:	195b      	adds	r3, r3, r5
 8002834:	701a      	strb	r2, [r3, #0]
 8002836:	231f      	movs	r3, #31
 8002838:	2218      	movs	r2, #24
 800283a:	4694      	mov	ip, r2
 800283c:	44bc      	add	ip, r7
 800283e:	4463      	add	r3, ip
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	b25b      	sxtb	r3, r3
 8002844:	4aa4      	ldr	r2, [pc, #656]	; (8002ad8 <drawChar+0x68c>)
 8002846:	7812      	ldrb	r2, [r2, #0]
 8002848:	4293      	cmp	r3, r2
 800284a:	db8f      	blt.n	800276c <drawChar+0x320>
					for (int8_t k = 0; k < textSize; k++) {
 800284c:	2120      	movs	r1, #32
 800284e:	2018      	movs	r0, #24
 8002850:	183b      	adds	r3, r7, r0
 8002852:	185b      	adds	r3, r3, r1
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	b25b      	sxtb	r3, r3
 8002858:	b2db      	uxtb	r3, r3
 800285a:	3301      	adds	r3, #1
 800285c:	b2da      	uxtb	r2, r3
 800285e:	183b      	adds	r3, r7, r0
 8002860:	185b      	adds	r3, r3, r1
 8002862:	701a      	strb	r2, [r3, #0]
 8002864:	2320      	movs	r3, #32
 8002866:	2218      	movs	r2, #24
 8002868:	4694      	mov	ip, r2
 800286a:	44bc      	add	ip, r7
 800286c:	4463      	add	r3, ip
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	b25b      	sxtb	r3, r3
 8002872:	4a99      	ldr	r2, [pc, #612]	; (8002ad8 <drawChar+0x68c>)
 8002874:	7812      	ldrb	r2, [r2, #0]
 8002876:	4293      	cmp	r3, r2
 8002878:	da00      	bge.n	800287c <drawChar+0x430>
 800287a:	e757      	b.n	800272c <drawChar+0x2e0>
		for (int8_t j=0; j<8; j++, line >>= 1) {
 800287c:	2123      	movs	r1, #35	; 0x23
 800287e:	2018      	movs	r0, #24
 8002880:	183b      	adds	r3, r7, r0
 8002882:	185b      	adds	r3, r3, r1
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	b25b      	sxtb	r3, r3
 8002888:	b2db      	uxtb	r3, r3
 800288a:	3301      	adds	r3, #1
 800288c:	b2da      	uxtb	r2, r3
 800288e:	183b      	adds	r3, r7, r0
 8002890:	185b      	adds	r3, r3, r1
 8002892:	701a      	strb	r2, [r3, #0]
 8002894:	2224      	movs	r2, #36	; 0x24
 8002896:	183b      	adds	r3, r7, r0
 8002898:	189b      	adds	r3, r3, r2
 800289a:	2118      	movs	r1, #24
 800289c:	468c      	mov	ip, r1
 800289e:	44bc      	add	ip, r7
 80028a0:	4462      	add	r2, ip
 80028a2:	7812      	ldrb	r2, [r2, #0]
 80028a4:	0852      	lsrs	r2, r2, #1
 80028a6:	701a      	strb	r2, [r3, #0]
 80028a8:	2323      	movs	r3, #35	; 0x23
 80028aa:	2218      	movs	r2, #24
 80028ac:	4694      	mov	ip, r2
 80028ae:	44bc      	add	ip, r7
 80028b0:	4463      	add	r3, ip
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	b25b      	sxtb	r3, r3
 80028b6:	2b07      	cmp	r3, #7
 80028b8:	dc00      	bgt.n	80028bc <drawChar+0x470>
 80028ba:	e634      	b.n	8002526 <drawChar+0xda>
	for (int8_t i=0; i<5; i++) {
 80028bc:	2125      	movs	r1, #37	; 0x25
 80028be:	2018      	movs	r0, #24
 80028c0:	183b      	adds	r3, r7, r0
 80028c2:	185b      	adds	r3, r3, r1
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	b25b      	sxtb	r3, r3
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	3301      	adds	r3, #1
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	183b      	adds	r3, r7, r0
 80028d0:	185b      	adds	r3, r3, r1
 80028d2:	701a      	strb	r2, [r3, #0]
 80028d4:	2325      	movs	r3, #37	; 0x25
 80028d6:	2218      	movs	r2, #24
 80028d8:	4694      	mov	ip, r2
 80028da:	44bc      	add	ip, r7
 80028dc:	4463      	add	r3, ip
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	b25b      	sxtb	r3, r3
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	dc00      	bgt.n	80028e8 <drawChar+0x49c>
 80028e6:	e600      	b.n	80024ea <drawChar+0x9e>
		}
	}

	// If opaque, draw vertical line for last column
	// for character 1px kerning
	if (bg != textColor) {
 80028e8:	4b7c      	ldr	r3, [pc, #496]	; (8002adc <drawChar+0x690>)
 80028ea:	881a      	ldrh	r2, [r3, #0]
 80028ec:	4b7c      	ldr	r3, [pc, #496]	; (8002ae0 <drawChar+0x694>)
 80028ee:	881b      	ldrh	r3, [r3, #0]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d100      	bne.n	80028f6 <drawChar+0x4aa>
 80028f4:	e0ca      	b.n	8002a8c <drawChar+0x640>
		for (int8_t j = 0; j < 8; j++) {
 80028f6:	231e      	movs	r3, #30
 80028f8:	2218      	movs	r2, #24
 80028fa:	4694      	mov	ip, r2
 80028fc:	44bc      	add	ip, r7
 80028fe:	4463      	add	r3, ip
 8002900:	2200      	movs	r2, #0
 8002902:	701a      	strb	r2, [r3, #0]
 8002904:	e0b8      	b.n	8002a78 <drawChar+0x62c>
			if (textSize == 1) {
 8002906:	4b74      	ldr	r3, [pc, #464]	; (8002ad8 <drawChar+0x68c>)
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d116      	bne.n	800293c <drawChar+0x4f0>
				buffer[5+j*6] = colorFixer(bg);
 800290e:	4b73      	ldr	r3, [pc, #460]	; (8002adc <drawChar+0x690>)
 8002910:	8819      	ldrh	r1, [r3, #0]
 8002912:	231e      	movs	r3, #30
 8002914:	2218      	movs	r2, #24
 8002916:	4694      	mov	ip, r2
 8002918:	44bc      	add	ip, r7
 800291a:	4463      	add	r3, ip
 800291c:	2200      	movs	r2, #0
 800291e:	569a      	ldrsb	r2, [r3, r2]
 8002920:	0013      	movs	r3, r2
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	189b      	adds	r3, r3, r2
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	1d5c      	adds	r4, r3, #5
 800292a:	0008      	movs	r0, r1
 800292c:	f7ff fb6e 	bl	800200c <colorFixer>
 8002930:	0003      	movs	r3, r0
 8002932:	0019      	movs	r1, r3
 8002934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002936:	0062      	lsls	r2, r4, #1
 8002938:	52d1      	strh	r1, [r2, r3]
 800293a:	e091      	b.n	8002a60 <drawChar+0x614>
			}
			else {
				for (int8_t k = 0; k < textSize; k++) {
 800293c:	231d      	movs	r3, #29
 800293e:	2218      	movs	r2, #24
 8002940:	4694      	mov	ip, r2
 8002942:	44bc      	add	ip, r7
 8002944:	4463      	add	r3, ip
 8002946:	2200      	movs	r2, #0
 8002948:	701a      	strb	r2, [r3, #0]
 800294a:	e07d      	b.n	8002a48 <drawChar+0x5fc>
					for (int8_t l = 0; l < textSize; l++) {
 800294c:	231c      	movs	r3, #28
 800294e:	2218      	movs	r2, #24
 8002950:	4694      	mov	ip, r2
 8002952:	44bc      	add	ip, r7
 8002954:	4463      	add	r3, ip
 8002956:	2200      	movs	r2, #0
 8002958:	701a      	strb	r2, [r3, #0]
 800295a:	e05e      	b.n	8002a1a <drawChar+0x5ce>
						address = (textSize*textSize*j*6)+(5*textSize);
 800295c:	4b5e      	ldr	r3, [pc, #376]	; (8002ad8 <drawChar+0x68c>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	b29b      	uxth	r3, r3
 8002962:	4a5d      	ldr	r2, [pc, #372]	; (8002ad8 <drawChar+0x68c>)
 8002964:	7812      	ldrb	r2, [r2, #0]
 8002966:	b292      	uxth	r2, r2
 8002968:	4353      	muls	r3, r2
 800296a:	b29b      	uxth	r3, r3
 800296c:	221e      	movs	r2, #30
 800296e:	2118      	movs	r1, #24
 8002970:	468c      	mov	ip, r1
 8002972:	44bc      	add	ip, r7
 8002974:	4462      	add	r2, ip
 8002976:	7812      	ldrb	r2, [r2, #0]
 8002978:	b252      	sxtb	r2, r2
 800297a:	b292      	uxth	r2, r2
 800297c:	4353      	muls	r3, r2
 800297e:	b29b      	uxth	r3, r3
 8002980:	1c1a      	adds	r2, r3, #0
 8002982:	1c13      	adds	r3, r2, #0
 8002984:	18db      	adds	r3, r3, r3
 8002986:	189b      	adds	r3, r3, r2
 8002988:	18db      	adds	r3, r3, r3
 800298a:	b29a      	uxth	r2, r3
 800298c:	4b52      	ldr	r3, [pc, #328]	; (8002ad8 <drawChar+0x68c>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	b29b      	uxth	r3, r3
 8002992:	1c19      	adds	r1, r3, #0
 8002994:	0089      	lsls	r1, r1, #2
 8002996:	18cb      	adds	r3, r1, r3
 8002998:	b29b      	uxth	r3, r3
 800299a:	18d3      	adds	r3, r2, r3
 800299c:	b29a      	uxth	r2, r3
 800299e:	210e      	movs	r1, #14
 80029a0:	2018      	movs	r0, #24
 80029a2:	183b      	adds	r3, r7, r0
 80029a4:	185b      	adds	r3, r3, r1
 80029a6:	801a      	strh	r2, [r3, #0]
						address += rowOffset*k+l;
 80029a8:	231d      	movs	r3, #29
 80029aa:	2218      	movs	r2, #24
 80029ac:	4694      	mov	ip, r2
 80029ae:	44bc      	add	ip, r7
 80029b0:	4463      	add	r3, ip
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	b25b      	sxtb	r3, r3
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	2226      	movs	r2, #38	; 0x26
 80029ba:	2418      	movs	r4, #24
 80029bc:	46a4      	mov	ip, r4
 80029be:	44bc      	add	ip, r7
 80029c0:	4462      	add	r2, ip
 80029c2:	8812      	ldrh	r2, [r2, #0]
 80029c4:	4353      	muls	r3, r2
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	251c      	movs	r5, #28
 80029ca:	183b      	adds	r3, r7, r0
 80029cc:	195b      	adds	r3, r3, r5
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	b25b      	sxtb	r3, r3
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	18d3      	adds	r3, r2, r3
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	183b      	adds	r3, r7, r0
 80029da:	185b      	adds	r3, r3, r1
 80029dc:	881b      	ldrh	r3, [r3, #0]
 80029de:	18d3      	adds	r3, r2, r3
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	183b      	adds	r3, r7, r0
 80029e4:	185b      	adds	r3, r3, r1
 80029e6:	801a      	strh	r2, [r3, #0]
						buffer[address] = colorFixer(bg);
 80029e8:	4b3c      	ldr	r3, [pc, #240]	; (8002adc <drawChar+0x690>)
 80029ea:	881a      	ldrh	r2, [r3, #0]
 80029ec:	0006      	movs	r6, r0
 80029ee:	183b      	adds	r3, r7, r0
 80029f0:	185b      	adds	r3, r3, r1
 80029f2:	2400      	movs	r4, #0
 80029f4:	5f1c      	ldrsh	r4, [r3, r4]
 80029f6:	0010      	movs	r0, r2
 80029f8:	f7ff fb08 	bl	800200c <colorFixer>
 80029fc:	0003      	movs	r3, r0
 80029fe:	0019      	movs	r1, r3
 8002a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a02:	0062      	lsls	r2, r4, #1
 8002a04:	52d1      	strh	r1, [r2, r3]
					for (int8_t l = 0; l < textSize; l++) {
 8002a06:	19bb      	adds	r3, r7, r6
 8002a08:	195b      	adds	r3, r3, r5
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	b25b      	sxtb	r3, r3
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	3301      	adds	r3, #1
 8002a12:	b2da      	uxtb	r2, r3
 8002a14:	19bb      	adds	r3, r7, r6
 8002a16:	195b      	adds	r3, r3, r5
 8002a18:	701a      	strb	r2, [r3, #0]
 8002a1a:	231c      	movs	r3, #28
 8002a1c:	2218      	movs	r2, #24
 8002a1e:	4694      	mov	ip, r2
 8002a20:	44bc      	add	ip, r7
 8002a22:	4463      	add	r3, ip
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	b25b      	sxtb	r3, r3
 8002a28:	4a2b      	ldr	r2, [pc, #172]	; (8002ad8 <drawChar+0x68c>)
 8002a2a:	7812      	ldrb	r2, [r2, #0]
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	db95      	blt.n	800295c <drawChar+0x510>
				for (int8_t k = 0; k < textSize; k++) {
 8002a30:	211d      	movs	r1, #29
 8002a32:	2018      	movs	r0, #24
 8002a34:	183b      	adds	r3, r7, r0
 8002a36:	185b      	adds	r3, r3, r1
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	b25b      	sxtb	r3, r3
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	3301      	adds	r3, #1
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	183b      	adds	r3, r7, r0
 8002a44:	185b      	adds	r3, r3, r1
 8002a46:	701a      	strb	r2, [r3, #0]
 8002a48:	231d      	movs	r3, #29
 8002a4a:	2218      	movs	r2, #24
 8002a4c:	4694      	mov	ip, r2
 8002a4e:	44bc      	add	ip, r7
 8002a50:	4463      	add	r3, ip
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	b25b      	sxtb	r3, r3
 8002a56:	4a20      	ldr	r2, [pc, #128]	; (8002ad8 <drawChar+0x68c>)
 8002a58:	7812      	ldrb	r2, [r2, #0]
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	da00      	bge.n	8002a60 <drawChar+0x614>
 8002a5e:	e775      	b.n	800294c <drawChar+0x500>
		for (int8_t j = 0; j < 8; j++) {
 8002a60:	211e      	movs	r1, #30
 8002a62:	2018      	movs	r0, #24
 8002a64:	183b      	adds	r3, r7, r0
 8002a66:	185b      	adds	r3, r3, r1
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	b25b      	sxtb	r3, r3
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	3301      	adds	r3, #1
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	183b      	adds	r3, r7, r0
 8002a74:	185b      	adds	r3, r3, r1
 8002a76:	701a      	strb	r2, [r3, #0]
 8002a78:	231e      	movs	r3, #30
 8002a7a:	2218      	movs	r2, #24
 8002a7c:	4694      	mov	ip, r2
 8002a7e:	44bc      	add	ip, r7
 8002a80:	4463      	add	r3, ip
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	b25b      	sxtb	r3, r3
 8002a86:	2b07      	cmp	r3, #7
 8002a88:	dc00      	bgt.n	8002a8c <drawChar+0x640>
 8002a8a:	e73c      	b.n	8002906 <drawChar+0x4ba>
				}
			}
		}
	}

	drawBuffer(cursorX, cursorY, 6*textSize, 8*textSize, buffer, bufferSize, hspi);
 8002a8c:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <drawChar+0x698>)
 8002a8e:	7818      	ldrb	r0, [r3, #0]
 8002a90:	4b15      	ldr	r3, [pc, #84]	; (8002ae8 <drawChar+0x69c>)
 8002a92:	7819      	ldrb	r1, [r3, #0]
 8002a94:	4b10      	ldr	r3, [pc, #64]	; (8002ad8 <drawChar+0x68c>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	1c1a      	adds	r2, r3, #0
 8002a9a:	1c13      	adds	r3, r2, #0
 8002a9c:	18db      	adds	r3, r3, r3
 8002a9e:	189b      	adds	r3, r3, r2
 8002aa0:	18db      	adds	r3, r3, r3
 8002aa2:	b2dc      	uxtb	r4, r3
 8002aa4:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <drawChar+0x68c>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	00db      	lsls	r3, r3, #3
 8002aaa:	b2dd      	uxtb	r5, r3
 8002aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	9202      	str	r2, [sp, #8]
 8002ab2:	221a      	movs	r2, #26
 8002ab4:	2618      	movs	r6, #24
 8002ab6:	46b4      	mov	ip, r6
 8002ab8:	44bc      	add	ip, r7
 8002aba:	4462      	add	r2, ip
 8002abc:	8812      	ldrh	r2, [r2, #0]
 8002abe:	9201      	str	r2, [sp, #4]
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	002b      	movs	r3, r5
 8002ac4:	0022      	movs	r2, r4
 8002ac6:	f7ff fb57 	bl	8002178 <drawBuffer>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	469d      	mov	sp, r3
}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	b011      	add	sp, #68	; 0x44
 8002ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	200000f6 	.word	0x200000f6
 8002adc:	200000fa 	.word	0x200000fa
 8002ae0:	200000f8 	.word	0x200000f8
 8002ae4:	200000f4 	.word	0x200000f4
 8002ae8:	200000f5 	.word	0x200000f5

08002aec <drawText>:

// draws character strings
void drawText(const char *str, SPI_HandleTypeDef *hspi) {
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
	for (int i = 0; str[i] != '\0'; i++) {
 8002af6:	2300      	movs	r3, #0
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	e01d      	b.n	8002b38 <drawText+0x4c>
		drawChar(str[i], hspi);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	18d3      	adds	r3, r2, r3
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	0011      	movs	r1, r2
 8002b08:	0018      	movs	r0, r3
 8002b0a:	f7ff fc9f 	bl	800244c <drawChar>

		// moves cursor on every character print so it's not printed to the same place
		setCursor(cursorX+textSize*6, cursorY);
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	; (8002b4c <drawText+0x60>)
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	1c1a      	adds	r2, r3, #0
 8002b14:	1c13      	adds	r3, r2, #0
 8002b16:	18db      	adds	r3, r3, r3
 8002b18:	189b      	adds	r3, r3, r2
 8002b1a:	18db      	adds	r3, r3, r3
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	4b0c      	ldr	r3, [pc, #48]	; (8002b50 <drawText+0x64>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	18d3      	adds	r3, r2, r3
 8002b24:	b2da      	uxtb	r2, r3
 8002b26:	4b0b      	ldr	r3, [pc, #44]	; (8002b54 <drawText+0x68>)
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	0019      	movs	r1, r3
 8002b2c:	0010      	movs	r0, r2
 8002b2e:	f000 f9c5 	bl	8002ebc <setCursor>
	for (int i = 0; str[i] != '\0'; i++) {
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	3301      	adds	r3, #1
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	18d3      	adds	r3, r2, r3
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d1db      	bne.n	8002afc <drawText+0x10>
	}
}
 8002b44:	46c0      	nop			; (mov r8, r8)
 8002b46:	46bd      	mov	sp, r7
 8002b48:	b004      	add	sp, #16
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	200000f6 	.word	0x200000f6
 8002b50:	200000f4 	.word	0x200000f4
 8002b54:	200000f5 	.word	0x200000f5

08002b58 <drawTextAt>:

// drawText, but coordinates as arguments. coordinates are for upper left bound
void drawTextAt(uint8_t x, uint8_t y, const char *str, SPI_HandleTypeDef *hspi) {
 8002b58:	b590      	push	{r4, r7, lr}
 8002b5a:	b087      	sub	sp, #28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60ba      	str	r2, [r7, #8]
 8002b60:	607b      	str	r3, [r7, #4]
 8002b62:	240f      	movs	r4, #15
 8002b64:	193b      	adds	r3, r7, r4
 8002b66:	1c02      	adds	r2, r0, #0
 8002b68:	701a      	strb	r2, [r3, #0]
 8002b6a:	200e      	movs	r0, #14
 8002b6c:	183b      	adds	r3, r7, r0
 8002b6e:	1c0a      	adds	r2, r1, #0
 8002b70:	701a      	strb	r2, [r3, #0]
	// add text wrap
	int i = 0;
 8002b72:	2300      	movs	r3, #0
 8002b74:	617b      	str	r3, [r7, #20]
	setCursor(x,y);
 8002b76:	183b      	adds	r3, r7, r0
 8002b78:	781a      	ldrb	r2, [r3, #0]
 8002b7a:	193b      	adds	r3, r7, r4
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	0011      	movs	r1, r2
 8002b80:	0018      	movs	r0, r3
 8002b82:	f000 f99b 	bl	8002ebc <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	e01d      	b.n	8002bc8 <drawTextAt+0x70>
		drawChar(str[i], hspi);
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	18d3      	adds	r3, r2, r3
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	0011      	movs	r1, r2
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f7ff fc57 	bl	800244c <drawChar>
		setCursor(cursorX+textSize*6, cursorY);
 8002b9e:	4b0f      	ldr	r3, [pc, #60]	; (8002bdc <drawTextAt+0x84>)
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	1c1a      	adds	r2, r3, #0
 8002ba4:	1c13      	adds	r3, r2, #0
 8002ba6:	18db      	adds	r3, r3, r3
 8002ba8:	189b      	adds	r3, r3, r2
 8002baa:	18db      	adds	r3, r3, r3
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <drawTextAt+0x88>)
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	18d3      	adds	r3, r2, r3
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	4b0b      	ldr	r3, [pc, #44]	; (8002be4 <drawTextAt+0x8c>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	0019      	movs	r1, r3
 8002bbc:	0010      	movs	r0, r2
 8002bbe:	f000 f97d 	bl	8002ebc <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	617b      	str	r3, [r7, #20]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	18d3      	adds	r3, r2, r3
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1db      	bne.n	8002b8c <drawTextAt+0x34>
	}
}
 8002bd4:	46c0      	nop			; (mov r8, r8)
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	b007      	add	sp, #28
 8002bda:	bd90      	pop	{r4, r7, pc}
 8002bdc:	200000f6 	.word	0x200000f6
 8002be0:	200000f4 	.word	0x200000f4
 8002be4:	200000f5 	.word	0x200000f5

08002be8 <drawCenteredText>:

// draws text centered on an x coordinate. y is upper bound of box
void drawCenteredText(uint8_t x_center, uint8_t y, const char *str, SPI_HandleTypeDef *hspi) {
 8002be8:	b590      	push	{r4, r7, lr}
 8002bea:	b089      	sub	sp, #36	; 0x24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60ba      	str	r2, [r7, #8]
 8002bf0:	607b      	str	r3, [r7, #4]
 8002bf2:	230f      	movs	r3, #15
 8002bf4:	18fb      	adds	r3, r7, r3
 8002bf6:	1c02      	adds	r2, r0, #0
 8002bf8:	701a      	strb	r2, [r3, #0]
 8002bfa:	240e      	movs	r4, #14
 8002bfc:	193b      	adds	r3, r7, r4
 8002bfe:	1c0a      	adds	r2, r1, #0
 8002c00:	701a      	strb	r2, [r3, #0]
	uint8_t strSize = strlen(str);
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	0018      	movs	r0, r3
 8002c06:	f7fd fa7f 	bl	8000108 <strlen>
 8002c0a:	0002      	movs	r2, r0
 8002c0c:	231f      	movs	r3, #31
 8002c0e:	18fb      	adds	r3, r7, r3
 8002c10:	701a      	strb	r2, [r3, #0]
	// bounds checking. text box needed to print text should not end up out of bounds
	// also calculating what bounds of text box should be
	if (y+textSize*8 > HEIGHT) return;
 8002c12:	193b      	adds	r3, r7, r4
 8002c14:	781a      	ldrb	r2, [r3, #0]
 8002c16:	4b24      	ldr	r3, [pc, #144]	; (8002ca8 <drawCenteredText+0xc0>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	18d3      	adds	r3, r2, r3
 8002c1e:	2ba0      	cmp	r3, #160	; 0xa0
 8002c20:	dc3a      	bgt.n	8002c98 <drawCenteredText+0xb0>
	int leftBound = x_center-(strSize*textSize*6)/2;
 8002c22:	230f      	movs	r3, #15
 8002c24:	18fb      	adds	r3, r7, r3
 8002c26:	7819      	ldrb	r1, [r3, #0]
 8002c28:	231f      	movs	r3, #31
 8002c2a:	18fb      	adds	r3, r7, r3
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	4a1e      	ldr	r2, [pc, #120]	; (8002ca8 <drawCenteredText+0xc0>)
 8002c30:	7812      	ldrb	r2, [r2, #0]
 8002c32:	435a      	muls	r2, r3
 8002c34:	0013      	movs	r3, r2
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	189b      	adds	r3, r3, r2
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	d500      	bpl.n	8002c40 <drawCenteredText+0x58>
 8002c3e:	3301      	adds	r3, #1
 8002c40:	105b      	asrs	r3, r3, #1
 8002c42:	425b      	negs	r3, r3
 8002c44:	18cb      	adds	r3, r1, r3
 8002c46:	61bb      	str	r3, [r7, #24]
	int rightBound = x_center+(strSize*textSize*6)/2;
 8002c48:	230f      	movs	r3, #15
 8002c4a:	18fb      	adds	r3, r7, r3
 8002c4c:	7819      	ldrb	r1, [r3, #0]
 8002c4e:	231f      	movs	r3, #31
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	4a14      	ldr	r2, [pc, #80]	; (8002ca8 <drawCenteredText+0xc0>)
 8002c56:	7812      	ldrb	r2, [r2, #0]
 8002c58:	435a      	muls	r2, r3
 8002c5a:	0013      	movs	r3, r2
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	189b      	adds	r3, r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	d500      	bpl.n	8002c66 <drawCenteredText+0x7e>
 8002c64:	3301      	adds	r3, #1
 8002c66:	105b      	asrs	r3, r3, #1
 8002c68:	18cb      	adds	r3, r1, r3
 8002c6a:	617b      	str	r3, [r7, #20]
	if (leftBound < 0) return;
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	db14      	blt.n	8002c9c <drawCenteredText+0xb4>
	if (rightBound > WIDTH) return;
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	2b80      	cmp	r3, #128	; 0x80
 8002c76:	dc13      	bgt.n	8002ca0 <drawCenteredText+0xb8>

	setCursor(leftBound, y);
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	b2da      	uxtb	r2, r3
 8002c7c:	230e      	movs	r3, #14
 8002c7e:	18fb      	adds	r3, r7, r3
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	0019      	movs	r1, r3
 8002c84:	0010      	movs	r0, r2
 8002c86:	f000 f919 	bl	8002ebc <setCursor>
	drawText(str, hspi);
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	0011      	movs	r1, r2
 8002c90:	0018      	movs	r0, r3
 8002c92:	f7ff ff2b 	bl	8002aec <drawText>
 8002c96:	e004      	b.n	8002ca2 <drawCenteredText+0xba>
	if (y+textSize*8 > HEIGHT) return;
 8002c98:	46c0      	nop			; (mov r8, r8)
 8002c9a:	e002      	b.n	8002ca2 <drawCenteredText+0xba>
	if (leftBound < 0) return;
 8002c9c:	46c0      	nop			; (mov r8, r8)
 8002c9e:	e000      	b.n	8002ca2 <drawCenteredText+0xba>
	if (rightBound > WIDTH) return;
 8002ca0:	46c0      	nop			; (mov r8, r8)
}
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b009      	add	sp, #36	; 0x24
 8002ca6:	bd90      	pop	{r4, r7, pc}
 8002ca8:	200000f6 	.word	0x200000f6

08002cac <drawCenteredTextWithPadding>:

// drawCenteredText, but background is filled to left and right of box
// used for cases where you're printing strings to the same place, but they have different sizes
void drawCenteredTextWithPadding(uint8_t x_center, uint8_t y, uint8_t maxLength, const char *str, SPI_HandleTypeDef *hspi) {
 8002cac:	b5b0      	push	{r4, r5, r7, lr}
 8002cae:	b088      	sub	sp, #32
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	0004      	movs	r4, r0
 8002cb4:	0008      	movs	r0, r1
 8002cb6:	0011      	movs	r1, r2
 8002cb8:	603b      	str	r3, [r7, #0]
 8002cba:	1dfb      	adds	r3, r7, #7
 8002cbc:	1c22      	adds	r2, r4, #0
 8002cbe:	701a      	strb	r2, [r3, #0]
 8002cc0:	1dbb      	adds	r3, r7, #6
 8002cc2:	1c02      	adds	r2, r0, #0
 8002cc4:	701a      	strb	r2, [r3, #0]
 8002cc6:	1d7b      	adds	r3, r7, #5
 8002cc8:	1c0a      	adds	r2, r1, #0
 8002cca:	701a      	strb	r2, [r3, #0]
	// bounds checking. text box needed to print text should not end up out of bounds
	if (y+textSize*8 > HEIGHT) return;
 8002ccc:	1dbb      	adds	r3, r7, #6
 8002cce:	781a      	ldrb	r2, [r3, #0]
 8002cd0:	4b60      	ldr	r3, [pc, #384]	; (8002e54 <drawCenteredTextWithPadding+0x1a8>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	00db      	lsls	r3, r3, #3
 8002cd6:	18d3      	adds	r3, r2, r3
 8002cd8:	2ba0      	cmp	r3, #160	; 0xa0
 8002cda:	dd00      	ble.n	8002cde <drawCenteredTextWithPadding+0x32>
 8002cdc:	e0af      	b.n	8002e3e <drawCenteredTextWithPadding+0x192>
	int leftBound = x_center-(maxLength*textSize*6)/2;
 8002cde:	1dfb      	adds	r3, r7, #7
 8002ce0:	7819      	ldrb	r1, [r3, #0]
 8002ce2:	1d7b      	adds	r3, r7, #5
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	4a5b      	ldr	r2, [pc, #364]	; (8002e54 <drawCenteredTextWithPadding+0x1a8>)
 8002ce8:	7812      	ldrb	r2, [r2, #0]
 8002cea:	435a      	muls	r2, r3
 8002cec:	0013      	movs	r3, r2
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	189b      	adds	r3, r3, r2
 8002cf2:	005b      	lsls	r3, r3, #1
 8002cf4:	d500      	bpl.n	8002cf8 <drawCenteredTextWithPadding+0x4c>
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	105b      	asrs	r3, r3, #1
 8002cfa:	425b      	negs	r3, r3
 8002cfc:	18cb      	adds	r3, r1, r3
 8002cfe:	617b      	str	r3, [r7, #20]
	int rightBound = x_center+(maxLength*textSize*6)/2;
 8002d00:	1dfb      	adds	r3, r7, #7
 8002d02:	7819      	ldrb	r1, [r3, #0]
 8002d04:	1d7b      	adds	r3, r7, #5
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	4a52      	ldr	r2, [pc, #328]	; (8002e54 <drawCenteredTextWithPadding+0x1a8>)
 8002d0a:	7812      	ldrb	r2, [r2, #0]
 8002d0c:	435a      	muls	r2, r3
 8002d0e:	0013      	movs	r3, r2
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	189b      	adds	r3, r3, r2
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	d500      	bpl.n	8002d1a <drawCenteredTextWithPadding+0x6e>
 8002d18:	3301      	adds	r3, #1
 8002d1a:	105b      	asrs	r3, r3, #1
 8002d1c:	18cb      	adds	r3, r1, r3
 8002d1e:	613b      	str	r3, [r7, #16]
	if (leftBound < 0) return;
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	da00      	bge.n	8002d28 <drawCenteredTextWithPadding+0x7c>
 8002d26:	e08c      	b.n	8002e42 <drawCenteredTextWithPadding+0x196>
	if (rightBound > WIDTH) return;
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	2b80      	cmp	r3, #128	; 0x80
 8002d2c:	dd00      	ble.n	8002d30 <drawCenteredTextWithPadding+0x84>
 8002d2e:	e08a      	b.n	8002e46 <drawCenteredTextWithPadding+0x19a>

	uint8_t strSize = strlen(str);
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	0018      	movs	r0, r3
 8002d34:	f7fd f9e8 	bl	8000108 <strlen>
 8002d38:	0002      	movs	r2, r0
 8002d3a:	210f      	movs	r1, #15
 8002d3c:	187b      	adds	r3, r7, r1
 8002d3e:	701a      	strb	r2, [r3, #0]
	if (maxLength < strSize) return;		// size should not be greater than max
 8002d40:	1d7a      	adds	r2, r7, #5
 8002d42:	187b      	adds	r3, r7, r1
 8002d44:	7812      	ldrb	r2, [r2, #0]
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d200      	bcs.n	8002d4e <drawCenteredTextWithPadding+0xa2>
 8002d4c:	e07d      	b.n	8002e4a <drawCenteredTextWithPadding+0x19e>

	// draw left and right padding
	uint8_t diff = maxLength-strSize;
 8002d4e:	240e      	movs	r4, #14
 8002d50:	193b      	adds	r3, r7, r4
 8002d52:	1d79      	adds	r1, r7, #5
 8002d54:	220f      	movs	r2, #15
 8002d56:	18ba      	adds	r2, r7, r2
 8002d58:	7809      	ldrb	r1, [r1, #0]
 8002d5a:	7812      	ldrb	r2, [r2, #0]
 8002d5c:	1a8a      	subs	r2, r1, r2
 8002d5e:	701a      	strb	r2, [r3, #0]
	fillRect(leftBound, y, diff*textSize*6/2, textSize*8, bg, hspi);		// math out of order to accomodate diff/2 being a non-int
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	b2d8      	uxtb	r0, r3
 8002d64:	193b      	adds	r3, r7, r4
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	4a3a      	ldr	r2, [pc, #232]	; (8002e54 <drawCenteredTextWithPadding+0x1a8>)
 8002d6a:	7812      	ldrb	r2, [r2, #0]
 8002d6c:	435a      	muls	r2, r3
 8002d6e:	0013      	movs	r3, r2
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	189b      	adds	r3, r3, r2
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	d500      	bpl.n	8002d7a <drawCenteredTextWithPadding+0xce>
 8002d78:	3301      	adds	r3, #1
 8002d7a:	105b      	asrs	r3, r3, #1
 8002d7c:	b2dc      	uxtb	r4, r3
 8002d7e:	4b35      	ldr	r3, [pc, #212]	; (8002e54 <drawCenteredTextWithPadding+0x1a8>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	b2dd      	uxtb	r5, r3
 8002d86:	4b34      	ldr	r3, [pc, #208]	; (8002e58 <drawCenteredTextWithPadding+0x1ac>)
 8002d88:	881b      	ldrh	r3, [r3, #0]
 8002d8a:	1dba      	adds	r2, r7, #6
 8002d8c:	7811      	ldrb	r1, [r2, #0]
 8002d8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d90:	9201      	str	r2, [sp, #4]
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	002b      	movs	r3, r5
 8002d96:	0022      	movs	r2, r4
 8002d98:	f7ff faee 	bl	8002378 <fillRect>
	fillRect(rightBound-diff*textSize*6/2, y, diff*textSize*6/2, textSize*8, bg, hspi);
 8002d9c:	230e      	movs	r3, #14
 8002d9e:	18fb      	adds	r3, r7, r3
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	4a2c      	ldr	r2, [pc, #176]	; (8002e54 <drawCenteredTextWithPadding+0x1a8>)
 8002da4:	7812      	ldrb	r2, [r2, #0]
 8002da6:	435a      	muls	r2, r3
 8002da8:	0013      	movs	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	189b      	adds	r3, r3, r2
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	d500      	bpl.n	8002db4 <drawCenteredTextWithPadding+0x108>
 8002db2:	3301      	adds	r3, #1
 8002db4:	105b      	asrs	r3, r3, #1
 8002db6:	425b      	negs	r3, r3
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	18d3      	adds	r3, r2, r3
 8002dc0:	b2d8      	uxtb	r0, r3
 8002dc2:	230e      	movs	r3, #14
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <drawCenteredTextWithPadding+0x1a8>)
 8002dca:	7812      	ldrb	r2, [r2, #0]
 8002dcc:	435a      	muls	r2, r3
 8002dce:	0013      	movs	r3, r2
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	189b      	adds	r3, r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	d500      	bpl.n	8002dda <drawCenteredTextWithPadding+0x12e>
 8002dd8:	3301      	adds	r3, #1
 8002dda:	105b      	asrs	r3, r3, #1
 8002ddc:	b2dc      	uxtb	r4, r3
 8002dde:	4b1d      	ldr	r3, [pc, #116]	; (8002e54 <drawCenteredTextWithPadding+0x1a8>)
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	00db      	lsls	r3, r3, #3
 8002de4:	b2dd      	uxtb	r5, r3
 8002de6:	4b1c      	ldr	r3, [pc, #112]	; (8002e58 <drawCenteredTextWithPadding+0x1ac>)
 8002de8:	881b      	ldrh	r3, [r3, #0]
 8002dea:	1dba      	adds	r2, r7, #6
 8002dec:	7811      	ldrb	r1, [r2, #0]
 8002dee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002df0:	9201      	str	r2, [sp, #4]
 8002df2:	9300      	str	r3, [sp, #0]
 8002df4:	002b      	movs	r3, r5
 8002df6:	0022      	movs	r2, r4
 8002df8:	f7ff fabe 	bl	8002378 <fillRect>

	int textLeftBound = x_center-(strSize*textSize*6)/2;
 8002dfc:	1dfb      	adds	r3, r7, #7
 8002dfe:	7819      	ldrb	r1, [r3, #0]
 8002e00:	230f      	movs	r3, #15
 8002e02:	18fb      	adds	r3, r7, r3
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	4a13      	ldr	r2, [pc, #76]	; (8002e54 <drawCenteredTextWithPadding+0x1a8>)
 8002e08:	7812      	ldrb	r2, [r2, #0]
 8002e0a:	435a      	muls	r2, r3
 8002e0c:	0013      	movs	r3, r2
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	189b      	adds	r3, r3, r2
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	d500      	bpl.n	8002e18 <drawCenteredTextWithPadding+0x16c>
 8002e16:	3301      	adds	r3, #1
 8002e18:	105b      	asrs	r3, r3, #1
 8002e1a:	425b      	negs	r3, r3
 8002e1c:	18cb      	adds	r3, r1, r3
 8002e1e:	60bb      	str	r3, [r7, #8]
	setCursor(textLeftBound, y);
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	b2da      	uxtb	r2, r3
 8002e24:	1dbb      	adds	r3, r7, #6
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	0019      	movs	r1, r3
 8002e2a:	0010      	movs	r0, r2
 8002e2c:	f000 f846 	bl	8002ebc <setCursor>
	drawText(str, hspi);
 8002e30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	0011      	movs	r1, r2
 8002e36:	0018      	movs	r0, r3
 8002e38:	f7ff fe58 	bl	8002aec <drawText>
 8002e3c:	e006      	b.n	8002e4c <drawCenteredTextWithPadding+0x1a0>
	if (y+textSize*8 > HEIGHT) return;
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	e004      	b.n	8002e4c <drawCenteredTextWithPadding+0x1a0>
	if (leftBound < 0) return;
 8002e42:	46c0      	nop			; (mov r8, r8)
 8002e44:	e002      	b.n	8002e4c <drawCenteredTextWithPadding+0x1a0>
	if (rightBound > WIDTH) return;
 8002e46:	46c0      	nop			; (mov r8, r8)
 8002e48:	e000      	b.n	8002e4c <drawCenteredTextWithPadding+0x1a0>
	if (maxLength < strSize) return;		// size should not be greater than max
 8002e4a:	46c0      	nop			; (mov r8, r8)
}
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	b006      	add	sp, #24
 8002e50:	bdb0      	pop	{r4, r5, r7, pc}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	200000f6 	.word	0x200000f6
 8002e58:	200000fa 	.word	0x200000fa

08002e5c <clearTextLine>:

// clear a line of text. y gives upper bound of text box
void clearTextLine(uint8_t y, SPI_HandleTypeDef *hspi) {
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af02      	add	r7, sp, #8
 8002e62:	0002      	movs	r2, r0
 8002e64:	6039      	str	r1, [r7, #0]
 8002e66:	1dfb      	adds	r3, r7, #7
 8002e68:	701a      	strb	r2, [r3, #0]
	fillRect(0, y, WIDTH, textSize*8, bg, hspi);
 8002e6a:	4b0a      	ldr	r3, [pc, #40]	; (8002e94 <clearTextLine+0x38>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	00db      	lsls	r3, r3, #3
 8002e70:	b2d8      	uxtb	r0, r3
 8002e72:	4b09      	ldr	r3, [pc, #36]	; (8002e98 <clearTextLine+0x3c>)
 8002e74:	881b      	ldrh	r3, [r3, #0]
 8002e76:	1dfa      	adds	r2, r7, #7
 8002e78:	7811      	ldrb	r1, [r2, #0]
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	9201      	str	r2, [sp, #4]
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	0003      	movs	r3, r0
 8002e82:	2280      	movs	r2, #128	; 0x80
 8002e84:	2000      	movs	r0, #0
 8002e86:	f7ff fa77 	bl	8002378 <fillRect>
}
 8002e8a:	46c0      	nop			; (mov r8, r8)
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	b002      	add	sp, #8
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	46c0      	nop			; (mov r8, r8)
 8002e94:	200000f6 	.word	0x200000f6
 8002e98:	200000fa 	.word	0x200000fa

08002e9c <setBackgroundColor>:

// ---- getters and setters ----
// sets static variables
void setBackgroundColor(uint16_t color) {bg = color;}
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	0002      	movs	r2, r0
 8002ea4:	1dbb      	adds	r3, r7, #6
 8002ea6:	801a      	strh	r2, [r3, #0]
 8002ea8:	4b03      	ldr	r3, [pc, #12]	; (8002eb8 <setBackgroundColor+0x1c>)
 8002eaa:	1dba      	adds	r2, r7, #6
 8002eac:	8812      	ldrh	r2, [r2, #0]
 8002eae:	801a      	strh	r2, [r3, #0]
 8002eb0:	46c0      	nop			; (mov r8, r8)
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	b002      	add	sp, #8
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	200000fa 	.word	0x200000fa

08002ebc <setCursor>:

void setCursor(uint8_t x, uint8_t y) {
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	0002      	movs	r2, r0
 8002ec4:	1dfb      	adds	r3, r7, #7
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	1dbb      	adds	r3, r7, #6
 8002eca:	1c0a      	adds	r2, r1, #0
 8002ecc:	701a      	strb	r2, [r3, #0]
	cursorX = x;
 8002ece:	4b06      	ldr	r3, [pc, #24]	; (8002ee8 <setCursor+0x2c>)
 8002ed0:	1dfa      	adds	r2, r7, #7
 8002ed2:	7812      	ldrb	r2, [r2, #0]
 8002ed4:	701a      	strb	r2, [r3, #0]
	cursorY = y;
 8002ed6:	4b05      	ldr	r3, [pc, #20]	; (8002eec <setCursor+0x30>)
 8002ed8:	1dba      	adds	r2, r7, #6
 8002eda:	7812      	ldrb	r2, [r2, #0]
 8002edc:	701a      	strb	r2, [r3, #0]
}
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	b002      	add	sp, #8
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	46c0      	nop			; (mov r8, r8)
 8002ee8:	200000f4 	.word	0x200000f4
 8002eec:	200000f5 	.word	0x200000f5

08002ef0 <setTextSize>:

void setTextSize(uint8_t size) {textSize = size;}
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	1dfb      	adds	r3, r7, #7
 8002efa:	701a      	strb	r2, [r3, #0]
 8002efc:	4b03      	ldr	r3, [pc, #12]	; (8002f0c <setTextSize+0x1c>)
 8002efe:	1dfa      	adds	r2, r7, #7
 8002f00:	7812      	ldrb	r2, [r2, #0]
 8002f02:	701a      	strb	r2, [r3, #0]
 8002f04:	46c0      	nop			; (mov r8, r8)
 8002f06:	46bd      	mov	sp, r7
 8002f08:	b002      	add	sp, #8
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	200000f6 	.word	0x200000f6

08002f10 <setTextColor>:

void setTextColor(uint16_t color) {textColor = color;}
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	0002      	movs	r2, r0
 8002f18:	1dbb      	adds	r3, r7, #6
 8002f1a:	801a      	strh	r2, [r3, #0]
 8002f1c:	4b03      	ldr	r3, [pc, #12]	; (8002f2c <setTextColor+0x1c>)
 8002f1e:	1dba      	adds	r2, r7, #6
 8002f20:	8812      	ldrh	r2, [r2, #0]
 8002f22:	801a      	strh	r2, [r3, #0]
 8002f24:	46c0      	nop			; (mov r8, r8)
 8002f26:	46bd      	mov	sp, r7
 8002f28:	b002      	add	sp, #8
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	200000f8 	.word	0x200000f8

08002f30 <batteryManager>:

static const float batteryCapacity[];
static uint16_t batteryCapacityArraySize = 179;

// spi used to turn display on/off and drawing battery graphic
void batteryManager(ADC_HandleTypeDef *hadc, SPI_HandleTypeDef *hspi, TIM_HandleTypeDef *timerStopwatchTim, TIM_HandleTypeDef *backlightTim) {
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
 8002f3c:	603b      	str	r3, [r7, #0]
	if (canSampleBattery) {
 8002f3e:	4b0d      	ldr	r3, [pc, #52]	; (8002f74 <batteryManager+0x44>)
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d011      	beq.n	8002f6c <batteryManager+0x3c>
		canSampleBattery = 0;
 8002f48:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <batteryManager+0x44>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	701a      	strb	r2, [r3, #0]

		battPercentage = getBatteryPercentage(hadc);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	0018      	movs	r0, r3
 8002f52:	f000 f813 	bl	8002f7c <getBatteryPercentage>
 8002f56:	0003      	movs	r3, r0
 8002f58:	001a      	movs	r2, r3
 8002f5a:	4b07      	ldr	r3, [pc, #28]	; (8002f78 <batteryManager+0x48>)
 8002f5c:	801a      	strh	r2, [r3, #0]
//			}
//			HAL_GPIO_WritePin(POWER_SUPPLY_ENABLE_PORT, POWER_SUPPLY_ENABLE_PIN, GPIO_PIN_SET);
//			bState = batteryNormal;
//		}

		drawBattery(battPercentage, hspi);
 8002f5e:	4b06      	ldr	r3, [pc, #24]	; (8002f78 <batteryManager+0x48>)
 8002f60:	881b      	ldrh	r3, [r3, #0]
 8002f62:	68ba      	ldr	r2, [r7, #8]
 8002f64:	0011      	movs	r1, r2
 8002f66:	0018      	movs	r0, r3
 8002f68:	f003 fbc8 	bl	80066fc <drawBattery>
	}
}
 8002f6c:	46c0      	nop			; (mov r8, r8)
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	b004      	add	sp, #16
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	20000532 	.word	0x20000532
 8002f78:	20000530 	.word	0x20000530

08002f7c <getBatteryPercentage>:
	setDisplayBacklight(100, backlightTim);
	runTimerStopwatchBase(timerStopwatchTim);
}

// should return a number from 0-100
uint16_t getBatteryPercentage(ADC_HandleTypeDef *hadc) {
 8002f7c:	b5b0      	push	{r4, r5, r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
	float v, temp;
	uint8_t index;

	// enable adc voltage divider for measurements, disable after
	HAL_GPIO_WritePin(ADC_DIVIDER_PORT, ADC_DIVIDER_PIN, GPIO_PIN_SET);
 8002f84:	23a0      	movs	r3, #160	; 0xa0
 8002f86:	05db      	lsls	r3, r3, #23
 8002f88:	2201      	movs	r2, #1
 8002f8a:	2102      	movs	r1, #2
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	f005 f915 	bl	80081bc <HAL_GPIO_WritePin>
	HAL_ADC_Start(hadc);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	0018      	movs	r0, r3
 8002f96:	f004 f8c1 	bl	800711c <HAL_ADC_Start>

	HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	425a      	negs	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	0011      	movs	r1, r2
 8002fa2:	0018      	movs	r0, r3
 8002fa4:	f004 f94e 	bl	8007244 <HAL_ADC_PollForConversion>
	v = 3.3*HAL_ADC_GetValue(hadc)/(0xFFF);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	0018      	movs	r0, r3
 8002fac:	f004 f9e0 	bl	8007370 <HAL_ADC_GetValue>
 8002fb0:	0003      	movs	r3, r0
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f7fe fd54 	bl	8001a60 <__aeabi_ui2d>
 8002fb8:	4a2c      	ldr	r2, [pc, #176]	; (800306c <getBatteryPercentage+0xf0>)
 8002fba:	4b2d      	ldr	r3, [pc, #180]	; (8003070 <getBatteryPercentage+0xf4>)
 8002fbc:	f7fe faa4 	bl	8001508 <__aeabi_dmul>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	000c      	movs	r4, r1
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	0021      	movs	r1, r4
 8002fc8:	2200      	movs	r2, #0
 8002fca:	4b2a      	ldr	r3, [pc, #168]	; (8003074 <getBatteryPercentage+0xf8>)
 8002fcc:	f7fd ff9a 	bl	8000f04 <__aeabi_ddiv>
 8002fd0:	0003      	movs	r3, r0
 8002fd2:	000c      	movs	r4, r1
 8002fd4:	0018      	movs	r0, r3
 8002fd6:	0021      	movs	r1, r4
 8002fd8:	f7fe fd74 	bl	8001ac4 <__aeabi_d2f>
 8002fdc:	1c03      	adds	r3, r0, #0
 8002fde:	617b      	str	r3, [r7, #20]

	HAL_ADC_Stop(hadc);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f004 f8ee 	bl	80071c4 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(ADC_DIVIDER_PORT, ADC_DIVIDER_PIN, GPIO_PIN_RESET);
 8002fe8:	23a0      	movs	r3, #160	; 0xa0
 8002fea:	05db      	lsls	r3, r3, #23
 8002fec:	2200      	movs	r2, #0
 8002fee:	2102      	movs	r1, #2
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f005 f8e3 	bl	80081bc <HAL_GPIO_WritePin>
//	return v*10;

	// trying to look only for 4.0-3.4. anything above 4.0 is 100%, anything below 3.4 is 0%
	// scaled voltages (3.3/4.2) at 3.1429-2.6714
	// indices at 2-153. have to scale and flip to go from 100-0 since 2->100%
	index = search(v);
 8002ff6:	2513      	movs	r5, #19
 8002ff8:	197c      	adds	r4, r7, r5
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	1c18      	adds	r0, r3, #0
 8002ffe:	f000 f841 	bl	8003084 <search>
 8003002:	0003      	movs	r3, r0
 8003004:	7023      	strb	r3, [r4, #0]
	if (index < 2) return 100;
 8003006:	197b      	adds	r3, r7, r5
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d801      	bhi.n	8003012 <getBatteryPercentage+0x96>
 800300e:	2364      	movs	r3, #100	; 0x64
 8003010:	e028      	b.n	8003064 <getBatteryPercentage+0xe8>
	else if (index >= 153) return 0;
 8003012:	2313      	movs	r3, #19
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	2b98      	cmp	r3, #152	; 0x98
 800301a:	d901      	bls.n	8003020 <getBatteryPercentage+0xa4>
 800301c:	2300      	movs	r3, #0
 800301e:	e021      	b.n	8003064 <getBatteryPercentage+0xe8>
	else {
		index -= 2;
 8003020:	2113      	movs	r1, #19
 8003022:	187b      	adds	r3, r7, r1
 8003024:	187a      	adds	r2, r7, r1
 8003026:	7812      	ldrb	r2, [r2, #0]
 8003028:	3a02      	subs	r2, #2
 800302a:	701a      	strb	r2, [r3, #0]
		temp = index*(100.0/(153-2));
 800302c:	187b      	adds	r3, r7, r1
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	0018      	movs	r0, r3
 8003032:	f7fe fcdb 	bl	80019ec <__aeabi_i2d>
 8003036:	4a10      	ldr	r2, [pc, #64]	; (8003078 <getBatteryPercentage+0xfc>)
 8003038:	4b10      	ldr	r3, [pc, #64]	; (800307c <getBatteryPercentage+0x100>)
 800303a:	f7fe fa65 	bl	8001508 <__aeabi_dmul>
 800303e:	0003      	movs	r3, r0
 8003040:	000c      	movs	r4, r1
 8003042:	0018      	movs	r0, r3
 8003044:	0021      	movs	r1, r4
 8003046:	f7fe fd3d 	bl	8001ac4 <__aeabi_d2f>
 800304a:	1c03      	adds	r3, r0, #0
 800304c:	60fb      	str	r3, [r7, #12]
		temp = 100-temp;
 800304e:	68f9      	ldr	r1, [r7, #12]
 8003050:	480b      	ldr	r0, [pc, #44]	; (8003080 <getBatteryPercentage+0x104>)
 8003052:	f7fd fd33 	bl	8000abc <__aeabi_fsub>
 8003056:	1c03      	adds	r3, r0, #0
 8003058:	60fb      	str	r3, [r7, #12]
		return temp;
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f7fd fa0c 	bl	8000478 <__aeabi_f2uiz>
 8003060:	0003      	movs	r3, r0
 8003062:	b29b      	uxth	r3, r3
	}
}
 8003064:	0018      	movs	r0, r3
 8003066:	46bd      	mov	sp, r7
 8003068:	b006      	add	sp, #24
 800306a:	bdb0      	pop	{r4, r5, r7, pc}
 800306c:	66666666 	.word	0x66666666
 8003070:	400a6666 	.word	0x400a6666
 8003074:	40affe00 	.word	0x40affe00
 8003078:	6254c4aa 	.word	0x6254c4aa
 800307c:	3fe5312a 	.word	0x3fe5312a
 8003080:	42c80000 	.word	0x42c80000

08003084 <search>:

// should return index in array
uint8_t search(float val) {
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
	// O(n) lookup. array is only size=179.
	uint8_t i;
	for (i = 0; i < batteryCapacityArraySize; i++) {
 800308c:	230f      	movs	r3, #15
 800308e:	18fb      	adds	r3, r7, r3
 8003090:	2200      	movs	r2, #0
 8003092:	701a      	strb	r2, [r3, #0]
 8003094:	e015      	b.n	80030c2 <search+0x3e>
		if (val > batteryCapacity[i]) return i;
 8003096:	230f      	movs	r3, #15
 8003098:	18fb      	adds	r3, r7, r3
 800309a:	781a      	ldrb	r2, [r3, #0]
 800309c:	4b10      	ldr	r3, [pc, #64]	; (80030e0 <search+0x5c>)
 800309e:	0092      	lsls	r2, r2, #2
 80030a0:	58d3      	ldr	r3, [r2, r3]
 80030a2:	1c19      	adds	r1, r3, #0
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f7fd f9d3 	bl	8000450 <__aeabi_fcmpgt>
 80030aa:	1e03      	subs	r3, r0, #0
 80030ac:	d003      	beq.n	80030b6 <search+0x32>
 80030ae:	230f      	movs	r3, #15
 80030b0:	18fb      	adds	r3, r7, r3
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	e010      	b.n	80030d8 <search+0x54>
	for (i = 0; i < batteryCapacityArraySize; i++) {
 80030b6:	210f      	movs	r1, #15
 80030b8:	187b      	adds	r3, r7, r1
 80030ba:	781a      	ldrb	r2, [r3, #0]
 80030bc:	187b      	adds	r3, r7, r1
 80030be:	3201      	adds	r2, #1
 80030c0:	701a      	strb	r2, [r3, #0]
 80030c2:	230f      	movs	r3, #15
 80030c4:	18fb      	adds	r3, r7, r3
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	b29a      	uxth	r2, r3
 80030ca:	4b06      	ldr	r3, [pc, #24]	; (80030e4 <search+0x60>)
 80030cc:	881b      	ldrh	r3, [r3, #0]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d3e1      	bcc.n	8003096 <search+0x12>
	}
	return batteryCapacityArraySize;
 80030d2:	4b04      	ldr	r3, [pc, #16]	; (80030e4 <search+0x60>)
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	b2db      	uxtb	r3, r3
}
 80030d8:	0018      	movs	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	b004      	add	sp, #16
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	0800c64c 	.word	0x0800c64c
 80030e4:	20000000 	.word	0x20000000

080030e8 <setTime>:

static uint16_t century = 20;		// holds upper 2 digits of year that RTC doesn't hold
// ---- RTC setters ----
// set rtc time. uses personal struct as arg
// assumes t's fields are aleady set to something or not null
void setTime(struct times *t, RTC_HandleTypeDef *hrtc) {
 80030e8:	b590      	push	{r4, r7, lr}
 80030ea:	b089      	sub	sp, #36	; 0x24
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
	RTC_TimeTypeDef stime = {0};
 80030f2:	210c      	movs	r1, #12
 80030f4:	000c      	movs	r4, r1
 80030f6:	187b      	adds	r3, r7, r1
 80030f8:	0018      	movs	r0, r3
 80030fa:	2314      	movs	r3, #20
 80030fc:	001a      	movs	r2, r3
 80030fe:	2100      	movs	r1, #0
 8003100:	f008 fca7 	bl	800ba52 <memset>

	stime.Hours = t->hr;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	781a      	ldrb	r2, [r3, #0]
 8003108:	0021      	movs	r1, r4
 800310a:	187b      	adds	r3, r7, r1
 800310c:	701a      	strb	r2, [r3, #0]
	stime.Minutes = t->min;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	785a      	ldrb	r2, [r3, #1]
 8003112:	187b      	adds	r3, r7, r1
 8003114:	705a      	strb	r2, [r3, #1]
	stime.Seconds = t->sec;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	789a      	ldrb	r2, [r3, #2]
 800311a:	187b      	adds	r3, r7, r1
 800311c:	709a      	strb	r2, [r3, #2]

	stime.TimeFormat = RTC_HOURFORMAT_24;
 800311e:	187b      	adds	r3, r7, r1
 8003120:	2200      	movs	r2, #0
 8003122:	70da      	strb	r2, [r3, #3]

	// not really using
	stime.SubSeconds = 0;
 8003124:	187b      	adds	r3, r7, r1
 8003126:	2200      	movs	r2, #0
 8003128:	605a      	str	r2, [r3, #4]
	stime.SecondFraction = 0;
 800312a:	187b      	adds	r3, r7, r1
 800312c:	2200      	movs	r2, #0
 800312e:	609a      	str	r2, [r3, #8]
	stime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003130:	187b      	adds	r3, r7, r1
 8003132:	2200      	movs	r2, #0
 8003134:	60da      	str	r2, [r3, #12]
	stime.StoreOperation = RTC_STOREOPERATION_SET;
 8003136:	187b      	adds	r3, r7, r1
 8003138:	2280      	movs	r2, #128	; 0x80
 800313a:	02d2      	lsls	r2, r2, #11
 800313c:	611a      	str	r2, [r3, #16]

	HAL_RTC_SetTime(hrtc, &stime, RTC_FORMAT_BIN);
 800313e:	1879      	adds	r1, r7, r1
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	2200      	movs	r2, #0
 8003144:	0018      	movs	r0, r3
 8003146:	f006 f999 	bl	800947c <HAL_RTC_SetTime>
}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	46bd      	mov	sp, r7
 800314e:	b009      	add	sp, #36	; 0x24
 8003150:	bd90      	pop	{r4, r7, pc}
	...

08003154 <setDate>:

// set rtc date. uses personal struct as arg
// assumes struct has values
void setDate(struct dates *d, RTC_HandleTypeDef *hrtc) {
 8003154:	b590      	push	{r4, r7, lr}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
	RTC_DateTypeDef sdate = {0};
 800315e:	240c      	movs	r4, #12
 8003160:	193b      	adds	r3, r7, r4
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]

	sdate.Month = d->month;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	789a      	ldrb	r2, [r3, #2]
 800316a:	193b      	adds	r3, r7, r4
 800316c:	705a      	strb	r2, [r3, #1]
	sdate.Date = d->date;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	78da      	ldrb	r2, [r3, #3]
 8003172:	193b      	adds	r3, r7, r4
 8003174:	709a      	strb	r2, [r3, #2]
	sdate.Year = d->yr % 100; 		// set only between 0-99. limitation of RTC
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	881b      	ldrh	r3, [r3, #0]
 800317a:	2164      	movs	r1, #100	; 0x64
 800317c:	0018      	movs	r0, r3
 800317e:	f7fd f851 	bl	8000224 <__aeabi_uidivmod>
 8003182:	000b      	movs	r3, r1
 8003184:	b29b      	uxth	r3, r3
 8003186:	b2da      	uxtb	r2, r3
 8003188:	193b      	adds	r3, r7, r4
 800318a:	70da      	strb	r2, [r3, #3]
	century = d->yr / 100;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	881b      	ldrh	r3, [r3, #0]
 8003190:	2164      	movs	r1, #100	; 0x64
 8003192:	0018      	movs	r0, r3
 8003194:	f7fc ffc0 	bl	8000118 <__udivsi3>
 8003198:	0003      	movs	r3, r0
 800319a:	b29a      	uxth	r2, r3
 800319c:	4b0c      	ldr	r3, [pc, #48]	; (80031d0 <setDate+0x7c>)
 800319e:	801a      	strh	r2, [r3, #0]

	sdate.WeekDay = weekdayCalculator(d->yr, d->month, d->date);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	8818      	ldrh	r0, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	7899      	ldrb	r1, [r3, #2]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	78db      	ldrb	r3, [r3, #3]
 80031ac:	001a      	movs	r2, r3
 80031ae:	f000 fb3f 	bl	8003830 <weekdayCalculator>
 80031b2:	0003      	movs	r3, r0
 80031b4:	001a      	movs	r2, r3
 80031b6:	193b      	adds	r3, r7, r4
 80031b8:	701a      	strb	r2, [r3, #0]

	HAL_RTC_SetDate(hrtc, &sdate, RTC_FORMAT_BIN);
 80031ba:	1939      	adds	r1, r7, r4
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	2200      	movs	r2, #0
 80031c0:	0018      	movs	r0, r3
 80031c2:	f006 fa7b 	bl	80096bc <HAL_RTC_SetDate>
}
 80031c6:	46c0      	nop			; (mov r8, r8)
 80031c8:	46bd      	mov	sp, r7
 80031ca:	b005      	add	sp, #20
 80031cc:	bd90      	pop	{r4, r7, pc}
 80031ce:	46c0      	nop			; (mov r8, r8)
 80031d0:	20000002 	.word	0x20000002

080031d4 <setDateTime>:

void setDateTime(struct dates *d, struct times *t, RTC_HandleTypeDef *hrtc) {
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
	setDate(d, hrtc);
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	0011      	movs	r1, r2
 80031e6:	0018      	movs	r0, r3
 80031e8:	f7ff ffb4 	bl	8003154 <setDate>
	setTime(t, hrtc);
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	0011      	movs	r1, r2
 80031f2:	0018      	movs	r0, r3
 80031f4:	f7ff ff78 	bl	80030e8 <setTime>
}
 80031f8:	46c0      	nop			; (mov r8, r8)
 80031fa:	46bd      	mov	sp, r7
 80031fc:	b004      	add	sp, #16
 80031fe:	bd80      	pop	{r7, pc}

08003200 <setAlarm>:

// for time of day+week
void setAlarm(struct alarmTimes *a, RTC_HandleTypeDef *hrtc) {
 8003200:	b5b0      	push	{r4, r5, r7, lr}
 8003202:	b092      	sub	sp, #72	; 0x48
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
	RTC_AlarmTypeDef salarm = {0};
 800320a:	2520      	movs	r5, #32
 800320c:	197b      	adds	r3, r7, r5
 800320e:	0018      	movs	r0, r3
 8003210:	2328      	movs	r3, #40	; 0x28
 8003212:	001a      	movs	r2, r3
 8003214:	2100      	movs	r1, #0
 8003216:	f008 fc1c 	bl	800ba52 <memset>
	RTC_TimeTypeDef salarmtime = {0};
 800321a:	210c      	movs	r1, #12
 800321c:	000c      	movs	r4, r1
 800321e:	187b      	adds	r3, r7, r1
 8003220:	0018      	movs	r0, r3
 8003222:	2314      	movs	r3, #20
 8003224:	001a      	movs	r2, r3
 8003226:	2100      	movs	r1, #0
 8003228:	f008 fc13 	bl	800ba52 <memset>

	salarmtime.Hours = a->hr;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	781a      	ldrb	r2, [r3, #0]
 8003230:	0021      	movs	r1, r4
 8003232:	187b      	adds	r3, r7, r1
 8003234:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a->min;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	785a      	ldrb	r2, [r3, #1]
 800323a:	187b      	adds	r3, r7, r1
 800323c:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a->sec;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	789a      	ldrb	r2, [r3, #2]
 8003242:	187b      	adds	r3, r7, r1
 8003244:	709a      	strb	r2, [r3, #2]

	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 8003246:	187b      	adds	r3, r7, r1
 8003248:	2200      	movs	r2, #0
 800324a:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 800324c:	187b      	adds	r3, r7, r1
 800324e:	2200      	movs	r2, #0
 8003250:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 8003252:	187b      	adds	r3, r7, r1
 8003254:	2200      	movs	r2, #0
 8003256:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003258:	187b      	adds	r3, r7, r1
 800325a:	2200      	movs	r2, #0
 800325c:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 800325e:	187b      	adds	r3, r7, r1
 8003260:	2200      	movs	r2, #0
 8003262:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 8003264:	197b      	adds	r3, r7, r5
 8003266:	187a      	adds	r2, r7, r1
 8003268:	ca13      	ldmia	r2!, {r0, r1, r4}
 800326a:	c313      	stmia	r3!, {r0, r1, r4}
 800326c:	ca03      	ldmia	r2!, {r0, r1}
 800326e:	c303      	stmia	r3!, {r0, r1}
	salarm.AlarmMask = RTC_ALARMMASK_NONE;		// allows comparison for all fields (sec, min, hour, weekday)
 8003270:	197b      	adds	r3, r7, r5
 8003272:	2200      	movs	r2, #0
 8003274:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003276:	197b      	adds	r3, r7, r5
 8003278:	2200      	movs	r2, #0
 800327a:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 800327c:	197b      	adds	r3, r7, r5
 800327e:	2280      	movs	r2, #128	; 0x80
 8003280:	05d2      	lsls	r2, r2, #23
 8003282:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a->weekday;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	78d9      	ldrb	r1, [r3, #3]
 8003288:	197b      	adds	r3, r7, r5
 800328a:	2220      	movs	r2, #32
 800328c:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_A;
 800328e:	197b      	adds	r3, r7, r5
 8003290:	2280      	movs	r2, #128	; 0x80
 8003292:	0052      	lsls	r2, r2, #1
 8003294:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_RTC_SetAlarm_IT(hrtc, &salarm, RTC_FORMAT_BIN);
 8003296:	1979      	adds	r1, r7, r5
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	2200      	movs	r2, #0
 800329c:	0018      	movs	r0, r3
 800329e:	f006 fb09 	bl	80098b4 <HAL_RTC_SetAlarm_IT>
}
 80032a2:	46c0      	nop			; (mov r8, r8)
 80032a4:	46bd      	mov	sp, r7
 80032a6:	b012      	add	sp, #72	; 0x48
 80032a8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080032ac <setClockAlarm>:

// set an alarm for the next second for triggering display updates
void setClockAlarm(RTC_HandleTypeDef *hrtc) {
 80032ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ae:	b097      	sub	sp, #92	; 0x5c
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef salarm = {0};
 80032b4:	232c      	movs	r3, #44	; 0x2c
 80032b6:	18fb      	adds	r3, r7, r3
 80032b8:	0018      	movs	r0, r3
 80032ba:	2328      	movs	r3, #40	; 0x28
 80032bc:	001a      	movs	r2, r3
 80032be:	2100      	movs	r1, #0
 80032c0:	f008 fbc7 	bl	800ba52 <memset>
	RTC_TimeTypeDef salarmtime = {0};
 80032c4:	2318      	movs	r3, #24
 80032c6:	18fb      	adds	r3, r7, r3
 80032c8:	0018      	movs	r0, r3
 80032ca:	2314      	movs	r3, #20
 80032cc:	001a      	movs	r2, r3
 80032ce:	2100      	movs	r1, #0
 80032d0:	f008 fbbf 	bl	800ba52 <memset>

	// pull current time
	struct dates currentDate = {0};
 80032d4:	2410      	movs	r4, #16
 80032d6:	193b      	adds	r3, r7, r4
 80032d8:	0018      	movs	r0, r3
 80032da:	2306      	movs	r3, #6
 80032dc:	001a      	movs	r2, r3
 80032de:	2100      	movs	r1, #0
 80032e0:	f008 fbb7 	bl	800ba52 <memset>
	struct times currentTime = {0};
 80032e4:	250c      	movs	r5, #12
 80032e6:	197b      	adds	r3, r7, r5
 80032e8:	0018      	movs	r0, r3
 80032ea:	2303      	movs	r3, #3
 80032ec:	001a      	movs	r2, r3
 80032ee:	2100      	movs	r1, #0
 80032f0:	f008 fbaf 	bl	800ba52 <memset>
	getDateTime(&currentDate, &currentTime, hrtc);
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	1979      	adds	r1, r7, r5
 80032f8:	193b      	adds	r3, r7, r4
 80032fa:	0018      	movs	r0, r3
 80032fc:	f000 f9aa 	bl	8003654 <getDateTime>

	// start setting alarm
	struct alarmTimes a = {0};
 8003300:	2308      	movs	r3, #8
 8003302:	18fb      	adds	r3, r7, r3
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
	uint8_t s,m,h,w;
	// set for only 1/min on low battery mode
//	bState = batteryLow;
	if (bState == batteryLow || bState == batteryReallyLow) {
 8003308:	4ba1      	ldr	r3, [pc, #644]	; (8003590 <setClockAlarm+0x2e4>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d003      	beq.n	8003318 <setClockAlarm+0x6c>
 8003310:	4b9f      	ldr	r3, [pc, #636]	; (8003590 <setClockAlarm+0x2e4>)
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	2b02      	cmp	r3, #2
 8003316:	d164      	bne.n	80033e2 <setClockAlarm+0x136>
		s = currentTime.sec;
 8003318:	2157      	movs	r1, #87	; 0x57
 800331a:	187b      	adds	r3, r7, r1
 800331c:	250c      	movs	r5, #12
 800331e:	197a      	adds	r2, r7, r5
 8003320:	7892      	ldrb	r2, [r2, #2]
 8003322:	701a      	strb	r2, [r3, #0]
		m = currentTime.min + s/60 + 1;
 8003324:	197b      	adds	r3, r7, r5
 8003326:	785c      	ldrb	r4, [r3, #1]
 8003328:	187b      	adds	r3, r7, r1
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	213c      	movs	r1, #60	; 0x3c
 800332e:	0018      	movs	r0, r3
 8003330:	f7fc fef2 	bl	8000118 <__udivsi3>
 8003334:	0003      	movs	r3, r0
 8003336:	b2db      	uxtb	r3, r3
 8003338:	18e3      	adds	r3, r4, r3
 800333a:	b2da      	uxtb	r2, r3
 800333c:	2156      	movs	r1, #86	; 0x56
 800333e:	187b      	adds	r3, r7, r1
 8003340:	3201      	adds	r2, #1
 8003342:	701a      	strb	r2, [r3, #0]
		h = currentTime.hr + m/60;
 8003344:	197b      	adds	r3, r7, r5
 8003346:	781c      	ldrb	r4, [r3, #0]
 8003348:	187b      	adds	r3, r7, r1
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	213c      	movs	r1, #60	; 0x3c
 800334e:	0018      	movs	r0, r3
 8003350:	f7fc fee2 	bl	8000118 <__udivsi3>
 8003354:	0003      	movs	r3, r0
 8003356:	b2da      	uxtb	r2, r3
 8003358:	2155      	movs	r1, #85	; 0x55
 800335a:	187b      	adds	r3, r7, r1
 800335c:	18a2      	adds	r2, r4, r2
 800335e:	701a      	strb	r2, [r3, #0]
		w = currentDate.weekday + h/24;
 8003360:	2310      	movs	r3, #16
 8003362:	18fb      	adds	r3, r7, r3
 8003364:	791c      	ldrb	r4, [r3, #4]
 8003366:	187b      	adds	r3, r7, r1
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	2118      	movs	r1, #24
 800336c:	0018      	movs	r0, r3
 800336e:	f7fc fed3 	bl	8000118 <__udivsi3>
 8003372:	0003      	movs	r3, r0
 8003374:	b2da      	uxtb	r2, r3
 8003376:	2354      	movs	r3, #84	; 0x54
 8003378:	18fb      	adds	r3, r7, r3
 800337a:	18a2      	adds	r2, r4, r2
 800337c:	701a      	strb	r2, [r3, #0]

		// for transitioning between centuries
		if (currentTime.min == 59 &&
 800337e:	197b      	adds	r3, r7, r5
 8003380:	785b      	ldrb	r3, [r3, #1]
 8003382:	2b3b      	cmp	r3, #59	; 0x3b
 8003384:	d000      	beq.n	8003388 <setClockAlarm+0xdc>
 8003386:	e091      	b.n	80034ac <setClockAlarm+0x200>
			currentTime.hr == 23 &&
 8003388:	230c      	movs	r3, #12
 800338a:	18fb      	adds	r3, r7, r3
 800338c:	781b      	ldrb	r3, [r3, #0]
		if (currentTime.min == 59 &&
 800338e:	2b17      	cmp	r3, #23
 8003390:	d000      	beq.n	8003394 <setClockAlarm+0xe8>
 8003392:	e08b      	b.n	80034ac <setClockAlarm+0x200>
			currentDate.yr % 100 == 99 &&
 8003394:	2310      	movs	r3, #16
 8003396:	18fb      	adds	r3, r7, r3
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	2164      	movs	r1, #100	; 0x64
 800339c:	0018      	movs	r0, r3
 800339e:	f7fc ff41 	bl	8000224 <__aeabi_uidivmod>
 80033a2:	000b      	movs	r3, r1
 80033a4:	b29b      	uxth	r3, r3
			currentTime.hr == 23 &&
 80033a6:	2b63      	cmp	r3, #99	; 0x63
 80033a8:	d000      	beq.n	80033ac <setClockAlarm+0x100>
 80033aa:	e07f      	b.n	80034ac <setClockAlarm+0x200>
			currentDate.month == 12 &&
 80033ac:	2310      	movs	r3, #16
 80033ae:	18fb      	adds	r3, r7, r3
 80033b0:	789b      	ldrb	r3, [r3, #2]
			currentDate.yr % 100 == 99 &&
 80033b2:	2b0c      	cmp	r3, #12
 80033b4:	d000      	beq.n	80033b8 <setClockAlarm+0x10c>
 80033b6:	e079      	b.n	80034ac <setClockAlarm+0x200>
			currentDate.date == maxDaysInMonth(currentDate.month, currentDate.yr)) {
 80033b8:	2110      	movs	r1, #16
 80033ba:	187b      	adds	r3, r7, r1
 80033bc:	78dc      	ldrb	r4, [r3, #3]
 80033be:	187b      	adds	r3, r7, r1
 80033c0:	789a      	ldrb	r2, [r3, #2]
 80033c2:	187b      	adds	r3, r7, r1
 80033c4:	881b      	ldrh	r3, [r3, #0]
 80033c6:	0019      	movs	r1, r3
 80033c8:	0010      	movs	r0, r2
 80033ca:	f000 fa85 	bl	80038d8 <maxDaysInMonth>
 80033ce:	0003      	movs	r3, r0
			currentDate.month == 12 &&
 80033d0:	429c      	cmp	r4, r3
 80033d2:	d16b      	bne.n	80034ac <setClockAlarm+0x200>
			century++;
 80033d4:	4b6f      	ldr	r3, [pc, #444]	; (8003594 <setClockAlarm+0x2e8>)
 80033d6:	881b      	ldrh	r3, [r3, #0]
 80033d8:	3301      	adds	r3, #1
 80033da:	b29a      	uxth	r2, r3
 80033dc:	4b6d      	ldr	r3, [pc, #436]	; (8003594 <setClockAlarm+0x2e8>)
 80033de:	801a      	strh	r2, [r3, #0]
		if (currentTime.min == 59 &&
 80033e0:	e064      	b.n	80034ac <setClockAlarm+0x200>
		}
	}
	// else set 1/s
	else {
		s = currentTime.sec + 1;
 80033e2:	250c      	movs	r5, #12
 80033e4:	197b      	adds	r3, r7, r5
 80033e6:	789a      	ldrb	r2, [r3, #2]
 80033e8:	2157      	movs	r1, #87	; 0x57
 80033ea:	187b      	adds	r3, r7, r1
 80033ec:	3201      	adds	r2, #1
 80033ee:	701a      	strb	r2, [r3, #0]
		m = currentTime.min + s/60;
 80033f0:	197b      	adds	r3, r7, r5
 80033f2:	785c      	ldrb	r4, [r3, #1]
 80033f4:	187b      	adds	r3, r7, r1
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	213c      	movs	r1, #60	; 0x3c
 80033fa:	0018      	movs	r0, r3
 80033fc:	f7fc fe8c 	bl	8000118 <__udivsi3>
 8003400:	0003      	movs	r3, r0
 8003402:	b2da      	uxtb	r2, r3
 8003404:	2156      	movs	r1, #86	; 0x56
 8003406:	187b      	adds	r3, r7, r1
 8003408:	18a2      	adds	r2, r4, r2
 800340a:	701a      	strb	r2, [r3, #0]
		h = currentTime.hr + m/60;
 800340c:	197b      	adds	r3, r7, r5
 800340e:	781c      	ldrb	r4, [r3, #0]
 8003410:	187b      	adds	r3, r7, r1
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	213c      	movs	r1, #60	; 0x3c
 8003416:	0018      	movs	r0, r3
 8003418:	f7fc fe7e 	bl	8000118 <__udivsi3>
 800341c:	0003      	movs	r3, r0
 800341e:	b2da      	uxtb	r2, r3
 8003420:	2155      	movs	r1, #85	; 0x55
 8003422:	187b      	adds	r3, r7, r1
 8003424:	18a2      	adds	r2, r4, r2
 8003426:	701a      	strb	r2, [r3, #0]
		w = currentDate.weekday + h/24;
 8003428:	2310      	movs	r3, #16
 800342a:	18fb      	adds	r3, r7, r3
 800342c:	791c      	ldrb	r4, [r3, #4]
 800342e:	187b      	adds	r3, r7, r1
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2118      	movs	r1, #24
 8003434:	0018      	movs	r0, r3
 8003436:	f7fc fe6f 	bl	8000118 <__udivsi3>
 800343a:	0003      	movs	r3, r0
 800343c:	b2da      	uxtb	r2, r3
 800343e:	2354      	movs	r3, #84	; 0x54
 8003440:	18fb      	adds	r3, r7, r3
 8003442:	18a2      	adds	r2, r4, r2
 8003444:	701a      	strb	r2, [r3, #0]

		// for transitioning between centuries
		if (currentTime.sec == 59 &&			// need to check for second
 8003446:	197b      	adds	r3, r7, r5
 8003448:	789b      	ldrb	r3, [r3, #2]
 800344a:	2b3b      	cmp	r3, #59	; 0x3b
 800344c:	d12f      	bne.n	80034ae <setClockAlarm+0x202>
			currentTime.min == 59 &&
 800344e:	230c      	movs	r3, #12
 8003450:	18fb      	adds	r3, r7, r3
 8003452:	785b      	ldrb	r3, [r3, #1]
		if (currentTime.sec == 59 &&			// need to check for second
 8003454:	2b3b      	cmp	r3, #59	; 0x3b
 8003456:	d12a      	bne.n	80034ae <setClockAlarm+0x202>
			currentTime.hr == 23 &&
 8003458:	230c      	movs	r3, #12
 800345a:	18fb      	adds	r3, r7, r3
 800345c:	781b      	ldrb	r3, [r3, #0]
			currentTime.min == 59 &&
 800345e:	2b17      	cmp	r3, #23
 8003460:	d125      	bne.n	80034ae <setClockAlarm+0x202>
			currentDate.yr % 100 == 99 &&
 8003462:	2310      	movs	r3, #16
 8003464:	18fb      	adds	r3, r7, r3
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	2164      	movs	r1, #100	; 0x64
 800346a:	0018      	movs	r0, r3
 800346c:	f7fc feda 	bl	8000224 <__aeabi_uidivmod>
 8003470:	000b      	movs	r3, r1
 8003472:	b29b      	uxth	r3, r3
			currentTime.hr == 23 &&
 8003474:	2b63      	cmp	r3, #99	; 0x63
 8003476:	d11a      	bne.n	80034ae <setClockAlarm+0x202>
			currentDate.month == 12 &&
 8003478:	2310      	movs	r3, #16
 800347a:	18fb      	adds	r3, r7, r3
 800347c:	789b      	ldrb	r3, [r3, #2]
			currentDate.yr % 100 == 99 &&
 800347e:	2b0c      	cmp	r3, #12
 8003480:	d115      	bne.n	80034ae <setClockAlarm+0x202>
			currentDate.date == maxDaysInMonth(currentDate.month, currentDate.yr)) {
 8003482:	2110      	movs	r1, #16
 8003484:	187b      	adds	r3, r7, r1
 8003486:	78dc      	ldrb	r4, [r3, #3]
 8003488:	187b      	adds	r3, r7, r1
 800348a:	789a      	ldrb	r2, [r3, #2]
 800348c:	187b      	adds	r3, r7, r1
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	0019      	movs	r1, r3
 8003492:	0010      	movs	r0, r2
 8003494:	f000 fa20 	bl	80038d8 <maxDaysInMonth>
 8003498:	0003      	movs	r3, r0
			currentDate.month == 12 &&
 800349a:	429c      	cmp	r4, r3
 800349c:	d107      	bne.n	80034ae <setClockAlarm+0x202>
			century++;
 800349e:	4b3d      	ldr	r3, [pc, #244]	; (8003594 <setClockAlarm+0x2e8>)
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	3301      	adds	r3, #1
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	4b3b      	ldr	r3, [pc, #236]	; (8003594 <setClockAlarm+0x2e8>)
 80034a8:	801a      	strh	r2, [r3, #0]
 80034aa:	e000      	b.n	80034ae <setClockAlarm+0x202>
		if (currentTime.min == 59 &&
 80034ac:	46c0      	nop			; (mov r8, r8)
		}
	}
	a.sec = s % 60;
 80034ae:	2357      	movs	r3, #87	; 0x57
 80034b0:	18fb      	adds	r3, r7, r3
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	213c      	movs	r1, #60	; 0x3c
 80034b6:	0018      	movs	r0, r3
 80034b8:	f7fc feb4 	bl	8000224 <__aeabi_uidivmod>
 80034bc:	000b      	movs	r3, r1
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	2408      	movs	r4, #8
 80034c2:	193b      	adds	r3, r7, r4
 80034c4:	709a      	strb	r2, [r3, #2]
	a.min = m % 60;
 80034c6:	2356      	movs	r3, #86	; 0x56
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	213c      	movs	r1, #60	; 0x3c
 80034ce:	0018      	movs	r0, r3
 80034d0:	f7fc fea8 	bl	8000224 <__aeabi_uidivmod>
 80034d4:	000b      	movs	r3, r1
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	193b      	adds	r3, r7, r4
 80034da:	705a      	strb	r2, [r3, #1]
	a.hr = h % 24;
 80034dc:	2355      	movs	r3, #85	; 0x55
 80034de:	18fb      	adds	r3, r7, r3
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	2118      	movs	r1, #24
 80034e4:	0018      	movs	r0, r3
 80034e6:	f7fc fe9d 	bl	8000224 <__aeabi_uidivmod>
 80034ea:	000b      	movs	r3, r1
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	193b      	adds	r3, r7, r4
 80034f0:	701a      	strb	r2, [r3, #0]
	a.weekday = (w-1) % 7 + 1;
 80034f2:	2354      	movs	r3, #84	; 0x54
 80034f4:	18fb      	adds	r3, r7, r3
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	2107      	movs	r1, #7
 80034fc:	0018      	movs	r0, r3
 80034fe:	f7fc ff7b 	bl	80003f8 <__aeabi_idivmod>
 8003502:	000b      	movs	r3, r1
 8003504:	b2db      	uxtb	r3, r3
 8003506:	3301      	adds	r3, #1
 8003508:	b2da      	uxtb	r2, r3
 800350a:	0020      	movs	r0, r4
 800350c:	183b      	adds	r3, r7, r0
 800350e:	70da      	strb	r2, [r3, #3]

	salarmtime.Hours = a.hr;
 8003510:	183b      	adds	r3, r7, r0
 8003512:	781a      	ldrb	r2, [r3, #0]
 8003514:	2118      	movs	r1, #24
 8003516:	187b      	adds	r3, r7, r1
 8003518:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a.min;
 800351a:	183b      	adds	r3, r7, r0
 800351c:	785a      	ldrb	r2, [r3, #1]
 800351e:	187b      	adds	r3, r7, r1
 8003520:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a.sec;
 8003522:	183b      	adds	r3, r7, r0
 8003524:	789a      	ldrb	r2, [r3, #2]
 8003526:	187b      	adds	r3, r7, r1
 8003528:	709a      	strb	r2, [r3, #2]
	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 800352a:	187b      	adds	r3, r7, r1
 800352c:	2200      	movs	r2, #0
 800352e:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 8003530:	187b      	adds	r3, r7, r1
 8003532:	2200      	movs	r2, #0
 8003534:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 8003536:	187b      	adds	r3, r7, r1
 8003538:	2200      	movs	r2, #0
 800353a:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800353c:	187b      	adds	r3, r7, r1
 800353e:	2200      	movs	r2, #0
 8003540:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003542:	187b      	adds	r3, r7, r1
 8003544:	2200      	movs	r2, #0
 8003546:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 8003548:	242c      	movs	r4, #44	; 0x2c
 800354a:	193b      	adds	r3, r7, r4
 800354c:	187a      	adds	r2, r7, r1
 800354e:	ca62      	ldmia	r2!, {r1, r5, r6}
 8003550:	c362      	stmia	r3!, {r1, r5, r6}
 8003552:	ca22      	ldmia	r2!, {r1, r5}
 8003554:	c322      	stmia	r3!, {r1, r5}
	salarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003556:	193b      	adds	r3, r7, r4
 8003558:	2200      	movs	r2, #0
 800355a:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800355c:	193b      	adds	r3, r7, r4
 800355e:	2200      	movs	r2, #0
 8003560:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 8003562:	193b      	adds	r3, r7, r4
 8003564:	2280      	movs	r2, #128	; 0x80
 8003566:	05d2      	lsls	r2, r2, #23
 8003568:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a.weekday;
 800356a:	183b      	adds	r3, r7, r0
 800356c:	78d9      	ldrb	r1, [r3, #3]
 800356e:	193b      	adds	r3, r7, r4
 8003570:	2220      	movs	r2, #32
 8003572:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_B;
 8003574:	193b      	adds	r3, r7, r4
 8003576:	2280      	movs	r2, #128	; 0x80
 8003578:	0092      	lsls	r2, r2, #2
 800357a:	625a      	str	r2, [r3, #36]	; 0x24

	// do nothing until done
	HAL_RTC_SetAlarm_IT(hrtc, &salarm, RTC_FORMAT_BIN);
 800357c:	1939      	adds	r1, r7, r4
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	0018      	movs	r0, r3
 8003584:	f006 f996 	bl	80098b4 <HAL_RTC_SetAlarm_IT>
}
 8003588:	46c0      	nop			; (mov r8, r8)
 800358a:	46bd      	mov	sp, r7
 800358c:	b017      	add	sp, #92	; 0x5c
 800358e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003590:	20000541 	.word	0x20000541
 8003594:	20000002 	.word	0x20000002

08003598 <clearClockAlarm>:

void clearClockAlarm(RTC_HandleTypeDef *hrtc) {
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
	HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_B);
 80035a0:	2380      	movs	r3, #128	; 0x80
 80035a2:	009a      	lsls	r2, r3, #2
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	0011      	movs	r1, r2
 80035a8:	0018      	movs	r0, r3
 80035aa:	f006 facf 	bl	8009b4c <HAL_RTC_DeactivateAlarm>
}
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	46bd      	mov	sp, r7
 80035b2:	b002      	add	sp, #8
 80035b4:	bd80      	pop	{r7, pc}
	...

080035b8 <HAL_RTC_AlarmAEventCallback>:
// ---- end of RTC setters ----

// ---- callbacks for interrupts ----
// used for alarm function in project
// meant to send signal to use motor
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED1_PORT, LED1_PIN);
 80035c0:	23a0      	movs	r3, #160	; 0xa0
 80035c2:	05db      	lsls	r3, r3, #23
 80035c4:	2120      	movs	r1, #32
 80035c6:	0018      	movs	r0, r3
 80035c8:	f004 fe15 	bl	80081f6 <HAL_GPIO_TogglePin>
	isAlarmDone = 1;
 80035cc:	4b04      	ldr	r3, [pc, #16]	; (80035e0 <HAL_RTC_AlarmAEventCallback+0x28>)
 80035ce:	2201      	movs	r2, #1
 80035d0:	701a      	strb	r2, [r3, #0]
	updateFace.alarm = 1;
 80035d2:	4b04      	ldr	r3, [pc, #16]	; (80035e4 <HAL_RTC_AlarmAEventCallback+0x2c>)
 80035d4:	2201      	movs	r2, #1
 80035d6:	709a      	strb	r2, [r3, #2]
}
 80035d8:	46c0      	nop			; (mov r8, r8)
 80035da:	46bd      	mov	sp, r7
 80035dc:	b002      	add	sp, #8
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000533 	.word	0x20000533
 80035e4:	20000534 	.word	0x20000534

080035e8 <HAL_RTCEx_AlarmBEventCallback>:

// used to trigger display refresh every second. used because then it's synchronous with RTC updates
void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc) {
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
	updateFace.clock = 1;
 80035f0:	4b05      	ldr	r3, [pc, #20]	; (8003608 <HAL_RTCEx_AlarmBEventCallback+0x20>)
 80035f2:	2201      	movs	r2, #1
 80035f4:	701a      	strb	r2, [r3, #0]
	setClockAlarm(hrtc);		// set something for next second
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	0018      	movs	r0, r3
 80035fa:	f7ff fe57 	bl	80032ac <setClockAlarm>
}
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	46bd      	mov	sp, r7
 8003602:	b002      	add	sp, #8
 8003604:	bd80      	pop	{r7, pc}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	20000534 	.word	0x20000534

0800360c <getTime>:
// ---- end of callbacks ----

// ---- RTC getters ----
void getTime(struct times *t, RTC_HandleTypeDef *hrtc) {
 800360c:	b590      	push	{r4, r7, lr}
 800360e:	b089      	sub	sp, #36	; 0x24
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
	RTC_TimeTypeDef stime;

	// programming manual says to read time after date. something shadow registers.
	// not done automatically in HAL
	HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN);
 8003616:	210c      	movs	r1, #12
 8003618:	000c      	movs	r4, r1
 800361a:	1879      	adds	r1, r7, r1
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	2200      	movs	r2, #0
 8003620:	0018      	movs	r0, r3
 8003622:	f005 ffef 	bl	8009604 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, NULL, RTC_FORMAT_BIN);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	2200      	movs	r2, #0
 800362a:	2100      	movs	r1, #0
 800362c:	0018      	movs	r0, r3
 800362e:	f006 f8f3 	bl	8009818 <HAL_RTC_GetDate>

	t->hr = stime.Hours;
 8003632:	0021      	movs	r1, r4
 8003634:	187b      	adds	r3, r7, r1
 8003636:	781a      	ldrb	r2, [r3, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	701a      	strb	r2, [r3, #0]
	t->min = stime.Minutes;
 800363c:	187b      	adds	r3, r7, r1
 800363e:	785a      	ldrb	r2, [r3, #1]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	705a      	strb	r2, [r3, #1]
	t->sec = stime.Seconds;
 8003644:	187b      	adds	r3, r7, r1
 8003646:	789a      	ldrb	r2, [r3, #2]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	709a      	strb	r2, [r3, #2]
}
 800364c:	46c0      	nop			; (mov r8, r8)
 800364e:	46bd      	mov	sp, r7
 8003650:	b009      	add	sp, #36	; 0x24
 8003652:	bd90      	pop	{r4, r7, pc}

08003654 <getDateTime>:
	d->date = sdate.Date;
	d->weekday = sdate.WeekDay;
}

// not using getDate and getTime for possible efficiency
void getDateTime(struct dates *d, struct times *t, RTC_HandleTypeDef *hrtc) {
 8003654:	b5b0      	push	{r4, r5, r7, lr}
 8003656:	b08a      	sub	sp, #40	; 0x28
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
	RTC_DateTypeDef sdate;
	RTC_TimeTypeDef stime;

	// programming manual says to read time after date. something shadow registers.
	// not done automatically in HAL
	HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN);
 8003660:	2510      	movs	r5, #16
 8003662:	1979      	adds	r1, r7, r5
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	0018      	movs	r0, r3
 800366a:	f005 ffcb 	bl	8009604 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, &sdate, RTC_FORMAT_BIN);
 800366e:	2124      	movs	r1, #36	; 0x24
 8003670:	000c      	movs	r4, r1
 8003672:	1879      	adds	r1, r7, r1
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	0018      	movs	r0, r3
 800367a:	f006 f8cd 	bl	8009818 <HAL_RTC_GetDate>

	// pulls last 2 digits from RTC and upper 2 digits from static variable
	d->yr = century*100 + sdate.Year;
 800367e:	4b14      	ldr	r3, [pc, #80]	; (80036d0 <getDateTime+0x7c>)
 8003680:	881b      	ldrh	r3, [r3, #0]
 8003682:	2264      	movs	r2, #100	; 0x64
 8003684:	4353      	muls	r3, r2
 8003686:	b29a      	uxth	r2, r3
 8003688:	0021      	movs	r1, r4
 800368a:	187b      	adds	r3, r7, r1
 800368c:	78db      	ldrb	r3, [r3, #3]
 800368e:	b29b      	uxth	r3, r3
 8003690:	18d3      	adds	r3, r2, r3
 8003692:	b29a      	uxth	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	801a      	strh	r2, [r3, #0]
	d->month = sdate.Month;
 8003698:	187b      	adds	r3, r7, r1
 800369a:	785a      	ldrb	r2, [r3, #1]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	709a      	strb	r2, [r3, #2]
	d->date = sdate.Date;
 80036a0:	187b      	adds	r3, r7, r1
 80036a2:	789a      	ldrb	r2, [r3, #2]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	70da      	strb	r2, [r3, #3]
	d->weekday = sdate.WeekDay;
 80036a8:	187b      	adds	r3, r7, r1
 80036aa:	781a      	ldrb	r2, [r3, #0]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	711a      	strb	r2, [r3, #4]

	t->hr = stime.Hours;
 80036b0:	197b      	adds	r3, r7, r5
 80036b2:	781a      	ldrb	r2, [r3, #0]
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	701a      	strb	r2, [r3, #0]
	t->min = stime.Minutes;
 80036b8:	197b      	adds	r3, r7, r5
 80036ba:	785a      	ldrb	r2, [r3, #1]
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	705a      	strb	r2, [r3, #1]
	t->sec = stime.Seconds;
 80036c0:	197b      	adds	r3, r7, r5
 80036c2:	789a      	ldrb	r2, [r3, #2]
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	709a      	strb	r2, [r3, #2]
}
 80036c8:	46c0      	nop			; (mov r8, r8)
 80036ca:	46bd      	mov	sp, r7
 80036cc:	b00a      	add	sp, #40	; 0x28
 80036ce:	bdb0      	pop	{r4, r5, r7, pc}
 80036d0:	20000002 	.word	0x20000002

080036d4 <setRTCCalibration>:
// ---- end of RTC getters ----

// ---- RTC calibration function ----
// calibVal should be given in drift/day in seconds
// calibration output on PC13
void setRTCCalibration(int calibVal, RTC_HandleTypeDef *hrtc) {
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
	uint16_t calm = 0;
 80036de:	230e      	movs	r3, #14
 80036e0:	18fb      	adds	r3, r7, r3
 80036e2:	2200      	movs	r2, #0
 80036e4:	801a      	strh	r2, [r3, #0]
	uint32_t temp;

	if (calibVal == 0) return;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d048      	beq.n	800377e <setRTCCalibration+0xaa>
	else if (calibVal < 0) {		// drift offset is negative. need to slow rtc down
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	da20      	bge.n	8003734 <setRTCCalibration+0x60>
		if (calibVal <= -42) {		// bounds checking. just set to max
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	3329      	adds	r3, #41	; 0x29
 80036f6:	da06      	bge.n	8003706 <setRTCCalibration+0x32>
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_RESET, 0x1FF);
 80036f8:	4b23      	ldr	r3, [pc, #140]	; (8003788 <setRTCCalibration+0xb4>)
 80036fa:	6838      	ldr	r0, [r7, #0]
 80036fc:	2200      	movs	r2, #0
 80036fe:	2100      	movs	r1, #0
 8003700:	f006 fba9 	bl	8009e56 <HAL_RTCEx_SetSmoothCalib>
 8003704:	e03c      	b.n	8003780 <setRTCCalibration+0xac>
		}
		else {
			// math for setting CALM 9-bit register in RTC. formula in notes and in L0 programming reference manual
			temp = -calibVal*32768*32/86400;		// possible overflow when doing math, so reordering
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	0013      	movs	r3, r2
 800370a:	031b      	lsls	r3, r3, #12
 800370c:	1a9b      	subs	r3, r3, r2
 800370e:	051b      	lsls	r3, r3, #20
 8003710:	491e      	ldr	r1, [pc, #120]	; (800378c <setRTCCalibration+0xb8>)
 8003712:	0018      	movs	r0, r3
 8003714:	f7fc fd8a 	bl	800022c <__divsi3>
 8003718:	0003      	movs	r3, r0
 800371a:	60bb      	str	r3, [r7, #8]
			calm = temp;
 800371c:	210e      	movs	r1, #14
 800371e:	187b      	adds	r3, r7, r1
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	801a      	strh	r2, [r3, #0]
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_RESET, calm);
 8003724:	187b      	adds	r3, r7, r1
 8003726:	881b      	ldrh	r3, [r3, #0]
 8003728:	6838      	ldr	r0, [r7, #0]
 800372a:	2200      	movs	r2, #0
 800372c:	2100      	movs	r1, #0
 800372e:	f006 fb92 	bl	8009e56 <HAL_RTCEx_SetSmoothCalib>
 8003732:	e025      	b.n	8003780 <setRTCCalibration+0xac>
		}
	}
	else {
		if (calibVal >= 42) { 		// drift offset is positive. need to speed rtc up
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b29      	cmp	r3, #41	; 0x29
 8003738:	dd07      	ble.n	800374a <setRTCCalibration+0x76>
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_SET, 0);
 800373a:	2380      	movs	r3, #128	; 0x80
 800373c:	021a      	lsls	r2, r3, #8
 800373e:	6838      	ldr	r0, [r7, #0]
 8003740:	2300      	movs	r3, #0
 8003742:	2100      	movs	r1, #0
 8003744:	f006 fb87 	bl	8009e56 <HAL_RTCEx_SetSmoothCalib>
 8003748:	e01a      	b.n	8003780 <setRTCCalibration+0xac>
		}
		else {
			// math
			temp = 512-(calibVal*32768*32/86400);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	051b      	lsls	r3, r3, #20
 800374e:	4910      	ldr	r1, [pc, #64]	; (8003790 <setRTCCalibration+0xbc>)
 8003750:	0018      	movs	r0, r3
 8003752:	f7fc fd6b 	bl	800022c <__divsi3>
 8003756:	0003      	movs	r3, r0
 8003758:	2280      	movs	r2, #128	; 0x80
 800375a:	0092      	lsls	r2, r2, #2
 800375c:	4694      	mov	ip, r2
 800375e:	4463      	add	r3, ip
 8003760:	60bb      	str	r3, [r7, #8]
			calm = temp;
 8003762:	210e      	movs	r1, #14
 8003764:	187b      	adds	r3, r7, r1
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	801a      	strh	r2, [r3, #0]
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_SET, calm);
 800376a:	187b      	adds	r3, r7, r1
 800376c:	8819      	ldrh	r1, [r3, #0]
 800376e:	2380      	movs	r3, #128	; 0x80
 8003770:	021a      	lsls	r2, r3, #8
 8003772:	6838      	ldr	r0, [r7, #0]
 8003774:	000b      	movs	r3, r1
 8003776:	2100      	movs	r1, #0
 8003778:	f006 fb6d 	bl	8009e56 <HAL_RTCEx_SetSmoothCalib>
 800377c:	e000      	b.n	8003780 <setRTCCalibration+0xac>
	if (calibVal == 0) return;
 800377e:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 8003780:	46bd      	mov	sp, r7
 8003782:	b004      	add	sp, #16
 8003784:	bd80      	pop	{r7, pc}
 8003786:	46c0      	nop			; (mov r8, r8)
 8003788:	000001ff 	.word	0x000001ff
 800378c:	00015180 	.word	0x00015180
 8003790:	fffeae80 	.word	0xfffeae80

08003794 <timeToSeconds>:
// ---- end of RTC calibration function ----

// ---- converters and calculators ----
uint32_t timeToSeconds(struct times *t) {
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
	return t->sec + t->min*60 + t->hr*3600;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	789b      	ldrb	r3, [r3, #2]
 80037a0:	0019      	movs	r1, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	785b      	ldrb	r3, [r3, #1]
 80037a6:	001a      	movs	r2, r3
 80037a8:	0013      	movs	r3, r2
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	1a9b      	subs	r3, r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	18c9      	adds	r1, r1, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	001a      	movs	r2, r3
 80037b8:	0013      	movs	r3, r2
 80037ba:	011b      	lsls	r3, r3, #4
 80037bc:	1a9b      	subs	r3, r3, r2
 80037be:	011a      	lsls	r2, r3, #4
 80037c0:	1ad2      	subs	r2, r2, r3
 80037c2:	0113      	lsls	r3, r2, #4
 80037c4:	001a      	movs	r2, r3
 80037c6:	0013      	movs	r3, r2
 80037c8:	18cb      	adds	r3, r1, r3
}
 80037ca:	0018      	movs	r0, r3
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b002      	add	sp, #8
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <secondsToTime>:

void secondsToTime(struct times *t, uint32_t seconds) {
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b082      	sub	sp, #8
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
 80037da:	6039      	str	r1, [r7, #0]
	t->hr = seconds / 3600;
 80037dc:	683a      	ldr	r2, [r7, #0]
 80037de:	23e1      	movs	r3, #225	; 0xe1
 80037e0:	0119      	lsls	r1, r3, #4
 80037e2:	0010      	movs	r0, r2
 80037e4:	f7fc fc98 	bl	8000118 <__udivsi3>
 80037e8:	0003      	movs	r3, r0
 80037ea:	b2da      	uxtb	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	701a      	strb	r2, [r3, #0]
	seconds %= 3600;
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	23e1      	movs	r3, #225	; 0xe1
 80037f4:	0119      	lsls	r1, r3, #4
 80037f6:	0010      	movs	r0, r2
 80037f8:	f7fc fd14 	bl	8000224 <__aeabi_uidivmod>
 80037fc:	000b      	movs	r3, r1
 80037fe:	603b      	str	r3, [r7, #0]
	t->min = seconds / 60;
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	213c      	movs	r1, #60	; 0x3c
 8003804:	0018      	movs	r0, r3
 8003806:	f7fc fc87 	bl	8000118 <__udivsi3>
 800380a:	0003      	movs	r3, r0
 800380c:	b2da      	uxtb	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	705a      	strb	r2, [r3, #1]
	seconds %= 60;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	213c      	movs	r1, #60	; 0x3c
 8003816:	0018      	movs	r0, r3
 8003818:	f7fc fd04 	bl	8000224 <__aeabi_uidivmod>
 800381c:	000b      	movs	r3, r1
 800381e:	603b      	str	r3, [r7, #0]
	t->sec = seconds;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	b2da      	uxtb	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	709a      	strb	r2, [r3, #2]
}
 8003828:	46c0      	nop			; (mov r8, r8)
 800382a:	46bd      	mov	sp, r7
 800382c:	b002      	add	sp, #8
 800382e:	bd80      	pop	{r7, pc}

08003830 <weekdayCalculator>:
 * weekdays is 0-6, with 0 being sunday. hal uses 1=monday, 7=sunday - just call with % 7 to integrate with hal
 * months given in 1-12, with 1 being january. hal uses the same setup
 * rtc represents years with last 2 digits only. make sure year has all 4 numbers
 * should be accurate for any gregorian date
 */
uint8_t weekdayCalculator(uint16_t year, uint8_t month, uint8_t day) {
 8003830:	b590      	push	{r4, r7, lr}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	0004      	movs	r4, r0
 8003838:	0008      	movs	r0, r1
 800383a:	0011      	movs	r1, r2
 800383c:	1dbb      	adds	r3, r7, #6
 800383e:	1c22      	adds	r2, r4, #0
 8003840:	801a      	strh	r2, [r3, #0]
 8003842:	1d7b      	adds	r3, r7, #5
 8003844:	1c02      	adds	r2, r0, #0
 8003846:	701a      	strb	r2, [r3, #0]
 8003848:	1d3b      	adds	r3, r7, #4
 800384a:	1c0a      	adds	r2, r1, #0
 800384c:	701a      	strb	r2, [r3, #0]
	static uint8_t table[] = {0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4};
	if (month < 3) year--;
 800384e:	1d7b      	adds	r3, r7, #5
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b02      	cmp	r3, #2
 8003854:	d804      	bhi.n	8003860 <weekdayCalculator+0x30>
 8003856:	1dbb      	adds	r3, r7, #6
 8003858:	881a      	ldrh	r2, [r3, #0]
 800385a:	1dbb      	adds	r3, r7, #6
 800385c:	3a01      	subs	r2, #1
 800385e:	801a      	strh	r2, [r3, #0]
	uint16_t temp = (year + year/4 - year/100 + year/400 + table[month-1] + day) % 7;
 8003860:	1dbb      	adds	r3, r7, #6
 8003862:	881b      	ldrh	r3, [r3, #0]
 8003864:	1dba      	adds	r2, r7, #6
 8003866:	8812      	ldrh	r2, [r2, #0]
 8003868:	0892      	lsrs	r2, r2, #2
 800386a:	b292      	uxth	r2, r2
 800386c:	189c      	adds	r4, r3, r2
 800386e:	1dbb      	adds	r3, r7, #6
 8003870:	881b      	ldrh	r3, [r3, #0]
 8003872:	2164      	movs	r1, #100	; 0x64
 8003874:	0018      	movs	r0, r3
 8003876:	f7fc fc4f 	bl	8000118 <__udivsi3>
 800387a:	0003      	movs	r3, r0
 800387c:	b29b      	uxth	r3, r3
 800387e:	1ae4      	subs	r4, r4, r3
 8003880:	1dbb      	adds	r3, r7, #6
 8003882:	881a      	ldrh	r2, [r3, #0]
 8003884:	23c8      	movs	r3, #200	; 0xc8
 8003886:	0059      	lsls	r1, r3, #1
 8003888:	0010      	movs	r0, r2
 800388a:	f7fc fc45 	bl	8000118 <__udivsi3>
 800388e:	0003      	movs	r3, r0
 8003890:	b29b      	uxth	r3, r3
 8003892:	18e3      	adds	r3, r4, r3
 8003894:	1d7a      	adds	r2, r7, #5
 8003896:	7812      	ldrb	r2, [r2, #0]
 8003898:	3a01      	subs	r2, #1
 800389a:	490e      	ldr	r1, [pc, #56]	; (80038d4 <weekdayCalculator+0xa4>)
 800389c:	5c8a      	ldrb	r2, [r1, r2]
 800389e:	189a      	adds	r2, r3, r2
 80038a0:	1d3b      	adds	r3, r7, #4
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	18d3      	adds	r3, r2, r3
 80038a6:	2107      	movs	r1, #7
 80038a8:	0018      	movs	r0, r3
 80038aa:	f7fc fda5 	bl	80003f8 <__aeabi_idivmod>
 80038ae:	000b      	movs	r3, r1
 80038b0:	001a      	movs	r2, r3
 80038b2:	210e      	movs	r1, #14
 80038b4:	187b      	adds	r3, r7, r1
 80038b6:	801a      	strh	r2, [r3, #0]
	if (temp == 0) return RTC_WEEKDAY_SUNDAY;
 80038b8:	187b      	adds	r3, r7, r1
 80038ba:	881b      	ldrh	r3, [r3, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d101      	bne.n	80038c4 <weekdayCalculator+0x94>
 80038c0:	2307      	movs	r3, #7
 80038c2:	e003      	b.n	80038cc <weekdayCalculator+0x9c>
	else return temp;
 80038c4:	230e      	movs	r3, #14
 80038c6:	18fb      	adds	r3, r7, r3
 80038c8:	881b      	ldrh	r3, [r3, #0]
 80038ca:	b2db      	uxtb	r3, r3
}
 80038cc:	0018      	movs	r0, r3
 80038ce:	46bd      	mov	sp, r7
 80038d0:	b005      	add	sp, #20
 80038d2:	bd90      	pop	{r4, r7, pc}
 80038d4:	20000004 	.word	0x20000004

080038d8 <maxDaysInMonth>:

// calculator for number of days in a month given a month and accounting for leap years
// assumes month is 1-12, 1=january, 12=december
uint8_t maxDaysInMonth(uint8_t month, uint16_t year) {
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	0002      	movs	r2, r0
 80038e0:	1dfb      	adds	r3, r7, #7
 80038e2:	701a      	strb	r2, [r3, #0]
 80038e4:	1d3b      	adds	r3, r7, #4
 80038e6:	1c0a      	adds	r2, r1, #0
 80038e8:	801a      	strh	r2, [r3, #0]
	if (month == 0 || month > 12) return 0;		// bounds checking
 80038ea:	1dfb      	adds	r3, r7, #7
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d003      	beq.n	80038fa <maxDaysInMonth+0x22>
 80038f2:	1dfb      	adds	r3, r7, #7
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	2b0c      	cmp	r3, #12
 80038f8:	d901      	bls.n	80038fe <maxDaysInMonth+0x26>
 80038fa:	2300      	movs	r3, #0
 80038fc:	e052      	b.n	80039a4 <maxDaysInMonth+0xcc>

	// not using built-in defines, because they're in BCD
	if (month == 1  ||		// january
 80038fe:	1dfb      	adds	r3, r7, #7
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d017      	beq.n	8003936 <maxDaysInMonth+0x5e>
 8003906:	1dfb      	adds	r3, r7, #7
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	2b03      	cmp	r3, #3
 800390c:	d013      	beq.n	8003936 <maxDaysInMonth+0x5e>
		month == 3  ||		// march
 800390e:	1dfb      	adds	r3, r7, #7
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	2b05      	cmp	r3, #5
 8003914:	d00f      	beq.n	8003936 <maxDaysInMonth+0x5e>
		month == 5  ||		// may
 8003916:	1dfb      	adds	r3, r7, #7
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	2b07      	cmp	r3, #7
 800391c:	d00b      	beq.n	8003936 <maxDaysInMonth+0x5e>
		month == 7  ||		// july
 800391e:	1dfb      	adds	r3, r7, #7
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	2b08      	cmp	r3, #8
 8003924:	d007      	beq.n	8003936 <maxDaysInMonth+0x5e>
		month == 8  ||		// august
 8003926:	1dfb      	adds	r3, r7, #7
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b0a      	cmp	r3, #10
 800392c:	d003      	beq.n	8003936 <maxDaysInMonth+0x5e>
		month == 10 ||		// october
 800392e:	1dfb      	adds	r3, r7, #7
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	2b0c      	cmp	r3, #12
 8003934:	d101      	bne.n	800393a <maxDaysInMonth+0x62>
		month == 12) {		// december
		return 31;
 8003936:	231f      	movs	r3, #31
 8003938:	e034      	b.n	80039a4 <maxDaysInMonth+0xcc>
	}
	else if (month == 4 ||	// april
 800393a:	1dfb      	adds	r3, r7, #7
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	2b04      	cmp	r3, #4
 8003940:	d00b      	beq.n	800395a <maxDaysInMonth+0x82>
 8003942:	1dfb      	adds	r3, r7, #7
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2b06      	cmp	r3, #6
 8003948:	d007      	beq.n	800395a <maxDaysInMonth+0x82>
			 month == 6 ||	// june
 800394a:	1dfb      	adds	r3, r7, #7
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b09      	cmp	r3, #9
 8003950:	d003      	beq.n	800395a <maxDaysInMonth+0x82>
			 month == 9 ||	// september
 8003952:	1dfb      	adds	r3, r7, #7
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	2b0b      	cmp	r3, #11
 8003958:	d101      	bne.n	800395e <maxDaysInMonth+0x86>
			 month == 11) {	// november
		return 30;
 800395a:	231e      	movs	r3, #30
 800395c:	e022      	b.n	80039a4 <maxDaysInMonth+0xcc>
	}

	// february/leap year calculator
	// leap year for every 4th year, but every 100th year is not a leap year except on every 400th year
	// ex. 2020 is a leap year, 2100 is not a leap year, 2000 is a leap year.
	else if (year % 400 == 0) return 29;
 800395e:	1d3b      	adds	r3, r7, #4
 8003960:	881a      	ldrh	r2, [r3, #0]
 8003962:	23c8      	movs	r3, #200	; 0xc8
 8003964:	0059      	lsls	r1, r3, #1
 8003966:	0010      	movs	r0, r2
 8003968:	f7fc fc5c 	bl	8000224 <__aeabi_uidivmod>
 800396c:	000b      	movs	r3, r1
 800396e:	b29b      	uxth	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <maxDaysInMonth+0xa0>
 8003974:	231d      	movs	r3, #29
 8003976:	e015      	b.n	80039a4 <maxDaysInMonth+0xcc>
	else if (year % 100 == 0) return 28;
 8003978:	1d3b      	adds	r3, r7, #4
 800397a:	881b      	ldrh	r3, [r3, #0]
 800397c:	2164      	movs	r1, #100	; 0x64
 800397e:	0018      	movs	r0, r3
 8003980:	f7fc fc50 	bl	8000224 <__aeabi_uidivmod>
 8003984:	000b      	movs	r3, r1
 8003986:	b29b      	uxth	r3, r3
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <maxDaysInMonth+0xb8>
 800398c:	231c      	movs	r3, #28
 800398e:	e009      	b.n	80039a4 <maxDaysInMonth+0xcc>
	else if (year % 4 == 0) return 29;
 8003990:	1d3b      	adds	r3, r7, #4
 8003992:	881b      	ldrh	r3, [r3, #0]
 8003994:	2203      	movs	r2, #3
 8003996:	4013      	ands	r3, r2
 8003998:	b29b      	uxth	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <maxDaysInMonth+0xca>
 800399e:	231d      	movs	r3, #29
 80039a0:	e000      	b.n	80039a4 <maxDaysInMonth+0xcc>
	else return 28;
 80039a2:	231c      	movs	r3, #28
}
 80039a4:	0018      	movs	r0, r3
 80039a6:	46bd      	mov	sp, r7
 80039a8:	b002      	add	sp, #8
 80039aa:	bd80      	pop	{r7, pc}

080039ac <stopMode>:
	setClockAlarm(&hrtc);
	setDisplayBacklight(50, &htim3);
//	HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, GPIO_PIN_SET);					// basically measuring wake time (assuming only clock)
}

void stopMode() {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(LED2_PORT, LED2_PIN, GPIO_PIN_RESET);
	stopDisplayBacklight(&htim3);
 80039b0:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <stopMode+0x34>)
 80039b2:	0018      	movs	r0, r3
 80039b4:	f001 fb86 	bl	80050c4 <stopDisplayBacklight>
	clearClockAlarm(&hrtc);
 80039b8:	4b0a      	ldr	r3, [pc, #40]	; (80039e4 <stopMode+0x38>)
 80039ba:	0018      	movs	r0, r3
 80039bc:	f7ff fdec 	bl	8003598 <clearClockAlarm>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80039c0:	4b09      	ldr	r3, [pc, #36]	; (80039e8 <stopMode+0x3c>)
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	4b08      	ldr	r3, [pc, #32]	; (80039e8 <stopMode+0x3c>)
 80039c6:	2104      	movs	r1, #4
 80039c8:	430a      	orrs	r2, r1
 80039ca:	601a      	str	r2, [r3, #0]
//	HAL_PWR_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFI);
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80039cc:	2101      	movs	r1, #1
 80039ce:	2001      	movs	r0, #1
 80039d0:	f004 fd90 	bl	80084f4 <HAL_PWR_EnterSTOPMode>
//	HAL_GPIO_WritePin(LED2_PORT, LED2_PIN, GPIO_PIN_SET);					// basically measuring wake time (assuming only clock)
	exitStopMode();
 80039d4:	f000 f80a 	bl	80039ec <exitStopMode>
}
 80039d8:	46c0      	nop			; (mov r8, r8)
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	46c0      	nop			; (mov r8, r8)
 80039e0:	200005e4 	.word	0x200005e4
 80039e4:	2000065c 	.word	0x2000065c
 80039e8:	40007000 	.word	0x40007000

080039ec <exitStopMode>:

void exitStopMode() {
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
	HAL_Init();
 80039f0:	f003 f980 	bl	8006cf4 <HAL_Init>
	SystemClock_Config();
 80039f4:	f000 f8ce 	bl	8003b94 <SystemClock_Config>
	MX_GPIO_Init();
 80039f8:	f000 fd4c 	bl	8004494 <MX_GPIO_Init>
	MX_ADC_Init();
 80039fc:	f000 f952 	bl	8003ca4 <MX_ADC_Init>
//	MX_RTC_Init();
	MX_TIM21_Init();
 8003a00:	f000 fbdc 	bl	80041bc <MX_TIM21_Init>
	MX_TIM22_Init();
 8003a04:	f000 fc72 	bl	80042ec <MX_TIM22_Init>
	MX_TIM2_Init();
 8003a08:	f000 fa84 	bl	8003f14 <MX_TIM2_Init>
	MX_TIM6_Init();
 8003a0c:	f000 fb9a 	bl	8004144 <MX_TIM6_Init>
	MX_TIM3_Init();
 8003a10:	f000 fb0e 	bl	8004030 <MX_TIM3_Init>
	MX_SPI2_Init();
 8003a14:	f000 fa46 	bl	8003ea4 <MX_SPI2_Init>
	MX_USB_PCD_Init();
 8003a18:	f000 fcf8 	bl	800440c <MX_USB_PCD_Init>
	HAL_SuspendTick();
 8003a1c:	f003 f9fc 	bl	8006e18 <HAL_SuspendTick>
//	setRTCCalibration(-8, &hrtc);
//	TFT_startup(&hspi2);
	turnDisplayOn(&hspi2);
 8003a20:	4b09      	ldr	r3, [pc, #36]	; (8003a48 <exitStopMode+0x5c>)
 8003a22:	0018      	movs	r0, r3
 8003a24:	f7fe fae4 	bl	8001ff0 <turnDisplayOn>
//	clearScreen(ST77XX_BLACK, &hspi2);
//	initFace();
	setClockAlarm(&hrtc);
 8003a28:	4b08      	ldr	r3, [pc, #32]	; (8003a4c <exitStopMode+0x60>)
 8003a2a:	0018      	movs	r0, r3
 8003a2c:	f7ff fc3e 	bl	80032ac <setClockAlarm>
	runADCSampler(&htim22);
 8003a30:	4b07      	ldr	r3, [pc, #28]	; (8003a50 <exitStopMode+0x64>)
 8003a32:	0018      	movs	r0, r3
 8003a34:	f001 fa9e 	bl	8004f74 <runADCSampler>
	setDisplayBacklight(50, &htim3);
 8003a38:	4b06      	ldr	r3, [pc, #24]	; (8003a54 <exitStopMode+0x68>)
 8003a3a:	0019      	movs	r1, r3
 8003a3c:	2032      	movs	r0, #50	; 0x32
 8003a3e:	f001 faf5 	bl	800502c <setDisplayBacklight>
}
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	2000058c 	.word	0x2000058c
 8003a4c:	2000065c 	.word	0x2000065c
 8003a50:	20000620 	.word	0x20000620
 8003a54:	200005e4 	.word	0x200005e4

08003a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a58:	b590      	push	{r4, r7, lr}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a5e:	f003 f949 	bl	8006cf4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003a62:	f000 f897 	bl	8003b94 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a66:	f000 fd15 	bl	8004494 <MX_GPIO_Init>
  MX_DMA_Init();
 8003a6a:	f000 fcf5 	bl	8004458 <MX_DMA_Init>
  MX_ADC_Init();
 8003a6e:	f000 f919 	bl	8003ca4 <MX_ADC_Init>
  MX_RTC_Init();
 8003a72:	f000 f97b 	bl	8003d6c <MX_RTC_Init>
  MX_TIM21_Init();
 8003a76:	f000 fba1 	bl	80041bc <MX_TIM21_Init>
  MX_TIM22_Init();
 8003a7a:	f000 fc37 	bl	80042ec <MX_TIM22_Init>
  MX_TIM2_Init();
 8003a7e:	f000 fa49 	bl	8003f14 <MX_TIM2_Init>
  MX_TIM6_Init();
 8003a82:	f000 fb5f 	bl	8004144 <MX_TIM6_Init>
  MX_TIM3_Init();
 8003a86:	f000 fad3 	bl	8004030 <MX_TIM3_Init>
  MX_SPI2_Init();
 8003a8a:	f000 fa0b 	bl	8003ea4 <MX_SPI2_Init>
  MX_USB_PCD_Init();
 8003a8e:	f000 fcbd 	bl	800440c <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
	// rtc software calibration
	setRTCCalibration(-8, &hrtc);
 8003a92:	4a36      	ldr	r2, [pc, #216]	; (8003b6c <main+0x114>)
 8003a94:	2308      	movs	r3, #8
 8003a96:	425b      	negs	r3, r3
 8003a98:	0011      	movs	r1, r2
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	f7ff fe1a 	bl	80036d4 <setRTCCalibration>
//	HAL_SuspendTick();					// disable systick. unused anyway (bad practice?)

  	// initialization for display
	TFT_startup(&hspi2);
 8003aa0:	4b33      	ldr	r3, [pc, #204]	; (8003b70 <main+0x118>)
 8003aa2:	0018      	movs	r0, r3
 8003aa4:	f7fe f9fe 	bl	8001ea4 <TFT_startup>
	fillRect(0, 0, WIDTH, HEIGHT, ST77XX_ORANGE, &hspi2);
 8003aa8:	4b31      	ldr	r3, [pc, #196]	; (8003b70 <main+0x118>)
 8003aaa:	9301      	str	r3, [sp, #4]
 8003aac:	23fc      	movs	r3, #252	; 0xfc
 8003aae:	021b      	lsls	r3, r3, #8
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	23a0      	movs	r3, #160	; 0xa0
 8003ab4:	2280      	movs	r2, #128	; 0x80
 8003ab6:	2100      	movs	r1, #0
 8003ab8:	2000      	movs	r0, #0
 8003aba:	f7fe fc5d 	bl	8002378 <fillRect>
//	clearScreen(ST77XX_BLACK, &hspi2);

	// initialization for ui and hardware
	initFace();
 8003abe:	f003 f8b9 	bl	8006c34 <initFace>
	setClockAlarm(&hrtc);
 8003ac2:	4b2a      	ldr	r3, [pc, #168]	; (8003b6c <main+0x114>)
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f7ff fbf1 	bl	80032ac <setClockAlarm>
	runADCSampler(&htim22);
 8003aca:	4b2a      	ldr	r3, [pc, #168]	; (8003b74 <main+0x11c>)
 8003acc:	0018      	movs	r0, r3
 8003ace:	f001 fa51 	bl	8004f74 <runADCSampler>
	setDisplayBacklight(50, &htim3);
 8003ad2:	4b29      	ldr	r3, [pc, #164]	; (8003b78 <main+0x120>)
 8003ad4:	0019      	movs	r1, r3
 8003ad6:	2032      	movs	r0, #50	; 0x32
 8003ad8:	f001 faa8 	bl	800502c <setDisplayBacklight>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//		lineTest(&hspi2);
//		charTest(&hspi2);
		updateState(&hrtc, &htim21, &htim2, &htim6, &hspi2);
 8003adc:	4c27      	ldr	r4, [pc, #156]	; (8003b7c <main+0x124>)
 8003ade:	4a28      	ldr	r2, [pc, #160]	; (8003b80 <main+0x128>)
 8003ae0:	4928      	ldr	r1, [pc, #160]	; (8003b84 <main+0x12c>)
 8003ae2:	4822      	ldr	r0, [pc, #136]	; (8003b6c <main+0x114>)
 8003ae4:	4b22      	ldr	r3, [pc, #136]	; (8003b70 <main+0x118>)
 8003ae6:	9300      	str	r3, [sp, #0]
 8003ae8:	0023      	movs	r3, r4
 8003aea:	f001 fb25 	bl	8005138 <updateState>
		updateDisplay(&hrtc, &hspi2);
 8003aee:	4a20      	ldr	r2, [pc, #128]	; (8003b70 <main+0x118>)
 8003af0:	4b1e      	ldr	r3, [pc, #120]	; (8003b6c <main+0x114>)
 8003af2:	0011      	movs	r1, r2
 8003af4:	0018      	movs	r0, r3
 8003af6:	f002 f937 	bl	8005d68 <updateDisplay>

		batteryManager(&hadc, &hspi2, &htim21, &htim3);
 8003afa:	4b1f      	ldr	r3, [pc, #124]	; (8003b78 <main+0x120>)
 8003afc:	4a21      	ldr	r2, [pc, #132]	; (8003b84 <main+0x12c>)
 8003afe:	491c      	ldr	r1, [pc, #112]	; (8003b70 <main+0x118>)
 8003b00:	4821      	ldr	r0, [pc, #132]	; (8003b88 <main+0x130>)
 8003b02:	f7ff fa15 	bl	8002f30 <batteryManager>

		if (isTimerDone || isAlarmDone) {
 8003b06:	4b21      	ldr	r3, [pc, #132]	; (8003b8c <main+0x134>)
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d104      	bne.n	8003b1a <main+0xc2>
 8003b10:	4b1f      	ldr	r3, [pc, #124]	; (8003b90 <main+0x138>)
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d010      	beq.n	8003b3c <main+0xe4>
			runMotor(&htim2);
 8003b1a:	4b19      	ldr	r3, [pc, #100]	; (8003b80 <main+0x128>)
 8003b1c:	0018      	movs	r0, r3
 8003b1e:	f001 fa3b 	bl	8004f98 <runMotor>
			updateDisplay(&hrtc, &hspi2);
 8003b22:	4a13      	ldr	r2, [pc, #76]	; (8003b70 <main+0x118>)
 8003b24:	4b11      	ldr	r3, [pc, #68]	; (8003b6c <main+0x114>)
 8003b26:	0011      	movs	r1, r2
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f002 f91d 	bl	8005d68 <updateDisplay>
			isTimerDone = isAlarmDone = 0;
 8003b2e:	2100      	movs	r1, #0
 8003b30:	4b17      	ldr	r3, [pc, #92]	; (8003b90 <main+0x138>)
 8003b32:	1c0a      	adds	r2, r1, #0
 8003b34:	701a      	strb	r2, [r3, #0]
 8003b36:	4b15      	ldr	r3, [pc, #84]	; (8003b8c <main+0x134>)
 8003b38:	1c0a      	adds	r2, r1, #0
 8003b3a:	701a      	strb	r2, [r3, #0]
		}

//		HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, GPIO_PIN_SET);
//		SET_BIT(hspi2.hdmatx->Instance->CCR, DMA_CCR_MINC);
		if(((hspi2.hdmatx->Instance->CCR) & DMA_CCR_MINC) == DMA_CCR_MINC) HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, GPIO_PIN_RESET);
 8003b3c:	4b0c      	ldr	r3, [pc, #48]	; (8003b70 <main+0x118>)
 8003b3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2280      	movs	r2, #128	; 0x80
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b80      	cmp	r3, #128	; 0x80
 8003b4a:	d107      	bne.n	8003b5c <main+0x104>
 8003b4c:	23a0      	movs	r3, #160	; 0xa0
 8003b4e:	05db      	lsls	r3, r3, #23
 8003b50:	2200      	movs	r2, #0
 8003b52:	2120      	movs	r1, #32
 8003b54:	0018      	movs	r0, r3
 8003b56:	f004 fb31 	bl	80081bc <HAL_GPIO_WritePin>
 8003b5a:	e7bf      	b.n	8003adc <main+0x84>
		else HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, GPIO_PIN_SET);
 8003b5c:	23a0      	movs	r3, #160	; 0xa0
 8003b5e:	05db      	lsls	r3, r3, #23
 8003b60:	2201      	movs	r2, #1
 8003b62:	2120      	movs	r1, #32
 8003b64:	0018      	movs	r0, r3
 8003b66:	f004 fb29 	bl	80081bc <HAL_GPIO_WritePin>
		updateState(&hrtc, &htim21, &htim2, &htim6, &hspi2);
 8003b6a:	e7b7      	b.n	8003adc <main+0x84>
 8003b6c:	2000065c 	.word	0x2000065c
 8003b70:	2000058c 	.word	0x2000058c
 8003b74:	20000620 	.word	0x20000620
 8003b78:	200005e4 	.word	0x200005e4
 8003b7c:	20000544 	.word	0x20000544
 8003b80:	20000680 	.word	0x20000680
 8003b84:	20000a54 	.word	0x20000a54
 8003b88:	200009f8 	.word	0x200009f8
 8003b8c:	20000540 	.word	0x20000540
 8003b90:	20000533 	.word	0x20000533

08003b94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003b94:	b590      	push	{r4, r7, lr}
 8003b96:	b09f      	sub	sp, #124	; 0x7c
 8003b98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b9a:	2440      	movs	r4, #64	; 0x40
 8003b9c:	193b      	adds	r3, r7, r4
 8003b9e:	0018      	movs	r0, r3
 8003ba0:	2338      	movs	r3, #56	; 0x38
 8003ba2:	001a      	movs	r2, r3
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	f007 ff54 	bl	800ba52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003baa:	232c      	movs	r3, #44	; 0x2c
 8003bac:	18fb      	adds	r3, r7, r3
 8003bae:	0018      	movs	r0, r3
 8003bb0:	2314      	movs	r3, #20
 8003bb2:	001a      	movs	r2, r3
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	f007 ff4c 	bl	800ba52 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bba:	1d3b      	adds	r3, r7, #4
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	2328      	movs	r3, #40	; 0x28
 8003bc0:	001a      	movs	r2, r3
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	f007 ff45 	bl	800ba52 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bc8:	4b33      	ldr	r3, [pc, #204]	; (8003c98 <SystemClock_Config+0x104>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a33      	ldr	r2, [pc, #204]	; (8003c9c <SystemClock_Config+0x108>)
 8003bce:	401a      	ands	r2, r3
 8003bd0:	4b31      	ldr	r3, [pc, #196]	; (8003c98 <SystemClock_Config+0x104>)
 8003bd2:	2180      	movs	r1, #128	; 0x80
 8003bd4:	0109      	lsls	r1, r1, #4
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003bda:	f004 fc7d 	bl	80084d8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003bde:	4b30      	ldr	r3, [pc, #192]	; (8003ca0 <SystemClock_Config+0x10c>)
 8003be0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003be2:	4b2f      	ldr	r3, [pc, #188]	; (8003ca0 <SystemClock_Config+0x10c>)
 8003be4:	492d      	ldr	r1, [pc, #180]	; (8003c9c <SystemClock_Config+0x108>)
 8003be6:	400a      	ands	r2, r1
 8003be8:	651a      	str	r2, [r3, #80]	; 0x50
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8003bea:	193b      	adds	r3, r7, r4
 8003bec:	2226      	movs	r2, #38	; 0x26
 8003bee:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003bf0:	193b      	adds	r3, r7, r4
 8003bf2:	2280      	movs	r2, #128	; 0x80
 8003bf4:	0052      	lsls	r2, r2, #1
 8003bf6:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003bf8:	0021      	movs	r1, r4
 8003bfa:	187b      	adds	r3, r7, r1
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003c00:	187b      	adds	r3, r7, r1
 8003c02:	2210      	movs	r2, #16
 8003c04:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003c06:	187b      	adds	r3, r7, r1
 8003c08:	2201      	movs	r2, #1
 8003c0a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c0c:	187b      	adds	r3, r7, r1
 8003c0e:	2202      	movs	r2, #2
 8003c10:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003c12:	187b      	adds	r3, r7, r1
 8003c14:	2200      	movs	r2, #0
 8003c16:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8003c18:	187b      	adds	r3, r7, r1
 8003c1a:	2280      	movs	r2, #128	; 0x80
 8003c1c:	02d2      	lsls	r2, r2, #11
 8003c1e:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003c20:	187b      	adds	r3, r7, r1
 8003c22:	2280      	movs	r2, #128	; 0x80
 8003c24:	03d2      	lsls	r2, r2, #15
 8003c26:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c28:	187b      	adds	r3, r7, r1
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	f004 fc96 	bl	800855c <HAL_RCC_OscConfig>
 8003c30:	1e03      	subs	r3, r0, #0
 8003c32:	d001      	beq.n	8003c38 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8003c34:	f000 fce8 	bl	8004608 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c38:	212c      	movs	r1, #44	; 0x2c
 8003c3a:	187b      	adds	r3, r7, r1
 8003c3c:	220f      	movs	r2, #15
 8003c3e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c40:	187b      	adds	r3, r7, r1
 8003c42:	2203      	movs	r2, #3
 8003c44:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c46:	187b      	adds	r3, r7, r1
 8003c48:	2200      	movs	r2, #0
 8003c4a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c4c:	187b      	adds	r3, r7, r1
 8003c4e:	2200      	movs	r2, #0
 8003c50:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c52:	187b      	adds	r3, r7, r1
 8003c54:	2200      	movs	r2, #0
 8003c56:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003c58:	187b      	adds	r3, r7, r1
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	f005 f84d 	bl	8008cfc <HAL_RCC_ClockConfig>
 8003c62:	1e03      	subs	r3, r0, #0
 8003c64:	d001      	beq.n	8003c6a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8003c66:	f000 fccf 	bl	8004608 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USB;
 8003c6a:	1d3b      	adds	r3, r7, #4
 8003c6c:	2260      	movs	r2, #96	; 0x60
 8003c6e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003c70:	1d3b      	adds	r3, r7, #4
 8003c72:	2280      	movs	r2, #128	; 0x80
 8003c74:	0252      	lsls	r2, r2, #9
 8003c76:	605a      	str	r2, [r3, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003c78:	1d3b      	adds	r3, r7, #4
 8003c7a:	2280      	movs	r2, #128	; 0x80
 8003c7c:	04d2      	lsls	r2, r2, #19
 8003c7e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c80:	1d3b      	adds	r3, r7, #4
 8003c82:	0018      	movs	r0, r3
 8003c84:	f005 f9e8 	bl	8009058 <HAL_RCCEx_PeriphCLKConfig>
 8003c88:	1e03      	subs	r3, r0, #0
 8003c8a:	d001      	beq.n	8003c90 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8003c8c:	f000 fcbc 	bl	8004608 <Error_Handler>
  }
}
 8003c90:	46c0      	nop			; (mov r8, r8)
 8003c92:	46bd      	mov	sp, r7
 8003c94:	b01f      	add	sp, #124	; 0x7c
 8003c96:	bd90      	pop	{r4, r7, pc}
 8003c98:	40007000 	.word	0x40007000
 8003c9c:	ffffe7ff 	.word	0xffffe7ff
 8003ca0:	40021000 	.word	0x40021000

08003ca4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003caa:	003b      	movs	r3, r7
 8003cac:	0018      	movs	r0, r3
 8003cae:	2308      	movs	r3, #8
 8003cb0:	001a      	movs	r2, r3
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	f007 fecd 	bl	800ba52 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8003cb8:	4b2a      	ldr	r3, [pc, #168]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003cba:	4a2b      	ldr	r2, [pc, #172]	; (8003d68 <MX_ADC_Init+0xc4>)
 8003cbc:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8003cbe:	4b29      	ldr	r3, [pc, #164]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003cc4:	4b27      	ldr	r3, [pc, #156]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003cc6:	2280      	movs	r2, #128	; 0x80
 8003cc8:	05d2      	lsls	r2, r2, #23
 8003cca:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003ccc:	4b25      	ldr	r3, [pc, #148]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_79CYCLES_5;
 8003cd2:	4b24      	ldr	r3, [pc, #144]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003cd4:	2206      	movs	r2, #6
 8003cd6:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003cd8:	4b22      	ldr	r3, [pc, #136]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003cde:	4b21      	ldr	r3, [pc, #132]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003ce4:	4b1f      	ldr	r3, [pc, #124]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	2100      	movs	r1, #0
 8003cea:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003cec:	4b1d      	ldr	r3, [pc, #116]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003cee:	2221      	movs	r2, #33	; 0x21
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003cf4:	4b1b      	ldr	r3, [pc, #108]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003cfa:	4b1a      	ldr	r3, [pc, #104]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003cfc:	22c2      	movs	r2, #194	; 0xc2
 8003cfe:	32ff      	adds	r2, #255	; 0xff
 8003d00:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003d02:	4b18      	ldr	r3, [pc, #96]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003d04:	222c      	movs	r2, #44	; 0x2c
 8003d06:	2100      	movs	r1, #0
 8003d08:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003d0a:	4b16      	ldr	r3, [pc, #88]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003d0c:	2204      	movs	r2, #4
 8003d0e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003d10:	4b14      	ldr	r3, [pc, #80]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003d16:	4b13      	ldr	r3, [pc, #76]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8003d1c:	4b11      	ldr	r3, [pc, #68]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003d22:	4b10      	ldr	r3, [pc, #64]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003d28:	4b0e      	ldr	r3, [pc, #56]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003d2a:	0018      	movs	r0, r3
 8003d2c:	f003 f882 	bl	8006e34 <HAL_ADC_Init>
 8003d30:	1e03      	subs	r3, r0, #0
 8003d32:	d001      	beq.n	8003d38 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8003d34:	f000 fc68 	bl	8004608 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003d38:	003b      	movs	r3, r7
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003d3e:	003b      	movs	r3, r7
 8003d40:	2280      	movs	r2, #128	; 0x80
 8003d42:	0152      	lsls	r2, r2, #5
 8003d44:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003d46:	003a      	movs	r2, r7
 8003d48:	4b06      	ldr	r3, [pc, #24]	; (8003d64 <MX_ADC_Init+0xc0>)
 8003d4a:	0011      	movs	r1, r2
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f003 fbef 	bl	8007530 <HAL_ADC_ConfigChannel>
 8003d52:	1e03      	subs	r3, r0, #0
 8003d54:	d001      	beq.n	8003d5a <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8003d56:	f000 fc57 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8003d5a:	46c0      	nop			; (mov r8, r8)
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	b002      	add	sp, #8
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	46c0      	nop			; (mov r8, r8)
 8003d64:	200009f8 	.word	0x200009f8
 8003d68:	40012400 	.word	0x40012400

08003d6c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b090      	sub	sp, #64	; 0x40
 8003d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003d72:	232c      	movs	r3, #44	; 0x2c
 8003d74:	18fb      	adds	r3, r7, r3
 8003d76:	0018      	movs	r0, r3
 8003d78:	2314      	movs	r3, #20
 8003d7a:	001a      	movs	r2, r3
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	f007 fe68 	bl	800ba52 <memset>
  RTC_DateTypeDef sDate = {0};
 8003d82:	2328      	movs	r3, #40	; 0x28
 8003d84:	18fb      	adds	r3, r7, r3
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8003d8a:	003b      	movs	r3, r7
 8003d8c:	0018      	movs	r0, r3
 8003d8e:	2328      	movs	r3, #40	; 0x28
 8003d90:	001a      	movs	r2, r3
 8003d92:	2100      	movs	r1, #0
 8003d94:	f007 fe5d 	bl	800ba52 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003d98:	4b40      	ldr	r3, [pc, #256]	; (8003e9c <MX_RTC_Init+0x130>)
 8003d9a:	4a41      	ldr	r2, [pc, #260]	; (8003ea0 <MX_RTC_Init+0x134>)
 8003d9c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003d9e:	4b3f      	ldr	r3, [pc, #252]	; (8003e9c <MX_RTC_Init+0x130>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003da4:	4b3d      	ldr	r3, [pc, #244]	; (8003e9c <MX_RTC_Init+0x130>)
 8003da6:	227f      	movs	r2, #127	; 0x7f
 8003da8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003daa:	4b3c      	ldr	r3, [pc, #240]	; (8003e9c <MX_RTC_Init+0x130>)
 8003dac:	22ff      	movs	r2, #255	; 0xff
 8003dae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003db0:	4b3a      	ldr	r3, [pc, #232]	; (8003e9c <MX_RTC_Init+0x130>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003db6:	4b39      	ldr	r3, [pc, #228]	; (8003e9c <MX_RTC_Init+0x130>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003dbc:	4b37      	ldr	r3, [pc, #220]	; (8003e9c <MX_RTC_Init+0x130>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003dc2:	4b36      	ldr	r3, [pc, #216]	; (8003e9c <MX_RTC_Init+0x130>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003dc8:	4b34      	ldr	r3, [pc, #208]	; (8003e9c <MX_RTC_Init+0x130>)
 8003dca:	0018      	movs	r0, r3
 8003dcc:	f005 fab8 	bl	8009340 <HAL_RTC_Init>
 8003dd0:	1e03      	subs	r3, r0, #0
 8003dd2:	d001      	beq.n	8003dd8 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8003dd4:	f000 fc18 	bl	8004608 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8003dd8:	212c      	movs	r1, #44	; 0x2c
 8003dda:	187b      	adds	r3, r7, r1
 8003ddc:	2200      	movs	r2, #0
 8003dde:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8003de0:	187b      	adds	r3, r7, r1
 8003de2:	2200      	movs	r2, #0
 8003de4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8003de6:	187b      	adds	r3, r7, r1
 8003de8:	2200      	movs	r2, #0
 8003dea:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003dec:	187b      	adds	r3, r7, r1
 8003dee:	2200      	movs	r2, #0
 8003df0:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003df2:	187b      	adds	r3, r7, r1
 8003df4:	2200      	movs	r2, #0
 8003df6:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003df8:	1879      	adds	r1, r7, r1
 8003dfa:	4b28      	ldr	r3, [pc, #160]	; (8003e9c <MX_RTC_Init+0x130>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	0018      	movs	r0, r3
 8003e00:	f005 fb3c 	bl	800947c <HAL_RTC_SetTime>
 8003e04:	1e03      	subs	r3, r0, #0
 8003e06:	d001      	beq.n	8003e0c <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8003e08:	f000 fbfe 	bl	8004608 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8003e0c:	2128      	movs	r1, #40	; 0x28
 8003e0e:	187b      	adds	r3, r7, r1
 8003e10:	2207      	movs	r2, #7
 8003e12:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8003e14:	187b      	adds	r3, r7, r1
 8003e16:	2212      	movs	r2, #18
 8003e18:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8003e1a:	187b      	adds	r3, r7, r1
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	709a      	strb	r2, [r3, #2]
  sDate.Year = 19;
 8003e20:	187b      	adds	r3, r7, r1
 8003e22:	2213      	movs	r2, #19
 8003e24:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003e26:	1879      	adds	r1, r7, r1
 8003e28:	4b1c      	ldr	r3, [pc, #112]	; (8003e9c <MX_RTC_Init+0x130>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f005 fc45 	bl	80096bc <HAL_RTC_SetDate>
 8003e32:	1e03      	subs	r3, r0, #0
 8003e34:	d001      	beq.n	8003e3a <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8003e36:	f000 fbe7 	bl	8004608 <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.AlarmTime.Hours = 0;
 8003e3a:	003b      	movs	r3, r7
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8003e40:	003b      	movs	r3, r7
 8003e42:	2200      	movs	r2, #0
 8003e44:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8003e46:	003b      	movs	r3, r7
 8003e48:	2200      	movs	r2, #0
 8003e4a:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8003e4c:	003b      	movs	r3, r7
 8003e4e:	2200      	movs	r2, #0
 8003e50:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003e52:	003b      	movs	r3, r7
 8003e54:	2200      	movs	r2, #0
 8003e56:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003e58:	003b      	movs	r3, r7
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003e5e:	003b      	movs	r3, r7
 8003e60:	2200      	movs	r2, #0
 8003e62:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003e64:	003b      	movs	r3, r7
 8003e66:	2200      	movs	r2, #0
 8003e68:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003e6a:	003b      	movs	r3, r7
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8003e70:	003b      	movs	r3, r7
 8003e72:	2220      	movs	r2, #32
 8003e74:	2101      	movs	r1, #1
 8003e76:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_B;
 8003e78:	003b      	movs	r3, r7
 8003e7a:	2280      	movs	r2, #128	; 0x80
 8003e7c:	0092      	lsls	r2, r2, #2
 8003e7e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8003e80:	0039      	movs	r1, r7
 8003e82:	4b06      	ldr	r3, [pc, #24]	; (8003e9c <MX_RTC_Init+0x130>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	0018      	movs	r0, r3
 8003e88:	f005 fd14 	bl	80098b4 <HAL_RTC_SetAlarm_IT>
 8003e8c:	1e03      	subs	r3, r0, #0
 8003e8e:	d001      	beq.n	8003e94 <MX_RTC_Init+0x128>
  {
    Error_Handler();
 8003e90:	f000 fbba 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003e94:	46c0      	nop			; (mov r8, r8)
 8003e96:	46bd      	mov	sp, r7
 8003e98:	b010      	add	sp, #64	; 0x40
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	2000065c 	.word	0x2000065c
 8003ea0:	40002800 	.word	0x40002800

08003ea4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003ea8:	4b18      	ldr	r3, [pc, #96]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003eaa:	4a19      	ldr	r2, [pc, #100]	; (8003f10 <MX_SPI2_Init+0x6c>)
 8003eac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003eae:	4b17      	ldr	r3, [pc, #92]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003eb0:	2282      	movs	r2, #130	; 0x82
 8003eb2:	0052      	lsls	r2, r2, #1
 8003eb4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003eb6:	4b15      	ldr	r3, [pc, #84]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ebc:	4b13      	ldr	r3, [pc, #76]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ec2:	4b12      	ldr	r3, [pc, #72]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ec8:	4b10      	ldr	r3, [pc, #64]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003ece:	4b0f      	ldr	r3, [pc, #60]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003ed0:	2280      	movs	r2, #128	; 0x80
 8003ed2:	02d2      	lsls	r2, r2, #11
 8003ed4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ed6:	4b0d      	ldr	r3, [pc, #52]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003edc:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ee2:	4b0a      	ldr	r3, [pc, #40]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ee8:	4b08      	ldr	r3, [pc, #32]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003eee:	4b07      	ldr	r3, [pc, #28]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003ef0:	2207      	movs	r2, #7
 8003ef2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003ef4:	4b05      	ldr	r3, [pc, #20]	; (8003f0c <MX_SPI2_Init+0x68>)
 8003ef6:	0018      	movs	r0, r3
 8003ef8:	f006 f810 	bl	8009f1c <HAL_SPI_Init>
 8003efc:	1e03      	subs	r3, r0, #0
 8003efe:	d001      	beq.n	8003f04 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003f00:	f000 fb82 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003f04:	46c0      	nop			; (mov r8, r8)
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	46c0      	nop			; (mov r8, r8)
 8003f0c:	2000058c 	.word	0x2000058c
 8003f10:	40003800 	.word	0x40003800

08003f14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b08a      	sub	sp, #40	; 0x28
 8003f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f1a:	2318      	movs	r3, #24
 8003f1c:	18fb      	adds	r3, r7, r3
 8003f1e:	0018      	movs	r0, r3
 8003f20:	2310      	movs	r3, #16
 8003f22:	001a      	movs	r2, r3
 8003f24:	2100      	movs	r1, #0
 8003f26:	f007 fd94 	bl	800ba52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f2a:	2310      	movs	r3, #16
 8003f2c:	18fb      	adds	r3, r7, r3
 8003f2e:	0018      	movs	r0, r3
 8003f30:	2308      	movs	r3, #8
 8003f32:	001a      	movs	r2, r3
 8003f34:	2100      	movs	r1, #0
 8003f36:	f007 fd8c 	bl	800ba52 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003f3a:	003b      	movs	r3, r7
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	2310      	movs	r3, #16
 8003f40:	001a      	movs	r2, r3
 8003f42:	2100      	movs	r1, #0
 8003f44:	f007 fd85 	bl	800ba52 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003f48:	4b37      	ldr	r3, [pc, #220]	; (8004028 <MX_TIM2_Init+0x114>)
 8003f4a:	2280      	movs	r2, #128	; 0x80
 8003f4c:	05d2      	lsls	r2, r2, #23
 8003f4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003f50:	4b35      	ldr	r3, [pc, #212]	; (8004028 <MX_TIM2_Init+0x114>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f56:	4b34      	ldr	r3, [pc, #208]	; (8004028 <MX_TIM2_Init+0x114>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0x3FFF;
 8003f5c:	4b32      	ldr	r3, [pc, #200]	; (8004028 <MX_TIM2_Init+0x114>)
 8003f5e:	4a33      	ldr	r2, [pc, #204]	; (800402c <MX_TIM2_Init+0x118>)
 8003f60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f62:	4b31      	ldr	r3, [pc, #196]	; (8004028 <MX_TIM2_Init+0x114>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f68:	4b2f      	ldr	r3, [pc, #188]	; (8004028 <MX_TIM2_Init+0x114>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003f6e:	4b2e      	ldr	r3, [pc, #184]	; (8004028 <MX_TIM2_Init+0x114>)
 8003f70:	0018      	movs	r0, r3
 8003f72:	f006 fde3 	bl	800ab3c <HAL_TIM_Base_Init>
 8003f76:	1e03      	subs	r3, r0, #0
 8003f78:	d001      	beq.n	8003f7e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003f7a:	f000 fb45 	bl	8004608 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8003f7e:	2118      	movs	r1, #24
 8003f80:	187b      	adds	r3, r7, r1
 8003f82:	2280      	movs	r2, #128	; 0x80
 8003f84:	0192      	lsls	r2, r2, #6
 8003f86:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8003f88:	187b      	adds	r3, r7, r1
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8003f8e:	187b      	adds	r3, r7, r1
 8003f90:	2200      	movs	r2, #0
 8003f92:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 8003f94:	187b      	adds	r3, r7, r1
 8003f96:	2200      	movs	r2, #0
 8003f98:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003f9a:	187a      	adds	r2, r7, r1
 8003f9c:	4b22      	ldr	r3, [pc, #136]	; (8004028 <MX_TIM2_Init+0x114>)
 8003f9e:	0011      	movs	r1, r2
 8003fa0:	0018      	movs	r0, r3
 8003fa2:	f007 f97d 	bl	800b2a0 <HAL_TIM_ConfigClockSource>
 8003fa6:	1e03      	subs	r3, r0, #0
 8003fa8:	d001      	beq.n	8003fae <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003faa:	f000 fb2d 	bl	8004608 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8003fae:	4b1e      	ldr	r3, [pc, #120]	; (8004028 <MX_TIM2_Init+0x114>)
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	f006 fe33 	bl	800ac1c <HAL_TIM_OC_Init>
 8003fb6:	1e03      	subs	r3, r0, #0
 8003fb8:	d001      	beq.n	8003fbe <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8003fba:	f000 fb25 	bl	8004608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fbe:	2110      	movs	r1, #16
 8003fc0:	187b      	adds	r3, r7, r1
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fc6:	187b      	adds	r3, r7, r1
 8003fc8:	2200      	movs	r2, #0
 8003fca:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003fcc:	187a      	adds	r2, r7, r1
 8003fce:	4b16      	ldr	r3, [pc, #88]	; (8004028 <MX_TIM2_Init+0x114>)
 8003fd0:	0011      	movs	r1, r2
 8003fd2:	0018      	movs	r0, r3
 8003fd4:	f007 fc59 	bl	800b88a <HAL_TIMEx_MasterConfigSynchronization>
 8003fd8:	1e03      	subs	r3, r0, #0
 8003fda:	d001      	beq.n	8003fe0 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8003fdc:	f000 fb14 	bl	8004608 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim2, TIM2_ETR_LSE) != HAL_OK)
 8003fe0:	4b11      	ldr	r3, [pc, #68]	; (8004028 <MX_TIM2_Init+0x114>)
 8003fe2:	2105      	movs	r1, #5
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	f007 fc93 	bl	800b910 <HAL_TIMEx_RemapConfig>
 8003fea:	1e03      	subs	r3, r0, #0
 8003fec:	d001      	beq.n	8003ff2 <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 8003fee:	f000 fb0b 	bl	8004608 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003ff2:	003b      	movs	r3, r7
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003ff8:	003b      	movs	r3, r7
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ffe:	003b      	movs	r3, r7
 8004000:	2200      	movs	r2, #0
 8004002:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004004:	003b      	movs	r3, r7
 8004006:	2200      	movs	r2, #0
 8004008:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800400a:	0039      	movs	r1, r7
 800400c:	4b06      	ldr	r3, [pc, #24]	; (8004028 <MX_TIM2_Init+0x114>)
 800400e:	2204      	movs	r2, #4
 8004010:	0018      	movs	r0, r3
 8004012:	f007 f83f 	bl	800b094 <HAL_TIM_OC_ConfigChannel>
 8004016:	1e03      	subs	r3, r0, #0
 8004018:	d001      	beq.n	800401e <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 800401a:	f000 faf5 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800401e:	46c0      	nop			; (mov r8, r8)
 8004020:	46bd      	mov	sp, r7
 8004022:	b00a      	add	sp, #40	; 0x28
 8004024:	bd80      	pop	{r7, pc}
 8004026:	46c0      	nop			; (mov r8, r8)
 8004028:	20000680 	.word	0x20000680
 800402c:	00003fff 	.word	0x00003fff

08004030 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b08a      	sub	sp, #40	; 0x28
 8004034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004036:	2318      	movs	r3, #24
 8004038:	18fb      	adds	r3, r7, r3
 800403a:	0018      	movs	r0, r3
 800403c:	2310      	movs	r3, #16
 800403e:	001a      	movs	r2, r3
 8004040:	2100      	movs	r1, #0
 8004042:	f007 fd06 	bl	800ba52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004046:	2310      	movs	r3, #16
 8004048:	18fb      	adds	r3, r7, r3
 800404a:	0018      	movs	r0, r3
 800404c:	2308      	movs	r3, #8
 800404e:	001a      	movs	r2, r3
 8004050:	2100      	movs	r1, #0
 8004052:	f007 fcfe 	bl	800ba52 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004056:	003b      	movs	r3, r7
 8004058:	0018      	movs	r0, r3
 800405a:	2310      	movs	r3, #16
 800405c:	001a      	movs	r2, r3
 800405e:	2100      	movs	r1, #0
 8004060:	f007 fcf7 	bl	800ba52 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004064:	4b34      	ldr	r3, [pc, #208]	; (8004138 <MX_TIM3_Init+0x108>)
 8004066:	4a35      	ldr	r2, [pc, #212]	; (800413c <MX_TIM3_Init+0x10c>)
 8004068:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800406a:	4b33      	ldr	r3, [pc, #204]	; (8004138 <MX_TIM3_Init+0x108>)
 800406c:	2200      	movs	r2, #0
 800406e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004070:	4b31      	ldr	r3, [pc, #196]	; (8004138 <MX_TIM3_Init+0x108>)
 8004072:	2200      	movs	r2, #0
 8004074:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 8004076:	4b30      	ldr	r3, [pc, #192]	; (8004138 <MX_TIM3_Init+0x108>)
 8004078:	4a31      	ldr	r2, [pc, #196]	; (8004140 <MX_TIM3_Init+0x110>)
 800407a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800407c:	4b2e      	ldr	r3, [pc, #184]	; (8004138 <MX_TIM3_Init+0x108>)
 800407e:	2200      	movs	r2, #0
 8004080:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004082:	4b2d      	ldr	r3, [pc, #180]	; (8004138 <MX_TIM3_Init+0x108>)
 8004084:	2200      	movs	r2, #0
 8004086:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004088:	4b2b      	ldr	r3, [pc, #172]	; (8004138 <MX_TIM3_Init+0x108>)
 800408a:	0018      	movs	r0, r3
 800408c:	f006 fd56 	bl	800ab3c <HAL_TIM_Base_Init>
 8004090:	1e03      	subs	r3, r0, #0
 8004092:	d001      	beq.n	8004098 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8004094:	f000 fab8 	bl	8004608 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004098:	2118      	movs	r1, #24
 800409a:	187b      	adds	r3, r7, r1
 800409c:	2280      	movs	r2, #128	; 0x80
 800409e:	0152      	lsls	r2, r2, #5
 80040a0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80040a2:	187a      	adds	r2, r7, r1
 80040a4:	4b24      	ldr	r3, [pc, #144]	; (8004138 <MX_TIM3_Init+0x108>)
 80040a6:	0011      	movs	r1, r2
 80040a8:	0018      	movs	r0, r3
 80040aa:	f007 f8f9 	bl	800b2a0 <HAL_TIM_ConfigClockSource>
 80040ae:	1e03      	subs	r3, r0, #0
 80040b0:	d001      	beq.n	80040b6 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80040b2:	f000 faa9 	bl	8004608 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80040b6:	4b20      	ldr	r3, [pc, #128]	; (8004138 <MX_TIM3_Init+0x108>)
 80040b8:	0018      	movs	r0, r3
 80040ba:	f006 fe87 	bl	800adcc <HAL_TIM_PWM_Init>
 80040be:	1e03      	subs	r3, r0, #0
 80040c0:	d001      	beq.n	80040c6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80040c2:	f000 faa1 	bl	8004608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040c6:	2110      	movs	r1, #16
 80040c8:	187b      	adds	r3, r7, r1
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040ce:	187b      	adds	r3, r7, r1
 80040d0:	2200      	movs	r2, #0
 80040d2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80040d4:	187a      	adds	r2, r7, r1
 80040d6:	4b18      	ldr	r3, [pc, #96]	; (8004138 <MX_TIM3_Init+0x108>)
 80040d8:	0011      	movs	r1, r2
 80040da:	0018      	movs	r0, r3
 80040dc:	f007 fbd5 	bl	800b88a <HAL_TIMEx_MasterConfigSynchronization>
 80040e0:	1e03      	subs	r3, r0, #0
 80040e2:	d001      	beq.n	80040e8 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80040e4:	f000 fa90 	bl	8004608 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040e8:	003b      	movs	r3, r7
 80040ea:	2260      	movs	r2, #96	; 0x60
 80040ec:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80040ee:	003b      	movs	r3, r7
 80040f0:	2200      	movs	r2, #0
 80040f2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040f4:	003b      	movs	r3, r7
 80040f6:	2200      	movs	r2, #0
 80040f8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040fa:	003b      	movs	r3, r7
 80040fc:	2200      	movs	r2, #0
 80040fe:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004100:	0039      	movs	r1, r7
 8004102:	4b0d      	ldr	r3, [pc, #52]	; (8004138 <MX_TIM3_Init+0x108>)
 8004104:	2200      	movs	r2, #0
 8004106:	0018      	movs	r0, r3
 8004108:	f007 f812 	bl	800b130 <HAL_TIM_PWM_ConfigChannel>
 800410c:	1e03      	subs	r3, r0, #0
 800410e:	d001      	beq.n	8004114 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8004110:	f000 fa7a 	bl	8004608 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 8004114:	4b08      	ldr	r3, [pc, #32]	; (8004138 <MX_TIM3_Init+0x108>)
 8004116:	2104      	movs	r1, #4
 8004118:	0018      	movs	r0, r3
 800411a:	f007 fbf9 	bl	800b910 <HAL_TIMEx_RemapConfig>
 800411e:	1e03      	subs	r3, r0, #0
 8004120:	d001      	beq.n	8004126 <MX_TIM3_Init+0xf6>
  {
    Error_Handler();
 8004122:	f000 fa71 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004126:	4b04      	ldr	r3, [pc, #16]	; (8004138 <MX_TIM3_Init+0x108>)
 8004128:	0018      	movs	r0, r3
 800412a:	f000 fbcf 	bl	80048cc <HAL_TIM_MspPostInit>

}
 800412e:	46c0      	nop			; (mov r8, r8)
 8004130:	46bd      	mov	sp, r7
 8004132:	b00a      	add	sp, #40	; 0x28
 8004134:	bd80      	pop	{r7, pc}
 8004136:	46c0      	nop			; (mov r8, r8)
 8004138:	200005e4 	.word	0x200005e4
 800413c:	40000400 	.word	0x40000400
 8004140:	0000ffff 	.word	0x0000ffff

08004144 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800414a:	003b      	movs	r3, r7
 800414c:	0018      	movs	r0, r3
 800414e:	2308      	movs	r3, #8
 8004150:	001a      	movs	r2, r3
 8004152:	2100      	movs	r1, #0
 8004154:	f007 fc7d 	bl	800ba52 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004158:	4b15      	ldr	r3, [pc, #84]	; (80041b0 <MX_TIM6_Init+0x6c>)
 800415a:	4a16      	ldr	r2, [pc, #88]	; (80041b4 <MX_TIM6_Init+0x70>)
 800415c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0x40;
 800415e:	4b14      	ldr	r3, [pc, #80]	; (80041b0 <MX_TIM6_Init+0x6c>)
 8004160:	2240      	movs	r2, #64	; 0x40
 8004162:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004164:	4b12      	ldr	r3, [pc, #72]	; (80041b0 <MX_TIM6_Init+0x6c>)
 8004166:	2200      	movs	r2, #0
 8004168:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800416a:	4b11      	ldr	r3, [pc, #68]	; (80041b0 <MX_TIM6_Init+0x6c>)
 800416c:	4a12      	ldr	r2, [pc, #72]	; (80041b8 <MX_TIM6_Init+0x74>)
 800416e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004170:	4b0f      	ldr	r3, [pc, #60]	; (80041b0 <MX_TIM6_Init+0x6c>)
 8004172:	2200      	movs	r2, #0
 8004174:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004176:	4b0e      	ldr	r3, [pc, #56]	; (80041b0 <MX_TIM6_Init+0x6c>)
 8004178:	0018      	movs	r0, r3
 800417a:	f006 fcdf 	bl	800ab3c <HAL_TIM_Base_Init>
 800417e:	1e03      	subs	r3, r0, #0
 8004180:	d001      	beq.n	8004186 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8004182:	f000 fa41 	bl	8004608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004186:	003b      	movs	r3, r7
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800418c:	003b      	movs	r3, r7
 800418e:	2200      	movs	r2, #0
 8004190:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004192:	003a      	movs	r2, r7
 8004194:	4b06      	ldr	r3, [pc, #24]	; (80041b0 <MX_TIM6_Init+0x6c>)
 8004196:	0011      	movs	r1, r2
 8004198:	0018      	movs	r0, r3
 800419a:	f007 fb76 	bl	800b88a <HAL_TIMEx_MasterConfigSynchronization>
 800419e:	1e03      	subs	r3, r0, #0
 80041a0:	d001      	beq.n	80041a6 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80041a2:	f000 fa31 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80041a6:	46c0      	nop			; (mov r8, r8)
 80041a8:	46bd      	mov	sp, r7
 80041aa:	b002      	add	sp, #8
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	46c0      	nop			; (mov r8, r8)
 80041b0:	20000544 	.word	0x20000544
 80041b4:	40001000 	.word	0x40001000
 80041b8:	0000ffff 	.word	0x0000ffff

080041bc <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08a      	sub	sp, #40	; 0x28
 80041c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041c2:	2318      	movs	r3, #24
 80041c4:	18fb      	adds	r3, r7, r3
 80041c6:	0018      	movs	r0, r3
 80041c8:	2310      	movs	r3, #16
 80041ca:	001a      	movs	r2, r3
 80041cc:	2100      	movs	r1, #0
 80041ce:	f007 fc40 	bl	800ba52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041d2:	2310      	movs	r3, #16
 80041d4:	18fb      	adds	r3, r7, r3
 80041d6:	0018      	movs	r0, r3
 80041d8:	2308      	movs	r3, #8
 80041da:	001a      	movs	r2, r3
 80041dc:	2100      	movs	r1, #0
 80041de:	f007 fc38 	bl	800ba52 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80041e2:	003b      	movs	r3, r7
 80041e4:	0018      	movs	r0, r3
 80041e6:	2310      	movs	r3, #16
 80041e8:	001a      	movs	r2, r3
 80041ea:	2100      	movs	r1, #0
 80041ec:	f007 fc31 	bl	800ba52 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 80041f0:	4b3b      	ldr	r3, [pc, #236]	; (80042e0 <MX_TIM21_Init+0x124>)
 80041f2:	4a3c      	ldr	r2, [pc, #240]	; (80042e4 <MX_TIM21_Init+0x128>)
 80041f4:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 80041f6:	4b3a      	ldr	r3, [pc, #232]	; (80042e0 <MX_TIM21_Init+0x124>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041fc:	4b38      	ldr	r3, [pc, #224]	; (80042e0 <MX_TIM21_Init+0x124>)
 80041fe:	2200      	movs	r2, #0
 8004200:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 0x7FFF;
 8004202:	4b37      	ldr	r3, [pc, #220]	; (80042e0 <MX_TIM21_Init+0x124>)
 8004204:	4a38      	ldr	r2, [pc, #224]	; (80042e8 <MX_TIM21_Init+0x12c>)
 8004206:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004208:	4b35      	ldr	r3, [pc, #212]	; (80042e0 <MX_TIM21_Init+0x124>)
 800420a:	2200      	movs	r2, #0
 800420c:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800420e:	4b34      	ldr	r3, [pc, #208]	; (80042e0 <MX_TIM21_Init+0x124>)
 8004210:	2200      	movs	r2, #0
 8004212:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8004214:	4b32      	ldr	r3, [pc, #200]	; (80042e0 <MX_TIM21_Init+0x124>)
 8004216:	0018      	movs	r0, r3
 8004218:	f006 fc90 	bl	800ab3c <HAL_TIM_Base_Init>
 800421c:	1e03      	subs	r3, r0, #0
 800421e:	d001      	beq.n	8004224 <MX_TIM21_Init+0x68>
  {
    Error_Handler();
 8004220:	f000 f9f2 	bl	8004608 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8004224:	2118      	movs	r1, #24
 8004226:	187b      	adds	r3, r7, r1
 8004228:	2280      	movs	r2, #128	; 0x80
 800422a:	0192      	lsls	r2, r2, #6
 800422c:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 800422e:	187b      	adds	r3, r7, r1
 8004230:	2200      	movs	r2, #0
 8004232:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8004234:	187b      	adds	r3, r7, r1
 8004236:	2200      	movs	r2, #0
 8004238:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 800423a:	187b      	adds	r3, r7, r1
 800423c:	2200      	movs	r2, #0
 800423e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8004240:	187a      	adds	r2, r7, r1
 8004242:	4b27      	ldr	r3, [pc, #156]	; (80042e0 <MX_TIM21_Init+0x124>)
 8004244:	0011      	movs	r1, r2
 8004246:	0018      	movs	r0, r3
 8004248:	f007 f82a 	bl	800b2a0 <HAL_TIM_ConfigClockSource>
 800424c:	1e03      	subs	r3, r0, #0
 800424e:	d001      	beq.n	8004254 <MX_TIM21_Init+0x98>
  {
    Error_Handler();
 8004250:	f000 f9da 	bl	8004608 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim21) != HAL_OK)
 8004254:	4b22      	ldr	r3, [pc, #136]	; (80042e0 <MX_TIM21_Init+0x124>)
 8004256:	0018      	movs	r0, r3
 8004258:	f006 fce0 	bl	800ac1c <HAL_TIM_OC_Init>
 800425c:	1e03      	subs	r3, r0, #0
 800425e:	d001      	beq.n	8004264 <MX_TIM21_Init+0xa8>
  {
    Error_Handler();
 8004260:	f000 f9d2 	bl	8004608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004264:	2110      	movs	r1, #16
 8004266:	187b      	adds	r3, r7, r1
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800426c:	187b      	adds	r3, r7, r1
 800426e:	2200      	movs	r2, #0
 8004270:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8004272:	187a      	adds	r2, r7, r1
 8004274:	4b1a      	ldr	r3, [pc, #104]	; (80042e0 <MX_TIM21_Init+0x124>)
 8004276:	0011      	movs	r1, r2
 8004278:	0018      	movs	r0, r3
 800427a:	f007 fb06 	bl	800b88a <HAL_TIMEx_MasterConfigSynchronization>
 800427e:	1e03      	subs	r3, r0, #0
 8004280:	d001      	beq.n	8004286 <MX_TIM21_Init+0xca>
  {
    Error_Handler();
 8004282:	f000 f9c1 	bl	8004608 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim21, TIM21_ETR_LSE) != HAL_OK)
 8004286:	4b16      	ldr	r3, [pc, #88]	; (80042e0 <MX_TIM21_Init+0x124>)
 8004288:	2103      	movs	r1, #3
 800428a:	0018      	movs	r0, r3
 800428c:	f007 fb40 	bl	800b910 <HAL_TIMEx_RemapConfig>
 8004290:	1e03      	subs	r3, r0, #0
 8004292:	d001      	beq.n	8004298 <MX_TIM21_Init+0xdc>
  {
    Error_Handler();
 8004294:	f000 f9b8 	bl	8004608 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004298:	003b      	movs	r3, r7
 800429a:	2200      	movs	r2, #0
 800429c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800429e:	003b      	movs	r3, r7
 80042a0:	2200      	movs	r2, #0
 80042a2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042a4:	003b      	movs	r3, r7
 80042a6:	2200      	movs	r2, #0
 80042a8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042aa:	003b      	movs	r3, r7
 80042ac:	2200      	movs	r2, #0
 80042ae:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042b0:	0039      	movs	r1, r7
 80042b2:	4b0b      	ldr	r3, [pc, #44]	; (80042e0 <MX_TIM21_Init+0x124>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	0018      	movs	r0, r3
 80042b8:	f006 feec 	bl	800b094 <HAL_TIM_OC_ConfigChannel>
 80042bc:	1e03      	subs	r3, r0, #0
 80042be:	d001      	beq.n	80042c4 <MX_TIM21_Init+0x108>
  {
    Error_Handler();
 80042c0:	f000 f9a2 	bl	8004608 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80042c4:	0039      	movs	r1, r7
 80042c6:	4b06      	ldr	r3, [pc, #24]	; (80042e0 <MX_TIM21_Init+0x124>)
 80042c8:	2204      	movs	r2, #4
 80042ca:	0018      	movs	r0, r3
 80042cc:	f006 fee2 	bl	800b094 <HAL_TIM_OC_ConfigChannel>
 80042d0:	1e03      	subs	r3, r0, #0
 80042d2:	d001      	beq.n	80042d8 <MX_TIM21_Init+0x11c>
  {
    Error_Handler();
 80042d4:	f000 f998 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 80042d8:	46c0      	nop			; (mov r8, r8)
 80042da:	46bd      	mov	sp, r7
 80042dc:	b00a      	add	sp, #40	; 0x28
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	20000a54 	.word	0x20000a54
 80042e4:	40010800 	.word	0x40010800
 80042e8:	00007fff 	.word	0x00007fff

080042ec <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08a      	sub	sp, #40	; 0x28
 80042f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042f2:	2318      	movs	r3, #24
 80042f4:	18fb      	adds	r3, r7, r3
 80042f6:	0018      	movs	r0, r3
 80042f8:	2310      	movs	r3, #16
 80042fa:	001a      	movs	r2, r3
 80042fc:	2100      	movs	r1, #0
 80042fe:	f007 fba8 	bl	800ba52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004302:	2310      	movs	r3, #16
 8004304:	18fb      	adds	r3, r7, r3
 8004306:	0018      	movs	r0, r3
 8004308:	2308      	movs	r3, #8
 800430a:	001a      	movs	r2, r3
 800430c:	2100      	movs	r1, #0
 800430e:	f007 fba0 	bl	800ba52 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004312:	003b      	movs	r3, r7
 8004314:	0018      	movs	r0, r3
 8004316:	2310      	movs	r3, #16
 8004318:	001a      	movs	r2, r3
 800431a:	2100      	movs	r1, #0
 800431c:	f007 fb99 	bl	800ba52 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8004320:	4b37      	ldr	r3, [pc, #220]	; (8004400 <MX_TIM22_Init+0x114>)
 8004322:	4a38      	ldr	r2, [pc, #224]	; (8004404 <MX_TIM22_Init+0x118>)
 8004324:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0x400;
 8004326:	4b36      	ldr	r3, [pc, #216]	; (8004400 <MX_TIM22_Init+0x114>)
 8004328:	2280      	movs	r2, #128	; 0x80
 800432a:	00d2      	lsls	r2, r2, #3
 800432c:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 800432e:	4b34      	ldr	r3, [pc, #208]	; (8004400 <MX_TIM22_Init+0x114>)
 8004330:	2200      	movs	r2, #0
 8004332:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 1919;
 8004334:	4b32      	ldr	r3, [pc, #200]	; (8004400 <MX_TIM22_Init+0x114>)
 8004336:	4a34      	ldr	r2, [pc, #208]	; (8004408 <MX_TIM22_Init+0x11c>)
 8004338:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800433a:	4b31      	ldr	r3, [pc, #196]	; (8004400 <MX_TIM22_Init+0x114>)
 800433c:	2200      	movs	r2, #0
 800433e:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004340:	4b2f      	ldr	r3, [pc, #188]	; (8004400 <MX_TIM22_Init+0x114>)
 8004342:	2200      	movs	r2, #0
 8004344:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8004346:	4b2e      	ldr	r3, [pc, #184]	; (8004400 <MX_TIM22_Init+0x114>)
 8004348:	0018      	movs	r0, r3
 800434a:	f006 fbf7 	bl	800ab3c <HAL_TIM_Base_Init>
 800434e:	1e03      	subs	r3, r0, #0
 8004350:	d001      	beq.n	8004356 <MX_TIM22_Init+0x6a>
  {
    Error_Handler();
 8004352:	f000 f959 	bl	8004608 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8004356:	2118      	movs	r1, #24
 8004358:	187b      	adds	r3, r7, r1
 800435a:	2280      	movs	r2, #128	; 0x80
 800435c:	0192      	lsls	r2, r2, #6
 800435e:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8004360:	187b      	adds	r3, r7, r1
 8004362:	2200      	movs	r2, #0
 8004364:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8004366:	187b      	adds	r3, r7, r1
 8004368:	2200      	movs	r2, #0
 800436a:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 800436c:	187b      	adds	r3, r7, r1
 800436e:	2200      	movs	r2, #0
 8004370:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8004372:	187a      	adds	r2, r7, r1
 8004374:	4b22      	ldr	r3, [pc, #136]	; (8004400 <MX_TIM22_Init+0x114>)
 8004376:	0011      	movs	r1, r2
 8004378:	0018      	movs	r0, r3
 800437a:	f006 ff91 	bl	800b2a0 <HAL_TIM_ConfigClockSource>
 800437e:	1e03      	subs	r3, r0, #0
 8004380:	d001      	beq.n	8004386 <MX_TIM22_Init+0x9a>
  {
    Error_Handler();
 8004382:	f000 f941 	bl	8004608 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim22) != HAL_OK)
 8004386:	4b1e      	ldr	r3, [pc, #120]	; (8004400 <MX_TIM22_Init+0x114>)
 8004388:	0018      	movs	r0, r3
 800438a:	f006 fc47 	bl	800ac1c <HAL_TIM_OC_Init>
 800438e:	1e03      	subs	r3, r0, #0
 8004390:	d001      	beq.n	8004396 <MX_TIM22_Init+0xaa>
  {
    Error_Handler();
 8004392:	f000 f939 	bl	8004608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004396:	2110      	movs	r1, #16
 8004398:	187b      	adds	r3, r7, r1
 800439a:	2200      	movs	r2, #0
 800439c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800439e:	187b      	adds	r3, r7, r1
 80043a0:	2200      	movs	r2, #0
 80043a2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 80043a4:	187a      	adds	r2, r7, r1
 80043a6:	4b16      	ldr	r3, [pc, #88]	; (8004400 <MX_TIM22_Init+0x114>)
 80043a8:	0011      	movs	r1, r2
 80043aa:	0018      	movs	r0, r3
 80043ac:	f007 fa6d 	bl	800b88a <HAL_TIMEx_MasterConfigSynchronization>
 80043b0:	1e03      	subs	r3, r0, #0
 80043b2:	d001      	beq.n	80043b8 <MX_TIM22_Init+0xcc>
  {
    Error_Handler();
 80043b4:	f000 f928 	bl	8004608 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim22, TIM22_ETR_LSE) != HAL_OK)
 80043b8:	4b11      	ldr	r3, [pc, #68]	; (8004400 <MX_TIM22_Init+0x114>)
 80043ba:	2103      	movs	r1, #3
 80043bc:	0018      	movs	r0, r3
 80043be:	f007 faa7 	bl	800b910 <HAL_TIMEx_RemapConfig>
 80043c2:	1e03      	subs	r3, r0, #0
 80043c4:	d001      	beq.n	80043ca <MX_TIM22_Init+0xde>
  {
    Error_Handler();
 80043c6:	f000 f91f 	bl	8004608 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80043ca:	003b      	movs	r3, r7
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80043d0:	003b      	movs	r3, r7
 80043d2:	2200      	movs	r2, #0
 80043d4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043d6:	003b      	movs	r3, r7
 80043d8:	2200      	movs	r2, #0
 80043da:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043dc:	003b      	movs	r3, r7
 80043de:	2200      	movs	r2, #0
 80043e0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043e2:	0039      	movs	r1, r7
 80043e4:	4b06      	ldr	r3, [pc, #24]	; (8004400 <MX_TIM22_Init+0x114>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	0018      	movs	r0, r3
 80043ea:	f006 fe53 	bl	800b094 <HAL_TIM_OC_ConfigChannel>
 80043ee:	1e03      	subs	r3, r0, #0
 80043f0:	d001      	beq.n	80043f6 <MX_TIM22_Init+0x10a>
  {
    Error_Handler();
 80043f2:	f000 f909 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */

}
 80043f6:	46c0      	nop			; (mov r8, r8)
 80043f8:	46bd      	mov	sp, r7
 80043fa:	b00a      	add	sp, #40	; 0x28
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	46c0      	nop			; (mov r8, r8)
 8004400:	20000620 	.word	0x20000620
 8004404:	40011400 	.word	0x40011400
 8004408:	0000077f 	.word	0x0000077f

0800440c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8004410:	4b0f      	ldr	r3, [pc, #60]	; (8004450 <MX_USB_PCD_Init+0x44>)
 8004412:	4a10      	ldr	r2, [pc, #64]	; (8004454 <MX_USB_PCD_Init+0x48>)
 8004414:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8004416:	4b0e      	ldr	r3, [pc, #56]	; (8004450 <MX_USB_PCD_Init+0x44>)
 8004418:	2208      	movs	r2, #8
 800441a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800441c:	4b0c      	ldr	r3, [pc, #48]	; (8004450 <MX_USB_PCD_Init+0x44>)
 800441e:	2202      	movs	r2, #2
 8004420:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004422:	4b0b      	ldr	r3, [pc, #44]	; (8004450 <MX_USB_PCD_Init+0x44>)
 8004424:	2202      	movs	r2, #2
 8004426:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8004428:	4b09      	ldr	r3, [pc, #36]	; (8004450 <MX_USB_PCD_Init+0x44>)
 800442a:	2200      	movs	r2, #0
 800442c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800442e:	4b08      	ldr	r3, [pc, #32]	; (8004450 <MX_USB_PCD_Init+0x44>)
 8004430:	2200      	movs	r2, #0
 8004432:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8004434:	4b06      	ldr	r3, [pc, #24]	; (8004450 <MX_USB_PCD_Init+0x44>)
 8004436:	2200      	movs	r2, #0
 8004438:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800443a:	4b05      	ldr	r3, [pc, #20]	; (8004450 <MX_USB_PCD_Init+0x44>)
 800443c:	0018      	movs	r0, r3
 800443e:	f003 ff11 	bl	8008264 <HAL_PCD_Init>
 8004442:	1e03      	subs	r3, r0, #0
 8004444:	d001      	beq.n	800444a <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 8004446:	f000 f8df 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800444a:	46c0      	nop			; (mov r8, r8)
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	20000704 	.word	0x20000704
 8004454:	40005c00 	.word	0x40005c00

08004458 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800445e:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <MX_DMA_Init+0x38>)
 8004460:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004462:	4b0b      	ldr	r3, [pc, #44]	; (8004490 <MX_DMA_Init+0x38>)
 8004464:	2101      	movs	r1, #1
 8004466:	430a      	orrs	r2, r1
 8004468:	631a      	str	r2, [r3, #48]	; 0x30
 800446a:	4b09      	ldr	r3, [pc, #36]	; (8004490 <MX_DMA_Init+0x38>)
 800446c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446e:	2201      	movs	r2, #1
 8004470:	4013      	ands	r3, r2
 8004472:	607b      	str	r3, [r7, #4]
 8004474:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8004476:	2200      	movs	r2, #0
 8004478:	2100      	movs	r1, #0
 800447a:	200b      	movs	r0, #11
 800447c:	f003 fadc 	bl	8007a38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8004480:	200b      	movs	r0, #11
 8004482:	f003 faee 	bl	8007a62 <HAL_NVIC_EnableIRQ>

}
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	46bd      	mov	sp, r7
 800448a:	b002      	add	sp, #8
 800448c:	bd80      	pop	{r7, pc}
 800448e:	46c0      	nop			; (mov r8, r8)
 8004490:	40021000 	.word	0x40021000

08004494 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004494:	b590      	push	{r4, r7, lr}
 8004496:	b089      	sub	sp, #36	; 0x24
 8004498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800449a:	240c      	movs	r4, #12
 800449c:	193b      	adds	r3, r7, r4
 800449e:	0018      	movs	r0, r3
 80044a0:	2314      	movs	r3, #20
 80044a2:	001a      	movs	r2, r3
 80044a4:	2100      	movs	r1, #0
 80044a6:	f007 fad4 	bl	800ba52 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044aa:	4b52      	ldr	r3, [pc, #328]	; (80045f4 <MX_GPIO_Init+0x160>)
 80044ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ae:	4b51      	ldr	r3, [pc, #324]	; (80045f4 <MX_GPIO_Init+0x160>)
 80044b0:	2104      	movs	r1, #4
 80044b2:	430a      	orrs	r2, r1
 80044b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80044b6:	4b4f      	ldr	r3, [pc, #316]	; (80045f4 <MX_GPIO_Init+0x160>)
 80044b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ba:	2204      	movs	r2, #4
 80044bc:	4013      	ands	r3, r2
 80044be:	60bb      	str	r3, [r7, #8]
 80044c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044c2:	4b4c      	ldr	r3, [pc, #304]	; (80045f4 <MX_GPIO_Init+0x160>)
 80044c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c6:	4b4b      	ldr	r3, [pc, #300]	; (80045f4 <MX_GPIO_Init+0x160>)
 80044c8:	2101      	movs	r1, #1
 80044ca:	430a      	orrs	r2, r1
 80044cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80044ce:	4b49      	ldr	r3, [pc, #292]	; (80045f4 <MX_GPIO_Init+0x160>)
 80044d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d2:	2201      	movs	r2, #1
 80044d4:	4013      	ands	r3, r2
 80044d6:	607b      	str	r3, [r7, #4]
 80044d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044da:	4b46      	ldr	r3, [pc, #280]	; (80045f4 <MX_GPIO_Init+0x160>)
 80044dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044de:	4b45      	ldr	r3, [pc, #276]	; (80045f4 <MX_GPIO_Init+0x160>)
 80044e0:	2102      	movs	r1, #2
 80044e2:	430a      	orrs	r2, r1
 80044e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80044e6:	4b43      	ldr	r3, [pc, #268]	; (80045f4 <MX_GPIO_Init+0x160>)
 80044e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ea:	2202      	movs	r2, #2
 80044ec:	4013      	ands	r3, r2
 80044ee:	603b      	str	r3, [r7, #0]
 80044f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_DIV_EN_Pin|MOTOR_EN_Pin|LED1_Pin|LED2_Pin
 80044f2:	23a0      	movs	r3, #160	; 0xa0
 80044f4:	05db      	lsls	r3, r3, #23
 80044f6:	2200      	movs	r2, #0
 80044f8:	21f2      	movs	r1, #242	; 0xf2
 80044fa:	0018      	movs	r0, r3
 80044fc:	f003 fe5e 	bl	80081bc <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PS_EN_GPIO_Port, PS_EN_Pin, GPIO_PIN_SET);
 8004500:	23a0      	movs	r3, #160	; 0xa0
 8004502:	05db      	lsls	r3, r3, #23
 8004504:	2201      	movs	r2, #1
 8004506:	2104      	movs	r1, #4
 8004508:	0018      	movs	r0, r3
 800450a:	f003 fe57 	bl	80081bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 800450e:	2380      	movs	r3, #128	; 0x80
 8004510:	01db      	lsls	r3, r3, #7
 8004512:	4839      	ldr	r0, [pc, #228]	; (80045f8 <MX_GPIO_Init+0x164>)
 8004514:	2200      	movs	r2, #0
 8004516:	0019      	movs	r1, r3
 8004518:	f003 fe50 	bl	80081bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 800451c:	4b37      	ldr	r3, [pc, #220]	; (80045fc <MX_GPIO_Init+0x168>)
 800451e:	2201      	movs	r2, #1
 8004520:	2180      	movs	r1, #128	; 0x80
 8004522:	0018      	movs	r0, r3
 8004524:	f003 fe4a 	bl	80081bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC_DIV_EN_Pin PS_EN_Pin MOTOR_EN_Pin LED1_Pin
                           LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = ADC_DIV_EN_Pin|PS_EN_Pin|MOTOR_EN_Pin|LED1_Pin
 8004528:	193b      	adds	r3, r7, r4
 800452a:	22f6      	movs	r2, #246	; 0xf6
 800452c:	601a      	str	r2, [r3, #0]
                          |LED2_Pin|LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800452e:	193b      	adds	r3, r7, r4
 8004530:	2201      	movs	r2, #1
 8004532:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004534:	193b      	adds	r3, r7, r4
 8004536:	2200      	movs	r2, #0
 8004538:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800453a:	193b      	adds	r3, r7, r4
 800453c:	2200      	movs	r2, #0
 800453e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004540:	193a      	adds	r2, r7, r4
 8004542:	23a0      	movs	r3, #160	; 0xa0
 8004544:	05db      	lsls	r3, r3, #23
 8004546:	0011      	movs	r1, r2
 8004548:	0018      	movs	r0, r3
 800454a:	f003 fcb9 	bl	8007ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 800454e:	193b      	adds	r3, r7, r4
 8004550:	4a2b      	ldr	r2, [pc, #172]	; (8004600 <MX_GPIO_Init+0x16c>)
 8004552:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004554:	193b      	adds	r3, r7, r4
 8004556:	4a2b      	ldr	r2, [pc, #172]	; (8004604 <MX_GPIO_Init+0x170>)
 8004558:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800455a:	193b      	adds	r3, r7, r4
 800455c:	2200      	movs	r2, #0
 800455e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004560:	193b      	adds	r3, r7, r4
 8004562:	4a25      	ldr	r2, [pc, #148]	; (80045f8 <MX_GPIO_Init+0x164>)
 8004564:	0019      	movs	r1, r3
 8004566:	0010      	movs	r0, r2
 8004568:	f003 fcaa 	bl	8007ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 800456c:	0021      	movs	r1, r4
 800456e:	187b      	adds	r3, r7, r1
 8004570:	2280      	movs	r2, #128	; 0x80
 8004572:	01d2      	lsls	r2, r2, #7
 8004574:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004576:	187b      	adds	r3, r7, r1
 8004578:	2201      	movs	r2, #1
 800457a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457c:	187b      	adds	r3, r7, r1
 800457e:	2200      	movs	r2, #0
 8004580:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004582:	187b      	adds	r3, r7, r1
 8004584:	2203      	movs	r2, #3
 8004586:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8004588:	000c      	movs	r4, r1
 800458a:	187b      	adds	r3, r7, r1
 800458c:	4a1a      	ldr	r2, [pc, #104]	; (80045f8 <MX_GPIO_Init+0x164>)
 800458e:	0019      	movs	r1, r3
 8004590:	0010      	movs	r0, r2
 8004592:	f003 fc95 	bl	8007ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RESET_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin;
 8004596:	0021      	movs	r1, r4
 8004598:	187b      	adds	r3, r7, r1
 800459a:	2280      	movs	r2, #128	; 0x80
 800459c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800459e:	187b      	adds	r3, r7, r1
 80045a0:	2201      	movs	r2, #1
 80045a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a4:	187b      	adds	r3, r7, r1
 80045a6:	2200      	movs	r2, #0
 80045a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045aa:	187b      	adds	r3, r7, r1
 80045ac:	2200      	movs	r2, #0
 80045ae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LCD_RESET_GPIO_Port, &GPIO_InitStruct);
 80045b0:	187b      	adds	r3, r7, r1
 80045b2:	4a12      	ldr	r2, [pc, #72]	; (80045fc <MX_GPIO_Init+0x168>)
 80045b4:	0019      	movs	r1, r3
 80045b6:	0010      	movs	r0, r2
 80045b8:	f003 fc82 	bl	8007ec0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80045bc:	2200      	movs	r2, #0
 80045be:	2100      	movs	r1, #0
 80045c0:	2005      	movs	r0, #5
 80045c2:	f003 fa39 	bl	8007a38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80045c6:	2005      	movs	r0, #5
 80045c8:	f003 fa4b 	bl	8007a62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80045cc:	2200      	movs	r2, #0
 80045ce:	2100      	movs	r1, #0
 80045d0:	2006      	movs	r0, #6
 80045d2:	f003 fa31 	bl	8007a38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80045d6:	2006      	movs	r0, #6
 80045d8:	f003 fa43 	bl	8007a62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80045dc:	2200      	movs	r2, #0
 80045de:	2100      	movs	r1, #0
 80045e0:	2007      	movs	r0, #7
 80045e2:	f003 fa29 	bl	8007a38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80045e6:	2007      	movs	r0, #7
 80045e8:	f003 fa3b 	bl	8007a62 <HAL_NVIC_EnableIRQ>

}
 80045ec:	46c0      	nop			; (mov r8, r8)
 80045ee:	46bd      	mov	sp, r7
 80045f0:	b009      	add	sp, #36	; 0x24
 80045f2:	bd90      	pop	{r4, r7, pc}
 80045f4:	40021000 	.word	0x40021000
 80045f8:	50000400 	.word	0x50000400
 80045fc:	50000800 	.word	0x50000800
 8004600:	00000c06 	.word	0x00000c06
 8004604:	10110000 	.word	0x10110000

08004608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800460c:	46c0      	nop			; (mov r8, r8)
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004618:	4b07      	ldr	r3, [pc, #28]	; (8004638 <HAL_MspInit+0x24>)
 800461a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800461c:	4b06      	ldr	r3, [pc, #24]	; (8004638 <HAL_MspInit+0x24>)
 800461e:	2101      	movs	r1, #1
 8004620:	430a      	orrs	r2, r1
 8004622:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004624:	4b04      	ldr	r3, [pc, #16]	; (8004638 <HAL_MspInit+0x24>)
 8004626:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004628:	4b03      	ldr	r3, [pc, #12]	; (8004638 <HAL_MspInit+0x24>)
 800462a:	2180      	movs	r1, #128	; 0x80
 800462c:	0549      	lsls	r1, r1, #21
 800462e:	430a      	orrs	r2, r1
 8004630:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004632:	46c0      	nop			; (mov r8, r8)
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	40021000 	.word	0x40021000

0800463c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b088      	sub	sp, #32
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004644:	230c      	movs	r3, #12
 8004646:	18fb      	adds	r3, r7, r3
 8004648:	0018      	movs	r0, r3
 800464a:	2314      	movs	r3, #20
 800464c:	001a      	movs	r2, r3
 800464e:	2100      	movs	r1, #0
 8004650:	f007 f9ff 	bl	800ba52 <memset>
  if(hadc->Instance==ADC1)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a19      	ldr	r2, [pc, #100]	; (80046c0 <HAL_ADC_MspInit+0x84>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d12b      	bne.n	80046b6 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800465e:	4b19      	ldr	r3, [pc, #100]	; (80046c4 <HAL_ADC_MspInit+0x88>)
 8004660:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004662:	4b18      	ldr	r3, [pc, #96]	; (80046c4 <HAL_ADC_MspInit+0x88>)
 8004664:	2180      	movs	r1, #128	; 0x80
 8004666:	0089      	lsls	r1, r1, #2
 8004668:	430a      	orrs	r2, r1
 800466a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800466c:	4b15      	ldr	r3, [pc, #84]	; (80046c4 <HAL_ADC_MspInit+0x88>)
 800466e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004670:	4b14      	ldr	r3, [pc, #80]	; (80046c4 <HAL_ADC_MspInit+0x88>)
 8004672:	2101      	movs	r1, #1
 8004674:	430a      	orrs	r2, r1
 8004676:	62da      	str	r2, [r3, #44]	; 0x2c
 8004678:	4b12      	ldr	r3, [pc, #72]	; (80046c4 <HAL_ADC_MspInit+0x88>)
 800467a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467c:	2201      	movs	r2, #1
 800467e:	4013      	ands	r3, r2
 8004680:	60bb      	str	r3, [r7, #8]
 8004682:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004684:	210c      	movs	r1, #12
 8004686:	187b      	adds	r3, r7, r1
 8004688:	2201      	movs	r2, #1
 800468a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800468c:	187b      	adds	r3, r7, r1
 800468e:	2203      	movs	r2, #3
 8004690:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004692:	187b      	adds	r3, r7, r1
 8004694:	2200      	movs	r2, #0
 8004696:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004698:	187a      	adds	r2, r7, r1
 800469a:	23a0      	movs	r3, #160	; 0xa0
 800469c:	05db      	lsls	r3, r3, #23
 800469e:	0011      	movs	r1, r2
 80046a0:	0018      	movs	r0, r3
 80046a2:	f003 fc0d 	bl	8007ec0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 80046a6:	2200      	movs	r2, #0
 80046a8:	2100      	movs	r1, #0
 80046aa:	200c      	movs	r0, #12
 80046ac:	f003 f9c4 	bl	8007a38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80046b0:	200c      	movs	r0, #12
 80046b2:	f003 f9d6 	bl	8007a62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80046b6:	46c0      	nop			; (mov r8, r8)
 80046b8:	46bd      	mov	sp, r7
 80046ba:	b008      	add	sp, #32
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	46c0      	nop			; (mov r8, r8)
 80046c0:	40012400 	.word	0x40012400
 80046c4:	40021000 	.word	0x40021000

080046c8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a0a      	ldr	r2, [pc, #40]	; (8004700 <HAL_RTC_MspInit+0x38>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d10e      	bne.n	80046f8 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80046da:	4b0a      	ldr	r3, [pc, #40]	; (8004704 <HAL_RTC_MspInit+0x3c>)
 80046dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80046de:	4b09      	ldr	r3, [pc, #36]	; (8004704 <HAL_RTC_MspInit+0x3c>)
 80046e0:	2180      	movs	r1, #128	; 0x80
 80046e2:	02c9      	lsls	r1, r1, #11
 80046e4:	430a      	orrs	r2, r1
 80046e6:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80046e8:	2200      	movs	r2, #0
 80046ea:	2100      	movs	r1, #0
 80046ec:	2002      	movs	r0, #2
 80046ee:	f003 f9a3 	bl	8007a38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80046f2:	2002      	movs	r0, #2
 80046f4:	f003 f9b5 	bl	8007a62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80046f8:	46c0      	nop			; (mov r8, r8)
 80046fa:	46bd      	mov	sp, r7
 80046fc:	b002      	add	sp, #8
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	40002800 	.word	0x40002800
 8004704:	40021000 	.word	0x40021000

08004708 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b088      	sub	sp, #32
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004710:	230c      	movs	r3, #12
 8004712:	18fb      	adds	r3, r7, r3
 8004714:	0018      	movs	r0, r3
 8004716:	2314      	movs	r3, #20
 8004718:	001a      	movs	r2, r3
 800471a:	2100      	movs	r1, #0
 800471c:	f007 f999 	bl	800ba52 <memset>
  if(hspi->Instance==SPI2)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a31      	ldr	r2, [pc, #196]	; (80047ec <HAL_SPI_MspInit+0xe4>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d15c      	bne.n	80047e4 <HAL_SPI_MspInit+0xdc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800472a:	4b31      	ldr	r3, [pc, #196]	; (80047f0 <HAL_SPI_MspInit+0xe8>)
 800472c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800472e:	4b30      	ldr	r3, [pc, #192]	; (80047f0 <HAL_SPI_MspInit+0xe8>)
 8004730:	2180      	movs	r1, #128	; 0x80
 8004732:	01c9      	lsls	r1, r1, #7
 8004734:	430a      	orrs	r2, r1
 8004736:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004738:	4b2d      	ldr	r3, [pc, #180]	; (80047f0 <HAL_SPI_MspInit+0xe8>)
 800473a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800473c:	4b2c      	ldr	r3, [pc, #176]	; (80047f0 <HAL_SPI_MspInit+0xe8>)
 800473e:	2102      	movs	r1, #2
 8004740:	430a      	orrs	r2, r1
 8004742:	62da      	str	r2, [r3, #44]	; 0x2c
 8004744:	4b2a      	ldr	r3, [pc, #168]	; (80047f0 <HAL_SPI_MspInit+0xe8>)
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	2202      	movs	r2, #2
 800474a:	4013      	ands	r3, r2
 800474c:	60bb      	str	r3, [r7, #8]
 800474e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8004750:	210c      	movs	r1, #12
 8004752:	187b      	adds	r3, r7, r1
 8004754:	22b0      	movs	r2, #176	; 0xb0
 8004756:	0212      	lsls	r2, r2, #8
 8004758:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800475a:	187b      	adds	r3, r7, r1
 800475c:	2202      	movs	r2, #2
 800475e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004760:	187b      	adds	r3, r7, r1
 8004762:	2200      	movs	r2, #0
 8004764:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004766:	187b      	adds	r3, r7, r1
 8004768:	2203      	movs	r2, #3
 800476a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800476c:	187b      	adds	r3, r7, r1
 800476e:	2200      	movs	r2, #0
 8004770:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004772:	187b      	adds	r3, r7, r1
 8004774:	4a1f      	ldr	r2, [pc, #124]	; (80047f4 <HAL_SPI_MspInit+0xec>)
 8004776:	0019      	movs	r1, r3
 8004778:	0010      	movs	r0, r2
 800477a:	f003 fba1 	bl	8007ec0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800477e:	4b1e      	ldr	r3, [pc, #120]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 8004780:	4a1e      	ldr	r2, [pc, #120]	; (80047fc <HAL_SPI_MspInit+0xf4>)
 8004782:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8004784:	4b1c      	ldr	r3, [pc, #112]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 8004786:	2202      	movs	r2, #2
 8004788:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800478a:	4b1b      	ldr	r3, [pc, #108]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 800478c:	2210      	movs	r2, #16
 800478e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004790:	4b19      	ldr	r3, [pc, #100]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 8004792:	2200      	movs	r2, #0
 8004794:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_DISABLE;
 8004796:	4b18      	ldr	r3, [pc, #96]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 8004798:	2200      	movs	r2, #0
 800479a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800479c:	4b16      	ldr	r3, [pc, #88]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 800479e:	2280      	movs	r2, #128	; 0x80
 80047a0:	0052      	lsls	r2, r2, #1
 80047a2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80047a4:	4b14      	ldr	r3, [pc, #80]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 80047a6:	2280      	movs	r2, #128	; 0x80
 80047a8:	00d2      	lsls	r2, r2, #3
 80047aa:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80047ac:	4b12      	ldr	r3, [pc, #72]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80047b2:	4b11      	ldr	r3, [pc, #68]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80047b8:	4b0f      	ldr	r3, [pc, #60]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 80047ba:	0018      	movs	r0, r3
 80047bc:	f003 f97e 	bl	8007abc <HAL_DMA_Init>
 80047c0:	1e03      	subs	r3, r0, #0
 80047c2:	d001      	beq.n	80047c8 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 80047c4:	f7ff ff20 	bl	8004608 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a0b      	ldr	r2, [pc, #44]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 80047cc:	649a      	str	r2, [r3, #72]	; 0x48
 80047ce:	4b0a      	ldr	r3, [pc, #40]	; (80047f8 <HAL_SPI_MspInit+0xf0>)
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80047d4:	2200      	movs	r2, #0
 80047d6:	2100      	movs	r1, #0
 80047d8:	201a      	movs	r0, #26
 80047da:	f003 f92d 	bl	8007a38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80047de:	201a      	movs	r0, #26
 80047e0:	f003 f93f 	bl	8007a62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80047e4:	46c0      	nop			; (mov r8, r8)
 80047e6:	46bd      	mov	sp, r7
 80047e8:	b008      	add	sp, #32
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	40003800 	.word	0x40003800
 80047f0:	40021000 	.word	0x40021000
 80047f4:	50000400 	.word	0x50000400
 80047f8:	200006bc 	.word	0x200006bc
 80047fc:	40020058 	.word	0x40020058

08004800 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	2380      	movs	r3, #128	; 0x80
 800480e:	05db      	lsls	r3, r3, #23
 8004810:	429a      	cmp	r2, r3
 8004812:	d10e      	bne.n	8004832 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004814:	4b28      	ldr	r3, [pc, #160]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 8004816:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004818:	4b27      	ldr	r3, [pc, #156]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 800481a:	2101      	movs	r1, #1
 800481c:	430a      	orrs	r2, r1
 800481e:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004820:	2200      	movs	r2, #0
 8004822:	2100      	movs	r1, #0
 8004824:	200f      	movs	r0, #15
 8004826:	f003 f907 	bl	8007a38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800482a:	200f      	movs	r0, #15
 800482c:	f003 f919 	bl	8007a62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8004830:	e03e      	b.n	80048b0 <HAL_TIM_Base_MspInit+0xb0>
  else if(htim_base->Instance==TIM3)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a21      	ldr	r2, [pc, #132]	; (80048bc <HAL_TIM_Base_MspInit+0xbc>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d106      	bne.n	800484a <HAL_TIM_Base_MspInit+0x4a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800483c:	4b1e      	ldr	r3, [pc, #120]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 800483e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004840:	4b1d      	ldr	r3, [pc, #116]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 8004842:	2102      	movs	r1, #2
 8004844:	430a      	orrs	r2, r1
 8004846:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004848:	e032      	b.n	80048b0 <HAL_TIM_Base_MspInit+0xb0>
  else if(htim_base->Instance==TIM6)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a1c      	ldr	r2, [pc, #112]	; (80048c0 <HAL_TIM_Base_MspInit+0xc0>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d106      	bne.n	8004862 <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004854:	4b18      	ldr	r3, [pc, #96]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 8004856:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004858:	4b17      	ldr	r3, [pc, #92]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 800485a:	2110      	movs	r1, #16
 800485c:	430a      	orrs	r2, r1
 800485e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004860:	e026      	b.n	80048b0 <HAL_TIM_Base_MspInit+0xb0>
  else if(htim_base->Instance==TIM21)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a17      	ldr	r2, [pc, #92]	; (80048c4 <HAL_TIM_Base_MspInit+0xc4>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d10e      	bne.n	800488a <HAL_TIM_Base_MspInit+0x8a>
    __HAL_RCC_TIM21_CLK_ENABLE();
 800486c:	4b12      	ldr	r3, [pc, #72]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 800486e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004870:	4b11      	ldr	r3, [pc, #68]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 8004872:	2104      	movs	r1, #4
 8004874:	430a      	orrs	r2, r1
 8004876:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8004878:	2200      	movs	r2, #0
 800487a:	2100      	movs	r1, #0
 800487c:	2014      	movs	r0, #20
 800487e:	f003 f8db 	bl	8007a38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8004882:	2014      	movs	r0, #20
 8004884:	f003 f8ed 	bl	8007a62 <HAL_NVIC_EnableIRQ>
}
 8004888:	e012      	b.n	80048b0 <HAL_TIM_Base_MspInit+0xb0>
  else if(htim_base->Instance==TIM22)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a0e      	ldr	r2, [pc, #56]	; (80048c8 <HAL_TIM_Base_MspInit+0xc8>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d10d      	bne.n	80048b0 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8004894:	4b08      	ldr	r3, [pc, #32]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 8004896:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004898:	4b07      	ldr	r3, [pc, #28]	; (80048b8 <HAL_TIM_Base_MspInit+0xb8>)
 800489a:	2120      	movs	r1, #32
 800489c:	430a      	orrs	r2, r1
 800489e:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 80048a0:	2200      	movs	r2, #0
 80048a2:	2100      	movs	r1, #0
 80048a4:	2016      	movs	r0, #22
 80048a6:	f003 f8c7 	bl	8007a38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 80048aa:	2016      	movs	r0, #22
 80048ac:	f003 f8d9 	bl	8007a62 <HAL_NVIC_EnableIRQ>
}
 80048b0:	46c0      	nop			; (mov r8, r8)
 80048b2:	46bd      	mov	sp, r7
 80048b4:	b002      	add	sp, #8
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	40021000 	.word	0x40021000
 80048bc:	40000400 	.word	0x40000400
 80048c0:	40001000 	.word	0x40001000
 80048c4:	40010800 	.word	0x40010800
 80048c8:	40011400 	.word	0x40011400

080048cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048d4:	230c      	movs	r3, #12
 80048d6:	18fb      	adds	r3, r7, r3
 80048d8:	0018      	movs	r0, r3
 80048da:	2314      	movs	r3, #20
 80048dc:	001a      	movs	r2, r3
 80048de:	2100      	movs	r1, #0
 80048e0:	f007 f8b7 	bl	800ba52 <memset>
  if(htim->Instance==TIM3)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a14      	ldr	r2, [pc, #80]	; (800493c <HAL_TIM_MspPostInit+0x70>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d121      	bne.n	8004932 <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048ee:	4b14      	ldr	r3, [pc, #80]	; (8004940 <HAL_TIM_MspPostInit+0x74>)
 80048f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048f2:	4b13      	ldr	r3, [pc, #76]	; (8004940 <HAL_TIM_MspPostInit+0x74>)
 80048f4:	2104      	movs	r1, #4
 80048f6:	430a      	orrs	r2, r1
 80048f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80048fa:	4b11      	ldr	r3, [pc, #68]	; (8004940 <HAL_TIM_MspPostInit+0x74>)
 80048fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fe:	2204      	movs	r2, #4
 8004900:	4013      	ands	r3, r2
 8004902:	60bb      	str	r3, [r7, #8]
 8004904:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004906:	210c      	movs	r1, #12
 8004908:	187b      	adds	r3, r7, r1
 800490a:	2240      	movs	r2, #64	; 0x40
 800490c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800490e:	187b      	adds	r3, r7, r1
 8004910:	2202      	movs	r2, #2
 8004912:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004914:	187b      	adds	r3, r7, r1
 8004916:	2200      	movs	r2, #0
 8004918:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800491a:	187b      	adds	r3, r7, r1
 800491c:	2200      	movs	r2, #0
 800491e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004920:	187b      	adds	r3, r7, r1
 8004922:	2202      	movs	r2, #2
 8004924:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004926:	187b      	adds	r3, r7, r1
 8004928:	4a06      	ldr	r2, [pc, #24]	; (8004944 <HAL_TIM_MspPostInit+0x78>)
 800492a:	0019      	movs	r1, r3
 800492c:	0010      	movs	r0, r2
 800492e:	f003 fac7 	bl	8007ec0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004932:	46c0      	nop			; (mov r8, r8)
 8004934:	46bd      	mov	sp, r7
 8004936:	b008      	add	sp, #32
 8004938:	bd80      	pop	{r7, pc}
 800493a:	46c0      	nop			; (mov r8, r8)
 800493c:	40000400 	.word	0x40000400
 8004940:	40021000 	.word	0x40021000
 8004944:	50000800 	.word	0x50000800

08004948 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a06      	ldr	r2, [pc, #24]	; (8004970 <HAL_PCD_MspInit+0x28>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d106      	bne.n	8004968 <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800495a:	4b06      	ldr	r3, [pc, #24]	; (8004974 <HAL_PCD_MspInit+0x2c>)
 800495c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800495e:	4b05      	ldr	r3, [pc, #20]	; (8004974 <HAL_PCD_MspInit+0x2c>)
 8004960:	2180      	movs	r1, #128	; 0x80
 8004962:	0409      	lsls	r1, r1, #16
 8004964:	430a      	orrs	r2, r1
 8004966:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8004968:	46c0      	nop			; (mov r8, r8)
 800496a:	46bd      	mov	sp, r7
 800496c:	b002      	add	sp, #8
 800496e:	bd80      	pop	{r7, pc}
 8004970:	40005c00 	.word	0x40005c00
 8004974:	40021000 	.word	0x40021000

08004978 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800497c:	46c0      	nop			; (mov r8, r8)
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004986:	e7fe      	b.n	8004986 <HardFault_Handler+0x4>

08004988 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800498c:	46c0      	nop			; (mov r8, r8)
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}

08004992 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004992:	b580      	push	{r7, lr}
 8004994:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004996:	46c0      	nop			; (mov r8, r8)
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049a0:	f002 f9fc 	bl	8006d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049a4:	46c0      	nop			; (mov r8, r8)
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
	...

080049ac <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80049b0:	4b03      	ldr	r3, [pc, #12]	; (80049c0 <RTC_IRQHandler+0x14>)
 80049b2:	0018      	movs	r0, r3
 80049b4:	f005 f96a 	bl	8009c8c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80049b8:	46c0      	nop			; (mov r8, r8)
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	46c0      	nop			; (mov r8, r8)
 80049c0:	2000065c 	.word	0x2000065c

080049c4 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80049c8:	2002      	movs	r0, #2
 80049ca:	f003 fc2f 	bl	800822c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80049ce:	46c0      	nop			; (mov r8, r8)
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80049d8:	2004      	movs	r0, #4
 80049da:	f003 fc27 	bl	800822c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80049de:	46c0      	nop			; (mov r8, r8)
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80049e8:	2380      	movs	r3, #128	; 0x80
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	0018      	movs	r0, r3
 80049ee:	f003 fc1d 	bl	800822c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80049f2:	2380      	movs	r3, #128	; 0x80
 80049f4:	011b      	lsls	r3, r3, #4
 80049f6:	0018      	movs	r0, r3
 80049f8:	f003 fc18 	bl	800822c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80049fc:	46c0      	nop			; (mov r8, r8)
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
	...

08004a04 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004a08:	4b03      	ldr	r3, [pc, #12]	; (8004a18 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	f003 f97c 	bl	8007d08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8004a10:	46c0      	nop			; (mov r8, r8)
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	46c0      	nop			; (mov r8, r8)
 8004a18:	200006bc 	.word	0x200006bc

08004a1c <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8004a20:	4b03      	ldr	r3, [pc, #12]	; (8004a30 <ADC1_COMP_IRQHandler+0x14>)
 8004a22:	0018      	movs	r0, r3
 8004a24:	f002 fcb0 	bl	8007388 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8004a28:	46c0      	nop			; (mov r8, r8)
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	46c0      	nop			; (mov r8, r8)
 8004a30:	200009f8 	.word	0x200009f8

08004a34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004a38:	4b03      	ldr	r3, [pc, #12]	; (8004a48 <TIM2_IRQHandler+0x14>)
 8004a3a:	0018      	movs	r0, r3
 8004a3c:	f006 fa42 	bl	800aec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004a40:	46c0      	nop			; (mov r8, r8)
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	46c0      	nop			; (mov r8, r8)
 8004a48:	20000680 	.word	0x20000680

08004a4c <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8004a50:	4b03      	ldr	r3, [pc, #12]	; (8004a60 <TIM21_IRQHandler+0x14>)
 8004a52:	0018      	movs	r0, r3
 8004a54:	f006 fa36 	bl	800aec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8004a58:	46c0      	nop			; (mov r8, r8)
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	46c0      	nop			; (mov r8, r8)
 8004a60:	20000a54 	.word	0x20000a54

08004a64 <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 8004a68:	4b03      	ldr	r3, [pc, #12]	; (8004a78 <TIM22_IRQHandler+0x14>)
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	f006 fa2a 	bl	800aec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 8004a70:	46c0      	nop			; (mov r8, r8)
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	46c0      	nop			; (mov r8, r8)
 8004a78:	20000620 	.word	0x20000620

08004a7c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004a80:	4b03      	ldr	r3, [pc, #12]	; (8004a90 <SPI2_IRQHandler+0x14>)
 8004a82:	0018      	movs	r0, r3
 8004a84:	f005 fd4c 	bl	800a520 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004a88:	46c0      	nop			; (mov r8, r8)
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	46c0      	nop			; (mov r8, r8)
 8004a90:	2000058c 	.word	0x2000058c

08004a94 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b084      	sub	sp, #16
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004a9c:	4b11      	ldr	r3, [pc, #68]	; (8004ae4 <_sbrk+0x50>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d102      	bne.n	8004aaa <_sbrk+0x16>
		heap_end = &end;
 8004aa4:	4b0f      	ldr	r3, [pc, #60]	; (8004ae4 <_sbrk+0x50>)
 8004aa6:	4a10      	ldr	r2, [pc, #64]	; (8004ae8 <_sbrk+0x54>)
 8004aa8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004aaa:	4b0e      	ldr	r3, [pc, #56]	; (8004ae4 <_sbrk+0x50>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004ab0:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <_sbrk+0x50>)
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	18d3      	adds	r3, r2, r3
 8004ab8:	466a      	mov	r2, sp
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d907      	bls.n	8004ace <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004abe:	f006 ff95 	bl	800b9ec <__errno>
 8004ac2:	0003      	movs	r3, r0
 8004ac4:	220c      	movs	r2, #12
 8004ac6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	425b      	negs	r3, r3
 8004acc:	e006      	b.n	8004adc <_sbrk+0x48>
	}

	heap_end += incr;
 8004ace:	4b05      	ldr	r3, [pc, #20]	; (8004ae4 <_sbrk+0x50>)
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	18d2      	adds	r2, r2, r3
 8004ad6:	4b03      	ldr	r3, [pc, #12]	; (8004ae4 <_sbrk+0x50>)
 8004ad8:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8004ada:	68fb      	ldr	r3, [r7, #12]
}
 8004adc:	0018      	movs	r0, r3
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	b004      	add	sp, #16
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	20000100 	.word	0x20000100
 8004ae8:	20000a98 	.word	0x20000a98

08004aec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8004af0:	4b17      	ldr	r3, [pc, #92]	; (8004b50 <SystemInit+0x64>)
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	4b16      	ldr	r3, [pc, #88]	; (8004b50 <SystemInit+0x64>)
 8004af6:	2180      	movs	r1, #128	; 0x80
 8004af8:	0049      	lsls	r1, r1, #1
 8004afa:	430a      	orrs	r2, r1
 8004afc:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8004afe:	4b14      	ldr	r3, [pc, #80]	; (8004b50 <SystemInit+0x64>)
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	4b13      	ldr	r3, [pc, #76]	; (8004b50 <SystemInit+0x64>)
 8004b04:	4913      	ldr	r1, [pc, #76]	; (8004b54 <SystemInit+0x68>)
 8004b06:	400a      	ands	r2, r1
 8004b08:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8004b0a:	4b11      	ldr	r3, [pc, #68]	; (8004b50 <SystemInit+0x64>)
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	4b10      	ldr	r3, [pc, #64]	; (8004b50 <SystemInit+0x64>)
 8004b10:	4911      	ldr	r1, [pc, #68]	; (8004b58 <SystemInit+0x6c>)
 8004b12:	400a      	ands	r2, r1
 8004b14:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004b16:	4b0e      	ldr	r3, [pc, #56]	; (8004b50 <SystemInit+0x64>)
 8004b18:	689a      	ldr	r2, [r3, #8]
 8004b1a:	4b0d      	ldr	r3, [pc, #52]	; (8004b50 <SystemInit+0x64>)
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	438a      	bics	r2, r1
 8004b20:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8004b22:	4b0b      	ldr	r3, [pc, #44]	; (8004b50 <SystemInit+0x64>)
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	4b0a      	ldr	r3, [pc, #40]	; (8004b50 <SystemInit+0x64>)
 8004b28:	490c      	ldr	r1, [pc, #48]	; (8004b5c <SystemInit+0x70>)
 8004b2a:	400a      	ands	r2, r1
 8004b2c:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8004b2e:	4b08      	ldr	r3, [pc, #32]	; (8004b50 <SystemInit+0x64>)
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	4b07      	ldr	r3, [pc, #28]	; (8004b50 <SystemInit+0x64>)
 8004b34:	490a      	ldr	r1, [pc, #40]	; (8004b60 <SystemInit+0x74>)
 8004b36:	400a      	ands	r2, r1
 8004b38:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004b3a:	4b05      	ldr	r3, [pc, #20]	; (8004b50 <SystemInit+0x64>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004b40:	4b08      	ldr	r3, [pc, #32]	; (8004b64 <SystemInit+0x78>)
 8004b42:	2280      	movs	r2, #128	; 0x80
 8004b44:	0512      	lsls	r2, r2, #20
 8004b46:	609a      	str	r2, [r3, #8]
#endif
}
 8004b48:	46c0      	nop			; (mov r8, r8)
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	46c0      	nop			; (mov r8, r8)
 8004b50:	40021000 	.word	0x40021000
 8004b54:	88ff400c 	.word	0x88ff400c
 8004b58:	fef6fff6 	.word	0xfef6fff6
 8004b5c:	fffbffff 	.word	0xfffbffff
 8004b60:	ff02ffff 	.word	0xff02ffff
 8004b64:	e000ed00 	.word	0xe000ed00

08004b68 <HAL_TIM_PeriodElapsedCallback>:
static uint32_t stopwatchStartMarker = 0;
static uint32_t stopwatchPauseMarker = 0;
static uint8_t motorStateCounter = 0;

// called for a bunch of timers when timer has to circle back (arr->0, 0->arr)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
	// button's timer
	if (htim->Instance == TIM6) {
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a16      	ldr	r2, [pc, #88]	; (8004bd0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d11e      	bne.n	8004bb8 <HAL_TIM_PeriodElapsedCallback+0x50>
		// stop timer, renable button interrupts, and clear pending
		HAL_TIM_Base_Stop_IT(htim);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	f006 f82b 	bl	800abd8 <HAL_TIM_Base_Stop_IT>
		HAL_NVIC_ClearPendingIRQ(EXTI2_3_IRQn);
 8004b82:	2006      	movs	r0, #6
 8004b84:	f002 ff8a 	bl	8007a9c <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_ClearPendingIRQ(EXTI4_15_IRQn);
 8004b88:	2007      	movs	r0, #7
 8004b8a:	f002 ff87 	bl	8007a9c <HAL_NVIC_ClearPendingIRQ>
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON1);
 8004b8e:	4b11      	ldr	r3, [pc, #68]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8004b90:	2202      	movs	r2, #2
 8004b92:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON2);
 8004b94:	4b0f      	ldr	r3, [pc, #60]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8004b96:	2204      	movs	r2, #4
 8004b98:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON3);
 8004b9a:	4b0e      	ldr	r3, [pc, #56]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8004b9c:	2280      	movs	r2, #128	; 0x80
 8004b9e:	00d2      	lsls	r2, r2, #3
 8004ba0:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON4);
 8004ba2:	4b0c      	ldr	r3, [pc, #48]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8004ba4:	2280      	movs	r2, #128	; 0x80
 8004ba6:	0112      	lsls	r2, r2, #4
 8004ba8:	615a      	str	r2, [r3, #20]

		HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8004baa:	2006      	movs	r0, #6
 8004bac:	f002 ff59 	bl	8007a62 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8004bb0:	2007      	movs	r0, #7
 8004bb2:	f002 ff56 	bl	8007a62 <HAL_NVIC_EnableIRQ>
	// sampler's timer
	else if (htim->Instance == TIM22) {
		// set flag to start ADC sample
		canSampleBattery = 1;
	}
}
 8004bb6:	e007      	b.n	8004bc8 <HAL_TIM_PeriodElapsedCallback+0x60>
	else if (htim->Instance == TIM22) {
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a06      	ldr	r2, [pc, #24]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d102      	bne.n	8004bc8 <HAL_TIM_PeriodElapsedCallback+0x60>
		canSampleBattery = 1;
 8004bc2:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	701a      	strb	r2, [r3, #0]
}
 8004bc8:	46c0      	nop			; (mov r8, r8)
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	b002      	add	sp, #8
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	40001000 	.word	0x40001000
 8004bd4:	40010400 	.word	0x40010400
 8004bd8:	40011400 	.word	0x40011400
 8004bdc:	20000532 	.word	0x20000532

08004be0 <HAL_TIM_OC_DelayElapsedCallback>:

// called for a bunch of timers when channel value = counter value
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM21) {
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a46      	ldr	r2, [pc, #280]	; (8004d08 <HAL_TIM_OC_DelayElapsedCallback+0x128>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d139      	bne.n	8004c66 <HAL_TIM_OC_DelayElapsedCallback+0x86>
		// timer's channel
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	7e1b      	ldrb	r3, [r3, #24]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d122      	bne.n	8004c40 <HAL_TIM_OC_DelayElapsedCallback+0x60>
			updateFace.timer = 1;		// set update screen flag
 8004bfa:	4b44      	ldr	r3, [pc, #272]	; (8004d0c <HAL_TIM_OC_DelayElapsedCallback+0x12c>)
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	705a      	strb	r2, [r3, #1]

			// decrement value if non-zero, else set done flag
			if (timerCounter != 1) --timerCounter;
 8004c00:	4b43      	ldr	r3, [pc, #268]	; (8004d10 <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d005      	beq.n	8004c14 <HAL_TIM_OC_DelayElapsedCallback+0x34>
 8004c08:	4b41      	ldr	r3, [pc, #260]	; (8004d10 <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	1e5a      	subs	r2, r3, #1
 8004c0e:	4b40      	ldr	r3, [pc, #256]	; (8004d10 <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004c10:	601a      	str	r2, [r3, #0]
				stopMotor(htim);
				break;
			default: break;
		}
	}
}
 8004c12:	e074      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
				--timerCounter;
 8004c14:	4b3e      	ldr	r3, [pc, #248]	; (8004d10 <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	1e5a      	subs	r2, r3, #1
 8004c1a:	4b3d      	ldr	r3, [pc, #244]	; (8004d10 <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004c1c:	601a      	str	r2, [r3, #0]
				isTimerDone = 1;
 8004c1e:	4b3d      	ldr	r3, [pc, #244]	; (8004d14 <HAL_TIM_OC_DelayElapsedCallback+0x134>)
 8004c20:	2201      	movs	r2, #1
 8004c22:	701a      	strb	r2, [r3, #0]
				stopTimer(htim);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	0018      	movs	r0, r3
 8004c28:	f000 f8f0 	bl	8004e0c <stopTimer>
				updateFace.timer = 1;
 8004c2c:	4b37      	ldr	r3, [pc, #220]	; (8004d0c <HAL_TIM_OC_DelayElapsedCallback+0x12c>)
 8004c2e:	2201      	movs	r2, #1
 8004c30:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_TogglePin(LED2_PORT, LED2_PIN);
 8004c32:	23a0      	movs	r3, #160	; 0xa0
 8004c34:	05db      	lsls	r3, r3, #23
 8004c36:	2140      	movs	r1, #64	; 0x40
 8004c38:	0018      	movs	r0, r3
 8004c3a:	f003 fadc 	bl	80081f6 <HAL_GPIO_TogglePin>
}
 8004c3e:	e05e      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	7e1b      	ldrb	r3, [r3, #24]
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d15a      	bne.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
			updateFace.stopwatch = 1;
 8004c48:	4b30      	ldr	r3, [pc, #192]	; (8004d0c <HAL_TIM_OC_DelayElapsedCallback+0x12c>)
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	70da      	strb	r2, [r3, #3]
			++stopwatchCounter;
 8004c4e:	4b32      	ldr	r3, [pc, #200]	; (8004d18 <HAL_TIM_OC_DelayElapsedCallback+0x138>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	1c5a      	adds	r2, r3, #1
 8004c54:	4b30      	ldr	r3, [pc, #192]	; (8004d18 <HAL_TIM_OC_DelayElapsedCallback+0x138>)
 8004c56:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED2_PORT, LED2_PIN);
 8004c58:	23a0      	movs	r3, #160	; 0xa0
 8004c5a:	05db      	lsls	r3, r3, #23
 8004c5c:	2140      	movs	r1, #64	; 0x40
 8004c5e:	0018      	movs	r0, r3
 8004c60:	f003 fac9 	bl	80081f6 <HAL_GPIO_TogglePin>
}
 8004c64:	e04b      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
	else if (htim->Instance == TIM2) {
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	2380      	movs	r3, #128	; 0x80
 8004c6c:	05db      	lsls	r3, r3, #23
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d142      	bne.n	8004cf8 <HAL_TIM_OC_DelayElapsedCallback+0x118>
		++motorStateCounter;
 8004c72:	4b2a      	ldr	r3, [pc, #168]	; (8004d1c <HAL_TIM_OC_DelayElapsedCallback+0x13c>)
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	3301      	adds	r3, #1
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	4b28      	ldr	r3, [pc, #160]	; (8004d1c <HAL_TIM_OC_DelayElapsedCallback+0x13c>)
 8004c7c:	701a      	strb	r2, [r3, #0]
		switch(motorStateCounter) {
 8004c7e:	4b27      	ldr	r3, [pc, #156]	; (8004d1c <HAL_TIM_OC_DelayElapsedCallback+0x13c>)
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	2b06      	cmp	r3, #6
 8004c84:	d83a      	bhi.n	8004cfc <HAL_TIM_OC_DelayElapsedCallback+0x11c>
 8004c86:	009a      	lsls	r2, r3, #2
 8004c88:	4b25      	ldr	r3, [pc, #148]	; (8004d20 <HAL_TIM_OC_DelayElapsedCallback+0x140>)
 8004c8a:	18d3      	adds	r3, r2, r3
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	469f      	mov	pc, r3
			case 1: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET); break;
 8004c90:	23a0      	movs	r3, #160	; 0xa0
 8004c92:	05db      	lsls	r3, r3, #23
 8004c94:	2201      	movs	r2, #1
 8004c96:	2110      	movs	r1, #16
 8004c98:	0018      	movs	r0, r3
 8004c9a:	f003 fa8f 	bl	80081bc <HAL_GPIO_WritePin>
 8004c9e:	e02e      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
			case 2: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET); break;
 8004ca0:	23a0      	movs	r3, #160	; 0xa0
 8004ca2:	05db      	lsls	r3, r3, #23
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	2110      	movs	r1, #16
 8004ca8:	0018      	movs	r0, r3
 8004caa:	f003 fa87 	bl	80081bc <HAL_GPIO_WritePin>
 8004cae:	e026      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
			case 3: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET); break;
 8004cb0:	23a0      	movs	r3, #160	; 0xa0
 8004cb2:	05db      	lsls	r3, r3, #23
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	2110      	movs	r1, #16
 8004cb8:	0018      	movs	r0, r3
 8004cba:	f003 fa7f 	bl	80081bc <HAL_GPIO_WritePin>
 8004cbe:	e01e      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
			case 4: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET); break;
 8004cc0:	23a0      	movs	r3, #160	; 0xa0
 8004cc2:	05db      	lsls	r3, r3, #23
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	2110      	movs	r1, #16
 8004cc8:	0018      	movs	r0, r3
 8004cca:	f003 fa77 	bl	80081bc <HAL_GPIO_WritePin>
 8004cce:	e016      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
			case 5: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET); break;
 8004cd0:	23a0      	movs	r3, #160	; 0xa0
 8004cd2:	05db      	lsls	r3, r3, #23
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	2110      	movs	r1, #16
 8004cd8:	0018      	movs	r0, r3
 8004cda:	f003 fa6f 	bl	80081bc <HAL_GPIO_WritePin>
 8004cde:	e00e      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
				HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET);
 8004ce0:	23a0      	movs	r3, #160	; 0xa0
 8004ce2:	05db      	lsls	r3, r3, #23
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	2110      	movs	r1, #16
 8004ce8:	0018      	movs	r0, r3
 8004cea:	f003 fa67 	bl	80081bc <HAL_GPIO_WritePin>
				stopMotor(htim);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f000 f989 	bl	8005008 <stopMotor>
				break;
 8004cf6:	e002      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
	}
 8004cf8:	46c0      	nop			; (mov r8, r8)
 8004cfa:	e000      	b.n	8004cfe <HAL_TIM_OC_DelayElapsedCallback+0x11e>
			default: break;
 8004cfc:	46c0      	nop			; (mov r8, r8)
}
 8004cfe:	46c0      	nop			; (mov r8, r8)
 8004d00:	46bd      	mov	sp, r7
 8004d02:	b002      	add	sp, #8
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	46c0      	nop			; (mov r8, r8)
 8004d08:	40010800 	.word	0x40010800
 8004d0c:	20000534 	.word	0x20000534
 8004d10:	2000053c 	.word	0x2000053c
 8004d14:	20000540 	.word	0x20000540
 8004d18:	20000588 	.word	0x20000588
 8004d1c:	20000114 	.word	0x20000114
 8004d20:	0800ce34 	.word	0x0800ce34

08004d24 <runTimer>:

// ---- important timer functions  ----
void runTimer(TIM_HandleTypeDef *htim) {
 8004d24:	b590      	push	{r4, r7, lr}
 8004d26:	b089      	sub	sp, #36	; 0x24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfig = {0};
 8004d2c:	2408      	movs	r4, #8
 8004d2e:	193b      	adds	r3, r7, r4
 8004d30:	0018      	movs	r0, r3
 8004d32:	2310      	movs	r3, #16
 8004d34:	001a      	movs	r2, r3
 8004d36:	2100      	movs	r1, #0
 8004d38:	f006 fe8b 	bl	800ba52 <memset>
	sConfig.OCMode = TIM_OCMODE_TIMING;
 8004d3c:	193b      	adds	r3, r7, r4
 8004d3e:	2200      	movs	r2, #0
 8004d40:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d42:	193b      	adds	r3, r7, r4
 8004d44:	2200      	movs	r2, #0
 8004d46:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 8004d48:	193b      	adds	r3, r7, r4
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	60da      	str	r2, [r3, #12]

	// calculating pulse/OC trigger
	if (isTimerPaused == 0) {		// 1st run, hasn't been paused yet
 8004d4e:	4b1f      	ldr	r3, [pc, #124]	; (8004dcc <runTimer+0xa8>)
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d107      	bne.n	8004d68 <runTimer+0x44>
		sConfig.Pulse = htim->Instance->CNT-1;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5e:	1e5a      	subs	r2, r3, #1
 8004d60:	2308      	movs	r3, #8
 8004d62:	18fb      	adds	r3, r7, r3
 8004d64:	605a      	str	r2, [r3, #4]
 8004d66:	e021      	b.n	8004dac <runTimer+0x88>
	}
	else {		// unpausing
		uint32_t temp = htim->Instance->CNT-1;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	61fb      	str	r3, [r7, #28]

		// count needed to get from pause marker to start marker - basically how many steps it would've taken to get to next cycle
		// shifted to account for negative behavior
		uint32_t diff = ((int)(timerStartMarker-timerPauseMarker)+0x8000) % 0x8000;
 8004d72:	4b17      	ldr	r3, [pc, #92]	; (8004dd0 <runTimer+0xac>)
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	4b17      	ldr	r3, [pc, #92]	; (8004dd4 <runTimer+0xb0>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	2280      	movs	r2, #128	; 0x80
 8004d7e:	0212      	lsls	r2, r2, #8
 8004d80:	4694      	mov	ip, r2
 8004d82:	4463      	add	r3, ip
 8004d84:	4a14      	ldr	r2, [pc, #80]	; (8004dd8 <runTimer+0xb4>)
 8004d86:	4013      	ands	r3, r2
 8004d88:	d503      	bpl.n	8004d92 <runTimer+0x6e>
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	4a13      	ldr	r2, [pc, #76]	; (8004ddc <runTimer+0xb8>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	3301      	adds	r3, #1
 8004d92:	61bb      	str	r3, [r7, #24]
		sConfig.Pulse = (temp+diff) % 0x8000;
 8004d94:	69fa      	ldr	r2, [r7, #28]
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	18d3      	adds	r3, r2, r3
 8004d9a:	045b      	lsls	r3, r3, #17
 8004d9c:	0c5a      	lsrs	r2, r3, #17
 8004d9e:	2108      	movs	r1, #8
 8004da0:	187b      	adds	r3, r7, r1
 8004da2:	605a      	str	r2, [r3, #4]
		timerStartMarker = sConfig.Pulse;		// set new start marker
 8004da4:	187b      	adds	r3, r7, r1
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	4b09      	ldr	r3, [pc, #36]	; (8004dd0 <runTimer+0xac>)
 8004daa:	601a      	str	r2, [r3, #0]
	}

	HAL_TIM_OC_ConfigChannel(htim, &sConfig, TIM_CHANNEL_1);
 8004dac:	2308      	movs	r3, #8
 8004dae:	18f9      	adds	r1, r7, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	0018      	movs	r0, r3
 8004db6:	f006 f96d 	bl	800b094 <HAL_TIM_OC_ConfigChannel>
	HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_1);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	0018      	movs	r0, r3
 8004dc0:	f005 ff60 	bl	800ac84 <HAL_TIM_OC_Start_IT>
}
 8004dc4:	46c0      	nop			; (mov r8, r8)
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	b009      	add	sp, #36	; 0x24
 8004dca:	bd90      	pop	{r4, r7, pc}
 8004dcc:	20000586 	.word	0x20000586
 8004dd0:	20000104 	.word	0x20000104
 8004dd4:	20000108 	.word	0x20000108
 8004dd8:	80007fff 	.word	0x80007fff
 8004ddc:	ffff8000 	.word	0xffff8000

08004de0 <pauseTimer>:

void pauseTimer(TIM_HandleTypeDef *htim) {
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
	// stop timer, but hold marker so you can track milliseconds to next second
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_1);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2100      	movs	r1, #0
 8004dec:	0018      	movs	r0, r3
 8004dee:	f005 ff9b 	bl	800ad28 <HAL_TIM_OC_Stop_IT>
	timerPauseMarker = htim->Instance->CNT-1;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df8:	1e5a      	subs	r2, r3, #1
 8004dfa:	4b03      	ldr	r3, [pc, #12]	; (8004e08 <pauseTimer+0x28>)
 8004dfc:	601a      	str	r2, [r3, #0]
}
 8004dfe:	46c0      	nop			; (mov r8, r8)
 8004e00:	46bd      	mov	sp, r7
 8004e02:	b002      	add	sp, #8
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	46c0      	nop			; (mov r8, r8)
 8004e08:	20000108 	.word	0x20000108

08004e0c <stopTimer>:

void stopTimer(TIM_HandleTypeDef *htim) {
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
	// clear everything
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_1);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2100      	movs	r1, #0
 8004e18:	0018      	movs	r0, r3
 8004e1a:	f005 ff85 	bl	800ad28 <HAL_TIM_OC_Stop_IT>
	timerStartMarker = 0;
 8004e1e:	4b05      	ldr	r3, [pc, #20]	; (8004e34 <stopTimer+0x28>)
 8004e20:	2200      	movs	r2, #0
 8004e22:	601a      	str	r2, [r3, #0]
	timerPauseMarker = 0;
 8004e24:	4b04      	ldr	r3, [pc, #16]	; (8004e38 <stopTimer+0x2c>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	601a      	str	r2, [r3, #0]
}
 8004e2a:	46c0      	nop			; (mov r8, r8)
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	b002      	add	sp, #8
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	46c0      	nop			; (mov r8, r8)
 8004e34:	20000104 	.word	0x20000104
 8004e38:	20000108 	.word	0x20000108

08004e3c <runStopwatch>:

void runStopwatch(TIM_HandleTypeDef *htim) {
 8004e3c:	b590      	push	{r4, r7, lr}
 8004e3e:	b089      	sub	sp, #36	; 0x24
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfig = {0};
 8004e44:	2408      	movs	r4, #8
 8004e46:	193b      	adds	r3, r7, r4
 8004e48:	0018      	movs	r0, r3
 8004e4a:	2310      	movs	r3, #16
 8004e4c:	001a      	movs	r2, r3
 8004e4e:	2100      	movs	r1, #0
 8004e50:	f006 fdff 	bl	800ba52 <memset>
	sConfig.OCMode = TIM_OCMODE_TIMING;
 8004e54:	193b      	adds	r3, r7, r4
 8004e56:	2200      	movs	r2, #0
 8004e58:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004e5a:	193b      	adds	r3, r7, r4
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 8004e60:	193b      	adds	r3, r7, r4
 8004e62:	2200      	movs	r2, #0
 8004e64:	60da      	str	r2, [r3, #12]

	// calculating pulse/OC trigger
	if (isStopwatchPaused == 0) {		// 1st run, hasn't been paused yet
 8004e66:	4b23      	ldr	r3, [pc, #140]	; (8004ef4 <runStopwatch+0xb8>)
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10e      	bne.n	8004e8e <runStopwatch+0x52>
		stopwatchCounter = 0;
 8004e70:	4b21      	ldr	r3, [pc, #132]	; (8004ef8 <runStopwatch+0xbc>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	601a      	str	r2, [r3, #0]
		sConfig.Pulse = htim->Instance->CNT-1;		// 32-bit unsigned going into 16-bit unsigned. no need to cast since
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7c:	1e5a      	subs	r2, r3, #1
 8004e7e:	2108      	movs	r1, #8
 8004e80:	187b      	adds	r3, r7, r1
 8004e82:	605a      	str	r2, [r3, #4]
													// lower level code will do it for me (cut off upper half)
		stopwatchStartMarker = sConfig.Pulse;		// set new start marker
 8004e84:	187b      	adds	r3, r7, r1
 8004e86:	685a      	ldr	r2, [r3, #4]
 8004e88:	4b1c      	ldr	r3, [pc, #112]	; (8004efc <runStopwatch+0xc0>)
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	e021      	b.n	8004ed2 <runStopwatch+0x96>
	}
	else {		// unpausing
		uint32_t temp = htim->Instance->CNT-1;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e94:	3b01      	subs	r3, #1
 8004e96:	61fb      	str	r3, [r7, #28]

		// count needed to get from pause marker to start marker - basically how many steps it would've taken to get to next cycle
		// shifted to account for negative behavior
		uint32_t diff = ((int)(stopwatchStartMarker-stopwatchPauseMarker)+0x8000) % 0x8000;
 8004e98:	4b18      	ldr	r3, [pc, #96]	; (8004efc <runStopwatch+0xc0>)
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	4b18      	ldr	r3, [pc, #96]	; (8004f00 <runStopwatch+0xc4>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2280      	movs	r2, #128	; 0x80
 8004ea4:	0212      	lsls	r2, r2, #8
 8004ea6:	4694      	mov	ip, r2
 8004ea8:	4463      	add	r3, ip
 8004eaa:	4a16      	ldr	r2, [pc, #88]	; (8004f04 <runStopwatch+0xc8>)
 8004eac:	4013      	ands	r3, r2
 8004eae:	d503      	bpl.n	8004eb8 <runStopwatch+0x7c>
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	4a15      	ldr	r2, [pc, #84]	; (8004f08 <runStopwatch+0xcc>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	61bb      	str	r3, [r7, #24]
		sConfig.Pulse = (temp+diff) % 0x8000;
 8004eba:	69fa      	ldr	r2, [r7, #28]
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	18d3      	adds	r3, r2, r3
 8004ec0:	045b      	lsls	r3, r3, #17
 8004ec2:	0c5a      	lsrs	r2, r3, #17
 8004ec4:	2108      	movs	r1, #8
 8004ec6:	187b      	adds	r3, r7, r1
 8004ec8:	605a      	str	r2, [r3, #4]
		stopwatchStartMarker = sConfig.Pulse;		// set new start marker
 8004eca:	187b      	adds	r3, r7, r1
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	4b0b      	ldr	r3, [pc, #44]	; (8004efc <runStopwatch+0xc0>)
 8004ed0:	601a      	str	r2, [r3, #0]
	}

	HAL_TIM_OC_ConfigChannel(htim, &sConfig, TIM_CHANNEL_2);
 8004ed2:	2308      	movs	r3, #8
 8004ed4:	18f9      	adds	r1, r7, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2204      	movs	r2, #4
 8004eda:	0018      	movs	r0, r3
 8004edc:	f006 f8da 	bl	800b094 <HAL_TIM_OC_ConfigChannel>
	HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_2);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2104      	movs	r1, #4
 8004ee4:	0018      	movs	r0, r3
 8004ee6:	f005 fecd 	bl	800ac84 <HAL_TIM_OC_Start_IT>
}
 8004eea:	46c0      	nop			; (mov r8, r8)
 8004eec:	46bd      	mov	sp, r7
 8004eee:	b009      	add	sp, #36	; 0x24
 8004ef0:	bd90      	pop	{r4, r7, pc}
 8004ef2:	46c0      	nop			; (mov r8, r8)
 8004ef4:	20000585 	.word	0x20000585
 8004ef8:	20000588 	.word	0x20000588
 8004efc:	2000010c 	.word	0x2000010c
 8004f00:	20000110 	.word	0x20000110
 8004f04:	80007fff 	.word	0x80007fff
 8004f08:	ffff8000 	.word	0xffff8000

08004f0c <pauseStopwatch>:

void pauseStopwatch(TIM_HandleTypeDef *htim) {
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
	// save marker to hold milliseconds
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_2);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2104      	movs	r1, #4
 8004f18:	0018      	movs	r0, r3
 8004f1a:	f005 ff05 	bl	800ad28 <HAL_TIM_OC_Stop_IT>
	stopwatchPauseMarker = htim->Instance->CNT;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f24:	4b02      	ldr	r3, [pc, #8]	; (8004f30 <pauseStopwatch+0x24>)
 8004f26:	601a      	str	r2, [r3, #0]
}
 8004f28:	46c0      	nop			; (mov r8, r8)
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	b002      	add	sp, #8
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	20000110 	.word	0x20000110

08004f34 <clearStopwatch>:

void clearStopwatch(TIM_HandleTypeDef *htim) {
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
	// clear everything
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_2);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2104      	movs	r1, #4
 8004f40:	0018      	movs	r0, r3
 8004f42:	f005 fef1 	bl	800ad28 <HAL_TIM_OC_Stop_IT>
	stopwatchPauseMarker = htim->Instance->CNT;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f4c:	4b06      	ldr	r3, [pc, #24]	; (8004f68 <clearStopwatch+0x34>)
 8004f4e:	601a      	str	r2, [r3, #0]
	stopwatchStartMarker = htim->Instance->CNT;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f56:	4b05      	ldr	r3, [pc, #20]	; (8004f6c <clearStopwatch+0x38>)
 8004f58:	601a      	str	r2, [r3, #0]

	stopwatchCounter = 0;
 8004f5a:	4b05      	ldr	r3, [pc, #20]	; (8004f70 <clearStopwatch+0x3c>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	601a      	str	r2, [r3, #0]
}
 8004f60:	46c0      	nop			; (mov r8, r8)
 8004f62:	46bd      	mov	sp, r7
 8004f64:	b002      	add	sp, #8
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	20000110 	.word	0x20000110
 8004f6c:	2000010c 	.word	0x2000010c
 8004f70:	20000588 	.word	0x20000588

08004f74 <runADCSampler>:
void stopTimerStopwatchBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Stop(htim);}
// ---- end of important timer functions ----

// ---- motor and other things that use timer ----
// uses LSE timer TIM22
void runADCSampler(TIM_HandleTypeDef *htim) {
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(htim);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	0018      	movs	r0, r3
 8004f80:	f005 fe08 	bl	800ab94 <HAL_TIM_Base_Start_IT>
	canSampleBattery = 1;			// set flag to let ADC run at the start
 8004f84:	4b03      	ldr	r3, [pc, #12]	; (8004f94 <runADCSampler+0x20>)
 8004f86:	2201      	movs	r2, #1
 8004f88:	701a      	strb	r2, [r3, #0]
}
 8004f8a:	46c0      	nop			; (mov r8, r8)
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	b002      	add	sp, #8
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	46c0      	nop			; (mov r8, r8)
 8004f94:	20000532 	.word	0x20000532

08004f98 <runMotor>:

// running motor for vibration. runs for a finite amount of time
// uses LSE timer TIM2 CH2
void runMotor(TIM_HandleTypeDef *htim) {
 8004f98:	b590      	push	{r4, r7, lr}
 8004f9a:	b087      	sub	sp, #28
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfig = {0};
 8004fa0:	2408      	movs	r4, #8
 8004fa2:	193b      	adds	r3, r7, r4
 8004fa4:	0018      	movs	r0, r3
 8004fa6:	2310      	movs	r3, #16
 8004fa8:	001a      	movs	r2, r3
 8004faa:	2100      	movs	r1, #0
 8004fac:	f006 fd51 	bl	800ba52 <memset>
	sConfig.OCMode = TIM_OCMODE_TIMING;
 8004fb0:	0021      	movs	r1, r4
 8004fb2:	187b      	adds	r3, r7, r1
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004fb8:	187b      	adds	r3, r7, r1
 8004fba:	2200      	movs	r2, #0
 8004fbc:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 8004fbe:	187b      	adds	r3, r7, r1
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	60da      	str	r2, [r3, #12]
	sConfig.Pulse = htim->Instance->CNT;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fca:	000c      	movs	r4, r1
 8004fcc:	187b      	adds	r3, r7, r1
 8004fce:	605a      	str	r2, [r3, #4]

	HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET);
 8004fd0:	23a0      	movs	r3, #160	; 0xa0
 8004fd2:	05db      	lsls	r3, r3, #23
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	2110      	movs	r1, #16
 8004fd8:	0018      	movs	r0, r3
 8004fda:	f003 f8ef 	bl	80081bc <HAL_GPIO_WritePin>
	HAL_TIM_OC_ConfigChannel(htim, &sConfig, TIM_CHANNEL_2);
 8004fde:	0021      	movs	r1, r4
 8004fe0:	1879      	adds	r1, r7, r1
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2204      	movs	r2, #4
 8004fe6:	0018      	movs	r0, r3
 8004fe8:	f006 f854 	bl	800b094 <HAL_TIM_OC_ConfigChannel>
	HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_2);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2104      	movs	r1, #4
 8004ff0:	0018      	movs	r0, r3
 8004ff2:	f005 fe47 	bl	800ac84 <HAL_TIM_OC_Start_IT>

	motorStateCounter = 0;
 8004ff6:	4b03      	ldr	r3, [pc, #12]	; (8005004 <runMotor+0x6c>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	701a      	strb	r2, [r3, #0]
}
 8004ffc:	46c0      	nop			; (mov r8, r8)
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b007      	add	sp, #28
 8005002:	bd90      	pop	{r4, r7, pc}
 8005004:	20000114 	.word	0x20000114

08005008 <stopMotor>:

void stopMotor(TIM_HandleTypeDef *htim) {
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_2);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2104      	movs	r1, #4
 8005014:	0018      	movs	r0, r3
 8005016:	f005 fe87 	bl	800ad28 <HAL_TIM_OC_Stop_IT>
	motorStateCounter = 0;
 800501a:	4b03      	ldr	r3, [pc, #12]	; (8005028 <stopMotor+0x20>)
 800501c:	2200      	movs	r2, #0
 800501e:	701a      	strb	r2, [r3, #0]
}
 8005020:	46c0      	nop			; (mov r8, r8)
 8005022:	46bd      	mov	sp, r7
 8005024:	b002      	add	sp, #8
 8005026:	bd80      	pop	{r7, pc}
 8005028:	20000114 	.word	0x20000114

0800502c <setDisplayBacklight>:
void runMotorBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Start(htim);}
void stopMotorBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Stop(htim);}

// should change display brightness by changing PWM pulse width. input should be from 0-100
// uses 32MHz timer TIM3 CH1
void setDisplayBacklight(uint8_t intensity, TIM_HandleTypeDef *htim) {
 800502c:	b5b0      	push	{r4, r5, r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	0002      	movs	r2, r0
 8005034:	6039      	str	r1, [r7, #0]
 8005036:	1dfb      	adds	r3, r7, #7
 8005038:	701a      	strb	r2, [r3, #0]
	if (intensity > 100) return;		// bounds checking
 800503a:	1dfb      	adds	r3, r7, #7
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	2b64      	cmp	r3, #100	; 0x64
 8005040:	d83a      	bhi.n	80050b8 <setDisplayBacklight+0x8c>

	TIM_OC_InitTypeDef sConfig = {0};
 8005042:	2508      	movs	r5, #8
 8005044:	197b      	adds	r3, r7, r5
 8005046:	0018      	movs	r0, r3
 8005048:	2310      	movs	r3, #16
 800504a:	001a      	movs	r2, r3
 800504c:	2100      	movs	r1, #0
 800504e:	f006 fd00 	bl	800ba52 <memset>
	sConfig.OCMode = TIM_OCMODE_PWM1;
 8005052:	197b      	adds	r3, r7, r5
 8005054:	2260      	movs	r2, #96	; 0x60
 8005056:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005058:	197b      	adds	r3, r7, r5
 800505a:	2200      	movs	r2, #0
 800505c:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 800505e:	197b      	adds	r3, r7, r5
 8005060:	2200      	movs	r2, #0
 8005062:	60da      	str	r2, [r3, #12]
	sConfig.Pulse = (htim->Instance->ARR-1)*((float)intensity/100);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506a:	3b01      	subs	r3, #1
 800506c:	0018      	movs	r0, r3
 800506e:	f7fb ff09 	bl	8000e84 <__aeabi_ui2f>
 8005072:	1c04      	adds	r4, r0, #0
 8005074:	1dfb      	adds	r3, r7, #7
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	0018      	movs	r0, r3
 800507a:	f7fb ff03 	bl	8000e84 <__aeabi_ui2f>
 800507e:	1c03      	adds	r3, r0, #0
 8005080:	490f      	ldr	r1, [pc, #60]	; (80050c0 <setDisplayBacklight+0x94>)
 8005082:	1c18      	adds	r0, r3, #0
 8005084:	f7fb fa10 	bl	80004a8 <__aeabi_fdiv>
 8005088:	1c03      	adds	r3, r0, #0
 800508a:	1c19      	adds	r1, r3, #0
 800508c:	1c20      	adds	r0, r4, #0
 800508e:	f7fb fbe3 	bl	8000858 <__aeabi_fmul>
 8005092:	1c03      	adds	r3, r0, #0
 8005094:	1c18      	adds	r0, r3, #0
 8005096:	f7fb f9ef 	bl	8000478 <__aeabi_f2uiz>
 800509a:	0002      	movs	r2, r0
 800509c:	197b      	adds	r3, r7, r5
 800509e:	605a      	str	r2, [r3, #4]

	HAL_TIM_PWM_ConfigChannel(htim, &sConfig, TIM_CHANNEL_1);
 80050a0:	1979      	adds	r1, r7, r5
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2200      	movs	r2, #0
 80050a6:	0018      	movs	r0, r3
 80050a8:	f006 f842 	bl	800b130 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(htim, TIM_CHANNEL_1);
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	2100      	movs	r1, #0
 80050b0:	0018      	movs	r0, r3
 80050b2:	f005 febf 	bl	800ae34 <HAL_TIM_PWM_Start>
 80050b6:	e000      	b.n	80050ba <setDisplayBacklight+0x8e>
	if (intensity > 100) return;		// bounds checking
 80050b8:	46c0      	nop			; (mov r8, r8)
}
 80050ba:	46bd      	mov	sp, r7
 80050bc:	b006      	add	sp, #24
 80050be:	bdb0      	pop	{r4, r5, r7, pc}
 80050c0:	42c80000 	.word	0x42c80000

080050c4 <stopDisplayBacklight>:

void stopDisplayBacklight(TIM_HandleTypeDef *htim) {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
	// stop pwm
	HAL_TIM_PWM_Stop(htim, TIM_CHANNEL_1);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2100      	movs	r1, #0
 80050d0:	0018      	movs	r0, r3
 80050d2:	f005 fed1 	bl	800ae78 <HAL_TIM_PWM_Stop>
}
 80050d6:	46c0      	nop			; (mov r8, r8)
 80050d8:	46bd      	mov	sp, r7
 80050da:	b002      	add	sp, #8
 80050dc:	bd80      	pop	{r7, pc}
	...

080050e0 <HAL_GPIO_EXTI_Callback>:
	"Nov",
	"Dec"
};

// callback for button interrupts.
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	0002      	movs	r2, r0
 80050e8:	1dbb      	adds	r3, r7, #6
 80050ea:	801a      	strh	r2, [r3, #0]
//	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
//	HAL_NVIC_ClearPendingIRQ(EXTI2_3_IRQn);
//	HAL_NVIC_ClearPendingIRQ(EXTI4_15_IRQn);

	// updates flags
	if (GPIO_Pin == BUTTON1) buttons.is1Pressed = 1;
 80050ec:	1dbb      	adds	r3, r7, #6
 80050ee:	881b      	ldrh	r3, [r3, #0]
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d102      	bne.n	80050fa <HAL_GPIO_EXTI_Callback+0x1a>
 80050f4:	4b0f      	ldr	r3, [pc, #60]	; (8005134 <HAL_GPIO_EXTI_Callback+0x54>)
 80050f6:	2201      	movs	r2, #1
 80050f8:	701a      	strb	r2, [r3, #0]
	if (GPIO_Pin == BUTTON2) buttons.is2Pressed = 1;
 80050fa:	1dbb      	adds	r3, r7, #6
 80050fc:	881b      	ldrh	r3, [r3, #0]
 80050fe:	2b04      	cmp	r3, #4
 8005100:	d102      	bne.n	8005108 <HAL_GPIO_EXTI_Callback+0x28>
 8005102:	4b0c      	ldr	r3, [pc, #48]	; (8005134 <HAL_GPIO_EXTI_Callback+0x54>)
 8005104:	2201      	movs	r2, #1
 8005106:	705a      	strb	r2, [r3, #1]
	if (GPIO_Pin == BUTTON3) buttons.is3Pressed = 1;
 8005108:	1dbb      	adds	r3, r7, #6
 800510a:	881a      	ldrh	r2, [r3, #0]
 800510c:	2380      	movs	r3, #128	; 0x80
 800510e:	00db      	lsls	r3, r3, #3
 8005110:	429a      	cmp	r2, r3
 8005112:	d102      	bne.n	800511a <HAL_GPIO_EXTI_Callback+0x3a>
 8005114:	4b07      	ldr	r3, [pc, #28]	; (8005134 <HAL_GPIO_EXTI_Callback+0x54>)
 8005116:	2201      	movs	r2, #1
 8005118:	709a      	strb	r2, [r3, #2]
	if (GPIO_Pin == BUTTON4) buttons.is4Pressed = 1;
 800511a:	1dbb      	adds	r3, r7, #6
 800511c:	881a      	ldrh	r2, [r3, #0]
 800511e:	2380      	movs	r3, #128	; 0x80
 8005120:	011b      	lsls	r3, r3, #4
 8005122:	429a      	cmp	r2, r3
 8005124:	d102      	bne.n	800512c <HAL_GPIO_EXTI_Callback+0x4c>
 8005126:	4b03      	ldr	r3, [pc, #12]	; (8005134 <HAL_GPIO_EXTI_Callback+0x54>)
 8005128:	2201      	movs	r2, #1
 800512a:	70da      	strb	r2, [r3, #3]

	// runs timer for software debouncing delay
//	HAL_TIM_Base_Start_IT(&htim6);
}
 800512c:	46c0      	nop			; (mov r8, r8)
 800512e:	46bd      	mov	sp, r7
 8005130:	b002      	add	sp, #8
 8005132:	bd80      	pop	{r7, pc}
 8005134:	20000580 	.word	0x20000580

08005138 <updateState>:

//
void updateState(RTC_HandleTypeDef *hrtc, TIM_HandleTypeDef *timerStopwatchTim, TIM_HandleTypeDef *motorBacklightTim, TIM_HandleTypeDef *buttonTim, SPI_HandleTypeDef *hspi) {
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
 8005144:	603b      	str	r3, [r7, #0]
	if (buttons.is1Pressed || buttons.is2Pressed || buttons.is3Pressed || buttons.is4Pressed) {
 8005146:	4bbf      	ldr	r3, [pc, #764]	; (8005444 <updateState+0x30c>)
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	d10f      	bne.n	8005170 <updateState+0x38>
 8005150:	4bbc      	ldr	r3, [pc, #752]	; (8005444 <updateState+0x30c>)
 8005152:	785b      	ldrb	r3, [r3, #1]
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10a      	bne.n	8005170 <updateState+0x38>
 800515a:	4bba      	ldr	r3, [pc, #744]	; (8005444 <updateState+0x30c>)
 800515c:	789b      	ldrb	r3, [r3, #2]
 800515e:	b2db      	uxtb	r3, r3
 8005160:	2b00      	cmp	r3, #0
 8005162:	d105      	bne.n	8005170 <updateState+0x38>
 8005164:	4bb7      	ldr	r3, [pc, #732]	; (8005444 <updateState+0x30c>)
 8005166:	78db      	ldrb	r3, [r3, #3]
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d100      	bne.n	8005170 <updateState+0x38>
 800516e:	e1ab      	b.n	80054c8 <updateState+0x390>
		// button 1 changes the face on screen.
		if (buttons.is1Pressed) {
 8005170:	4bb4      	ldr	r3, [pc, #720]	; (8005444 <updateState+0x30c>)
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d02d      	beq.n	80051d6 <updateState+0x9e>
			isFaceBeingChanged = 1;
 800517a:	4bb3      	ldr	r3, [pc, #716]	; (8005448 <updateState+0x310>)
 800517c:	2201      	movs	r2, #1
 800517e:	701a      	strb	r2, [r3, #0]
			faceOnDisplay = (faceOnDisplay + 1) % NUM_FACES;
 8005180:	4bb2      	ldr	r3, [pc, #712]	; (800544c <updateState+0x314>)
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	3301      	adds	r3, #1
 8005186:	4ab2      	ldr	r2, [pc, #712]	; (8005450 <updateState+0x318>)
 8005188:	4013      	ands	r3, r2
 800518a:	d504      	bpl.n	8005196 <updateState+0x5e>
 800518c:	3b01      	subs	r3, #1
 800518e:	2204      	movs	r2, #4
 8005190:	4252      	negs	r2, r2
 8005192:	4313      	orrs	r3, r2
 8005194:	3301      	adds	r3, #1
 8005196:	b2da      	uxtb	r2, r3
 8005198:	4bac      	ldr	r3, [pc, #688]	; (800544c <updateState+0x314>)
 800519a:	701a      	strb	r2, [r3, #0]
			switch (faceOnDisplay) {
 800519c:	4bab      	ldr	r3, [pc, #684]	; (800544c <updateState+0x314>)
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d00c      	beq.n	80051be <updateState+0x86>
 80051a4:	dc02      	bgt.n	80051ac <updateState+0x74>
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d005      	beq.n	80051b6 <updateState+0x7e>
				case faceClock: updateFace.clock = 1; break;
				case faceTimer: updateFace.timer = 1; break;
				case faceAlarm: updateFace.alarm = 1; break;
				case faceStopwatch: updateFace.stopwatch = 1; break;
				default: break;
 80051aa:	e015      	b.n	80051d8 <updateState+0xa0>
			switch (faceOnDisplay) {
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d00a      	beq.n	80051c6 <updateState+0x8e>
 80051b0:	2b03      	cmp	r3, #3
 80051b2:	d00c      	beq.n	80051ce <updateState+0x96>
				default: break;
 80051b4:	e010      	b.n	80051d8 <updateState+0xa0>
				case faceClock: updateFace.clock = 1; break;
 80051b6:	4ba7      	ldr	r3, [pc, #668]	; (8005454 <updateState+0x31c>)
 80051b8:	2201      	movs	r2, #1
 80051ba:	701a      	strb	r2, [r3, #0]
 80051bc:	e00c      	b.n	80051d8 <updateState+0xa0>
				case faceTimer: updateFace.timer = 1; break;
 80051be:	4ba5      	ldr	r3, [pc, #660]	; (8005454 <updateState+0x31c>)
 80051c0:	2201      	movs	r2, #1
 80051c2:	705a      	strb	r2, [r3, #1]
 80051c4:	e008      	b.n	80051d8 <updateState+0xa0>
				case faceAlarm: updateFace.alarm = 1; break;
 80051c6:	4ba3      	ldr	r3, [pc, #652]	; (8005454 <updateState+0x31c>)
 80051c8:	2201      	movs	r2, #1
 80051ca:	709a      	strb	r2, [r3, #2]
 80051cc:	e004      	b.n	80051d8 <updateState+0xa0>
				case faceStopwatch: updateFace.stopwatch = 1; break;
 80051ce:	4ba1      	ldr	r3, [pc, #644]	; (8005454 <updateState+0x31c>)
 80051d0:	2201      	movs	r2, #1
 80051d2:	70da      	strb	r2, [r3, #3]
 80051d4:	e000      	b.n	80051d8 <updateState+0xa0>
			}
		}
 80051d6:	46c0      	nop			; (mov r8, r8)

		// button combo: press 2 and 3 alternatively 5 times to reinit display.
		// needed since screen often turns white when its power supply is rustled, and there's no way to show the information
		static uint8_t s = 0;
		switch(s) {
 80051d8:	4b9f      	ldr	r3, [pc, #636]	; (8005458 <updateState+0x320>)
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	2b09      	cmp	r3, #9
 80051de:	d900      	bls.n	80051e2 <updateState+0xaa>
 80051e0:	e11b      	b.n	800541a <updateState+0x2e2>
 80051e2:	009a      	lsls	r2, r3, #2
 80051e4:	4b9d      	ldr	r3, [pc, #628]	; (800545c <updateState+0x324>)
 80051e6:	18d3      	adds	r3, r2, r3
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	469f      	mov	pc, r3
			case 0:	if (buttons.is2Pressed) s++; break;
 80051ec:	4b95      	ldr	r3, [pc, #596]	; (8005444 <updateState+0x30c>)
 80051ee:	785b      	ldrb	r3, [r3, #1]
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d100      	bne.n	80051f8 <updateState+0xc0>
 80051f6:	e112      	b.n	800541e <updateState+0x2e6>
 80051f8:	4b97      	ldr	r3, [pc, #604]	; (8005458 <updateState+0x320>)
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	3301      	adds	r3, #1
 80051fe:	b2da      	uxtb	r2, r3
 8005200:	4b95      	ldr	r3, [pc, #596]	; (8005458 <updateState+0x320>)
 8005202:	701a      	strb	r2, [r3, #0]
 8005204:	e10b      	b.n	800541e <updateState+0x2e6>
			case 1: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8005206:	4b8f      	ldr	r3, [pc, #572]	; (8005444 <updateState+0x30c>)
 8005208:	789b      	ldrb	r3, [r3, #2]
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	d006      	beq.n	800521e <updateState+0xe6>
 8005210:	4b91      	ldr	r3, [pc, #580]	; (8005458 <updateState+0x320>)
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	3301      	adds	r3, #1
 8005216:	b2da      	uxtb	r2, r3
 8005218:	4b8f      	ldr	r3, [pc, #572]	; (8005458 <updateState+0x320>)
 800521a:	701a      	strb	r2, [r3, #0]
 800521c:	e101      	b.n	8005422 <updateState+0x2ea>
 800521e:	4b89      	ldr	r3, [pc, #548]	; (8005444 <updateState+0x30c>)
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	b2db      	uxtb	r3, r3
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10a      	bne.n	800523e <updateState+0x106>
 8005228:	4b86      	ldr	r3, [pc, #536]	; (8005444 <updateState+0x30c>)
 800522a:	785b      	ldrb	r3, [r3, #1]
 800522c:	b2db      	uxtb	r3, r3
 800522e:	2b00      	cmp	r3, #0
 8005230:	d105      	bne.n	800523e <updateState+0x106>
 8005232:	4b84      	ldr	r3, [pc, #528]	; (8005444 <updateState+0x30c>)
 8005234:	78db      	ldrb	r3, [r3, #3]
 8005236:	b2db      	uxtb	r3, r3
 8005238:	2b00      	cmp	r3, #0
 800523a:	d100      	bne.n	800523e <updateState+0x106>
 800523c:	e0f1      	b.n	8005422 <updateState+0x2ea>
 800523e:	4b86      	ldr	r3, [pc, #536]	; (8005458 <updateState+0x320>)
 8005240:	2200      	movs	r2, #0
 8005242:	701a      	strb	r2, [r3, #0]
 8005244:	e0ed      	b.n	8005422 <updateState+0x2ea>
			case 2: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8005246:	4b7f      	ldr	r3, [pc, #508]	; (8005444 <updateState+0x30c>)
 8005248:	785b      	ldrb	r3, [r3, #1]
 800524a:	b2db      	uxtb	r3, r3
 800524c:	2b00      	cmp	r3, #0
 800524e:	d006      	beq.n	800525e <updateState+0x126>
 8005250:	4b81      	ldr	r3, [pc, #516]	; (8005458 <updateState+0x320>)
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	3301      	adds	r3, #1
 8005256:	b2da      	uxtb	r2, r3
 8005258:	4b7f      	ldr	r3, [pc, #508]	; (8005458 <updateState+0x320>)
 800525a:	701a      	strb	r2, [r3, #0]
 800525c:	e0e3      	b.n	8005426 <updateState+0x2ee>
 800525e:	4b79      	ldr	r3, [pc, #484]	; (8005444 <updateState+0x30c>)
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	b2db      	uxtb	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	d10a      	bne.n	800527e <updateState+0x146>
 8005268:	4b76      	ldr	r3, [pc, #472]	; (8005444 <updateState+0x30c>)
 800526a:	789b      	ldrb	r3, [r3, #2]
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d105      	bne.n	800527e <updateState+0x146>
 8005272:	4b74      	ldr	r3, [pc, #464]	; (8005444 <updateState+0x30c>)
 8005274:	78db      	ldrb	r3, [r3, #3]
 8005276:	b2db      	uxtb	r3, r3
 8005278:	2b00      	cmp	r3, #0
 800527a:	d100      	bne.n	800527e <updateState+0x146>
 800527c:	e0d3      	b.n	8005426 <updateState+0x2ee>
 800527e:	4b76      	ldr	r3, [pc, #472]	; (8005458 <updateState+0x320>)
 8005280:	2200      	movs	r2, #0
 8005282:	701a      	strb	r2, [r3, #0]
 8005284:	e0cf      	b.n	8005426 <updateState+0x2ee>
			case 3: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8005286:	4b6f      	ldr	r3, [pc, #444]	; (8005444 <updateState+0x30c>)
 8005288:	789b      	ldrb	r3, [r3, #2]
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d006      	beq.n	800529e <updateState+0x166>
 8005290:	4b71      	ldr	r3, [pc, #452]	; (8005458 <updateState+0x320>)
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	3301      	adds	r3, #1
 8005296:	b2da      	uxtb	r2, r3
 8005298:	4b6f      	ldr	r3, [pc, #444]	; (8005458 <updateState+0x320>)
 800529a:	701a      	strb	r2, [r3, #0]
 800529c:	e0c5      	b.n	800542a <updateState+0x2f2>
 800529e:	4b69      	ldr	r3, [pc, #420]	; (8005444 <updateState+0x30c>)
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10a      	bne.n	80052be <updateState+0x186>
 80052a8:	4b66      	ldr	r3, [pc, #408]	; (8005444 <updateState+0x30c>)
 80052aa:	785b      	ldrb	r3, [r3, #1]
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d105      	bne.n	80052be <updateState+0x186>
 80052b2:	4b64      	ldr	r3, [pc, #400]	; (8005444 <updateState+0x30c>)
 80052b4:	78db      	ldrb	r3, [r3, #3]
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d100      	bne.n	80052be <updateState+0x186>
 80052bc:	e0b5      	b.n	800542a <updateState+0x2f2>
 80052be:	4b66      	ldr	r3, [pc, #408]	; (8005458 <updateState+0x320>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	701a      	strb	r2, [r3, #0]
 80052c4:	e0b1      	b.n	800542a <updateState+0x2f2>
			case 4: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 80052c6:	4b5f      	ldr	r3, [pc, #380]	; (8005444 <updateState+0x30c>)
 80052c8:	785b      	ldrb	r3, [r3, #1]
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d006      	beq.n	80052de <updateState+0x1a6>
 80052d0:	4b61      	ldr	r3, [pc, #388]	; (8005458 <updateState+0x320>)
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	3301      	adds	r3, #1
 80052d6:	b2da      	uxtb	r2, r3
 80052d8:	4b5f      	ldr	r3, [pc, #380]	; (8005458 <updateState+0x320>)
 80052da:	701a      	strb	r2, [r3, #0]
 80052dc:	e0a7      	b.n	800542e <updateState+0x2f6>
 80052de:	4b59      	ldr	r3, [pc, #356]	; (8005444 <updateState+0x30c>)
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10a      	bne.n	80052fe <updateState+0x1c6>
 80052e8:	4b56      	ldr	r3, [pc, #344]	; (8005444 <updateState+0x30c>)
 80052ea:	789b      	ldrb	r3, [r3, #2]
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d105      	bne.n	80052fe <updateState+0x1c6>
 80052f2:	4b54      	ldr	r3, [pc, #336]	; (8005444 <updateState+0x30c>)
 80052f4:	78db      	ldrb	r3, [r3, #3]
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d100      	bne.n	80052fe <updateState+0x1c6>
 80052fc:	e097      	b.n	800542e <updateState+0x2f6>
 80052fe:	4b56      	ldr	r3, [pc, #344]	; (8005458 <updateState+0x320>)
 8005300:	2200      	movs	r2, #0
 8005302:	701a      	strb	r2, [r3, #0]
 8005304:	e093      	b.n	800542e <updateState+0x2f6>
			case 5: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8005306:	4b4f      	ldr	r3, [pc, #316]	; (8005444 <updateState+0x30c>)
 8005308:	789b      	ldrb	r3, [r3, #2]
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d006      	beq.n	800531e <updateState+0x1e6>
 8005310:	4b51      	ldr	r3, [pc, #324]	; (8005458 <updateState+0x320>)
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	3301      	adds	r3, #1
 8005316:	b2da      	uxtb	r2, r3
 8005318:	4b4f      	ldr	r3, [pc, #316]	; (8005458 <updateState+0x320>)
 800531a:	701a      	strb	r2, [r3, #0]
 800531c:	e089      	b.n	8005432 <updateState+0x2fa>
 800531e:	4b49      	ldr	r3, [pc, #292]	; (8005444 <updateState+0x30c>)
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10a      	bne.n	800533e <updateState+0x206>
 8005328:	4b46      	ldr	r3, [pc, #280]	; (8005444 <updateState+0x30c>)
 800532a:	785b      	ldrb	r3, [r3, #1]
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d105      	bne.n	800533e <updateState+0x206>
 8005332:	4b44      	ldr	r3, [pc, #272]	; (8005444 <updateState+0x30c>)
 8005334:	78db      	ldrb	r3, [r3, #3]
 8005336:	b2db      	uxtb	r3, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	d100      	bne.n	800533e <updateState+0x206>
 800533c:	e079      	b.n	8005432 <updateState+0x2fa>
 800533e:	4b46      	ldr	r3, [pc, #280]	; (8005458 <updateState+0x320>)
 8005340:	2200      	movs	r2, #0
 8005342:	701a      	strb	r2, [r3, #0]
 8005344:	e075      	b.n	8005432 <updateState+0x2fa>
			case 6: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8005346:	4b3f      	ldr	r3, [pc, #252]	; (8005444 <updateState+0x30c>)
 8005348:	785b      	ldrb	r3, [r3, #1]
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	d006      	beq.n	800535e <updateState+0x226>
 8005350:	4b41      	ldr	r3, [pc, #260]	; (8005458 <updateState+0x320>)
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	3301      	adds	r3, #1
 8005356:	b2da      	uxtb	r2, r3
 8005358:	4b3f      	ldr	r3, [pc, #252]	; (8005458 <updateState+0x320>)
 800535a:	701a      	strb	r2, [r3, #0]
 800535c:	e06b      	b.n	8005436 <updateState+0x2fe>
 800535e:	4b39      	ldr	r3, [pc, #228]	; (8005444 <updateState+0x30c>)
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d109      	bne.n	800537c <updateState+0x244>
 8005368:	4b36      	ldr	r3, [pc, #216]	; (8005444 <updateState+0x30c>)
 800536a:	789b      	ldrb	r3, [r3, #2]
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d104      	bne.n	800537c <updateState+0x244>
 8005372:	4b34      	ldr	r3, [pc, #208]	; (8005444 <updateState+0x30c>)
 8005374:	78db      	ldrb	r3, [r3, #3]
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b00      	cmp	r3, #0
 800537a:	d05c      	beq.n	8005436 <updateState+0x2fe>
 800537c:	4b36      	ldr	r3, [pc, #216]	; (8005458 <updateState+0x320>)
 800537e:	2200      	movs	r2, #0
 8005380:	701a      	strb	r2, [r3, #0]
 8005382:	e058      	b.n	8005436 <updateState+0x2fe>
			case 7: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8005384:	4b2f      	ldr	r3, [pc, #188]	; (8005444 <updateState+0x30c>)
 8005386:	789b      	ldrb	r3, [r3, #2]
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d006      	beq.n	800539c <updateState+0x264>
 800538e:	4b32      	ldr	r3, [pc, #200]	; (8005458 <updateState+0x320>)
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	3301      	adds	r3, #1
 8005394:	b2da      	uxtb	r2, r3
 8005396:	4b30      	ldr	r3, [pc, #192]	; (8005458 <updateState+0x320>)
 8005398:	701a      	strb	r2, [r3, #0]
 800539a:	e04e      	b.n	800543a <updateState+0x302>
 800539c:	4b29      	ldr	r3, [pc, #164]	; (8005444 <updateState+0x30c>)
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d109      	bne.n	80053ba <updateState+0x282>
 80053a6:	4b27      	ldr	r3, [pc, #156]	; (8005444 <updateState+0x30c>)
 80053a8:	785b      	ldrb	r3, [r3, #1]
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d104      	bne.n	80053ba <updateState+0x282>
 80053b0:	4b24      	ldr	r3, [pc, #144]	; (8005444 <updateState+0x30c>)
 80053b2:	78db      	ldrb	r3, [r3, #3]
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d03f      	beq.n	800543a <updateState+0x302>
 80053ba:	4b27      	ldr	r3, [pc, #156]	; (8005458 <updateState+0x320>)
 80053bc:	2200      	movs	r2, #0
 80053be:	701a      	strb	r2, [r3, #0]
 80053c0:	e03b      	b.n	800543a <updateState+0x302>
			case 8: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 80053c2:	4b20      	ldr	r3, [pc, #128]	; (8005444 <updateState+0x30c>)
 80053c4:	785b      	ldrb	r3, [r3, #1]
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d006      	beq.n	80053da <updateState+0x2a2>
 80053cc:	4b22      	ldr	r3, [pc, #136]	; (8005458 <updateState+0x320>)
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	3301      	adds	r3, #1
 80053d2:	b2da      	uxtb	r2, r3
 80053d4:	4b20      	ldr	r3, [pc, #128]	; (8005458 <updateState+0x320>)
 80053d6:	701a      	strb	r2, [r3, #0]
 80053d8:	e031      	b.n	800543e <updateState+0x306>
 80053da:	4b1a      	ldr	r3, [pc, #104]	; (8005444 <updateState+0x30c>)
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d109      	bne.n	80053f8 <updateState+0x2c0>
 80053e4:	4b17      	ldr	r3, [pc, #92]	; (8005444 <updateState+0x30c>)
 80053e6:	789b      	ldrb	r3, [r3, #2]
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d104      	bne.n	80053f8 <updateState+0x2c0>
 80053ee:	4b15      	ldr	r3, [pc, #84]	; (8005444 <updateState+0x30c>)
 80053f0:	78db      	ldrb	r3, [r3, #3]
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d022      	beq.n	800543e <updateState+0x306>
 80053f8:	4b17      	ldr	r3, [pc, #92]	; (8005458 <updateState+0x320>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	701a      	strb	r2, [r3, #0]
 80053fe:	e01e      	b.n	800543e <updateState+0x306>
			case 9: if (buttons.is3Pressed) {s = 0; TFT_startup(hspi);} break;
 8005400:	4b10      	ldr	r3, [pc, #64]	; (8005444 <updateState+0x30c>)
 8005402:	789b      	ldrb	r3, [r3, #2]
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d02a      	beq.n	8005460 <updateState+0x328>
 800540a:	4b13      	ldr	r3, [pc, #76]	; (8005458 <updateState+0x320>)
 800540c:	2200      	movs	r2, #0
 800540e:	701a      	strb	r2, [r3, #0]
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	0018      	movs	r0, r3
 8005414:	f7fc fd46 	bl	8001ea4 <TFT_startup>
 8005418:	e022      	b.n	8005460 <updateState+0x328>
			default: break;
 800541a:	46c0      	nop			; (mov r8, r8)
 800541c:	e021      	b.n	8005462 <updateState+0x32a>
			case 0:	if (buttons.is2Pressed) s++; break;
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	e01f      	b.n	8005462 <updateState+0x32a>
			case 1: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8005422:	46c0      	nop			; (mov r8, r8)
 8005424:	e01d      	b.n	8005462 <updateState+0x32a>
			case 2: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8005426:	46c0      	nop			; (mov r8, r8)
 8005428:	e01b      	b.n	8005462 <updateState+0x32a>
			case 3: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 800542a:	46c0      	nop			; (mov r8, r8)
 800542c:	e019      	b.n	8005462 <updateState+0x32a>
			case 4: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 800542e:	46c0      	nop			; (mov r8, r8)
 8005430:	e017      	b.n	8005462 <updateState+0x32a>
			case 5: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8005432:	46c0      	nop			; (mov r8, r8)
 8005434:	e015      	b.n	8005462 <updateState+0x32a>
			case 6: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8005436:	46c0      	nop			; (mov r8, r8)
 8005438:	e013      	b.n	8005462 <updateState+0x32a>
			case 7: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 800543a:	46c0      	nop			; (mov r8, r8)
 800543c:	e011      	b.n	8005462 <updateState+0x32a>
			case 8: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 800543e:	46c0      	nop			; (mov r8, r8)
 8005440:	e00f      	b.n	8005462 <updateState+0x32a>
 8005442:	46c0      	nop			; (mov r8, r8)
 8005444:	20000580 	.word	0x20000580
 8005448:	20000068 	.word	0x20000068
 800544c:	2000013c 	.word	0x2000013c
 8005450:	80000003 	.word	0x80000003
 8005454:	20000534 	.word	0x20000534
 8005458:	2000013d 	.word	0x2000013d
 800545c:	0800ce50 	.word	0x0800ce50
			case 9: if (buttons.is3Pressed) {s = 0; TFT_startup(hspi);} break;
 8005460:	46c0      	nop			; (mov r8, r8)
		}

		// run helper functions when their face is on screen
		if (faceOnDisplay == faceClock) updateClockState(hrtc);
 8005462:	4b1b      	ldr	r3, [pc, #108]	; (80054d0 <updateState+0x398>)
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d104      	bne.n	8005474 <updateState+0x33c>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	0018      	movs	r0, r3
 800546e:	f000 f833 	bl	80054d8 <updateClockState>
 8005472:	e01d      	b.n	80054b0 <updateState+0x378>
		else if (faceOnDisplay == faceTimer) updateTimerState(timerStopwatchTim, motorBacklightTim);
 8005474:	4b16      	ldr	r3, [pc, #88]	; (80054d0 <updateState+0x398>)
 8005476:	781b      	ldrb	r3, [r3, #0]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d106      	bne.n	800548a <updateState+0x352>
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	0011      	movs	r1, r2
 8005482:	0018      	movs	r0, r3
 8005484:	f000 f9a6 	bl	80057d4 <updateTimerState>
 8005488:	e012      	b.n	80054b0 <updateState+0x378>
		else if (faceOnDisplay == faceAlarm) updateAlarmState(hrtc, motorBacklightTim);
 800548a:	4b11      	ldr	r3, [pc, #68]	; (80054d0 <updateState+0x398>)
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	2b02      	cmp	r3, #2
 8005490:	d106      	bne.n	80054a0 <updateState+0x368>
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	0011      	movs	r1, r2
 8005498:	0018      	movs	r0, r3
 800549a:	f000 fad7 	bl	8005a4c <updateAlarmState>
 800549e:	e007      	b.n	80054b0 <updateState+0x378>
		else if (faceOnDisplay == faceStopwatch) updateStopwatchState(timerStopwatchTim);
 80054a0:	4b0b      	ldr	r3, [pc, #44]	; (80054d0 <updateState+0x398>)
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	2b03      	cmp	r3, #3
 80054a6:	d103      	bne.n	80054b0 <updateState+0x378>
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	0018      	movs	r0, r3
 80054ac:	f000 fbfa 	bl	8005ca4 <updateStopwatchState>

		// flags cleared only when state code has finished executing once
		buttons.is1Pressed = buttons.is2Pressed = buttons.is3Pressed = buttons.is4Pressed = 0;
 80054b0:	2200      	movs	r2, #0
 80054b2:	4b08      	ldr	r3, [pc, #32]	; (80054d4 <updateState+0x39c>)
 80054b4:	1c11      	adds	r1, r2, #0
 80054b6:	70d9      	strb	r1, [r3, #3]
 80054b8:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <updateState+0x39c>)
 80054ba:	1c11      	adds	r1, r2, #0
 80054bc:	7099      	strb	r1, [r3, #2]
 80054be:	4b05      	ldr	r3, [pc, #20]	; (80054d4 <updateState+0x39c>)
 80054c0:	1c11      	adds	r1, r2, #0
 80054c2:	7059      	strb	r1, [r3, #1]
 80054c4:	4b03      	ldr	r3, [pc, #12]	; (80054d4 <updateState+0x39c>)
 80054c6:	701a      	strb	r2, [r3, #0]
	}
}
 80054c8:	46c0      	nop			; (mov r8, r8)
 80054ca:	46bd      	mov	sp, r7
 80054cc:	b004      	add	sp, #16
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	2000013c 	.word	0x2000013c
 80054d4:	20000580 	.word	0x20000580

080054d8 <updateClockState>:
 *   button 2 changes value up
 *   button 3 changes value down
 *   button 4 changes field being set. changes between min, hr, year, month, and day. once it finishes cycling through it once,
 *     the clock is updated and we revert back to default mode.
 */
void updateClockState(RTC_HandleTypeDef *hrtc) {
 80054d8:	b590      	push	{r4, r7, lr}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
	// check button pressed -> perform action
	static int8_t brightness = 50;
	if (buttons.is2Pressed) {
 80054e0:	4bb4      	ldr	r3, [pc, #720]	; (80057b4 <updateClockState+0x2dc>)
 80054e2:	785b      	ldrb	r3, [r3, #1]
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d100      	bne.n	80054ec <updateClockState+0x14>
 80054ea:	e086      	b.n	80055fa <updateClockState+0x122>
		updateFace.clock = 1;
 80054ec:	4bb2      	ldr	r3, [pc, #712]	; (80057b8 <updateClockState+0x2e0>)
 80054ee:	2201      	movs	r2, #1
 80054f0:	701a      	strb	r2, [r3, #0]
		if (clockVars.isBeingSet) {
 80054f2:	4bb2      	ldr	r3, [pc, #712]	; (80057bc <updateClockState+0x2e4>)
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d05f      	beq.n	80055ba <updateClockState+0xe2>
			switch (clockVars.fieldBeingSet) {
 80054fa:	4bb0      	ldr	r3, [pc, #704]	; (80057bc <updateClockState+0x2e4>)
 80054fc:	785b      	ldrb	r3, [r3, #1]
 80054fe:	2b05      	cmp	r3, #5
 8005500:	d900      	bls.n	8005504 <updateClockState+0x2c>
 8005502:	e079      	b.n	80055f8 <updateClockState+0x120>
 8005504:	009a      	lsls	r2, r3, #2
 8005506:	4bae      	ldr	r3, [pc, #696]	; (80057c0 <updateClockState+0x2e8>)
 8005508:	18d3      	adds	r3, r2, r3
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	469f      	mov	pc, r3
				case 1: clockVars.timeToSet->min = (clockVars.timeToSet->min+1) % 60; break;
 800550e:	4bab      	ldr	r3, [pc, #684]	; (80057bc <updateClockState+0x2e4>)
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	785b      	ldrb	r3, [r3, #1]
 8005514:	3301      	adds	r3, #1
 8005516:	213c      	movs	r1, #60	; 0x3c
 8005518:	0018      	movs	r0, r3
 800551a:	f7fa ff6d 	bl	80003f8 <__aeabi_idivmod>
 800551e:	000b      	movs	r3, r1
 8005520:	001a      	movs	r2, r3
 8005522:	4ba6      	ldr	r3, [pc, #664]	; (80057bc <updateClockState+0x2e4>)
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	b2d2      	uxtb	r2, r2
 8005528:	705a      	strb	r2, [r3, #1]
 800552a:	e066      	b.n	80055fa <updateClockState+0x122>
				case 2: clockVars.timeToSet->hr = (clockVars.timeToSet->hr+1) % 24; break;
 800552c:	4ba3      	ldr	r3, [pc, #652]	; (80057bc <updateClockState+0x2e4>)
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	781b      	ldrb	r3, [r3, #0]
 8005532:	3301      	adds	r3, #1
 8005534:	2118      	movs	r1, #24
 8005536:	0018      	movs	r0, r3
 8005538:	f7fa ff5e 	bl	80003f8 <__aeabi_idivmod>
 800553c:	000b      	movs	r3, r1
 800553e:	001a      	movs	r2, r3
 8005540:	4b9e      	ldr	r3, [pc, #632]	; (80057bc <updateClockState+0x2e4>)
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	b2d2      	uxtb	r2, r2
 8005546:	701a      	strb	r2, [r3, #0]
 8005548:	e057      	b.n	80055fa <updateClockState+0x122>
				case 3: clockVars.dateToSet->yr = (clockVars.dateToSet->yr + 1) % 10000; break;		// fit in 4 characters
 800554a:	4b9c      	ldr	r3, [pc, #624]	; (80057bc <updateClockState+0x2e4>)
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	881b      	ldrh	r3, [r3, #0]
 8005550:	3301      	adds	r3, #1
 8005552:	499c      	ldr	r1, [pc, #624]	; (80057c4 <updateClockState+0x2ec>)
 8005554:	0018      	movs	r0, r3
 8005556:	f7fa ff4f 	bl	80003f8 <__aeabi_idivmod>
 800555a:	000b      	movs	r3, r1
 800555c:	001a      	movs	r2, r3
 800555e:	4b97      	ldr	r3, [pc, #604]	; (80057bc <updateClockState+0x2e4>)
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	b292      	uxth	r2, r2
 8005564:	801a      	strh	r2, [r3, #0]
 8005566:	e048      	b.n	80055fa <updateClockState+0x122>
				case 4: clockVars.dateToSet->month = (clockVars.dateToSet->month) % 12 + 1; break;
 8005568:	4b94      	ldr	r3, [pc, #592]	; (80057bc <updateClockState+0x2e4>)
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	789b      	ldrb	r3, [r3, #2]
 800556e:	210c      	movs	r1, #12
 8005570:	0018      	movs	r0, r3
 8005572:	f7fa fe57 	bl	8000224 <__aeabi_uidivmod>
 8005576:	000b      	movs	r3, r1
 8005578:	b2da      	uxtb	r2, r3
 800557a:	4b90      	ldr	r3, [pc, #576]	; (80057bc <updateClockState+0x2e4>)
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	3201      	adds	r2, #1
 8005580:	b2d2      	uxtb	r2, r2
 8005582:	709a      	strb	r2, [r3, #2]
 8005584:	e039      	b.n	80055fa <updateClockState+0x122>
				case 5: clockVars.dateToSet->date = ((clockVars.dateToSet->date) % maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr)) + 1; break;
 8005586:	4b8d      	ldr	r3, [pc, #564]	; (80057bc <updateClockState+0x2e4>)
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	78dc      	ldrb	r4, [r3, #3]
 800558c:	4b8b      	ldr	r3, [pc, #556]	; (80057bc <updateClockState+0x2e4>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	789a      	ldrb	r2, [r3, #2]
 8005592:	4b8a      	ldr	r3, [pc, #552]	; (80057bc <updateClockState+0x2e4>)
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	881b      	ldrh	r3, [r3, #0]
 8005598:	0019      	movs	r1, r3
 800559a:	0010      	movs	r0, r2
 800559c:	f7fe f99c 	bl	80038d8 <maxDaysInMonth>
 80055a0:	0003      	movs	r3, r0
 80055a2:	0019      	movs	r1, r3
 80055a4:	0020      	movs	r0, r4
 80055a6:	f7fa fe3d 	bl	8000224 <__aeabi_uidivmod>
 80055aa:	000b      	movs	r3, r1
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	4b83      	ldr	r3, [pc, #524]	; (80057bc <updateClockState+0x2e4>)
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	3201      	adds	r2, #1
 80055b4:	b2d2      	uxtb	r2, r2
 80055b6:	70da      	strb	r2, [r3, #3]
 80055b8:	e01f      	b.n	80055fa <updateClockState+0x122>
				default: break;
			}
		}
		else {
//			if (brightness < 100) brightness += 10;
			if (brightness == 50) brightness = 10;
 80055ba:	4b83      	ldr	r3, [pc, #524]	; (80057c8 <updateClockState+0x2f0>)
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	b25b      	sxtb	r3, r3
 80055c0:	2b32      	cmp	r3, #50	; 0x32
 80055c2:	d103      	bne.n	80055cc <updateClockState+0xf4>
 80055c4:	4b80      	ldr	r3, [pc, #512]	; (80057c8 <updateClockState+0x2f0>)
 80055c6:	220a      	movs	r2, #10
 80055c8:	701a      	strb	r2, [r3, #0]
 80055ca:	e00b      	b.n	80055e4 <updateClockState+0x10c>
			else if (brightness == 10) brightness = 0;
 80055cc:	4b7e      	ldr	r3, [pc, #504]	; (80057c8 <updateClockState+0x2f0>)
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	b25b      	sxtb	r3, r3
 80055d2:	2b0a      	cmp	r3, #10
 80055d4:	d103      	bne.n	80055de <updateClockState+0x106>
 80055d6:	4b7c      	ldr	r3, [pc, #496]	; (80057c8 <updateClockState+0x2f0>)
 80055d8:	2200      	movs	r2, #0
 80055da:	701a      	strb	r2, [r3, #0]
 80055dc:	e002      	b.n	80055e4 <updateClockState+0x10c>
			else brightness = 50;
 80055de:	4b7a      	ldr	r3, [pc, #488]	; (80057c8 <updateClockState+0x2f0>)
 80055e0:	2232      	movs	r2, #50	; 0x32
 80055e2:	701a      	strb	r2, [r3, #0]
			setDisplayBacklight(brightness, &htim3);
 80055e4:	4b78      	ldr	r3, [pc, #480]	; (80057c8 <updateClockState+0x2f0>)
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	b25b      	sxtb	r3, r3
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	4a77      	ldr	r2, [pc, #476]	; (80057cc <updateClockState+0x2f4>)
 80055ee:	0011      	movs	r1, r2
 80055f0:	0018      	movs	r0, r3
 80055f2:	f7ff fd1b 	bl	800502c <setDisplayBacklight>
 80055f6:	e000      	b.n	80055fa <updateClockState+0x122>
				default: break;
 80055f8:	46c0      	nop			; (mov r8, r8)
//			sleepMode();
		}
	}
	// change fields down, do nothing if not setting clock
	if (buttons.is3Pressed) {
 80055fa:	4b6e      	ldr	r3, [pc, #440]	; (80057b4 <updateClockState+0x2dc>)
 80055fc:	789b      	ldrb	r3, [r3, #2]
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d100      	bne.n	8005606 <updateClockState+0x12e>
 8005604:	e078      	b.n	80056f8 <updateClockState+0x220>
		updateFace.clock = 1;
 8005606:	4b6c      	ldr	r3, [pc, #432]	; (80057b8 <updateClockState+0x2e0>)
 8005608:	2201      	movs	r2, #1
 800560a:	701a      	strb	r2, [r3, #0]
		if (clockVars.isBeingSet) {
 800560c:	4b6b      	ldr	r3, [pc, #428]	; (80057bc <updateClockState+0x2e4>)
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d062      	beq.n	80056da <updateClockState+0x202>
			switch (clockVars.fieldBeingSet) {
 8005614:	4b69      	ldr	r3, [pc, #420]	; (80057bc <updateClockState+0x2e4>)
 8005616:	785b      	ldrb	r3, [r3, #1]
 8005618:	2b05      	cmp	r3, #5
 800561a:	d900      	bls.n	800561e <updateClockState+0x146>
 800561c:	e069      	b.n	80056f2 <updateClockState+0x21a>
 800561e:	009a      	lsls	r2, r3, #2
 8005620:	4b6b      	ldr	r3, [pc, #428]	; (80057d0 <updateClockState+0x2f8>)
 8005622:	18d3      	adds	r3, r2, r3
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	469f      	mov	pc, r3
				case 1:
					if (clockVars.timeToSet->min == 0) clockVars.timeToSet->min = 59;
 8005628:	4b64      	ldr	r3, [pc, #400]	; (80057bc <updateClockState+0x2e4>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	785b      	ldrb	r3, [r3, #1]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d104      	bne.n	800563c <updateClockState+0x164>
 8005632:	4b62      	ldr	r3, [pc, #392]	; (80057bc <updateClockState+0x2e4>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	223b      	movs	r2, #59	; 0x3b
 8005638:	705a      	strb	r2, [r3, #1]
					else clockVars.timeToSet->min--;
					break;
 800563a:	e05d      	b.n	80056f8 <updateClockState+0x220>
					else clockVars.timeToSet->min--;
 800563c:	4b5f      	ldr	r3, [pc, #380]	; (80057bc <updateClockState+0x2e4>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	785a      	ldrb	r2, [r3, #1]
 8005642:	3a01      	subs	r2, #1
 8005644:	b2d2      	uxtb	r2, r2
 8005646:	705a      	strb	r2, [r3, #1]
					break;
 8005648:	e056      	b.n	80056f8 <updateClockState+0x220>
				case 2:
					if (clockVars.timeToSet->hr == 0) clockVars.timeToSet->hr = 23;
 800564a:	4b5c      	ldr	r3, [pc, #368]	; (80057bc <updateClockState+0x2e4>)
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d104      	bne.n	800565e <updateClockState+0x186>
 8005654:	4b59      	ldr	r3, [pc, #356]	; (80057bc <updateClockState+0x2e4>)
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	2217      	movs	r2, #23
 800565a:	701a      	strb	r2, [r3, #0]
					else clockVars.timeToSet->hr--;
					break;
 800565c:	e04c      	b.n	80056f8 <updateClockState+0x220>
					else clockVars.timeToSet->hr--;
 800565e:	4b57      	ldr	r3, [pc, #348]	; (80057bc <updateClockState+0x2e4>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	781a      	ldrb	r2, [r3, #0]
 8005664:	3a01      	subs	r2, #1
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	701a      	strb	r2, [r3, #0]
					break;
 800566a:	e045      	b.n	80056f8 <updateClockState+0x220>
				case 3: if (clockVars.dateToSet->yr != 0) clockVars.dateToSet->yr--; break;		// limit to positive numbers. no wrap-around
 800566c:	4b53      	ldr	r3, [pc, #332]	; (80057bc <updateClockState+0x2e4>)
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	881b      	ldrh	r3, [r3, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d03f      	beq.n	80056f6 <updateClockState+0x21e>
 8005676:	4b51      	ldr	r3, [pc, #324]	; (80057bc <updateClockState+0x2e4>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	881a      	ldrh	r2, [r3, #0]
 800567c:	3a01      	subs	r2, #1
 800567e:	b292      	uxth	r2, r2
 8005680:	801a      	strh	r2, [r3, #0]
 8005682:	e038      	b.n	80056f6 <updateClockState+0x21e>
				case 4: //clockVars.dateToSet->month = clockVars.dateToSet->month == 1 ? 12 : clockVars.dateToSet->month-1; break;
					if (clockVars.dateToSet->month == 1) clockVars.dateToSet->month = 12;
 8005684:	4b4d      	ldr	r3, [pc, #308]	; (80057bc <updateClockState+0x2e4>)
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	789b      	ldrb	r3, [r3, #2]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d104      	bne.n	8005698 <updateClockState+0x1c0>
 800568e:	4b4b      	ldr	r3, [pc, #300]	; (80057bc <updateClockState+0x2e4>)
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	220c      	movs	r2, #12
 8005694:	709a      	strb	r2, [r3, #2]
					else clockVars.dateToSet->month--;
					break;
 8005696:	e02f      	b.n	80056f8 <updateClockState+0x220>
					else clockVars.dateToSet->month--;
 8005698:	4b48      	ldr	r3, [pc, #288]	; (80057bc <updateClockState+0x2e4>)
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	789a      	ldrb	r2, [r3, #2]
 800569e:	3a01      	subs	r2, #1
 80056a0:	b2d2      	uxtb	r2, r2
 80056a2:	709a      	strb	r2, [r3, #2]
					break;
 80056a4:	e028      	b.n	80056f8 <updateClockState+0x220>
				case 5:
					if (clockVars.dateToSet->date == 1) clockVars.dateToSet->date = maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr);
 80056a6:	4b45      	ldr	r3, [pc, #276]	; (80057bc <updateClockState+0x2e4>)
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	78db      	ldrb	r3, [r3, #3]
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d10d      	bne.n	80056cc <updateClockState+0x1f4>
 80056b0:	4b42      	ldr	r3, [pc, #264]	; (80057bc <updateClockState+0x2e4>)
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	789a      	ldrb	r2, [r3, #2]
 80056b6:	4b41      	ldr	r3, [pc, #260]	; (80057bc <updateClockState+0x2e4>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	8819      	ldrh	r1, [r3, #0]
 80056bc:	4b3f      	ldr	r3, [pc, #252]	; (80057bc <updateClockState+0x2e4>)
 80056be:	685c      	ldr	r4, [r3, #4]
 80056c0:	0010      	movs	r0, r2
 80056c2:	f7fe f909 	bl	80038d8 <maxDaysInMonth>
 80056c6:	0003      	movs	r3, r0
 80056c8:	70e3      	strb	r3, [r4, #3]
					else clockVars.dateToSet->date--;
					break;
 80056ca:	e015      	b.n	80056f8 <updateClockState+0x220>
					else clockVars.dateToSet->date--;
 80056cc:	4b3b      	ldr	r3, [pc, #236]	; (80057bc <updateClockState+0x2e4>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	78da      	ldrb	r2, [r3, #3]
 80056d2:	3a01      	subs	r2, #1
 80056d4:	b2d2      	uxtb	r2, r2
 80056d6:	70da      	strb	r2, [r3, #3]
					break;
 80056d8:	e00e      	b.n	80056f8 <updateClockState+0x220>
			}
		}
		else {
//			if (brightness > 0) brightness -= 10;
//			setDisplayBacklight(brightness, &htim3);
			stopMode();
 80056da:	f7fe f967 	bl	80039ac <stopMode>
			setDisplayBacklight(brightness, &htim3);
 80056de:	4b3a      	ldr	r3, [pc, #232]	; (80057c8 <updateClockState+0x2f0>)
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	b25b      	sxtb	r3, r3
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	4a39      	ldr	r2, [pc, #228]	; (80057cc <updateClockState+0x2f4>)
 80056e8:	0011      	movs	r1, r2
 80056ea:	0018      	movs	r0, r3
 80056ec:	f7ff fc9e 	bl	800502c <setDisplayBacklight>
 80056f0:	e002      	b.n	80056f8 <updateClockState+0x220>
				default: break;
 80056f2:	46c0      	nop			; (mov r8, r8)
 80056f4:	e000      	b.n	80056f8 <updateClockState+0x220>
				case 3: if (clockVars.dateToSet->yr != 0) clockVars.dateToSet->yr--; break;		// limit to positive numbers. no wrap-around
 80056f6:	46c0      	nop			; (mov r8, r8)
		}
	}
	// switches between setting mode and default mode. changes between different clock fields
	if (buttons.is4Pressed) {
 80056f8:	4b2e      	ldr	r3, [pc, #184]	; (80057b4 <updateClockState+0x2dc>)
 80056fa:	78db      	ldrb	r3, [r3, #3]
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d054      	beq.n	80057ac <updateClockState+0x2d4>
		updateFace.clock = 1;
 8005702:	4b2d      	ldr	r3, [pc, #180]	; (80057b8 <updateClockState+0x2e0>)
 8005704:	2201      	movs	r2, #1
 8005706:	701a      	strb	r2, [r3, #0]
		clockVars.fieldBeingSet = (clockVars.fieldBeingSet + 1) % (NUM_CLOCKFIELDS + 1);
 8005708:	4b2c      	ldr	r3, [pc, #176]	; (80057bc <updateClockState+0x2e4>)
 800570a:	785b      	ldrb	r3, [r3, #1]
 800570c:	3301      	adds	r3, #1
 800570e:	2106      	movs	r1, #6
 8005710:	0018      	movs	r0, r3
 8005712:	f7fa fe71 	bl	80003f8 <__aeabi_idivmod>
 8005716:	000b      	movs	r3, r1
 8005718:	b2da      	uxtb	r2, r3
 800571a:	4b28      	ldr	r3, [pc, #160]	; (80057bc <updateClockState+0x2e4>)
 800571c:	705a      	strb	r2, [r3, #1]
		if (clockVars.fieldBeingSet != 0) {
 800571e:	4b27      	ldr	r3, [pc, #156]	; (80057bc <updateClockState+0x2e4>)
 8005720:	785b      	ldrb	r3, [r3, #1]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d033      	beq.n	800578e <updateClockState+0x2b6>
			clockVars.isBeingSet = 1;
 8005726:	4b25      	ldr	r3, [pc, #148]	; (80057bc <updateClockState+0x2e4>)
 8005728:	2201      	movs	r2, #1
 800572a:	701a      	strb	r2, [r3, #0]

			// should pull current time when first entering setting mode
			if (clockVars.fieldBeingSet == 1) {
 800572c:	4b23      	ldr	r3, [pc, #140]	; (80057bc <updateClockState+0x2e4>)
 800572e:	785b      	ldrb	r3, [r3, #1]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d10e      	bne.n	8005752 <updateClockState+0x27a>
				getDateTime(clockVars.dateToSet, clockVars.timeToSet, hrtc);
 8005734:	4b21      	ldr	r3, [pc, #132]	; (80057bc <updateClockState+0x2e4>)
 8005736:	6858      	ldr	r0, [r3, #4]
 8005738:	4b20      	ldr	r3, [pc, #128]	; (80057bc <updateClockState+0x2e4>)
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	0019      	movs	r1, r3
 8005740:	f7fd ff88 	bl	8003654 <getDateTime>
				HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_B);
 8005744:	2380      	movs	r3, #128	; 0x80
 8005746:	009a      	lsls	r2, r3, #2
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	0011      	movs	r1, r2
 800574c:	0018      	movs	r0, r3
 800574e:	f004 f9fd 	bl	8009b4c <HAL_RTC_DeactivateAlarm>
			}

			if (clockVars.dateToSet->date > maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr)) {
 8005752:	4b1a      	ldr	r3, [pc, #104]	; (80057bc <updateClockState+0x2e4>)
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	78dc      	ldrb	r4, [r3, #3]
 8005758:	4b18      	ldr	r3, [pc, #96]	; (80057bc <updateClockState+0x2e4>)
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	789a      	ldrb	r2, [r3, #2]
 800575e:	4b17      	ldr	r3, [pc, #92]	; (80057bc <updateClockState+0x2e4>)
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	881b      	ldrh	r3, [r3, #0]
 8005764:	0019      	movs	r1, r3
 8005766:	0010      	movs	r0, r2
 8005768:	f7fe f8b6 	bl	80038d8 <maxDaysInMonth>
 800576c:	0003      	movs	r3, r0
 800576e:	429c      	cmp	r4, r3
 8005770:	d91c      	bls.n	80057ac <updateClockState+0x2d4>
				clockVars.dateToSet->date = maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr);
 8005772:	4b12      	ldr	r3, [pc, #72]	; (80057bc <updateClockState+0x2e4>)
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	789a      	ldrb	r2, [r3, #2]
 8005778:	4b10      	ldr	r3, [pc, #64]	; (80057bc <updateClockState+0x2e4>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	8819      	ldrh	r1, [r3, #0]
 800577e:	4b0f      	ldr	r3, [pc, #60]	; (80057bc <updateClockState+0x2e4>)
 8005780:	685c      	ldr	r4, [r3, #4]
 8005782:	0010      	movs	r0, r2
 8005784:	f7fe f8a8 	bl	80038d8 <maxDaysInMonth>
 8005788:	0003      	movs	r3, r0
 800578a:	70e3      	strb	r3, [r4, #3]
			// second set to 0, weekday ignored
			setDateTime(clockVars.dateToSet, clockVars.timeToSet, hrtc);
			setClockAlarm(hrtc);
		}
	}
}
 800578c:	e00e      	b.n	80057ac <updateClockState+0x2d4>
			clockVars.isBeingSet = 0;
 800578e:	4b0b      	ldr	r3, [pc, #44]	; (80057bc <updateClockState+0x2e4>)
 8005790:	2200      	movs	r2, #0
 8005792:	701a      	strb	r2, [r3, #0]
			setDateTime(clockVars.dateToSet, clockVars.timeToSet, hrtc);
 8005794:	4b09      	ldr	r3, [pc, #36]	; (80057bc <updateClockState+0x2e4>)
 8005796:	6858      	ldr	r0, [r3, #4]
 8005798:	4b08      	ldr	r3, [pc, #32]	; (80057bc <updateClockState+0x2e4>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	0019      	movs	r1, r3
 80057a0:	f7fd fd18 	bl	80031d4 <setDateTime>
			setClockAlarm(hrtc);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	0018      	movs	r0, r3
 80057a8:	f7fd fd80 	bl	80032ac <setClockAlarm>
}
 80057ac:	46c0      	nop			; (mov r8, r8)
 80057ae:	46bd      	mov	sp, r7
 80057b0:	b003      	add	sp, #12
 80057b2:	bd90      	pop	{r4, r7, pc}
 80057b4:	20000580 	.word	0x20000580
 80057b8:	20000534 	.word	0x20000534
 80057bc:	20000118 	.word	0x20000118
 80057c0:	0800ce78 	.word	0x0800ce78
 80057c4:	00002710 	.word	0x00002710
 80057c8:	20000069 	.word	0x20000069
 80057cc:	200005e4 	.word	0x200005e4
 80057d0:	0800ce90 	.word	0x0800ce90

080057d4 <updateTimerState>:
 *   button 2 changes value up
 *   button 3 changes value down
 *   button 4 changes field being set. changes between sec, min, hr. returns to default mode after
 *     cycling through fields once.
 */
void updateTimerState(TIM_HandleTypeDef *timerStopwatchTim, TIM_HandleTypeDef *motorTim) {
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
	// check which button is pressed -> perform action
	if (buttons.is2Pressed) {
 80057de:	4b93      	ldr	r3, [pc, #588]	; (8005a2c <updateTimerState+0x258>)
 80057e0:	785b      	ldrb	r3, [r3, #1]
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d057      	beq.n	8005898 <updateTimerState+0xc4>
		updateFace.timer = 1;
 80057e8:	4b91      	ldr	r3, [pc, #580]	; (8005a30 <updateTimerState+0x25c>)
 80057ea:	2201      	movs	r2, #1
 80057ec:	705a      	strb	r2, [r3, #1]
		if (timerVars.isBeingSet) {
 80057ee:	4b91      	ldr	r3, [pc, #580]	; (8005a34 <updateTimerState+0x260>)
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d035      	beq.n	8005862 <updateTimerState+0x8e>
			// set field up
			switch (timerVars.fieldBeingSet) {
 80057f6:	4b8f      	ldr	r3, [pc, #572]	; (8005a34 <updateTimerState+0x260>)
 80057f8:	785b      	ldrb	r3, [r3, #1]
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d013      	beq.n	8005826 <updateTimerState+0x52>
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d020      	beq.n	8005844 <updateTimerState+0x70>
 8005802:	2b01      	cmp	r3, #1
 8005804:	d000      	beq.n	8005808 <updateTimerState+0x34>
				case 1: timerVars.timeToSet->sec = (timerVars.timeToSet->sec+1) % 60; break;
				case 2: timerVars.timeToSet->min = (timerVars.timeToSet->min+1) % 60; break;
				case 3: timerVars.timeToSet->hr = (timerVars.timeToSet->hr+1) % 100; break;
				default: break;
 8005806:	e10d      	b.n	8005a24 <updateTimerState+0x250>
				case 1: timerVars.timeToSet->sec = (timerVars.timeToSet->sec+1) % 60; break;
 8005808:	4b8a      	ldr	r3, [pc, #552]	; (8005a34 <updateTimerState+0x260>)
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	789b      	ldrb	r3, [r3, #2]
 800580e:	3301      	adds	r3, #1
 8005810:	213c      	movs	r1, #60	; 0x3c
 8005812:	0018      	movs	r0, r3
 8005814:	f7fa fdf0 	bl	80003f8 <__aeabi_idivmod>
 8005818:	000b      	movs	r3, r1
 800581a:	001a      	movs	r2, r3
 800581c:	4b85      	ldr	r3, [pc, #532]	; (8005a34 <updateTimerState+0x260>)
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	b2d2      	uxtb	r2, r2
 8005822:	709a      	strb	r2, [r3, #2]
 8005824:	e0fe      	b.n	8005a24 <updateTimerState+0x250>
				case 2: timerVars.timeToSet->min = (timerVars.timeToSet->min+1) % 60; break;
 8005826:	4b83      	ldr	r3, [pc, #524]	; (8005a34 <updateTimerState+0x260>)
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	785b      	ldrb	r3, [r3, #1]
 800582c:	3301      	adds	r3, #1
 800582e:	213c      	movs	r1, #60	; 0x3c
 8005830:	0018      	movs	r0, r3
 8005832:	f7fa fde1 	bl	80003f8 <__aeabi_idivmod>
 8005836:	000b      	movs	r3, r1
 8005838:	001a      	movs	r2, r3
 800583a:	4b7e      	ldr	r3, [pc, #504]	; (8005a34 <updateTimerState+0x260>)
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	b2d2      	uxtb	r2, r2
 8005840:	705a      	strb	r2, [r3, #1]
 8005842:	e0ef      	b.n	8005a24 <updateTimerState+0x250>
				case 3: timerVars.timeToSet->hr = (timerVars.timeToSet->hr+1) % 100; break;
 8005844:	4b7b      	ldr	r3, [pc, #492]	; (8005a34 <updateTimerState+0x260>)
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	3301      	adds	r3, #1
 800584c:	2164      	movs	r1, #100	; 0x64
 800584e:	0018      	movs	r0, r3
 8005850:	f7fa fdd2 	bl	80003f8 <__aeabi_idivmod>
 8005854:	000b      	movs	r3, r1
 8005856:	001a      	movs	r2, r3
 8005858:	4b76      	ldr	r3, [pc, #472]	; (8005a34 <updateTimerState+0x260>)
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	b2d2      	uxtb	r2, r2
 800585e:	701a      	strb	r2, [r3, #0]
 8005860:	e0e0      	b.n	8005a24 <updateTimerState+0x250>
			}
		}
		else if (timerVars.isSet && isTimerRunning == 0 && timerCounter != 0) {
 8005862:	4b74      	ldr	r3, [pc, #464]	; (8005a34 <updateTimerState+0x260>)
 8005864:	789b      	ldrb	r3, [r3, #2]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d100      	bne.n	800586c <updateTimerState+0x98>
 800586a:	e0db      	b.n	8005a24 <updateTimerState+0x250>
 800586c:	4b72      	ldr	r3, [pc, #456]	; (8005a38 <updateTimerState+0x264>)
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b00      	cmp	r3, #0
 8005874:	d000      	beq.n	8005878 <updateTimerState+0xa4>
 8005876:	e0d5      	b.n	8005a24 <updateTimerState+0x250>
 8005878:	4b70      	ldr	r3, [pc, #448]	; (8005a3c <updateTimerState+0x268>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d100      	bne.n	8005882 <updateTimerState+0xae>
 8005880:	e0d0      	b.n	8005a24 <updateTimerState+0x250>
			// start timer
			runTimer(timerStopwatchTim);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	0018      	movs	r0, r3
 8005886:	f7ff fa4d 	bl	8004d24 <runTimer>
			isTimerRunning = 1;
 800588a:	4b6b      	ldr	r3, [pc, #428]	; (8005a38 <updateTimerState+0x264>)
 800588c:	2201      	movs	r2, #1
 800588e:	701a      	strb	r2, [r3, #0]
			isTimerPaused = 0;
 8005890:	4b6b      	ldr	r3, [pc, #428]	; (8005a40 <updateTimerState+0x26c>)
 8005892:	2200      	movs	r2, #0
 8005894:	701a      	strb	r2, [r3, #0]
				timerVars.isBeingSet = 0;
				timerVars.isSet = 0;
			}
		}
	}
}
 8005896:	e0c5      	b.n	8005a24 <updateTimerState+0x250>
	else if (buttons.is3Pressed) {
 8005898:	4b64      	ldr	r3, [pc, #400]	; (8005a2c <updateTimerState+0x258>)
 800589a:	789b      	ldrb	r3, [r3, #2]
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d05d      	beq.n	800595e <updateTimerState+0x18a>
		updateFace.timer = 1;
 80058a2:	4b63      	ldr	r3, [pc, #396]	; (8005a30 <updateTimerState+0x25c>)
 80058a4:	2201      	movs	r2, #1
 80058a6:	705a      	strb	r2, [r3, #1]
		if (timerVars.isBeingSet) {
 80058a8:	4b62      	ldr	r3, [pc, #392]	; (8005a34 <updateTimerState+0x260>)
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d03b      	beq.n	8005928 <updateTimerState+0x154>
			switch (timerVars.fieldBeingSet) {
 80058b0:	4b60      	ldr	r3, [pc, #384]	; (8005a34 <updateTimerState+0x260>)
 80058b2:	785b      	ldrb	r3, [r3, #1]
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d015      	beq.n	80058e4 <updateTimerState+0x110>
 80058b8:	2b03      	cmp	r3, #3
 80058ba:	d024      	beq.n	8005906 <updateTimerState+0x132>
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d000      	beq.n	80058c2 <updateTimerState+0xee>
				default: break;
 80058c0:	e0b0      	b.n	8005a24 <updateTimerState+0x250>
					if (timerVars.timeToSet->sec == 0) timerVars.timeToSet->sec = 59;
 80058c2:	4b5c      	ldr	r3, [pc, #368]	; (8005a34 <updateTimerState+0x260>)
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	789b      	ldrb	r3, [r3, #2]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d104      	bne.n	80058d6 <updateTimerState+0x102>
 80058cc:	4b59      	ldr	r3, [pc, #356]	; (8005a34 <updateTimerState+0x260>)
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	223b      	movs	r2, #59	; 0x3b
 80058d2:	709a      	strb	r2, [r3, #2]
					break;
 80058d4:	e0a6      	b.n	8005a24 <updateTimerState+0x250>
					else timerVars.timeToSet->sec--;
 80058d6:	4b57      	ldr	r3, [pc, #348]	; (8005a34 <updateTimerState+0x260>)
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	789a      	ldrb	r2, [r3, #2]
 80058dc:	3a01      	subs	r2, #1
 80058de:	b2d2      	uxtb	r2, r2
 80058e0:	709a      	strb	r2, [r3, #2]
					break;
 80058e2:	e09f      	b.n	8005a24 <updateTimerState+0x250>
					if (timerVars.timeToSet->min == 0) timerVars.timeToSet->min = 59;
 80058e4:	4b53      	ldr	r3, [pc, #332]	; (8005a34 <updateTimerState+0x260>)
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	785b      	ldrb	r3, [r3, #1]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d104      	bne.n	80058f8 <updateTimerState+0x124>
 80058ee:	4b51      	ldr	r3, [pc, #324]	; (8005a34 <updateTimerState+0x260>)
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	223b      	movs	r2, #59	; 0x3b
 80058f4:	705a      	strb	r2, [r3, #1]
					break;
 80058f6:	e095      	b.n	8005a24 <updateTimerState+0x250>
					else timerVars.timeToSet->min--;
 80058f8:	4b4e      	ldr	r3, [pc, #312]	; (8005a34 <updateTimerState+0x260>)
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	785a      	ldrb	r2, [r3, #1]
 80058fe:	3a01      	subs	r2, #1
 8005900:	b2d2      	uxtb	r2, r2
 8005902:	705a      	strb	r2, [r3, #1]
					break;
 8005904:	e08e      	b.n	8005a24 <updateTimerState+0x250>
					if (timerVars.timeToSet->hr == 0) timerVars.timeToSet->hr = 99;		// no limit on hour, since we're not using day
 8005906:	4b4b      	ldr	r3, [pc, #300]	; (8005a34 <updateTimerState+0x260>)
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d104      	bne.n	800591a <updateTimerState+0x146>
 8005910:	4b48      	ldr	r3, [pc, #288]	; (8005a34 <updateTimerState+0x260>)
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	2263      	movs	r2, #99	; 0x63
 8005916:	701a      	strb	r2, [r3, #0]
					break;
 8005918:	e084      	b.n	8005a24 <updateTimerState+0x250>
					else timerVars.timeToSet->hr--;
 800591a:	4b46      	ldr	r3, [pc, #280]	; (8005a34 <updateTimerState+0x260>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	781a      	ldrb	r2, [r3, #0]
 8005920:	3a01      	subs	r2, #1
 8005922:	b2d2      	uxtb	r2, r2
 8005924:	701a      	strb	r2, [r3, #0]
					break;
 8005926:	e07d      	b.n	8005a24 <updateTimerState+0x250>
		else if (timerVars.isSet && isTimerRunning && timerCounter != 0) {
 8005928:	4b42      	ldr	r3, [pc, #264]	; (8005a34 <updateTimerState+0x260>)
 800592a:	789b      	ldrb	r3, [r3, #2]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d100      	bne.n	8005932 <updateTimerState+0x15e>
 8005930:	e078      	b.n	8005a24 <updateTimerState+0x250>
 8005932:	4b41      	ldr	r3, [pc, #260]	; (8005a38 <updateTimerState+0x264>)
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b00      	cmp	r3, #0
 800593a:	d100      	bne.n	800593e <updateTimerState+0x16a>
 800593c:	e072      	b.n	8005a24 <updateTimerState+0x250>
 800593e:	4b3f      	ldr	r3, [pc, #252]	; (8005a3c <updateTimerState+0x268>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d100      	bne.n	8005948 <updateTimerState+0x174>
 8005946:	e06d      	b.n	8005a24 <updateTimerState+0x250>
			pauseTimer(timerStopwatchTim);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	0018      	movs	r0, r3
 800594c:	f7ff fa48 	bl	8004de0 <pauseTimer>
			isTimerRunning = 0;
 8005950:	4b39      	ldr	r3, [pc, #228]	; (8005a38 <updateTimerState+0x264>)
 8005952:	2200      	movs	r2, #0
 8005954:	701a      	strb	r2, [r3, #0]
			isTimerPaused = 1;
 8005956:	4b3a      	ldr	r3, [pc, #232]	; (8005a40 <updateTimerState+0x26c>)
 8005958:	2201      	movs	r2, #1
 800595a:	701a      	strb	r2, [r3, #0]
}
 800595c:	e062      	b.n	8005a24 <updateTimerState+0x250>
	else if (buttons.is4Pressed) {
 800595e:	4b33      	ldr	r3, [pc, #204]	; (8005a2c <updateTimerState+0x258>)
 8005960:	78db      	ldrb	r3, [r3, #3]
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b00      	cmp	r3, #0
 8005966:	d05d      	beq.n	8005a24 <updateTimerState+0x250>
		updateFace.timer = 1;
 8005968:	4b31      	ldr	r3, [pc, #196]	; (8005a30 <updateTimerState+0x25c>)
 800596a:	2201      	movs	r2, #1
 800596c:	705a      	strb	r2, [r3, #1]
		if (timerVars.isSet) {
 800596e:	4b31      	ldr	r3, [pc, #196]	; (8005a34 <updateTimerState+0x260>)
 8005970:	789b      	ldrb	r3, [r3, #2]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00d      	beq.n	8005992 <updateTimerState+0x1be>
			stopTimer(timerStopwatchTim);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	0018      	movs	r0, r3
 800597a:	f7ff fa47 	bl	8004e0c <stopTimer>
			timerVars.isSet = 0;
 800597e:	4b2d      	ldr	r3, [pc, #180]	; (8005a34 <updateTimerState+0x260>)
 8005980:	2200      	movs	r2, #0
 8005982:	709a      	strb	r2, [r3, #2]
			isTimerRunning = 0;
 8005984:	4b2c      	ldr	r3, [pc, #176]	; (8005a38 <updateTimerState+0x264>)
 8005986:	2200      	movs	r2, #0
 8005988:	701a      	strb	r2, [r3, #0]
			isTimerPaused = 0;
 800598a:	4b2d      	ldr	r3, [pc, #180]	; (8005a40 <updateTimerState+0x26c>)
 800598c:	2200      	movs	r2, #0
 800598e:	701a      	strb	r2, [r3, #0]
}
 8005990:	e048      	b.n	8005a24 <updateTimerState+0x250>
			timerVars.fieldBeingSet = (timerVars.fieldBeingSet + 1) % (NUM_TIMERFIELDS + 1);
 8005992:	4b28      	ldr	r3, [pc, #160]	; (8005a34 <updateTimerState+0x260>)
 8005994:	785b      	ldrb	r3, [r3, #1]
 8005996:	3301      	adds	r3, #1
 8005998:	4a2a      	ldr	r2, [pc, #168]	; (8005a44 <updateTimerState+0x270>)
 800599a:	4013      	ands	r3, r2
 800599c:	d504      	bpl.n	80059a8 <updateTimerState+0x1d4>
 800599e:	3b01      	subs	r3, #1
 80059a0:	2204      	movs	r2, #4
 80059a2:	4252      	negs	r2, r2
 80059a4:	4313      	orrs	r3, r2
 80059a6:	3301      	adds	r3, #1
 80059a8:	b2da      	uxtb	r2, r3
 80059aa:	4b22      	ldr	r3, [pc, #136]	; (8005a34 <updateTimerState+0x260>)
 80059ac:	705a      	strb	r2, [r3, #1]
			if (timerVars.fieldBeingSet != 0) {
 80059ae:	4b21      	ldr	r3, [pc, #132]	; (8005a34 <updateTimerState+0x260>)
 80059b0:	785b      	ldrb	r3, [r3, #1]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d016      	beq.n	80059e4 <updateTimerState+0x210>
				timerVars.isBeingSet = 1;
 80059b6:	4b1f      	ldr	r3, [pc, #124]	; (8005a34 <updateTimerState+0x260>)
 80059b8:	2201      	movs	r2, #1
 80059ba:	701a      	strb	r2, [r3, #0]
				timerVars.isSet = 0;
 80059bc:	4b1d      	ldr	r3, [pc, #116]	; (8005a34 <updateTimerState+0x260>)
 80059be:	2200      	movs	r2, #0
 80059c0:	709a      	strb	r2, [r3, #2]
				if (timerVars.fieldBeingSet == 1) {
 80059c2:	4b1c      	ldr	r3, [pc, #112]	; (8005a34 <updateTimerState+0x260>)
 80059c4:	785b      	ldrb	r3, [r3, #1]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d12c      	bne.n	8005a24 <updateTimerState+0x250>
					timerVars.timeToSet->sec = 0;
 80059ca:	4b1a      	ldr	r3, [pc, #104]	; (8005a34 <updateTimerState+0x260>)
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	709a      	strb	r2, [r3, #2]
					timerVars.timeToSet->min = 0;
 80059d2:	4b18      	ldr	r3, [pc, #96]	; (8005a34 <updateTimerState+0x260>)
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	705a      	strb	r2, [r3, #1]
					timerVars.timeToSet->hr = 0;
 80059da:	4b16      	ldr	r3, [pc, #88]	; (8005a34 <updateTimerState+0x260>)
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	701a      	strb	r2, [r3, #0]
}
 80059e2:	e01f      	b.n	8005a24 <updateTimerState+0x250>
			else if (timeToSeconds(timerVars.timeToSet) != 0) {
 80059e4:	4b13      	ldr	r3, [pc, #76]	; (8005a34 <updateTimerState+0x260>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	0018      	movs	r0, r3
 80059ea:	f7fd fed3 	bl	8003794 <timeToSeconds>
 80059ee:	1e03      	subs	r3, r0, #0
 80059f0:	d011      	beq.n	8005a16 <updateTimerState+0x242>
				timerVars.isBeingSet = 0;
 80059f2:	4b10      	ldr	r3, [pc, #64]	; (8005a34 <updateTimerState+0x260>)
 80059f4:	2200      	movs	r2, #0
 80059f6:	701a      	strb	r2, [r3, #0]
				timerVars.isSet = 1;
 80059f8:	4b0e      	ldr	r3, [pc, #56]	; (8005a34 <updateTimerState+0x260>)
 80059fa:	2201      	movs	r2, #1
 80059fc:	709a      	strb	r2, [r3, #2]
				isTimerDone = 0;
 80059fe:	4b12      	ldr	r3, [pc, #72]	; (8005a48 <updateTimerState+0x274>)
 8005a00:	2200      	movs	r2, #0
 8005a02:	701a      	strb	r2, [r3, #0]
				timerCounter = timeToSeconds(timerVars.timeToSet);
 8005a04:	4b0b      	ldr	r3, [pc, #44]	; (8005a34 <updateTimerState+0x260>)
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	0018      	movs	r0, r3
 8005a0a:	f7fd fec3 	bl	8003794 <timeToSeconds>
 8005a0e:	0002      	movs	r2, r0
 8005a10:	4b0a      	ldr	r3, [pc, #40]	; (8005a3c <updateTimerState+0x268>)
 8005a12:	601a      	str	r2, [r3, #0]
}
 8005a14:	e006      	b.n	8005a24 <updateTimerState+0x250>
				timerVars.isBeingSet = 0;
 8005a16:	4b07      	ldr	r3, [pc, #28]	; (8005a34 <updateTimerState+0x260>)
 8005a18:	2200      	movs	r2, #0
 8005a1a:	701a      	strb	r2, [r3, #0]
				timerVars.isSet = 0;
 8005a1c:	4b05      	ldr	r3, [pc, #20]	; (8005a34 <updateTimerState+0x260>)
 8005a1e:	2200      	movs	r2, #0
 8005a20:	709a      	strb	r2, [r3, #2]
}
 8005a22:	e7ff      	b.n	8005a24 <updateTimerState+0x250>
 8005a24:	46c0      	nop			; (mov r8, r8)
 8005a26:	46bd      	mov	sp, r7
 8005a28:	b002      	add	sp, #8
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	20000580 	.word	0x20000580
 8005a30:	20000534 	.word	0x20000534
 8005a34:	20000124 	.word	0x20000124
 8005a38:	20000584 	.word	0x20000584
 8005a3c:	2000053c 	.word	0x2000053c
 8005a40:	20000586 	.word	0x20000586
 8005a44:	80000003 	.word	0x80000003
 8005a48:	20000540 	.word	0x20000540

08005a4c <updateAlarmState>:
 *   button 2 changes value up
 *   button 3 changes value down
 *   button 4 changes field being set. changes between sec, min, hr. returns to default mode after
 *     cycling through fields once.
 */
void updateAlarmState(RTC_HandleTypeDef *hrtc, TIM_HandleTypeDef *motorTim) {
 8005a4c:	b5b0      	push	{r4, r5, r7, lr}
 8005a4e:	b086      	sub	sp, #24
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
	// check button pressed -> perform action
	if (buttons.is2Pressed && alarmVars.isBeingSet) {
 8005a56:	4b90      	ldr	r3, [pc, #576]	; (8005c98 <updateAlarmState+0x24c>)
 8005a58:	785b      	ldrb	r3, [r3, #1]
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d04f      	beq.n	8005b00 <updateAlarmState+0xb4>
 8005a60:	4b8e      	ldr	r3, [pc, #568]	; (8005c9c <updateAlarmState+0x250>)
 8005a62:	781b      	ldrb	r3, [r3, #0]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d04b      	beq.n	8005b00 <updateAlarmState+0xb4>
		updateFace.alarm = 1;
 8005a68:	4b8d      	ldr	r3, [pc, #564]	; (8005ca0 <updateAlarmState+0x254>)
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	709a      	strb	r2, [r3, #2]

		// change fields up
		switch (alarmVars.fieldBeingSet) {
 8005a6e:	4b8b      	ldr	r3, [pc, #556]	; (8005c9c <updateAlarmState+0x250>)
 8005a70:	785b      	ldrb	r3, [r3, #1]
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d017      	beq.n	8005aa6 <updateAlarmState+0x5a>
 8005a76:	dc02      	bgt.n	8005a7e <updateAlarmState+0x32>
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d005      	beq.n	8005a88 <updateAlarmState+0x3c>
			case 1: alarmVars.alarmToSet->sec = (alarmVars.alarmToSet->sec + 1) % 60; break;
			case 2: alarmVars.alarmToSet->min = (alarmVars.alarmToSet->min + 1) % 60; break;
			case 3: alarmVars.alarmToSet->hr = (alarmVars.alarmToSet->hr + 1) % 24; break;
			case 4: alarmVars.alarmToSet->weekday = (alarmVars.alarmToSet->weekday) % 7 + 1; break;
			default: break;
 8005a7c:	e041      	b.n	8005b02 <updateAlarmState+0xb6>
		switch (alarmVars.fieldBeingSet) {
 8005a7e:	2b03      	cmp	r3, #3
 8005a80:	d020      	beq.n	8005ac4 <updateAlarmState+0x78>
 8005a82:	2b04      	cmp	r3, #4
 8005a84:	d02d      	beq.n	8005ae2 <updateAlarmState+0x96>
			default: break;
 8005a86:	e03c      	b.n	8005b02 <updateAlarmState+0xb6>
			case 1: alarmVars.alarmToSet->sec = (alarmVars.alarmToSet->sec + 1) % 60; break;
 8005a88:	4b84      	ldr	r3, [pc, #528]	; (8005c9c <updateAlarmState+0x250>)
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	789b      	ldrb	r3, [r3, #2]
 8005a8e:	3301      	adds	r3, #1
 8005a90:	213c      	movs	r1, #60	; 0x3c
 8005a92:	0018      	movs	r0, r3
 8005a94:	f7fa fcb0 	bl	80003f8 <__aeabi_idivmod>
 8005a98:	000b      	movs	r3, r1
 8005a9a:	001a      	movs	r2, r3
 8005a9c:	4b7f      	ldr	r3, [pc, #508]	; (8005c9c <updateAlarmState+0x250>)
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	b2d2      	uxtb	r2, r2
 8005aa2:	709a      	strb	r2, [r3, #2]
 8005aa4:	e02d      	b.n	8005b02 <updateAlarmState+0xb6>
			case 2: alarmVars.alarmToSet->min = (alarmVars.alarmToSet->min + 1) % 60; break;
 8005aa6:	4b7d      	ldr	r3, [pc, #500]	; (8005c9c <updateAlarmState+0x250>)
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	785b      	ldrb	r3, [r3, #1]
 8005aac:	3301      	adds	r3, #1
 8005aae:	213c      	movs	r1, #60	; 0x3c
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	f7fa fca1 	bl	80003f8 <__aeabi_idivmod>
 8005ab6:	000b      	movs	r3, r1
 8005ab8:	001a      	movs	r2, r3
 8005aba:	4b78      	ldr	r3, [pc, #480]	; (8005c9c <updateAlarmState+0x250>)
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	b2d2      	uxtb	r2, r2
 8005ac0:	705a      	strb	r2, [r3, #1]
 8005ac2:	e01e      	b.n	8005b02 <updateAlarmState+0xb6>
			case 3: alarmVars.alarmToSet->hr = (alarmVars.alarmToSet->hr + 1) % 24; break;
 8005ac4:	4b75      	ldr	r3, [pc, #468]	; (8005c9c <updateAlarmState+0x250>)
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	3301      	adds	r3, #1
 8005acc:	2118      	movs	r1, #24
 8005ace:	0018      	movs	r0, r3
 8005ad0:	f7fa fc92 	bl	80003f8 <__aeabi_idivmod>
 8005ad4:	000b      	movs	r3, r1
 8005ad6:	001a      	movs	r2, r3
 8005ad8:	4b70      	ldr	r3, [pc, #448]	; (8005c9c <updateAlarmState+0x250>)
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	b2d2      	uxtb	r2, r2
 8005ade:	701a      	strb	r2, [r3, #0]
 8005ae0:	e00f      	b.n	8005b02 <updateAlarmState+0xb6>
			case 4: alarmVars.alarmToSet->weekday = (alarmVars.alarmToSet->weekday) % 7 + 1; break;
 8005ae2:	4b6e      	ldr	r3, [pc, #440]	; (8005c9c <updateAlarmState+0x250>)
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	78db      	ldrb	r3, [r3, #3]
 8005ae8:	2107      	movs	r1, #7
 8005aea:	0018      	movs	r0, r3
 8005aec:	f7fa fb9a 	bl	8000224 <__aeabi_uidivmod>
 8005af0:	000b      	movs	r3, r1
 8005af2:	b2da      	uxtb	r2, r3
 8005af4:	4b69      	ldr	r3, [pc, #420]	; (8005c9c <updateAlarmState+0x250>)
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	3201      	adds	r2, #1
 8005afa:	b2d2      	uxtb	r2, r2
 8005afc:	70da      	strb	r2, [r3, #3]
 8005afe:	e000      	b.n	8005b02 <updateAlarmState+0xb6>
		}
	}
 8005b00:	46c0      	nop			; (mov r8, r8)
	if (buttons.is3Pressed && alarmVars.isBeingSet) {
 8005b02:	4b65      	ldr	r3, [pc, #404]	; (8005c98 <updateAlarmState+0x24c>)
 8005b04:	789b      	ldrb	r3, [r3, #2]
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d057      	beq.n	8005bbc <updateAlarmState+0x170>
 8005b0c:	4b63      	ldr	r3, [pc, #396]	; (8005c9c <updateAlarmState+0x250>)
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d053      	beq.n	8005bbc <updateAlarmState+0x170>
		updateFace.alarm = 1;
 8005b14:	4b62      	ldr	r3, [pc, #392]	; (8005ca0 <updateAlarmState+0x254>)
 8005b16:	2201      	movs	r2, #1
 8005b18:	709a      	strb	r2, [r3, #2]

		// change fields down
		switch (alarmVars.fieldBeingSet) {
 8005b1a:	4b60      	ldr	r3, [pc, #384]	; (8005c9c <updateAlarmState+0x250>)
 8005b1c:	785b      	ldrb	r3, [r3, #1]
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d019      	beq.n	8005b56 <updateAlarmState+0x10a>
 8005b22:	dc02      	bgt.n	8005b2a <updateAlarmState+0xde>
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d005      	beq.n	8005b34 <updateAlarmState+0xe8>
				break;
			case 4:
				if (alarmVars.alarmToSet->weekday == RTC_WEEKDAY_MONDAY) alarmVars.alarmToSet->weekday = RTC_WEEKDAY_SUNDAY;
				else alarmVars.alarmToSet->weekday--;
				break;
			default: break;
 8005b28:	e049      	b.n	8005bbe <updateAlarmState+0x172>
		switch (alarmVars.fieldBeingSet) {
 8005b2a:	2b03      	cmp	r3, #3
 8005b2c:	d024      	beq.n	8005b78 <updateAlarmState+0x12c>
 8005b2e:	2b04      	cmp	r3, #4
 8005b30:	d033      	beq.n	8005b9a <updateAlarmState+0x14e>
			default: break;
 8005b32:	e044      	b.n	8005bbe <updateAlarmState+0x172>
				if (alarmVars.alarmToSet->sec == 0) alarmVars.alarmToSet->sec = 59;
 8005b34:	4b59      	ldr	r3, [pc, #356]	; (8005c9c <updateAlarmState+0x250>)
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	789b      	ldrb	r3, [r3, #2]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d104      	bne.n	8005b48 <updateAlarmState+0xfc>
 8005b3e:	4b57      	ldr	r3, [pc, #348]	; (8005c9c <updateAlarmState+0x250>)
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	223b      	movs	r2, #59	; 0x3b
 8005b44:	709a      	strb	r2, [r3, #2]
				break;
 8005b46:	e03a      	b.n	8005bbe <updateAlarmState+0x172>
				else alarmVars.alarmToSet->sec--;
 8005b48:	4b54      	ldr	r3, [pc, #336]	; (8005c9c <updateAlarmState+0x250>)
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	789a      	ldrb	r2, [r3, #2]
 8005b4e:	3a01      	subs	r2, #1
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	709a      	strb	r2, [r3, #2]
				break;
 8005b54:	e033      	b.n	8005bbe <updateAlarmState+0x172>
				if (alarmVars.alarmToSet->min == 0) alarmVars.alarmToSet->min = 59;
 8005b56:	4b51      	ldr	r3, [pc, #324]	; (8005c9c <updateAlarmState+0x250>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	785b      	ldrb	r3, [r3, #1]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d104      	bne.n	8005b6a <updateAlarmState+0x11e>
 8005b60:	4b4e      	ldr	r3, [pc, #312]	; (8005c9c <updateAlarmState+0x250>)
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	223b      	movs	r2, #59	; 0x3b
 8005b66:	705a      	strb	r2, [r3, #1]
				break;
 8005b68:	e029      	b.n	8005bbe <updateAlarmState+0x172>
				else alarmVars.alarmToSet->min--;
 8005b6a:	4b4c      	ldr	r3, [pc, #304]	; (8005c9c <updateAlarmState+0x250>)
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	785a      	ldrb	r2, [r3, #1]
 8005b70:	3a01      	subs	r2, #1
 8005b72:	b2d2      	uxtb	r2, r2
 8005b74:	705a      	strb	r2, [r3, #1]
				break;
 8005b76:	e022      	b.n	8005bbe <updateAlarmState+0x172>
				if (alarmVars.alarmToSet->hr == 0) alarmVars.alarmToSet->hr = 23;
 8005b78:	4b48      	ldr	r3, [pc, #288]	; (8005c9c <updateAlarmState+0x250>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d104      	bne.n	8005b8c <updateAlarmState+0x140>
 8005b82:	4b46      	ldr	r3, [pc, #280]	; (8005c9c <updateAlarmState+0x250>)
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	2217      	movs	r2, #23
 8005b88:	701a      	strb	r2, [r3, #0]
				break;
 8005b8a:	e018      	b.n	8005bbe <updateAlarmState+0x172>
				else alarmVars.alarmToSet->hr--;
 8005b8c:	4b43      	ldr	r3, [pc, #268]	; (8005c9c <updateAlarmState+0x250>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	781a      	ldrb	r2, [r3, #0]
 8005b92:	3a01      	subs	r2, #1
 8005b94:	b2d2      	uxtb	r2, r2
 8005b96:	701a      	strb	r2, [r3, #0]
				break;
 8005b98:	e011      	b.n	8005bbe <updateAlarmState+0x172>
				if (alarmVars.alarmToSet->weekday == RTC_WEEKDAY_MONDAY) alarmVars.alarmToSet->weekday = RTC_WEEKDAY_SUNDAY;
 8005b9a:	4b40      	ldr	r3, [pc, #256]	; (8005c9c <updateAlarmState+0x250>)
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	78db      	ldrb	r3, [r3, #3]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d104      	bne.n	8005bae <updateAlarmState+0x162>
 8005ba4:	4b3d      	ldr	r3, [pc, #244]	; (8005c9c <updateAlarmState+0x250>)
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	2207      	movs	r2, #7
 8005baa:	70da      	strb	r2, [r3, #3]
				break;
 8005bac:	e007      	b.n	8005bbe <updateAlarmState+0x172>
				else alarmVars.alarmToSet->weekday--;
 8005bae:	4b3b      	ldr	r3, [pc, #236]	; (8005c9c <updateAlarmState+0x250>)
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	78da      	ldrb	r2, [r3, #3]
 8005bb4:	3a01      	subs	r2, #1
 8005bb6:	b2d2      	uxtb	r2, r2
 8005bb8:	70da      	strb	r2, [r3, #3]
				break;
 8005bba:	e000      	b.n	8005bbe <updateAlarmState+0x172>
		}
	}
 8005bbc:	46c0      	nop			; (mov r8, r8)
	if (buttons.is4Pressed) {
 8005bbe:	4b36      	ldr	r3, [pc, #216]	; (8005c98 <updateAlarmState+0x24c>)
 8005bc0:	78db      	ldrb	r3, [r3, #3]
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d062      	beq.n	8005c8e <updateAlarmState+0x242>
		updateFace.alarm = 1;
 8005bc8:	4b35      	ldr	r3, [pc, #212]	; (8005ca0 <updateAlarmState+0x254>)
 8005bca:	2201      	movs	r2, #1
 8005bcc:	709a      	strb	r2, [r3, #2]

		if (alarmVars.isSet == 0) {
 8005bce:	4b33      	ldr	r3, [pc, #204]	; (8005c9c <updateAlarmState+0x250>)
 8005bd0:	789b      	ldrb	r3, [r3, #2]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d151      	bne.n	8005c7a <updateAlarmState+0x22e>
			// toggle between fields
			alarmVars.fieldBeingSet = (alarmVars.fieldBeingSet + 1) % (NUM_ALARMFIELDS + 1);
 8005bd6:	4b31      	ldr	r3, [pc, #196]	; (8005c9c <updateAlarmState+0x250>)
 8005bd8:	785b      	ldrb	r3, [r3, #1]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	2105      	movs	r1, #5
 8005bde:	0018      	movs	r0, r3
 8005be0:	f7fa fc0a 	bl	80003f8 <__aeabi_idivmod>
 8005be4:	000b      	movs	r3, r1
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	4b2c      	ldr	r3, [pc, #176]	; (8005c9c <updateAlarmState+0x250>)
 8005bea:	705a      	strb	r2, [r3, #1]
			if (alarmVars.fieldBeingSet != 0) {
 8005bec:	4b2b      	ldr	r3, [pc, #172]	; (8005c9c <updateAlarmState+0x250>)
 8005bee:	785b      	ldrb	r3, [r3, #1]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d034      	beq.n	8005c5e <updateAlarmState+0x212>
				alarmVars.isBeingSet = 1;
 8005bf4:	4b29      	ldr	r3, [pc, #164]	; (8005c9c <updateAlarmState+0x250>)
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	701a      	strb	r2, [r3, #0]
				if (alarmVars.fieldBeingSet == 1) {
 8005bfa:	4b28      	ldr	r3, [pc, #160]	; (8005c9c <updateAlarmState+0x250>)
 8005bfc:	785b      	ldrb	r3, [r3, #1]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d145      	bne.n	8005c8e <updateAlarmState+0x242>
					struct dates d = {0};
 8005c02:	2510      	movs	r5, #16
 8005c04:	197b      	adds	r3, r7, r5
 8005c06:	0018      	movs	r0, r3
 8005c08:	2306      	movs	r3, #6
 8005c0a:	001a      	movs	r2, r3
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	f005 ff20 	bl	800ba52 <memset>
					struct times t = {0};
 8005c12:	240c      	movs	r4, #12
 8005c14:	193b      	adds	r3, r7, r4
 8005c16:	0018      	movs	r0, r3
 8005c18:	2303      	movs	r3, #3
 8005c1a:	001a      	movs	r2, r3
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	f005 ff18 	bl	800ba52 <memset>
					getDateTime(&d, &t, hrtc);
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	0021      	movs	r1, r4
 8005c26:	000c      	movs	r4, r1
 8005c28:	1879      	adds	r1, r7, r1
 8005c2a:	197b      	adds	r3, r7, r5
 8005c2c:	0018      	movs	r0, r3
 8005c2e:	f7fd fd11 	bl	8003654 <getDateTime>
					alarmVars.alarmToSet->sec = t.sec;
 8005c32:	4b1a      	ldr	r3, [pc, #104]	; (8005c9c <updateAlarmState+0x250>)
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	0021      	movs	r1, r4
 8005c38:	187a      	adds	r2, r7, r1
 8005c3a:	7892      	ldrb	r2, [r2, #2]
 8005c3c:	709a      	strb	r2, [r3, #2]
					alarmVars.alarmToSet->min = t.min;
 8005c3e:	4b17      	ldr	r3, [pc, #92]	; (8005c9c <updateAlarmState+0x250>)
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	187a      	adds	r2, r7, r1
 8005c44:	7852      	ldrb	r2, [r2, #1]
 8005c46:	705a      	strb	r2, [r3, #1]
					alarmVars.alarmToSet->hr = t.hr;
 8005c48:	4b14      	ldr	r3, [pc, #80]	; (8005c9c <updateAlarmState+0x250>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	187a      	adds	r2, r7, r1
 8005c4e:	7812      	ldrb	r2, [r2, #0]
 8005c50:	701a      	strb	r2, [r3, #0]
					alarmVars.alarmToSet->weekday = d.weekday;
 8005c52:	4b12      	ldr	r3, [pc, #72]	; (8005c9c <updateAlarmState+0x250>)
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	197a      	adds	r2, r7, r5
 8005c58:	7912      	ldrb	r2, [r2, #4]
 8005c5a:	70da      	strb	r2, [r3, #3]
			// stop and clear alarm hw
			alarmVars.isSet = 0;
			HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_A);
		}
	}
}
 8005c5c:	e017      	b.n	8005c8e <updateAlarmState+0x242>
				alarmVars.isBeingSet = 0;
 8005c5e:	4b0f      	ldr	r3, [pc, #60]	; (8005c9c <updateAlarmState+0x250>)
 8005c60:	2200      	movs	r2, #0
 8005c62:	701a      	strb	r2, [r3, #0]
				alarmVars.isSet = 1;
 8005c64:	4b0d      	ldr	r3, [pc, #52]	; (8005c9c <updateAlarmState+0x250>)
 8005c66:	2201      	movs	r2, #1
 8005c68:	709a      	strb	r2, [r3, #2]
				setAlarm(alarmVars.alarmToSet, hrtc);
 8005c6a:	4b0c      	ldr	r3, [pc, #48]	; (8005c9c <updateAlarmState+0x250>)
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	0011      	movs	r1, r2
 8005c72:	0018      	movs	r0, r3
 8005c74:	f7fd fac4 	bl	8003200 <setAlarm>
}
 8005c78:	e009      	b.n	8005c8e <updateAlarmState+0x242>
			alarmVars.isSet = 0;
 8005c7a:	4b08      	ldr	r3, [pc, #32]	; (8005c9c <updateAlarmState+0x250>)
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	709a      	strb	r2, [r3, #2]
			HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_A);
 8005c80:	2380      	movs	r3, #128	; 0x80
 8005c82:	005a      	lsls	r2, r3, #1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	0011      	movs	r1, r2
 8005c88:	0018      	movs	r0, r3
 8005c8a:	f003 ff5f 	bl	8009b4c <HAL_RTC_DeactivateAlarm>
}
 8005c8e:	46c0      	nop			; (mov r8, r8)
 8005c90:	46bd      	mov	sp, r7
 8005c92:	b006      	add	sp, #24
 8005c94:	bdb0      	pop	{r4, r5, r7, pc}
 8005c96:	46c0      	nop			; (mov r8, r8)
 8005c98:	20000580 	.word	0x20000580
 8005c9c:	2000012c 	.word	0x2000012c
 8005ca0:	20000534 	.word	0x20000534

08005ca4 <updateStopwatchState>:
 * in not running mode:
 *   button 2 starts stopwatch and moves to running mode
 *   button 3 captures stopwatch for lap
 *   button 4 clears stopwatch and returns to default mode
 */
void updateStopwatchState(TIM_HandleTypeDef *timerStopwatchTim) {
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
	// start/stop
	if (buttons.is2Pressed) {
 8005cac:	4b28      	ldr	r3, [pc, #160]	; (8005d50 <updateStopwatchState+0xac>)
 8005cae:	785b      	ldrb	r3, [r3, #1]
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d01c      	beq.n	8005cf0 <updateStopwatchState+0x4c>
		updateFace.stopwatch = 1;
 8005cb6:	4b27      	ldr	r3, [pc, #156]	; (8005d54 <updateStopwatchState+0xb0>)
 8005cb8:	2201      	movs	r2, #1
 8005cba:	70da      	strb	r2, [r3, #3]

		if (isStopwatchRunning == 0) {
 8005cbc:	4b26      	ldr	r3, [pc, #152]	; (8005d58 <updateStopwatchState+0xb4>)
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10a      	bne.n	8005cdc <updateStopwatchState+0x38>
			runStopwatch(timerStopwatchTim);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	0018      	movs	r0, r3
 8005cca:	f7ff f8b7 	bl	8004e3c <runStopwatch>
			isStopwatchRunning = 1;
 8005cce:	4b22      	ldr	r3, [pc, #136]	; (8005d58 <updateStopwatchState+0xb4>)
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	701a      	strb	r2, [r3, #0]
			isStopwatchPaused = 0;
 8005cd4:	4b21      	ldr	r3, [pc, #132]	; (8005d5c <updateStopwatchState+0xb8>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	701a      	strb	r2, [r3, #0]
 8005cda:	e009      	b.n	8005cf0 <updateStopwatchState+0x4c>
		}
		else {
			pauseStopwatch(timerStopwatchTim);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	0018      	movs	r0, r3
 8005ce0:	f7ff f914 	bl	8004f0c <pauseStopwatch>
			isStopwatchRunning = 0;
 8005ce4:	4b1c      	ldr	r3, [pc, #112]	; (8005d58 <updateStopwatchState+0xb4>)
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	701a      	strb	r2, [r3, #0]
			isStopwatchPaused = 1;
 8005cea:	4b1c      	ldr	r3, [pc, #112]	; (8005d5c <updateStopwatchState+0xb8>)
 8005cec:	2201      	movs	r2, #1
 8005cee:	701a      	strb	r2, [r3, #0]
		}
	}
	if (buttons.is3Pressed && stopwatchCounter != 0) {
 8005cf0:	4b17      	ldr	r3, [pc, #92]	; (8005d50 <updateStopwatchState+0xac>)
 8005cf2:	789b      	ldrb	r3, [r3, #2]
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00e      	beq.n	8005d18 <updateStopwatchState+0x74>
 8005cfa:	4b19      	ldr	r3, [pc, #100]	; (8005d60 <updateStopwatchState+0xbc>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00a      	beq.n	8005d18 <updateStopwatchState+0x74>
		updateFace.stopwatch = 1;
 8005d02:	4b14      	ldr	r3, [pc, #80]	; (8005d54 <updateStopwatchState+0xb0>)
 8005d04:	2201      	movs	r2, #1
 8005d06:	70da      	strb	r2, [r3, #3]

		// pull data and set lap
		stopwatchVars.lapPrev = stopwatchVars.lapCurrent;
 8005d08:	4b16      	ldr	r3, [pc, #88]	; (8005d64 <updateStopwatchState+0xc0>)
 8005d0a:	685a      	ldr	r2, [r3, #4]
 8005d0c:	4b15      	ldr	r3, [pc, #84]	; (8005d64 <updateStopwatchState+0xc0>)
 8005d0e:	601a      	str	r2, [r3, #0]
		stopwatchVars.lapCurrent = stopwatchCounter;
 8005d10:	4b13      	ldr	r3, [pc, #76]	; (8005d60 <updateStopwatchState+0xbc>)
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	4b13      	ldr	r3, [pc, #76]	; (8005d64 <updateStopwatchState+0xc0>)
 8005d16:	605a      	str	r2, [r3, #4]
	}
	if (buttons.is4Pressed) {
 8005d18:	4b0d      	ldr	r3, [pc, #52]	; (8005d50 <updateStopwatchState+0xac>)
 8005d1a:	78db      	ldrb	r3, [r3, #3]
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d012      	beq.n	8005d48 <updateStopwatchState+0xa4>
		updateFace.stopwatch = 1;
 8005d22:	4b0c      	ldr	r3, [pc, #48]	; (8005d54 <updateStopwatchState+0xb0>)
 8005d24:	2201      	movs	r2, #1
 8005d26:	70da      	strb	r2, [r3, #3]

		// clear stopwatch hw
		clearStopwatch(timerStopwatchTim);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	0018      	movs	r0, r3
 8005d2c:	f7ff f902 	bl	8004f34 <clearStopwatch>
		stopwatchVars.lapCurrent = 0;
 8005d30:	4b0c      	ldr	r3, [pc, #48]	; (8005d64 <updateStopwatchState+0xc0>)
 8005d32:	2200      	movs	r2, #0
 8005d34:	605a      	str	r2, [r3, #4]
		stopwatchVars.lapPrev = 0;
 8005d36:	4b0b      	ldr	r3, [pc, #44]	; (8005d64 <updateStopwatchState+0xc0>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	601a      	str	r2, [r3, #0]
		isStopwatchRunning = 0;
 8005d3c:	4b06      	ldr	r3, [pc, #24]	; (8005d58 <updateStopwatchState+0xb4>)
 8005d3e:	2200      	movs	r2, #0
 8005d40:	701a      	strb	r2, [r3, #0]
		isStopwatchPaused = 0;
 8005d42:	4b06      	ldr	r3, [pc, #24]	; (8005d5c <updateStopwatchState+0xb8>)
 8005d44:	2200      	movs	r2, #0
 8005d46:	701a      	strb	r2, [r3, #0]
	}
}
 8005d48:	46c0      	nop			; (mov r8, r8)
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	b002      	add	sp, #8
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	20000580 	.word	0x20000580
 8005d54:	20000534 	.word	0x20000534
 8005d58:	20000538 	.word	0x20000538
 8005d5c:	20000585 	.word	0x20000585
 8005d60:	20000588 	.word	0x20000588
 8005d64:	20000134 	.word	0x20000134

08005d68 <updateDisplay>:

// primary function for making changes to display
void updateDisplay(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
	// change faces
	if (isFaceBeingChanged == 1) {
 8005d72:	4b7a      	ldr	r3, [pc, #488]	; (8005f5c <updateDisplay+0x1f4>)
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d160      	bne.n	8005e3c <updateDisplay+0xd4>
		isFaceBeingChanged = 0;
 8005d7a:	4b78      	ldr	r3, [pc, #480]	; (8005f5c <updateDisplay+0x1f4>)
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	701a      	strb	r2, [r3, #0]

		// drawing titles and boxes that won't be rewritten during normal operation within
		// a specific face (titles and buttons)
		if (faceOnDisplay == faceClock) {
 8005d80:	4b77      	ldr	r3, [pc, #476]	; (8005f60 <updateDisplay+0x1f8>)
 8005d82:	781b      	ldrb	r3, [r3, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d10b      	bne.n	8005da0 <updateDisplay+0x38>
			clearScreen(ST77XX_CYAN, hspi);
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	4a76      	ldr	r2, [pc, #472]	; (8005f64 <updateDisplay+0x1fc>)
 8005d8c:	0019      	movs	r1, r3
 8005d8e:	0010      	movs	r0, r2
 8005d90:	f7fc fb44 	bl	800241c <clearScreen>
			drawTitle("clock", hspi);
 8005d94:	683a      	ldr	r2, [r7, #0]
 8005d96:	4b74      	ldr	r3, [pc, #464]	; (8005f68 <updateDisplay+0x200>)
 8005d98:	0011      	movs	r1, r2
 8005d9a:	0018      	movs	r0, r3
 8005d9c:	f000 fc3a 	bl	8006614 <drawTitle>
		}
		if (faceOnDisplay == faceTimer) {
 8005da0:	4b6f      	ldr	r3, [pc, #444]	; (8005f60 <updateDisplay+0x1f8>)
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d112      	bne.n	8005dce <updateDisplay+0x66>
			clearScreen(ST77XX_GREEN, hspi);
 8005da8:	683a      	ldr	r2, [r7, #0]
 8005daa:	23fc      	movs	r3, #252	; 0xfc
 8005dac:	00db      	lsls	r3, r3, #3
 8005dae:	0011      	movs	r1, r2
 8005db0:	0018      	movs	r0, r3
 8005db2:	f7fc fb33 	bl	800241c <clearScreen>
			drawTopClock(hrtc, hspi);
 8005db6:	683a      	ldr	r2, [r7, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	0011      	movs	r1, r2
 8005dbc:	0018      	movs	r0, r3
 8005dbe:	f000 fdd1 	bl	8006964 <drawTopClock>
			drawTitle("timer", hspi);
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	4b69      	ldr	r3, [pc, #420]	; (8005f6c <updateDisplay+0x204>)
 8005dc6:	0011      	movs	r1, r2
 8005dc8:	0018      	movs	r0, r3
 8005dca:	f000 fc23 	bl	8006614 <drawTitle>
		}
		if (faceOnDisplay == faceAlarm) {
 8005dce:	4b64      	ldr	r3, [pc, #400]	; (8005f60 <updateDisplay+0x1f8>)
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d111      	bne.n	8005dfa <updateDisplay+0x92>
			clearScreen(ST77XX_MAGENTA, hspi);
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	4a65      	ldr	r2, [pc, #404]	; (8005f70 <updateDisplay+0x208>)
 8005dda:	0019      	movs	r1, r3
 8005ddc:	0010      	movs	r0, r2
 8005dde:	f7fc fb1d 	bl	800241c <clearScreen>
			drawTopClock(hrtc, hspi);
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	0011      	movs	r1, r2
 8005de8:	0018      	movs	r0, r3
 8005dea:	f000 fdbb 	bl	8006964 <drawTopClock>
			drawTitle("alarm", hspi);
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	4b60      	ldr	r3, [pc, #384]	; (8005f74 <updateDisplay+0x20c>)
 8005df2:	0011      	movs	r1, r2
 8005df4:	0018      	movs	r0, r3
 8005df6:	f000 fc0d 	bl	8006614 <drawTitle>
		}
		if (faceOnDisplay == faceStopwatch) {
 8005dfa:	4b59      	ldr	r3, [pc, #356]	; (8005f60 <updateDisplay+0x1f8>)
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	2b03      	cmp	r3, #3
 8005e00:	d111      	bne.n	8005e26 <updateDisplay+0xbe>
			clearScreen(ST77XX_YELLOW, hspi);
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	4a5c      	ldr	r2, [pc, #368]	; (8005f78 <updateDisplay+0x210>)
 8005e06:	0019      	movs	r1, r3
 8005e08:	0010      	movs	r0, r2
 8005e0a:	f7fc fb07 	bl	800241c <clearScreen>
			drawTopClock(hrtc, hspi);
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	0011      	movs	r1, r2
 8005e14:	0018      	movs	r0, r3
 8005e16:	f000 fda5 	bl	8006964 <drawTopClock>
			drawTitle("stopwatch", hspi);
 8005e1a:	683a      	ldr	r2, [r7, #0]
 8005e1c:	4b57      	ldr	r3, [pc, #348]	; (8005f7c <updateDisplay+0x214>)
 8005e1e:	0011      	movs	r1, r2
 8005e20:	0018      	movs	r0, r3
 8005e22:	f000 fbf7 	bl	8006614 <drawTitle>
		}

		drawBattery(battPercentage, hspi);
 8005e26:	4b56      	ldr	r3, [pc, #344]	; (8005f80 <updateDisplay+0x218>)
 8005e28:	881b      	ldrh	r3, [r3, #0]
 8005e2a:	683a      	ldr	r2, [r7, #0]
 8005e2c:	0011      	movs	r1, r2
 8005e2e:	0018      	movs	r0, r3
 8005e30:	f000 fc64 	bl	80066fc <drawBattery>
		drawButtons(hspi);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	0018      	movs	r0, r3
 8005e38:	f000 fba6 	bl	8006588 <drawButtons>
	}


	if (updateFace.clock || updateFace.timer || updateFace.alarm || updateFace.stopwatch) {
 8005e3c:	4b51      	ldr	r3, [pc, #324]	; (8005f84 <updateDisplay+0x21c>)
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10f      	bne.n	8005e66 <updateDisplay+0xfe>
 8005e46:	4b4f      	ldr	r3, [pc, #316]	; (8005f84 <updateDisplay+0x21c>)
 8005e48:	785b      	ldrb	r3, [r3, #1]
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d10a      	bne.n	8005e66 <updateDisplay+0xfe>
 8005e50:	4b4c      	ldr	r3, [pc, #304]	; (8005f84 <updateDisplay+0x21c>)
 8005e52:	789b      	ldrb	r3, [r3, #2]
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d105      	bne.n	8005e66 <updateDisplay+0xfe>
 8005e5a:	4b4a      	ldr	r3, [pc, #296]	; (8005f84 <updateDisplay+0x21c>)
 8005e5c:	78db      	ldrb	r3, [r3, #3]
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d100      	bne.n	8005e66 <updateDisplay+0xfe>
 8005e64:	e076      	b.n	8005f54 <updateDisplay+0x1ec>
		// update clock face
		if (faceOnDisplay == faceClock) {
 8005e66:	4b3e      	ldr	r3, [pc, #248]	; (8005f60 <updateDisplay+0x1f8>)
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10f      	bne.n	8005e8e <updateDisplay+0x126>
			if (updateFace.clock == 1) {
 8005e6e:	4b45      	ldr	r3, [pc, #276]	; (8005f84 <updateDisplay+0x21c>)
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d161      	bne.n	8005f3c <updateDisplay+0x1d4>
				setBackgroundColor(ST77XX_CYAN);
 8005e78:	4b3a      	ldr	r3, [pc, #232]	; (8005f64 <updateDisplay+0x1fc>)
 8005e7a:	0018      	movs	r0, r3
 8005e7c:	f7fd f80e 	bl	8002e9c <setBackgroundColor>
				updateClockDisplay(hrtc, hspi);
 8005e80:	683a      	ldr	r2, [r7, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	0011      	movs	r1, r2
 8005e86:	0018      	movs	r0, r3
 8005e88:	f000 f87e 	bl	8005f88 <updateClockDisplay>
 8005e8c:	e056      	b.n	8005f3c <updateDisplay+0x1d4>
			}
		}
		// update timer face
		else if (faceOnDisplay == faceTimer) {
 8005e8e:	4b34      	ldr	r3, [pc, #208]	; (8005f60 <updateDisplay+0x1f8>)
 8005e90:	781b      	ldrb	r3, [r3, #0]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d119      	bne.n	8005eca <updateDisplay+0x162>
			if (updateFace.timer == 1) {
 8005e96:	4b3b      	ldr	r3, [pc, #236]	; (8005f84 <updateDisplay+0x21c>)
 8005e98:	785b      	ldrb	r3, [r3, #1]
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d108      	bne.n	8005eb2 <updateDisplay+0x14a>
				setBackgroundColor(ST77XX_GREEN);
 8005ea0:	23fc      	movs	r3, #252	; 0xfc
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	f7fc fff9 	bl	8002e9c <setBackgroundColor>
				updateTimerDisplay(hspi);
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	0018      	movs	r0, r3
 8005eae:	f000 f915 	bl	80060dc <updateTimerDisplay>
			}
			if (updateFace.clock == 1) drawTopClock(hrtc, hspi);
 8005eb2:	4b34      	ldr	r3, [pc, #208]	; (8005f84 <updateDisplay+0x21c>)
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d13f      	bne.n	8005f3c <updateDisplay+0x1d4>
 8005ebc:	683a      	ldr	r2, [r7, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	0011      	movs	r1, r2
 8005ec2:	0018      	movs	r0, r3
 8005ec4:	f000 fd4e 	bl	8006964 <drawTopClock>
 8005ec8:	e038      	b.n	8005f3c <updateDisplay+0x1d4>
		}
		// update alarm face
		else if (faceOnDisplay == faceAlarm) {
 8005eca:	4b25      	ldr	r3, [pc, #148]	; (8005f60 <updateDisplay+0x1f8>)
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	2b02      	cmp	r3, #2
 8005ed0:	d118      	bne.n	8005f04 <updateDisplay+0x19c>
			if (updateFace.alarm == 1) {
 8005ed2:	4b2c      	ldr	r3, [pc, #176]	; (8005f84 <updateDisplay+0x21c>)
 8005ed4:	789b      	ldrb	r3, [r3, #2]
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d107      	bne.n	8005eec <updateDisplay+0x184>
				setBackgroundColor(ST77XX_MAGENTA);
 8005edc:	4b24      	ldr	r3, [pc, #144]	; (8005f70 <updateDisplay+0x208>)
 8005ede:	0018      	movs	r0, r3
 8005ee0:	f7fc ffdc 	bl	8002e9c <setBackgroundColor>
				updateAlarmDisplay(hspi);
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	0018      	movs	r0, r3
 8005ee8:	f000 f9f8 	bl	80062dc <updateAlarmDisplay>
			}
			if (updateFace.clock == 1) drawTopClock(hrtc, hspi);
 8005eec:	4b25      	ldr	r3, [pc, #148]	; (8005f84 <updateDisplay+0x21c>)
 8005eee:	781b      	ldrb	r3, [r3, #0]
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d122      	bne.n	8005f3c <updateDisplay+0x1d4>
 8005ef6:	683a      	ldr	r2, [r7, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	0011      	movs	r1, r2
 8005efc:	0018      	movs	r0, r3
 8005efe:	f000 fd31 	bl	8006964 <drawTopClock>
 8005f02:	e01b      	b.n	8005f3c <updateDisplay+0x1d4>
		}
		// update stopwatch face
		else if (faceOnDisplay == faceStopwatch) {
 8005f04:	4b16      	ldr	r3, [pc, #88]	; (8005f60 <updateDisplay+0x1f8>)
 8005f06:	781b      	ldrb	r3, [r3, #0]
 8005f08:	2b03      	cmp	r3, #3
 8005f0a:	d117      	bne.n	8005f3c <updateDisplay+0x1d4>
			if (updateFace.stopwatch == 1) {
 8005f0c:	4b1d      	ldr	r3, [pc, #116]	; (8005f84 <updateDisplay+0x21c>)
 8005f0e:	78db      	ldrb	r3, [r3, #3]
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d107      	bne.n	8005f26 <updateDisplay+0x1be>
				setBackgroundColor(ST77XX_YELLOW);
 8005f16:	4b18      	ldr	r3, [pc, #96]	; (8005f78 <updateDisplay+0x210>)
 8005f18:	0018      	movs	r0, r3
 8005f1a:	f7fc ffbf 	bl	8002e9c <setBackgroundColor>
				updateStopwatchDisplay(hspi);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	0018      	movs	r0, r3
 8005f22:	f000 faa9 	bl	8006478 <updateStopwatchDisplay>
			}
			if (updateFace.clock == 1) drawTopClock(hrtc, hspi);
 8005f26:	4b17      	ldr	r3, [pc, #92]	; (8005f84 <updateDisplay+0x21c>)
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d105      	bne.n	8005f3c <updateDisplay+0x1d4>
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	0011      	movs	r1, r2
 8005f36:	0018      	movs	r0, r3
 8005f38:	f000 fd14 	bl	8006964 <drawTopClock>
		}

		updateFace.clock = updateFace.timer = updateFace.alarm = updateFace.stopwatch = 0;
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	4b11      	ldr	r3, [pc, #68]	; (8005f84 <updateDisplay+0x21c>)
 8005f40:	1c11      	adds	r1, r2, #0
 8005f42:	70d9      	strb	r1, [r3, #3]
 8005f44:	4b0f      	ldr	r3, [pc, #60]	; (8005f84 <updateDisplay+0x21c>)
 8005f46:	1c11      	adds	r1, r2, #0
 8005f48:	7099      	strb	r1, [r3, #2]
 8005f4a:	4b0e      	ldr	r3, [pc, #56]	; (8005f84 <updateDisplay+0x21c>)
 8005f4c:	1c11      	adds	r1, r2, #0
 8005f4e:	7059      	strb	r1, [r3, #1]
 8005f50:	4b0c      	ldr	r3, [pc, #48]	; (8005f84 <updateDisplay+0x21c>)
 8005f52:	701a      	strb	r2, [r3, #0]
	}
}
 8005f54:	46c0      	nop			; (mov r8, r8)
 8005f56:	46bd      	mov	sp, r7
 8005f58:	b002      	add	sp, #8
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	20000068 	.word	0x20000068
 8005f60:	2000013c 	.word	0x2000013c
 8005f64:	000007ff 	.word	0x000007ff
 8005f68:	0800c384 	.word	0x0800c384
 8005f6c:	0800c38c 	.word	0x0800c38c
 8005f70:	0000f81f 	.word	0x0000f81f
 8005f74:	0800c394 	.word	0x0800c394
 8005f78:	0000ffe0 	.word	0x0000ffe0
 8005f7c:	0800c39c 	.word	0x0800c39c
 8005f80:	20000530 	.word	0x20000530
 8005f84:	20000534 	.word	0x20000534

08005f88 <updateClockDisplay>:

// helper function for drawing all elements for clock display
void updateClockDisplay(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 8005f88:	b5b0      	push	{r4, r5, r7, lr}
 8005f8a:	b088      	sub	sp, #32
 8005f8c:	af02      	add	r7, sp, #8
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]
	struct dates currentDate = {0};
 8005f92:	2310      	movs	r3, #16
 8005f94:	18fb      	adds	r3, r7, r3
 8005f96:	0018      	movs	r0, r3
 8005f98:	2306      	movs	r3, #6
 8005f9a:	001a      	movs	r2, r3
 8005f9c:	2100      	movs	r1, #0
 8005f9e:	f005 fd58 	bl	800ba52 <memset>
	struct times currentTime = {0};
 8005fa2:	230c      	movs	r3, #12
 8005fa4:	18fb      	adds	r3, r7, r3
 8005fa6:	0018      	movs	r0, r3
 8005fa8:	2303      	movs	r3, #3
 8005faa:	001a      	movs	r2, r3
 8005fac:	2100      	movs	r1, #0
 8005fae:	f005 fd50 	bl	800ba52 <memset>

	setTextColor(ST77XX_BLACK);
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	f7fc ffac 	bl	8002f10 <setTextColor>
	if (clockVars.isBeingSet == 0) {
 8005fb8:	4b3c      	ldr	r3, [pc, #240]	; (80060ac <updateClockDisplay+0x124>)
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d11c      	bne.n	8005ffa <updateClockDisplay+0x72>
		getDateTime(&currentDate, &currentTime, hrtc);
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	240c      	movs	r4, #12
 8005fc4:	1939      	adds	r1, r7, r4
 8005fc6:	2510      	movs	r5, #16
 8005fc8:	197b      	adds	r3, r7, r5
 8005fca:	0018      	movs	r0, r3
 8005fcc:	f7fd fb42 	bl	8003654 <getDateTime>
		drawClock(&currentDate, &currentTime, hspi);
 8005fd0:	683a      	ldr	r2, [r7, #0]
 8005fd2:	1939      	adds	r1, r7, r4
 8005fd4:	197b      	adds	r3, r7, r5
 8005fd6:	0018      	movs	r0, r3
 8005fd8:	f000 fc2a 	bl	8006830 <drawClock>

		setTextSize(1);
 8005fdc:	2001      	movs	r0, #1
 8005fde:	f7fc ff87 	bl	8002ef0 <setTextSize>
		// clear line that says "setting ___"
		clearTextLine(44, hspi);
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	0019      	movs	r1, r3
 8005fe6:	202c      	movs	r0, #44	; 0x2c
 8005fe8:	f7fc ff38 	bl	8002e5c <clearTextLine>

		// draw button text
		drawButtonText("", "", "set", hspi);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	4a30      	ldr	r2, [pc, #192]	; (80060b0 <updateClockDisplay+0x128>)
 8005ff0:	4930      	ldr	r1, [pc, #192]	; (80060b4 <updateClockDisplay+0x12c>)
 8005ff2:	4830      	ldr	r0, [pc, #192]	; (80060b4 <updateClockDisplay+0x12c>)
 8005ff4:	f000 fae2 	bl	80065bc <drawButtonText>
			default: break;
		}

		drawClock(clockVars.dateToSet, clockVars.timeToSet, hspi);
	}
}
 8005ff8:	e054      	b.n	80060a4 <updateClockDisplay+0x11c>
	else if (clockVars.isBeingSet == 1) {
 8005ffa:	4b2c      	ldr	r3, [pc, #176]	; (80060ac <updateClockDisplay+0x124>)
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d150      	bne.n	80060a4 <updateClockDisplay+0x11c>
		if (clockVars.fieldBeingSet == 1) drawButtonText("up", "down", "change", hspi);
 8006002:	4b2a      	ldr	r3, [pc, #168]	; (80060ac <updateClockDisplay+0x124>)
 8006004:	785b      	ldrb	r3, [r3, #1]
 8006006:	2b01      	cmp	r3, #1
 8006008:	d105      	bne.n	8006016 <updateClockDisplay+0x8e>
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	4a2a      	ldr	r2, [pc, #168]	; (80060b8 <updateClockDisplay+0x130>)
 800600e:	492b      	ldr	r1, [pc, #172]	; (80060bc <updateClockDisplay+0x134>)
 8006010:	482b      	ldr	r0, [pc, #172]	; (80060c0 <updateClockDisplay+0x138>)
 8006012:	f000 fad3 	bl	80065bc <drawButtonText>
		setTextSize(1);
 8006016:	2001      	movs	r0, #1
 8006018:	f7fc ff6a 	bl	8002ef0 <setTextSize>
		switch (clockVars.fieldBeingSet) {
 800601c:	4b23      	ldr	r3, [pc, #140]	; (80060ac <updateClockDisplay+0x124>)
 800601e:	785b      	ldrb	r3, [r3, #1]
 8006020:	2b05      	cmp	r3, #5
 8006022:	d836      	bhi.n	8006092 <updateClockDisplay+0x10a>
 8006024:	009a      	lsls	r2, r3, #2
 8006026:	4b27      	ldr	r3, [pc, #156]	; (80060c4 <updateClockDisplay+0x13c>)
 8006028:	18d3      	adds	r3, r2, r3
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	469f      	mov	pc, r3
			case 1:	drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting minute...", hspi); break;
 800602e:	4a26      	ldr	r2, [pc, #152]	; (80060c8 <updateClockDisplay+0x140>)
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	9300      	str	r3, [sp, #0]
 8006034:	0013      	movs	r3, r2
 8006036:	2211      	movs	r2, #17
 8006038:	212c      	movs	r1, #44	; 0x2c
 800603a:	2040      	movs	r0, #64	; 0x40
 800603c:	f7fc fe36 	bl	8002cac <drawCenteredTextWithPadding>
 8006040:	e028      	b.n	8006094 <updateClockDisplay+0x10c>
			case 2:	drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting hour...", hspi);	break;
 8006042:	4a22      	ldr	r2, [pc, #136]	; (80060cc <updateClockDisplay+0x144>)
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	9300      	str	r3, [sp, #0]
 8006048:	0013      	movs	r3, r2
 800604a:	2211      	movs	r2, #17
 800604c:	212c      	movs	r1, #44	; 0x2c
 800604e:	2040      	movs	r0, #64	; 0x40
 8006050:	f7fc fe2c 	bl	8002cac <drawCenteredTextWithPadding>
 8006054:	e01e      	b.n	8006094 <updateClockDisplay+0x10c>
			case 3: drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting year...", hspi); break;
 8006056:	4a1e      	ldr	r2, [pc, #120]	; (80060d0 <updateClockDisplay+0x148>)
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	0013      	movs	r3, r2
 800605e:	2211      	movs	r2, #17
 8006060:	212c      	movs	r1, #44	; 0x2c
 8006062:	2040      	movs	r0, #64	; 0x40
 8006064:	f7fc fe22 	bl	8002cac <drawCenteredTextWithPadding>
 8006068:	e014      	b.n	8006094 <updateClockDisplay+0x10c>
			case 4: drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting month...", hspi); break;
 800606a:	4a1a      	ldr	r2, [pc, #104]	; (80060d4 <updateClockDisplay+0x14c>)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	9300      	str	r3, [sp, #0]
 8006070:	0013      	movs	r3, r2
 8006072:	2211      	movs	r2, #17
 8006074:	212c      	movs	r1, #44	; 0x2c
 8006076:	2040      	movs	r0, #64	; 0x40
 8006078:	f7fc fe18 	bl	8002cac <drawCenteredTextWithPadding>
 800607c:	e00a      	b.n	8006094 <updateClockDisplay+0x10c>
			case 5: drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting date...", hspi); break;
 800607e:	4a16      	ldr	r2, [pc, #88]	; (80060d8 <updateClockDisplay+0x150>)
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	9300      	str	r3, [sp, #0]
 8006084:	0013      	movs	r3, r2
 8006086:	2211      	movs	r2, #17
 8006088:	212c      	movs	r1, #44	; 0x2c
 800608a:	2040      	movs	r0, #64	; 0x40
 800608c:	f7fc fe0e 	bl	8002cac <drawCenteredTextWithPadding>
 8006090:	e000      	b.n	8006094 <updateClockDisplay+0x10c>
			default: break;
 8006092:	46c0      	nop			; (mov r8, r8)
		drawClock(clockVars.dateToSet, clockVars.timeToSet, hspi);
 8006094:	4b05      	ldr	r3, [pc, #20]	; (80060ac <updateClockDisplay+0x124>)
 8006096:	6858      	ldr	r0, [r3, #4]
 8006098:	4b04      	ldr	r3, [pc, #16]	; (80060ac <updateClockDisplay+0x124>)
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	0019      	movs	r1, r3
 80060a0:	f000 fbc6 	bl	8006830 <drawClock>
}
 80060a4:	46c0      	nop			; (mov r8, r8)
 80060a6:	46bd      	mov	sp, r7
 80060a8:	b006      	add	sp, #24
 80060aa:	bdb0      	pop	{r4, r5, r7, pc}
 80060ac:	20000118 	.word	0x20000118
 80060b0:	0800c3a8 	.word	0x0800c3a8
 80060b4:	0800c308 	.word	0x0800c308
 80060b8:	0800c3ac 	.word	0x0800c3ac
 80060bc:	0800c3b4 	.word	0x0800c3b4
 80060c0:	0800c3bc 	.word	0x0800c3bc
 80060c4:	0800cea8 	.word	0x0800cea8
 80060c8:	0800c3c0 	.word	0x0800c3c0
 80060cc:	0800c3d4 	.word	0x0800c3d4
 80060d0:	0800c3e4 	.word	0x0800c3e4
 80060d4:	0800c3f4 	.word	0x0800c3f4
 80060d8:	0800c408 	.word	0x0800c408

080060dc <updateTimerDisplay>:

// helper function for drawing all elements for timer display
void updateTimerDisplay(SPI_HandleTypeDef *hspi) {
 80060dc:	b590      	push	{r4, r7, lr}
 80060de:	b087      	sub	sp, #28
 80060e0:	af02      	add	r7, sp, #8
 80060e2:	6078      	str	r0, [r7, #4]
	struct times currentTimer = {0};
 80060e4:	230c      	movs	r3, #12
 80060e6:	18fb      	adds	r3, r7, r3
 80060e8:	0018      	movs	r0, r3
 80060ea:	2303      	movs	r3, #3
 80060ec:	001a      	movs	r2, r3
 80060ee:	2100      	movs	r1, #0
 80060f0:	f005 fcaf 	bl	800ba52 <memset>

	setTextColor(ST77XX_BLACK);
 80060f4:	2000      	movs	r0, #0
 80060f6:	f7fc ff0b 	bl	8002f10 <setTextColor>
	if (timerVars.isBeingSet == 0) {
 80060fa:	4b64      	ldr	r3, [pc, #400]	; (800628c <updateTimerDisplay+0x1b0>)
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d000      	beq.n	8006104 <updateTimerDisplay+0x28>
 8006102:	e087      	b.n	8006214 <updateTimerDisplay+0x138>
		if (timerVars.isSet == 0) {
 8006104:	4b61      	ldr	r3, [pc, #388]	; (800628c <updateTimerDisplay+0x1b0>)
 8006106:	789b      	ldrb	r3, [r3, #2]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d11f      	bne.n	800614c <updateTimerDisplay+0x70>
			setTextSize(2);
 800610c:	2002      	movs	r0, #2
 800610e:	f7fc feef 	bl	8002ef0 <setTextSize>
			clearTextLine(68, hspi);	// clear timer time text
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	0019      	movs	r1, r3
 8006116:	2044      	movs	r0, #68	; 0x44
 8006118:	f7fc fea0 	bl	8002e5c <clearTextLine>

			// write "timer unset"
			setTextSize(1);
 800611c:	2001      	movs	r0, #1
 800611e:	f7fc fee7 	bl	8002ef0 <setTextSize>
			clearTextLine(52, hspi);	// clear setting ___ text
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	0019      	movs	r1, r3
 8006126:	2034      	movs	r0, #52	; 0x34
 8006128:	f7fc fe98 	bl	8002e5c <clearTextLine>
			drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer unset", hspi);
 800612c:	4a58      	ldr	r2, [pc, #352]	; (8006290 <updateTimerDisplay+0x1b4>)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	9300      	str	r3, [sp, #0]
 8006132:	0013      	movs	r3, r2
 8006134:	220c      	movs	r2, #12
 8006136:	2154      	movs	r1, #84	; 0x54
 8006138:	2040      	movs	r0, #64	; 0x40
 800613a:	f7fc fdb7 	bl	8002cac <drawCenteredTextWithPadding>

			// draw button text
			drawButtonText("", "", "set", hspi);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a54      	ldr	r2, [pc, #336]	; (8006294 <updateTimerDisplay+0x1b8>)
 8006142:	4955      	ldr	r1, [pc, #340]	; (8006298 <updateTimerDisplay+0x1bc>)
 8006144:	4854      	ldr	r0, [pc, #336]	; (8006298 <updateTimerDisplay+0x1bc>)
 8006146:	f000 fa39 	bl	80065bc <drawButtonText>
			default: break;
		}

		drawTimer(timerVars.timeToSet, hspi);
	}
}
 800614a:	e09b      	b.n	8006284 <updateTimerDisplay+0x1a8>
		else if (isTimerDone == 0) {
 800614c:	4b53      	ldr	r3, [pc, #332]	; (800629c <updateTimerDisplay+0x1c0>)
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	b2db      	uxtb	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d143      	bne.n	80061de <updateTimerDisplay+0x102>
			secondsToTime(&currentTimer, timerCounter);
 8006156:	4b52      	ldr	r3, [pc, #328]	; (80062a0 <updateTimerDisplay+0x1c4>)
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	240c      	movs	r4, #12
 800615c:	193b      	adds	r3, r7, r4
 800615e:	0011      	movs	r1, r2
 8006160:	0018      	movs	r0, r3
 8006162:	f7fd fb36 	bl	80037d2 <secondsToTime>
			drawTimer(&currentTimer, hspi);
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	193b      	adds	r3, r7, r4
 800616a:	0011      	movs	r1, r2
 800616c:	0018      	movs	r0, r3
 800616e:	f000 fc5b 	bl	8006a28 <drawTimer>
			setTextSize(1);
 8006172:	2001      	movs	r0, #1
 8006174:	f7fc febc 	bl	8002ef0 <setTextSize>
			clearTextLine(52, hspi);	// clear setting ___ text
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	0019      	movs	r1, r3
 800617c:	2034      	movs	r0, #52	; 0x34
 800617e:	f7fc fe6d 	bl	8002e5c <clearTextLine>
			if (isTimerPaused == 1) {
 8006182:	4b48      	ldr	r3, [pc, #288]	; (80062a4 <updateTimerDisplay+0x1c8>)
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	b2db      	uxtb	r3, r3
 8006188:	2b01      	cmp	r3, #1
 800618a:	d109      	bne.n	80061a0 <updateTimerDisplay+0xc4>
				drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer paused", hspi);
 800618c:	4a46      	ldr	r2, [pc, #280]	; (80062a8 <updateTimerDisplay+0x1cc>)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	9300      	str	r3, [sp, #0]
 8006192:	0013      	movs	r3, r2
 8006194:	220c      	movs	r2, #12
 8006196:	2154      	movs	r1, #84	; 0x54
 8006198:	2040      	movs	r0, #64	; 0x40
 800619a:	f7fc fd87 	bl	8002cac <drawCenteredTextWithPadding>
 800619e:	e017      	b.n	80061d0 <updateTimerDisplay+0xf4>
			else if (isTimerRunning == 0 && timerCounter != 0) {
 80061a0:	4b42      	ldr	r3, [pc, #264]	; (80062ac <updateTimerDisplay+0x1d0>)
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10d      	bne.n	80061c6 <updateTimerDisplay+0xea>
 80061aa:	4b3d      	ldr	r3, [pc, #244]	; (80062a0 <updateTimerDisplay+0x1c4>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d009      	beq.n	80061c6 <updateTimerDisplay+0xea>
				drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer set!", hspi);
 80061b2:	4a3f      	ldr	r2, [pc, #252]	; (80062b0 <updateTimerDisplay+0x1d4>)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	9300      	str	r3, [sp, #0]
 80061b8:	0013      	movs	r3, r2
 80061ba:	220c      	movs	r2, #12
 80061bc:	2154      	movs	r1, #84	; 0x54
 80061be:	2040      	movs	r0, #64	; 0x40
 80061c0:	f7fc fd74 	bl	8002cac <drawCenteredTextWithPadding>
 80061c4:	e004      	b.n	80061d0 <updateTimerDisplay+0xf4>
				clearTextLine(84, hspi);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	0019      	movs	r1, r3
 80061ca:	2054      	movs	r0, #84	; 0x54
 80061cc:	f7fc fe46 	bl	8002e5c <clearTextLine>
			drawButtonText("run", "pause", "clear", hspi);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a38      	ldr	r2, [pc, #224]	; (80062b4 <updateTimerDisplay+0x1d8>)
 80061d4:	4938      	ldr	r1, [pc, #224]	; (80062b8 <updateTimerDisplay+0x1dc>)
 80061d6:	4839      	ldr	r0, [pc, #228]	; (80062bc <updateTimerDisplay+0x1e0>)
 80061d8:	f000 f9f0 	bl	80065bc <drawButtonText>
}
 80061dc:	e052      	b.n	8006284 <updateTimerDisplay+0x1a8>
			secondsToTime(&currentTimer, timerCounter);
 80061de:	4b30      	ldr	r3, [pc, #192]	; (80062a0 <updateTimerDisplay+0x1c4>)
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	240c      	movs	r4, #12
 80061e4:	193b      	adds	r3, r7, r4
 80061e6:	0011      	movs	r1, r2
 80061e8:	0018      	movs	r0, r3
 80061ea:	f7fd faf2 	bl	80037d2 <secondsToTime>
			drawTimer(&currentTimer, hspi);
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	193b      	adds	r3, r7, r4
 80061f2:	0011      	movs	r1, r2
 80061f4:	0018      	movs	r0, r3
 80061f6:	f000 fc17 	bl	8006a28 <drawTimer>
			setTextSize(1);
 80061fa:	2001      	movs	r0, #1
 80061fc:	f7fc fe78 	bl	8002ef0 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer done!", hspi);
 8006200:	4a2f      	ldr	r2, [pc, #188]	; (80062c0 <updateTimerDisplay+0x1e4>)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	0013      	movs	r3, r2
 8006208:	220c      	movs	r2, #12
 800620a:	2154      	movs	r1, #84	; 0x54
 800620c:	2040      	movs	r0, #64	; 0x40
 800620e:	f7fc fd4d 	bl	8002cac <drawCenteredTextWithPadding>
}
 8006212:	e037      	b.n	8006284 <updateTimerDisplay+0x1a8>
	else if (timerVars.isBeingSet == 1) {
 8006214:	4b1d      	ldr	r3, [pc, #116]	; (800628c <updateTimerDisplay+0x1b0>)
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	2b01      	cmp	r3, #1
 800621a:	d133      	bne.n	8006284 <updateTimerDisplay+0x1a8>
		drawButtonText("up", "down", "change", hspi);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a29      	ldr	r2, [pc, #164]	; (80062c4 <updateTimerDisplay+0x1e8>)
 8006220:	4929      	ldr	r1, [pc, #164]	; (80062c8 <updateTimerDisplay+0x1ec>)
 8006222:	482a      	ldr	r0, [pc, #168]	; (80062cc <updateTimerDisplay+0x1f0>)
 8006224:	f000 f9ca 	bl	80065bc <drawButtonText>
		switch (timerVars.fieldBeingSet) {
 8006228:	4b18      	ldr	r3, [pc, #96]	; (800628c <updateTimerDisplay+0x1b0>)
 800622a:	785b      	ldrb	r3, [r3, #1]
 800622c:	2b02      	cmp	r3, #2
 800622e:	d00e      	beq.n	800624e <updateTimerDisplay+0x172>
 8006230:	2b03      	cmp	r3, #3
 8006232:	d016      	beq.n	8006262 <updateTimerDisplay+0x186>
 8006234:	2b01      	cmp	r3, #1
 8006236:	d000      	beq.n	800623a <updateTimerDisplay+0x15e>
			default: break;
 8006238:	e01d      	b.n	8006276 <updateTimerDisplay+0x19a>
			case 1: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting second...", hspi); break;
 800623a:	4a25      	ldr	r2, [pc, #148]	; (80062d0 <updateTimerDisplay+0x1f4>)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	9300      	str	r3, [sp, #0]
 8006240:	0013      	movs	r3, r2
 8006242:	2211      	movs	r2, #17
 8006244:	2134      	movs	r1, #52	; 0x34
 8006246:	2040      	movs	r0, #64	; 0x40
 8006248:	f7fc fd30 	bl	8002cac <drawCenteredTextWithPadding>
 800624c:	e013      	b.n	8006276 <updateTimerDisplay+0x19a>
			case 2: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting minute...", hspi); break;
 800624e:	4a21      	ldr	r2, [pc, #132]	; (80062d4 <updateTimerDisplay+0x1f8>)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	9300      	str	r3, [sp, #0]
 8006254:	0013      	movs	r3, r2
 8006256:	2211      	movs	r2, #17
 8006258:	2134      	movs	r1, #52	; 0x34
 800625a:	2040      	movs	r0, #64	; 0x40
 800625c:	f7fc fd26 	bl	8002cac <drawCenteredTextWithPadding>
 8006260:	e009      	b.n	8006276 <updateTimerDisplay+0x19a>
			case 3: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting hour...", hspi); break;
 8006262:	4a1d      	ldr	r2, [pc, #116]	; (80062d8 <updateTimerDisplay+0x1fc>)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	0013      	movs	r3, r2
 800626a:	2211      	movs	r2, #17
 800626c:	2134      	movs	r1, #52	; 0x34
 800626e:	2040      	movs	r0, #64	; 0x40
 8006270:	f7fc fd1c 	bl	8002cac <drawCenteredTextWithPadding>
 8006274:	46c0      	nop			; (mov r8, r8)
		drawTimer(timerVars.timeToSet, hspi);
 8006276:	4b05      	ldr	r3, [pc, #20]	; (800628c <updateTimerDisplay+0x1b0>)
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	0011      	movs	r1, r2
 800627e:	0018      	movs	r0, r3
 8006280:	f000 fbd2 	bl	8006a28 <drawTimer>
}
 8006284:	46c0      	nop			; (mov r8, r8)
 8006286:	46bd      	mov	sp, r7
 8006288:	b005      	add	sp, #20
 800628a:	bd90      	pop	{r4, r7, pc}
 800628c:	20000124 	.word	0x20000124
 8006290:	0800c418 	.word	0x0800c418
 8006294:	0800c3a8 	.word	0x0800c3a8
 8006298:	0800c308 	.word	0x0800c308
 800629c:	20000540 	.word	0x20000540
 80062a0:	2000053c 	.word	0x2000053c
 80062a4:	20000586 	.word	0x20000586
 80062a8:	0800c424 	.word	0x0800c424
 80062ac:	20000584 	.word	0x20000584
 80062b0:	0800c434 	.word	0x0800c434
 80062b4:	0800c440 	.word	0x0800c440
 80062b8:	0800c448 	.word	0x0800c448
 80062bc:	0800c450 	.word	0x0800c450
 80062c0:	0800c454 	.word	0x0800c454
 80062c4:	0800c3ac 	.word	0x0800c3ac
 80062c8:	0800c3b4 	.word	0x0800c3b4
 80062cc:	0800c3bc 	.word	0x0800c3bc
 80062d0:	0800c460 	.word	0x0800c460
 80062d4:	0800c3c0 	.word	0x0800c3c0
 80062d8:	0800c3d4 	.word	0x0800c3d4

080062dc <updateAlarmDisplay>:

// helper function for drawing all elements for alarm display
void updateAlarmDisplay(SPI_HandleTypeDef *hspi) {
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	6078      	str	r0, [r7, #4]
	setTextColor(ST77XX_BLACK);
 80062e4:	2000      	movs	r0, #0
 80062e6:	f7fc fe13 	bl	8002f10 <setTextColor>
	if (alarmVars.isBeingSet == 0) {
 80062ea:	4b54      	ldr	r3, [pc, #336]	; (800643c <updateAlarmDisplay+0x160>)
 80062ec:	781b      	ldrb	r3, [r3, #0]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d157      	bne.n	80063a2 <updateAlarmDisplay+0xc6>
		setTextSize(1);
 80062f2:	2001      	movs	r0, #1
 80062f4:	f7fc fdfc 	bl	8002ef0 <setTextSize>
		clearTextLine(52, hspi);	// clear "setting..." text
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	0019      	movs	r1, r3
 80062fc:	2034      	movs	r0, #52	; 0x34
 80062fe:	f7fc fdad 	bl	8002e5c <clearTextLine>
		clearTextLine(60, hspi);	// clear am/pm text
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	0019      	movs	r1, r3
 8006306:	203c      	movs	r0, #60	; 0x3c
 8006308:	f7fc fda8 	bl	8002e5c <clearTextLine>
		if (alarmVars.isSet == 0) {
 800630c:	4b4b      	ldr	r3, [pc, #300]	; (800643c <updateAlarmDisplay+0x160>)
 800630e:	789b      	ldrb	r3, [r3, #2]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d11a      	bne.n	800634a <updateAlarmDisplay+0x6e>
			setTextSize(3);
 8006314:	2003      	movs	r0, #3
 8006316:	f7fc fdeb 	bl	8002ef0 <setTextSize>
			clearTextLine(68, hspi);	// clear alarm time text
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	0019      	movs	r1, r3
 800631e:	2044      	movs	r0, #68	; 0x44
 8006320:	f7fc fd9c 	bl	8002e5c <clearTextLine>

			setTextSize(1);
 8006324:	2001      	movs	r0, #1
 8006326:	f7fc fde3 	bl	8002ef0 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 100, 11, "alarm unset", hspi);
 800632a:	4a45      	ldr	r2, [pc, #276]	; (8006440 <updateAlarmDisplay+0x164>)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	9300      	str	r3, [sp, #0]
 8006330:	0013      	movs	r3, r2
 8006332:	220b      	movs	r2, #11
 8006334:	2164      	movs	r1, #100	; 0x64
 8006336:	2040      	movs	r0, #64	; 0x40
 8006338:	f7fc fcb8 	bl	8002cac <drawCenteredTextWithPadding>

			// draw button text
			drawButtonText("", "", "set", hspi);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a41      	ldr	r2, [pc, #260]	; (8006444 <updateAlarmDisplay+0x168>)
 8006340:	4941      	ldr	r1, [pc, #260]	; (8006448 <updateAlarmDisplay+0x16c>)
 8006342:	4841      	ldr	r0, [pc, #260]	; (8006448 <updateAlarmDisplay+0x16c>)
 8006344:	f000 f93a 	bl	80065bc <drawButtonText>
		drawButtonText("up", "down", "change", hspi);

		// draw alarm
		drawAlarm(alarmVars.alarmToSet, hspi);
	}
}
 8006348:	e074      	b.n	8006434 <updateAlarmDisplay+0x158>
		else if (isAlarmDone == 0) {
 800634a:	4b40      	ldr	r3, [pc, #256]	; (800644c <updateAlarmDisplay+0x170>)
 800634c:	781b      	ldrb	r3, [r3, #0]
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b00      	cmp	r3, #0
 8006352:	d119      	bne.n	8006388 <updateAlarmDisplay+0xac>
			setTextSize(1);
 8006354:	2001      	movs	r0, #1
 8006356:	f7fc fdcb 	bl	8002ef0 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 100, 11, "alarm set", hspi);
 800635a:	4a3d      	ldr	r2, [pc, #244]	; (8006450 <updateAlarmDisplay+0x174>)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	0013      	movs	r3, r2
 8006362:	220b      	movs	r2, #11
 8006364:	2164      	movs	r1, #100	; 0x64
 8006366:	2040      	movs	r0, #64	; 0x40
 8006368:	f7fc fca0 	bl	8002cac <drawCenteredTextWithPadding>
			drawAlarm(alarmVars.alarmToSet, hspi);
 800636c:	4b33      	ldr	r3, [pc, #204]	; (800643c <updateAlarmDisplay+0x160>)
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	0011      	movs	r1, r2
 8006374:	0018      	movs	r0, r3
 8006376:	f000 fb7d 	bl	8006a74 <drawAlarm>
			drawButtonText("", "", "clear", hspi);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a35      	ldr	r2, [pc, #212]	; (8006454 <updateAlarmDisplay+0x178>)
 800637e:	4932      	ldr	r1, [pc, #200]	; (8006448 <updateAlarmDisplay+0x16c>)
 8006380:	4831      	ldr	r0, [pc, #196]	; (8006448 <updateAlarmDisplay+0x16c>)
 8006382:	f000 f91b 	bl	80065bc <drawButtonText>
}
 8006386:	e055      	b.n	8006434 <updateAlarmDisplay+0x158>
			setTextSize(1);
 8006388:	2001      	movs	r0, #1
 800638a:	f7fc fdb1 	bl	8002ef0 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 100, 11, "alarm done!", hspi);
 800638e:	4a32      	ldr	r2, [pc, #200]	; (8006458 <updateAlarmDisplay+0x17c>)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	0013      	movs	r3, r2
 8006396:	220b      	movs	r2, #11
 8006398:	2164      	movs	r1, #100	; 0x64
 800639a:	2040      	movs	r0, #64	; 0x40
 800639c:	f7fc fc86 	bl	8002cac <drawCenteredTextWithPadding>
}
 80063a0:	e048      	b.n	8006434 <updateAlarmDisplay+0x158>
	else if (alarmVars.isBeingSet == 1) {
 80063a2:	4b26      	ldr	r3, [pc, #152]	; (800643c <updateAlarmDisplay+0x160>)
 80063a4:	781b      	ldrb	r3, [r3, #0]
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d144      	bne.n	8006434 <updateAlarmDisplay+0x158>
		setTextSize(1);
 80063aa:	2001      	movs	r0, #1
 80063ac:	f7fc fda0 	bl	8002ef0 <setTextSize>
		switch (alarmVars.fieldBeingSet) {
 80063b0:	4b22      	ldr	r3, [pc, #136]	; (800643c <updateAlarmDisplay+0x160>)
 80063b2:	785b      	ldrb	r3, [r3, #1]
 80063b4:	2b02      	cmp	r3, #2
 80063b6:	d012      	beq.n	80063de <updateAlarmDisplay+0x102>
 80063b8:	dc02      	bgt.n	80063c0 <updateAlarmDisplay+0xe4>
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d005      	beq.n	80063ca <updateAlarmDisplay+0xee>
			default: break;
 80063be:	e02c      	b.n	800641a <updateAlarmDisplay+0x13e>
		switch (alarmVars.fieldBeingSet) {
 80063c0:	2b03      	cmp	r3, #3
 80063c2:	d016      	beq.n	80063f2 <updateAlarmDisplay+0x116>
 80063c4:	2b04      	cmp	r3, #4
 80063c6:	d01e      	beq.n	8006406 <updateAlarmDisplay+0x12a>
			default: break;
 80063c8:	e027      	b.n	800641a <updateAlarmDisplay+0x13e>
			case 1: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting second...", hspi); break;
 80063ca:	4a24      	ldr	r2, [pc, #144]	; (800645c <updateAlarmDisplay+0x180>)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	0013      	movs	r3, r2
 80063d2:	2211      	movs	r2, #17
 80063d4:	2134      	movs	r1, #52	; 0x34
 80063d6:	2040      	movs	r0, #64	; 0x40
 80063d8:	f7fc fc68 	bl	8002cac <drawCenteredTextWithPadding>
 80063dc:	e01d      	b.n	800641a <updateAlarmDisplay+0x13e>
			case 2: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting minute...", hspi); break;
 80063de:	4a20      	ldr	r2, [pc, #128]	; (8006460 <updateAlarmDisplay+0x184>)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	0013      	movs	r3, r2
 80063e6:	2211      	movs	r2, #17
 80063e8:	2134      	movs	r1, #52	; 0x34
 80063ea:	2040      	movs	r0, #64	; 0x40
 80063ec:	f7fc fc5e 	bl	8002cac <drawCenteredTextWithPadding>
 80063f0:	e013      	b.n	800641a <updateAlarmDisplay+0x13e>
			case 3: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting hour...", hspi); break;
 80063f2:	4a1c      	ldr	r2, [pc, #112]	; (8006464 <updateAlarmDisplay+0x188>)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	9300      	str	r3, [sp, #0]
 80063f8:	0013      	movs	r3, r2
 80063fa:	2211      	movs	r2, #17
 80063fc:	2134      	movs	r1, #52	; 0x34
 80063fe:	2040      	movs	r0, #64	; 0x40
 8006400:	f7fc fc54 	bl	8002cac <drawCenteredTextWithPadding>
 8006404:	e009      	b.n	800641a <updateAlarmDisplay+0x13e>
			case 4: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting day...", hspi); break;
 8006406:	4a18      	ldr	r2, [pc, #96]	; (8006468 <updateAlarmDisplay+0x18c>)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	9300      	str	r3, [sp, #0]
 800640c:	0013      	movs	r3, r2
 800640e:	2211      	movs	r2, #17
 8006410:	2134      	movs	r1, #52	; 0x34
 8006412:	2040      	movs	r0, #64	; 0x40
 8006414:	f7fc fc4a 	bl	8002cac <drawCenteredTextWithPadding>
 8006418:	46c0      	nop			; (mov r8, r8)
		drawButtonText("up", "down", "change", hspi);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	4a13      	ldr	r2, [pc, #76]	; (800646c <updateAlarmDisplay+0x190>)
 800641e:	4914      	ldr	r1, [pc, #80]	; (8006470 <updateAlarmDisplay+0x194>)
 8006420:	4814      	ldr	r0, [pc, #80]	; (8006474 <updateAlarmDisplay+0x198>)
 8006422:	f000 f8cb 	bl	80065bc <drawButtonText>
		drawAlarm(alarmVars.alarmToSet, hspi);
 8006426:	4b05      	ldr	r3, [pc, #20]	; (800643c <updateAlarmDisplay+0x160>)
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	0011      	movs	r1, r2
 800642e:	0018      	movs	r0, r3
 8006430:	f000 fb20 	bl	8006a74 <drawAlarm>
}
 8006434:	46c0      	nop			; (mov r8, r8)
 8006436:	46bd      	mov	sp, r7
 8006438:	b002      	add	sp, #8
 800643a:	bd80      	pop	{r7, pc}
 800643c:	2000012c 	.word	0x2000012c
 8006440:	0800c474 	.word	0x0800c474
 8006444:	0800c3a8 	.word	0x0800c3a8
 8006448:	0800c308 	.word	0x0800c308
 800644c:	20000533 	.word	0x20000533
 8006450:	0800c480 	.word	0x0800c480
 8006454:	0800c440 	.word	0x0800c440
 8006458:	0800c48c 	.word	0x0800c48c
 800645c:	0800c460 	.word	0x0800c460
 8006460:	0800c3c0 	.word	0x0800c3c0
 8006464:	0800c3d4 	.word	0x0800c3d4
 8006468:	0800c498 	.word	0x0800c498
 800646c:	0800c3ac 	.word	0x0800c3ac
 8006470:	0800c3b4 	.word	0x0800c3b4
 8006474:	0800c3bc 	.word	0x0800c3bc

08006478 <updateStopwatchDisplay>:

// helper function for drawing all elements for stopwatch display
void updateStopwatchDisplay(SPI_HandleTypeDef *hspi) {
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
	setTextColor(ST77XX_BLACK);
 8006480:	2000      	movs	r0, #0
 8006482:	f7fc fd45 	bl	8002f10 <setTextColor>
	drawStopwatch(stopwatchCounter, hspi);
 8006486:	4b16      	ldr	r3, [pc, #88]	; (80064e0 <updateStopwatchDisplay+0x68>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	0011      	movs	r1, r2
 800648e:	0018      	movs	r0, r3
 8006490:	f000 fb60 	bl	8006b54 <drawStopwatch>
	drawStopwatchLap(stopwatchVars.lapCurrent-stopwatchVars.lapPrev, hspi);
 8006494:	4b13      	ldr	r3, [pc, #76]	; (80064e4 <updateStopwatchDisplay+0x6c>)
 8006496:	685a      	ldr	r2, [r3, #4]
 8006498:	4b12      	ldr	r3, [pc, #72]	; (80064e4 <updateStopwatchDisplay+0x6c>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	0011      	movs	r1, r2
 80064a2:	0018      	movs	r0, r3
 80064a4:	f000 fb8e 	bl	8006bc4 <drawStopwatchLap>

	if (isStopwatchRunning == 0) drawButtonText("run", "lap", "clear", hspi);
 80064a8:	4b0f      	ldr	r3, [pc, #60]	; (80064e8 <updateStopwatchDisplay+0x70>)
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d106      	bne.n	80064c0 <updateStopwatchDisplay+0x48>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a0d      	ldr	r2, [pc, #52]	; (80064ec <updateStopwatchDisplay+0x74>)
 80064b6:	490e      	ldr	r1, [pc, #56]	; (80064f0 <updateStopwatchDisplay+0x78>)
 80064b8:	480e      	ldr	r0, [pc, #56]	; (80064f4 <updateStopwatchDisplay+0x7c>)
 80064ba:	f000 f87f 	bl	80065bc <drawButtonText>
	else if (isStopwatchRunning == 1) drawButtonText("pause", "lap", "clear", hspi);
}
 80064be:	e00a      	b.n	80064d6 <updateStopwatchDisplay+0x5e>
	else if (isStopwatchRunning == 1) drawButtonText("pause", "lap", "clear", hspi);
 80064c0:	4b09      	ldr	r3, [pc, #36]	; (80064e8 <updateStopwatchDisplay+0x70>)
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d105      	bne.n	80064d6 <updateStopwatchDisplay+0x5e>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a07      	ldr	r2, [pc, #28]	; (80064ec <updateStopwatchDisplay+0x74>)
 80064ce:	4908      	ldr	r1, [pc, #32]	; (80064f0 <updateStopwatchDisplay+0x78>)
 80064d0:	4809      	ldr	r0, [pc, #36]	; (80064f8 <updateStopwatchDisplay+0x80>)
 80064d2:	f000 f873 	bl	80065bc <drawButtonText>
}
 80064d6:	46c0      	nop			; (mov r8, r8)
 80064d8:	46bd      	mov	sp, r7
 80064da:	b002      	add	sp, #8
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	46c0      	nop			; (mov r8, r8)
 80064e0:	20000588 	.word	0x20000588
 80064e4:	20000134 	.word	0x20000134
 80064e8:	20000538 	.word	0x20000538
 80064ec:	0800c440 	.word	0x0800c440
 80064f0:	0800c4a8 	.word	0x0800c4a8
 80064f4:	0800c450 	.word	0x0800c450
 80064f8:	0800c448 	.word	0x0800c448

080064fc <drawButton>:

// ---- drawing functions related specifically to the user interface ----
// draws a 10x10 box representing a button onto the screen
void drawButton(uint8_t x_center, uint8_t y_center, SPI_HandleTypeDef *hspi) {
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af02      	add	r7, sp, #8
 8006502:	603a      	str	r2, [r7, #0]
 8006504:	1dfb      	adds	r3, r7, #7
 8006506:	1c02      	adds	r2, r0, #0
 8006508:	701a      	strb	r2, [r3, #0]
 800650a:	1dbb      	adds	r3, r7, #6
 800650c:	1c0a      	adds	r2, r1, #0
 800650e:	701a      	strb	r2, [r3, #0]
	// bounds checking. probably already done in draw/fillRect
	if (x_center-5 < 0 || x_center+5 > WIDTH || y_center-5 < 0 || y_center+5 > HEIGHT) return;
 8006510:	1dfb      	adds	r3, r7, #7
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	3b05      	subs	r3, #5
 8006516:	2b00      	cmp	r3, #0
 8006518:	db2f      	blt.n	800657a <drawButton+0x7e>
 800651a:	1dfb      	adds	r3, r7, #7
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	3305      	adds	r3, #5
 8006520:	2b80      	cmp	r3, #128	; 0x80
 8006522:	dc2a      	bgt.n	800657a <drawButton+0x7e>
 8006524:	1dbb      	adds	r3, r7, #6
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	3b05      	subs	r3, #5
 800652a:	2b00      	cmp	r3, #0
 800652c:	db25      	blt.n	800657a <drawButton+0x7e>
 800652e:	1dbb      	adds	r3, r7, #6
 8006530:	781b      	ldrb	r3, [r3, #0]
 8006532:	3305      	adds	r3, #5
 8006534:	2ba0      	cmp	r3, #160	; 0xa0
 8006536:	dc20      	bgt.n	800657a <drawButton+0x7e>

	// draw rect size 8 with 1 pixel border
	// parameters give center position of graphic
	drawRect(x_center-5, y_center-5, 10, 10, ST77XX_BLACK, hspi);
 8006538:	1dfb      	adds	r3, r7, #7
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	3b05      	subs	r3, #5
 800653e:	b2d8      	uxtb	r0, r3
 8006540:	1dbb      	adds	r3, r7, #6
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	3b05      	subs	r3, #5
 8006546:	b2d9      	uxtb	r1, r3
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	9301      	str	r3, [sp, #4]
 800654c:	2300      	movs	r3, #0
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	230a      	movs	r3, #10
 8006552:	220a      	movs	r2, #10
 8006554:	f7fb feb8 	bl	80022c8 <drawRect>
	fillRect(x_center-4, y_center-4, 8, 8, ST77XX_WHITE, hspi);
 8006558:	1dfb      	adds	r3, r7, #7
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	3b04      	subs	r3, #4
 800655e:	b2d8      	uxtb	r0, r3
 8006560:	1dbb      	adds	r3, r7, #6
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	3b04      	subs	r3, #4
 8006566:	b2d9      	uxtb	r1, r3
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	9301      	str	r3, [sp, #4]
 800656c:	4b05      	ldr	r3, [pc, #20]	; (8006584 <drawButton+0x88>)
 800656e:	9300      	str	r3, [sp, #0]
 8006570:	2308      	movs	r3, #8
 8006572:	2208      	movs	r2, #8
 8006574:	f7fb ff00 	bl	8002378 <fillRect>
 8006578:	e000      	b.n	800657c <drawButton+0x80>
	if (x_center-5 < 0 || x_center+5 > WIDTH || y_center-5 < 0 || y_center+5 > HEIGHT) return;
 800657a:	46c0      	nop			; (mov r8, r8)
}
 800657c:	46bd      	mov	sp, r7
 800657e:	b002      	add	sp, #8
 8006580:	bd80      	pop	{r7, pc}
 8006582:	46c0      	nop			; (mov r8, r8)
 8006584:	0000ffff 	.word	0x0000ffff

08006588 <drawButtons>:

// draws 3 buttons to represent important ui buttons and tell the user their action
void drawButtons(SPI_HandleTypeDef *hspi) {
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
	// 3 buttons. positioned so their text boxes, which are centered over button, can have equal spacing left and right
	drawButton(22, HEIGHT-15, hspi);		// button 1
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	001a      	movs	r2, r3
 8006594:	2191      	movs	r1, #145	; 0x91
 8006596:	2016      	movs	r0, #22
 8006598:	f7ff ffb0 	bl	80064fc <drawButton>
	drawButton(64, HEIGHT-15, hspi);		// button 2
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	001a      	movs	r2, r3
 80065a0:	2191      	movs	r1, #145	; 0x91
 80065a2:	2040      	movs	r0, #64	; 0x40
 80065a4:	f7ff ffaa 	bl	80064fc <drawButton>
	drawButton(106, HEIGHT-15, hspi);		// button 3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	001a      	movs	r2, r3
 80065ac:	2191      	movs	r1, #145	; 0x91
 80065ae:	206a      	movs	r0, #106	; 0x6a
 80065b0:	f7ff ffa4 	bl	80064fc <drawButton>
}
 80065b4:	46c0      	nop			; (mov r8, r8)
 80065b6:	46bd      	mov	sp, r7
 80065b8:	b002      	add	sp, #8
 80065ba:	bd80      	pop	{r7, pc}

080065bc <drawButtonText>:

// draws text that goes a few pixels over the button
void drawButtonText(const char *str1, const char *str2, const char *str3, SPI_HandleTypeDef *hspi) {
 80065bc:	b580      	push	{r7, lr}
 80065be:	b086      	sub	sp, #24
 80065c0:	af02      	add	r7, sp, #8
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
 80065c8:	603b      	str	r3, [r7, #0]
	setTextSize(1);
 80065ca:	2001      	movs	r0, #1
 80065cc:	f7fc fc90 	bl	8002ef0 <setTextSize>
	setTextColor(ST77XX_BLACK);
 80065d0:	2000      	movs	r0, #0
 80065d2:	f7fc fc9d 	bl	8002f10 <setTextColor>
	drawCenteredTextWithPadding(22, HEIGHT-28, 7, str1, hspi);		// button 1
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	0013      	movs	r3, r2
 80065de:	2207      	movs	r2, #7
 80065e0:	2184      	movs	r1, #132	; 0x84
 80065e2:	2016      	movs	r0, #22
 80065e4:	f7fc fb62 	bl	8002cac <drawCenteredTextWithPadding>
	drawCenteredTextWithPadding(64, HEIGHT-28, 7, str2, hspi);		// button 2
 80065e8:	68ba      	ldr	r2, [r7, #8]
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	9300      	str	r3, [sp, #0]
 80065ee:	0013      	movs	r3, r2
 80065f0:	2207      	movs	r2, #7
 80065f2:	2184      	movs	r1, #132	; 0x84
 80065f4:	2040      	movs	r0, #64	; 0x40
 80065f6:	f7fc fb59 	bl	8002cac <drawCenteredTextWithPadding>
	drawCenteredTextWithPadding(106, HEIGHT-28, 7, str3, hspi);		// button 3
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	0013      	movs	r3, r2
 8006602:	2207      	movs	r2, #7
 8006604:	2184      	movs	r1, #132	; 0x84
 8006606:	206a      	movs	r0, #106	; 0x6a
 8006608:	f7fc fb50 	bl	8002cac <drawCenteredTextWithPadding>
}
 800660c:	46c0      	nop			; (mov r8, r8)
 800660e:	46bd      	mov	sp, r7
 8006610:	b004      	add	sp, #16
 8006612:	bd80      	pop	{r7, pc}

08006614 <drawTitle>:

// draws big text on top of the display
void drawTitle(char *str, SPI_HandleTypeDef *hspi) {
 8006614:	b580      	push	{r7, lr}
 8006616:	b084      	sub	sp, #16
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
	uint8_t strSize = strlen(str);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	0018      	movs	r0, r3
 8006622:	f7f9 fd71 	bl	8000108 <strlen>
 8006626:	0002      	movs	r2, r0
 8006628:	210f      	movs	r1, #15
 800662a:	187b      	adds	r3, r7, r1
 800662c:	701a      	strb	r2, [r3, #0]

	// drawing title
	// bounds checking
	if (12*strSize < WIDTH) {			// about string size = 10 for width = 128
 800662e:	187b      	adds	r3, r7, r1
 8006630:	781a      	ldrb	r2, [r3, #0]
 8006632:	0013      	movs	r3, r2
 8006634:	005b      	lsls	r3, r3, #1
 8006636:	189b      	adds	r3, r3, r2
 8006638:	009b      	lsls	r3, r3, #2
 800663a:	2b7f      	cmp	r3, #127	; 0x7f
 800663c:	dc14      	bgt.n	8006668 <drawTitle+0x54>
		setTextSize(2);
 800663e:	2002      	movs	r0, #2
 8006640:	f7fc fc56 	bl	8002ef0 <setTextSize>
		setCursor((WIDTH-12*strSize)/2, 10);
 8006644:	230f      	movs	r3, #15
 8006646:	18fb      	adds	r3, r7, r3
 8006648:	781a      	ldrb	r2, [r3, #0]
 800664a:	0013      	movs	r3, r2
 800664c:	0092      	lsls	r2, r2, #2
 800664e:	1a9b      	subs	r3, r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	3380      	adds	r3, #128	; 0x80
 8006654:	2b00      	cmp	r3, #0
 8006656:	da00      	bge.n	800665a <drawTitle+0x46>
 8006658:	3301      	adds	r3, #1
 800665a:	105b      	asrs	r3, r3, #1
 800665c:	b2db      	uxtb	r3, r3
 800665e:	210a      	movs	r1, #10
 8006660:	0018      	movs	r0, r3
 8006662:	f7fc fc2b 	bl	8002ebc <setCursor>
 8006666:	e039      	b.n	80066dc <drawTitle+0xc8>
	}
	else if (6*strSize < WIDTH) {		// about string size = 21 for width = 128
 8006668:	230f      	movs	r3, #15
 800666a:	18fb      	adds	r3, r7, r3
 800666c:	781a      	ldrb	r2, [r3, #0]
 800666e:	0013      	movs	r3, r2
 8006670:	005b      	lsls	r3, r3, #1
 8006672:	189b      	adds	r3, r3, r2
 8006674:	005b      	lsls	r3, r3, #1
 8006676:	2b7f      	cmp	r3, #127	; 0x7f
 8006678:	dc14      	bgt.n	80066a4 <drawTitle+0x90>
		setTextSize(1);
 800667a:	2001      	movs	r0, #1
 800667c:	f7fc fc38 	bl	8002ef0 <setTextSize>
		setCursor((WIDTH-6*strSize)/2, 10);
 8006680:	230f      	movs	r3, #15
 8006682:	18fb      	adds	r3, r7, r3
 8006684:	781a      	ldrb	r2, [r3, #0]
 8006686:	0013      	movs	r3, r2
 8006688:	0092      	lsls	r2, r2, #2
 800668a:	1a9b      	subs	r3, r3, r2
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	3380      	adds	r3, #128	; 0x80
 8006690:	2b00      	cmp	r3, #0
 8006692:	da00      	bge.n	8006696 <drawTitle+0x82>
 8006694:	3301      	adds	r3, #1
 8006696:	105b      	asrs	r3, r3, #1
 8006698:	b2db      	uxtb	r3, r3
 800669a:	210a      	movs	r1, #10
 800669c:	0018      	movs	r0, r3
 800669e:	f7fc fc0d 	bl	8002ebc <setCursor>
 80066a2:	e01b      	b.n	80066dc <drawTitle+0xc8>
	}
	else {
		setTextSize(1);
 80066a4:	2001      	movs	r0, #1
 80066a6:	f7fc fc23 	bl	8002ef0 <setTextSize>
		sprintf(str, "it's too long");		// should not need to worry about null access, since this string is shorter than case above
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	4b12      	ldr	r3, [pc, #72]	; (80066f8 <drawTitle+0xe4>)
 80066ae:	0010      	movs	r0, r2
 80066b0:	0019      	movs	r1, r3
 80066b2:	230e      	movs	r3, #14
 80066b4:	001a      	movs	r2, r3
 80066b6:	f005 f9c3 	bl	800ba40 <memcpy>
		setCursor((WIDTH-6*strSize)/2, 10);
 80066ba:	230f      	movs	r3, #15
 80066bc:	18fb      	adds	r3, r7, r3
 80066be:	781a      	ldrb	r2, [r3, #0]
 80066c0:	0013      	movs	r3, r2
 80066c2:	0092      	lsls	r2, r2, #2
 80066c4:	1a9b      	subs	r3, r3, r2
 80066c6:	005b      	lsls	r3, r3, #1
 80066c8:	3380      	adds	r3, #128	; 0x80
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	da00      	bge.n	80066d0 <drawTitle+0xbc>
 80066ce:	3301      	adds	r3, #1
 80066d0:	105b      	asrs	r3, r3, #1
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	210a      	movs	r1, #10
 80066d6:	0018      	movs	r0, r3
 80066d8:	f7fc fbf0 	bl	8002ebc <setCursor>
	}

	setTextColor(ST77XX_BLACK);
 80066dc:	2000      	movs	r0, #0
 80066de:	f7fc fc17 	bl	8002f10 <setTextColor>
	drawText(str, hspi);
 80066e2:	683a      	ldr	r2, [r7, #0]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	0011      	movs	r1, r2
 80066e8:	0018      	movs	r0, r3
 80066ea:	f7fc f9ff 	bl	8002aec <drawText>
}
 80066ee:	46c0      	nop			; (mov r8, r8)
 80066f0:	46bd      	mov	sp, r7
 80066f2:	b004      	add	sp, #16
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	46c0      	nop			; (mov r8, r8)
 80066f8:	0800c4ac 	.word	0x0800c4ac

080066fc <drawBattery>:

// draws a battery graphic to represent current battery level
void drawBattery(uint16_t batteryLevel, SPI_HandleTypeDef *hspi) {
 80066fc:	b590      	push	{r4, r7, lr}
 80066fe:	b087      	sub	sp, #28
 8006700:	af02      	add	r7, sp, #8
 8006702:	0002      	movs	r2, r0
 8006704:	6039      	str	r1, [r7, #0]
 8006706:	1dbb      	adds	r3, r7, #6
 8006708:	801a      	strh	r2, [r3, #0]
	// doesn't move and is used on an empty screen, so shouldn't need to clear then print
	char str[5];

	// drawing battery symbol. hard coded to be 6x13, upper left corner on (49,26)
	drawVLine(49, 28, 10, ST77XX_BLACK, hspi);		// left col
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	9300      	str	r3, [sp, #0]
 800670e:	2300      	movs	r3, #0
 8006710:	220a      	movs	r2, #10
 8006712:	211c      	movs	r1, #28
 8006714:	2031      	movs	r0, #49	; 0x31
 8006716:	f7fb fce5 	bl	80020e4 <drawVLine>
	drawVLine(54, 28, 10, ST77XX_BLACK, hspi);		// right col
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	2300      	movs	r3, #0
 8006720:	220a      	movs	r2, #10
 8006722:	211c      	movs	r1, #28
 8006724:	2036      	movs	r0, #54	; 0x36
 8006726:	f7fb fcdd 	bl	80020e4 <drawVLine>
	drawHLine(50, 38, 4, ST77XX_BLACK, hspi);		// bottom
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	2300      	movs	r3, #0
 8006730:	2204      	movs	r2, #4
 8006732:	2126      	movs	r1, #38	; 0x26
 8006734:	2032      	movs	r0, #50	; 0x32
 8006736:	f7fb fc8d 	bl	8002054 <drawHLine>
	drawHLine(50, 27, 4, ST77XX_BLACK, hspi);		// top bottom level
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	9300      	str	r3, [sp, #0]
 800673e:	2300      	movs	r3, #0
 8006740:	2204      	movs	r2, #4
 8006742:	211b      	movs	r1, #27
 8006744:	2032      	movs	r0, #50	; 0x32
 8006746:	f7fb fc85 	bl	8002054 <drawHLine>
	drawHLine(51, 26, 2, ST77XX_BLACK, hspi);		// top upper level
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	2300      	movs	r3, #0
 8006750:	2202      	movs	r2, #2
 8006752:	211a      	movs	r1, #26
 8006754:	2033      	movs	r0, #51	; 0x33
 8006756:	f7fb fc7d 	bl	8002054 <drawHLine>

	// start filling in green/red box depending on battery level
	uint16_t color = ST77XX_GREEN;
 800675a:	230e      	movs	r3, #14
 800675c:	18fb      	adds	r3, r7, r3
 800675e:	22fc      	movs	r2, #252	; 0xfc
 8006760:	00d2      	lsls	r2, r2, #3
 8006762:	801a      	strh	r2, [r3, #0]
	if (batteryLevel < 20) color = ST77XX_RED;
 8006764:	1dbb      	adds	r3, r7, #6
 8006766:	881b      	ldrh	r3, [r3, #0]
 8006768:	2b13      	cmp	r3, #19
 800676a:	d803      	bhi.n	8006774 <drawBattery+0x78>
 800676c:	230e      	movs	r3, #14
 800676e:	18fb      	adds	r3, r7, r3
 8006770:	4a2c      	ldr	r2, [pc, #176]	; (8006824 <drawBattery+0x128>)
 8006772:	801a      	strh	r2, [r3, #0]
	fillRect(50, 28+(100-batteryLevel)/10, 4, (batteryLevel+9)/10, color, hspi);	// +9 to avoid having to use float and round()
 8006774:	1dbb      	adds	r3, r7, #6
 8006776:	881b      	ldrh	r3, [r3, #0]
 8006778:	2264      	movs	r2, #100	; 0x64
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	210a      	movs	r1, #10
 800677e:	0018      	movs	r0, r3
 8006780:	f7f9 fd54 	bl	800022c <__divsi3>
 8006784:	0003      	movs	r3, r0
 8006786:	b2db      	uxtb	r3, r3
 8006788:	331c      	adds	r3, #28
 800678a:	b2dc      	uxtb	r4, r3
 800678c:	1dbb      	adds	r3, r7, #6
 800678e:	881b      	ldrh	r3, [r3, #0]
 8006790:	3309      	adds	r3, #9
 8006792:	210a      	movs	r1, #10
 8006794:	0018      	movs	r0, r3
 8006796:	f7f9 fd49 	bl	800022c <__divsi3>
 800679a:	0003      	movs	r3, r0
 800679c:	b2da      	uxtb	r2, r3
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	9301      	str	r3, [sp, #4]
 80067a2:	230e      	movs	r3, #14
 80067a4:	18fb      	adds	r3, r7, r3
 80067a6:	881b      	ldrh	r3, [r3, #0]
 80067a8:	9300      	str	r3, [sp, #0]
 80067aa:	0013      	movs	r3, r2
 80067ac:	2204      	movs	r2, #4
 80067ae:	0021      	movs	r1, r4
 80067b0:	2032      	movs	r0, #50	; 0x32
 80067b2:	f7fb fde1 	bl	8002378 <fillRect>
	fillRect(50, 28, 4, (100-batteryLevel)/10, ST77XX_WHITE, hspi);
 80067b6:	1dbb      	adds	r3, r7, #6
 80067b8:	881b      	ldrh	r3, [r3, #0]
 80067ba:	2264      	movs	r2, #100	; 0x64
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	210a      	movs	r1, #10
 80067c0:	0018      	movs	r0, r3
 80067c2:	f7f9 fd33 	bl	800022c <__divsi3>
 80067c6:	0003      	movs	r3, r0
 80067c8:	b2da      	uxtb	r2, r3
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	9301      	str	r3, [sp, #4]
 80067ce:	4b16      	ldr	r3, [pc, #88]	; (8006828 <drawBattery+0x12c>)
 80067d0:	9300      	str	r3, [sp, #0]
 80067d2:	0013      	movs	r3, r2
 80067d4:	2204      	movs	r2, #4
 80067d6:	211c      	movs	r1, #28
 80067d8:	2032      	movs	r0, #50	; 0x32
 80067da:	f7fb fdcd 	bl	8002378 <fillRect>

	// draw numerical text
	setTextSize(1);
 80067de:	2001      	movs	r0, #1
 80067e0:	f7fc fb86 	bl	8002ef0 <setTextSize>
	if (batteryLevel >= 20) color = ST77XX_BLACK;		// reusing variable for more obfuscated code.
 80067e4:	1dbb      	adds	r3, r7, #6
 80067e6:	881b      	ldrh	r3, [r3, #0]
 80067e8:	2b13      	cmp	r3, #19
 80067ea:	d903      	bls.n	80067f4 <drawBattery+0xf8>
 80067ec:	230e      	movs	r3, #14
 80067ee:	18fb      	adds	r3, r7, r3
 80067f0:	2200      	movs	r2, #0
 80067f2:	801a      	strh	r2, [r3, #0]
	setTextColor(color);
 80067f4:	230e      	movs	r3, #14
 80067f6:	18fb      	adds	r3, r7, r3
 80067f8:	881b      	ldrh	r3, [r3, #0]
 80067fa:	0018      	movs	r0, r3
 80067fc:	f7fc fb88 	bl	8002f10 <setTextColor>
	sprintf(str, "%3d%%", batteryLevel);
 8006800:	1dbb      	adds	r3, r7, #6
 8006802:	881a      	ldrh	r2, [r3, #0]
 8006804:	4909      	ldr	r1, [pc, #36]	; (800682c <drawBattery+0x130>)
 8006806:	2408      	movs	r4, #8
 8006808:	193b      	adds	r3, r7, r4
 800680a:	0018      	movs	r0, r3
 800680c:	f005 f9a8 	bl	800bb60 <siprintf>
	drawTextAt(55, 31, str, hspi);
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	193a      	adds	r2, r7, r4
 8006814:	211f      	movs	r1, #31
 8006816:	2037      	movs	r0, #55	; 0x37
 8006818:	f7fc f99e 	bl	8002b58 <drawTextAt>
}
 800681c:	46c0      	nop			; (mov r8, r8)
 800681e:	46bd      	mov	sp, r7
 8006820:	b005      	add	sp, #20
 8006822:	bd90      	pop	{r4, r7, pc}
 8006824:	fffff800 	.word	0xfffff800
 8006828:	0000ffff 	.word	0x0000ffff
 800682c:	0800c4bc 	.word	0x0800c4bc

08006830 <drawClock>:

// draw time and date on screen
void drawClock(struct dates *d, struct times *t, SPI_HandleTypeDef *hspi) {
 8006830:	b5b0      	push	{r4, r5, r7, lr}
 8006832:	b090      	sub	sp, #64	; 0x40
 8006834:	af02      	add	r7, sp, #8
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	607a      	str	r2, [r7, #4]
	// notes on paper.
	char str[40];

	// no need to draw padding for those that always have the same length
	// drawing hr and min, 12-hr format
	if (t->hr % 12 == 0) sprintf(str, "%2d:%02d", 12, t->min);
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	781b      	ldrb	r3, [r3, #0]
 8006840:	210c      	movs	r1, #12
 8006842:	0018      	movs	r0, r3
 8006844:	f7f9 fcee 	bl	8000224 <__aeabi_uidivmod>
 8006848:	000b      	movs	r3, r1
 800684a:	b2db      	uxtb	r3, r3
 800684c:	2b00      	cmp	r3, #0
 800684e:	d108      	bne.n	8006862 <drawClock+0x32>
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	785b      	ldrb	r3, [r3, #1]
 8006854:	493c      	ldr	r1, [pc, #240]	; (8006948 <drawClock+0x118>)
 8006856:	2210      	movs	r2, #16
 8006858:	18b8      	adds	r0, r7, r2
 800685a:	220c      	movs	r2, #12
 800685c:	f005 f980 	bl	800bb60 <siprintf>
 8006860:	e00f      	b.n	8006882 <drawClock+0x52>
	else sprintf(str, "%2d:%02d", t->hr%12, t->min);
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	210c      	movs	r1, #12
 8006868:	0018      	movs	r0, r3
 800686a:	f7f9 fcdb 	bl	8000224 <__aeabi_uidivmod>
 800686e:	000b      	movs	r3, r1
 8006870:	b2db      	uxtb	r3, r3
 8006872:	001a      	movs	r2, r3
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	785b      	ldrb	r3, [r3, #1]
 8006878:	4933      	ldr	r1, [pc, #204]	; (8006948 <drawClock+0x118>)
 800687a:	2010      	movs	r0, #16
 800687c:	1838      	adds	r0, r7, r0
 800687e:	f005 f96f 	bl	800bb60 <siprintf>
	setTextSize(3);
 8006882:	2003      	movs	r0, #3
 8006884:	f7fc fb34 	bl	8002ef0 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006888:	2000      	movs	r0, #0
 800688a:	f7fc fb41 	bl	8002f10 <setTextColor>
	drawCenteredText(52, 60, str, hspi);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2410      	movs	r4, #16
 8006892:	193a      	adds	r2, r7, r4
 8006894:	213c      	movs	r1, #60	; 0x3c
 8006896:	2034      	movs	r0, #52	; 0x34
 8006898:	f7fc f9a6 	bl	8002be8 <drawCenteredText>

	// drawing sec
	sprintf(str, "%02d", t->sec);
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	789b      	ldrb	r3, [r3, #2]
 80068a0:	001a      	movs	r2, r3
 80068a2:	492a      	ldr	r1, [pc, #168]	; (800694c <drawClock+0x11c>)
 80068a4:	193b      	adds	r3, r7, r4
 80068a6:	0018      	movs	r0, r3
 80068a8:	f005 f95a 	bl	800bb60 <siprintf>
	setTextSize(2);
 80068ac:	2002      	movs	r0, #2
 80068ae:	f7fc fb1f 	bl	8002ef0 <setTextSize>
	drawCenteredText(109, 68, str, hspi);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	193a      	adds	r2, r7, r4
 80068b6:	2144      	movs	r1, #68	; 0x44
 80068b8:	206d      	movs	r0, #109	; 0x6d
 80068ba:	f7fc f995 	bl	8002be8 <drawCenteredText>

	// drawing AM/PM text
	setTextSize(1);
 80068be:	2001      	movs	r0, #1
 80068c0:	f7fc fb16 	bl	8002ef0 <setTextSize>
	if (t->hr < 12) drawCenteredText(103, 60, "AM", hspi);
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	2b0b      	cmp	r3, #11
 80068ca:	d806      	bhi.n	80068da <drawClock+0xaa>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a20      	ldr	r2, [pc, #128]	; (8006950 <drawClock+0x120>)
 80068d0:	213c      	movs	r1, #60	; 0x3c
 80068d2:	2067      	movs	r0, #103	; 0x67
 80068d4:	f7fc f988 	bl	8002be8 <drawCenteredText>
 80068d8:	e005      	b.n	80068e6 <drawClock+0xb6>
	else drawCenteredText(103, 60, "PM", hspi);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a1d      	ldr	r2, [pc, #116]	; (8006954 <drawClock+0x124>)
 80068de:	213c      	movs	r1, #60	; 0x3c
 80068e0:	2067      	movs	r0, #103	; 0x67
 80068e2:	f7fc f981 	bl	8002be8 <drawCenteredText>

	// drawing date
	setTextSize(1);
 80068e6:	2001      	movs	r0, #1
 80068e8:	f7fc fb02 	bl	8002ef0 <setTextSize>
	sprintf(str, "%s %d %04d", monthNames[d->month], d->date, d->yr);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	789b      	ldrb	r3, [r3, #2]
 80068f0:	001a      	movs	r2, r3
 80068f2:	4b19      	ldr	r3, [pc, #100]	; (8006958 <drawClock+0x128>)
 80068f4:	0092      	lsls	r2, r2, #2
 80068f6:	58d2      	ldr	r2, [r2, r3]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	78db      	ldrb	r3, [r3, #3]
 80068fc:	001c      	movs	r4, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	881b      	ldrh	r3, [r3, #0]
 8006902:	4916      	ldr	r1, [pc, #88]	; (800695c <drawClock+0x12c>)
 8006904:	2510      	movs	r5, #16
 8006906:	1978      	adds	r0, r7, r5
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	0023      	movs	r3, r4
 800690c:	f005 f928 	bl	800bb60 <siprintf>
	drawCenteredTextWithPadding(WIDTH/2, 84, 11, str, hspi);
 8006910:	197a      	adds	r2, r7, r5
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	9300      	str	r3, [sp, #0]
 8006916:	0013      	movs	r3, r2
 8006918:	220b      	movs	r2, #11
 800691a:	2154      	movs	r1, #84	; 0x54
 800691c:	2040      	movs	r0, #64	; 0x40
 800691e:	f7fc f9c5 	bl	8002cac <drawCenteredTextWithPadding>

	// drawing weekday
	drawCenteredTextWithPadding(WIDTH/2, 92, 9, weekdayNames[d->weekday], hspi);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	791b      	ldrb	r3, [r3, #4]
 8006926:	001a      	movs	r2, r3
 8006928:	4b0d      	ldr	r3, [pc, #52]	; (8006960 <drawClock+0x130>)
 800692a:	0092      	lsls	r2, r2, #2
 800692c:	58d2      	ldr	r2, [r2, r3]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	9300      	str	r3, [sp, #0]
 8006932:	0013      	movs	r3, r2
 8006934:	2209      	movs	r2, #9
 8006936:	215c      	movs	r1, #92	; 0x5c
 8006938:	2040      	movs	r0, #64	; 0x40
 800693a:	f7fc f9b7 	bl	8002cac <drawCenteredTextWithPadding>
}
 800693e:	46c0      	nop			; (mov r8, r8)
 8006940:	46bd      	mov	sp, r7
 8006942:	b00e      	add	sp, #56	; 0x38
 8006944:	bdb0      	pop	{r4, r5, r7, pc}
 8006946:	46c0      	nop			; (mov r8, r8)
 8006948:	0800c4c4 	.word	0x0800c4c4
 800694c:	0800c4d0 	.word	0x0800c4d0
 8006950:	0800c4d8 	.word	0x0800c4d8
 8006954:	0800c4dc 	.word	0x0800c4dc
 8006958:	20000034 	.word	0x20000034
 800695c:	0800c4e0 	.word	0x0800c4e0
 8006960:	20000014 	.word	0x20000014

08006964 <drawTopClock>:

// drawing current time on top of screen when other faces are displayed
void drawTopClock(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 8006964:	b590      	push	{r4, r7, lr}
 8006966:	b08f      	sub	sp, #60	; 0x3c
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
	char str[40];
	struct times currentTime = {0};
 800696e:	240c      	movs	r4, #12
 8006970:	193b      	adds	r3, r7, r4
 8006972:	0018      	movs	r0, r3
 8006974:	2303      	movs	r3, #3
 8006976:	001a      	movs	r2, r3
 8006978:	2100      	movs	r1, #0
 800697a:	f005 f86a 	bl	800ba52 <memset>
	getTime(&currentTime, hrtc);
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	193b      	adds	r3, r7, r4
 8006982:	0011      	movs	r1, r2
 8006984:	0018      	movs	r0, r3
 8006986:	f7fc fe41 	bl	800360c <getTime>

	if (currentTime.hr % 12 == 0) sprintf(str, "%2d:%02d", 12, currentTime.min);
 800698a:	193b      	adds	r3, r7, r4
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	210c      	movs	r1, #12
 8006990:	0018      	movs	r0, r3
 8006992:	f7f9 fc47 	bl	8000224 <__aeabi_uidivmod>
 8006996:	000b      	movs	r3, r1
 8006998:	b2db      	uxtb	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	d109      	bne.n	80069b2 <drawTopClock+0x4e>
 800699e:	230c      	movs	r3, #12
 80069a0:	18fb      	adds	r3, r7, r3
 80069a2:	785b      	ldrb	r3, [r3, #1]
 80069a4:	491d      	ldr	r1, [pc, #116]	; (8006a1c <drawTopClock+0xb8>)
 80069a6:	2210      	movs	r2, #16
 80069a8:	18b8      	adds	r0, r7, r2
 80069aa:	220c      	movs	r2, #12
 80069ac:	f005 f8d8 	bl	800bb60 <siprintf>
 80069b0:	e010      	b.n	80069d4 <drawTopClock+0x70>
	else sprintf(str, "%2d:%02d", currentTime.hr%12, currentTime.min);
 80069b2:	240c      	movs	r4, #12
 80069b4:	193b      	adds	r3, r7, r4
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	210c      	movs	r1, #12
 80069ba:	0018      	movs	r0, r3
 80069bc:	f7f9 fc32 	bl	8000224 <__aeabi_uidivmod>
 80069c0:	000b      	movs	r3, r1
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	001a      	movs	r2, r3
 80069c6:	193b      	adds	r3, r7, r4
 80069c8:	785b      	ldrb	r3, [r3, #1]
 80069ca:	4914      	ldr	r1, [pc, #80]	; (8006a1c <drawTopClock+0xb8>)
 80069cc:	2010      	movs	r0, #16
 80069ce:	1838      	adds	r0, r7, r0
 80069d0:	f005 f8c6 	bl	800bb60 <siprintf>
	setTextSize(1);
 80069d4:	2001      	movs	r0, #1
 80069d6:	f7fc fa8b 	bl	8002ef0 <setTextSize>
	setTextColor(ST77XX_BLACK);
 80069da:	2000      	movs	r0, #0
 80069dc:	f7fc fa98 	bl	8002f10 <setTextColor>
	drawTextAt(WIDTH/2-21, 1, str, hspi);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	2210      	movs	r2, #16
 80069e4:	18ba      	adds	r2, r7, r2
 80069e6:	2101      	movs	r1, #1
 80069e8:	202b      	movs	r0, #43	; 0x2b
 80069ea:	f7fc f8b5 	bl	8002b58 <drawTextAt>

	if (currentTime.hr < 12) drawTextAt(WIDTH/2+9, 1, "AM", hspi);
 80069ee:	230c      	movs	r3, #12
 80069f0:	18fb      	adds	r3, r7, r3
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	2b0b      	cmp	r3, #11
 80069f6:	d806      	bhi.n	8006a06 <drawTopClock+0xa2>
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	4a09      	ldr	r2, [pc, #36]	; (8006a20 <drawTopClock+0xbc>)
 80069fc:	2101      	movs	r1, #1
 80069fe:	2049      	movs	r0, #73	; 0x49
 8006a00:	f7fc f8aa 	bl	8002b58 <drawTextAt>
	else drawTextAt(WIDTH/2+9, 1, "PM", hspi);
}
 8006a04:	e005      	b.n	8006a12 <drawTopClock+0xae>
	else drawTextAt(WIDTH/2+9, 1, "PM", hspi);
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	4a06      	ldr	r2, [pc, #24]	; (8006a24 <drawTopClock+0xc0>)
 8006a0a:	2101      	movs	r1, #1
 8006a0c:	2049      	movs	r0, #73	; 0x49
 8006a0e:	f7fc f8a3 	bl	8002b58 <drawTextAt>
}
 8006a12:	46c0      	nop			; (mov r8, r8)
 8006a14:	46bd      	mov	sp, r7
 8006a16:	b00f      	add	sp, #60	; 0x3c
 8006a18:	bd90      	pop	{r4, r7, pc}
 8006a1a:	46c0      	nop			; (mov r8, r8)
 8006a1c:	0800c4c4 	.word	0x0800c4c4
 8006a20:	0800c4d8 	.word	0x0800c4d8
 8006a24:	0800c4dc 	.word	0x0800c4dc

08006a28 <drawTimer>:

// drawing timer on screen
void drawTimer(struct times *t, SPI_HandleTypeDef *hspi) {
 8006a28:	b5b0      	push	{r4, r5, r7, lr}
 8006a2a:	b08e      	sub	sp, #56	; 0x38
 8006a2c:	af02      	add	r7, sp, #8
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
	char str[40];

	// only drawing hr:min:sec of timer
	setTextSize(2);
 8006a32:	2002      	movs	r0, #2
 8006a34:	f7fc fa5c 	bl	8002ef0 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006a38:	2000      	movs	r0, #0
 8006a3a:	f7fc fa69 	bl	8002f10 <setTextColor>
	sprintf(str, "%2d:%2d:%2d", t->hr, t->min, t->sec);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	001a      	movs	r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	785b      	ldrb	r3, [r3, #1]
 8006a48:	001c      	movs	r4, r3
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	789b      	ldrb	r3, [r3, #2]
 8006a4e:	4908      	ldr	r1, [pc, #32]	; (8006a70 <drawTimer+0x48>)
 8006a50:	2508      	movs	r5, #8
 8006a52:	1978      	adds	r0, r7, r5
 8006a54:	9300      	str	r3, [sp, #0]
 8006a56:	0023      	movs	r3, r4
 8006a58:	f005 f882 	bl	800bb60 <siprintf>
	drawCenteredText(WIDTH/2, HEIGHT/2-12, str, hspi);		// about y=68
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	197a      	adds	r2, r7, r5
 8006a60:	2144      	movs	r1, #68	; 0x44
 8006a62:	2040      	movs	r0, #64	; 0x40
 8006a64:	f7fc f8c0 	bl	8002be8 <drawCenteredText>

	// leaving room to draw "timer set!/unset" text
}
 8006a68:	46c0      	nop			; (mov r8, r8)
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	b00c      	add	sp, #48	; 0x30
 8006a6e:	bdb0      	pop	{r4, r5, r7, pc}
 8006a70:	0800c4ec 	.word	0x0800c4ec

08006a74 <drawAlarm>:

// drawing alarm on screen
void drawAlarm(struct alarmTimes *a, SPI_HandleTypeDef *hspi) {
 8006a74:	b590      	push	{r4, r7, lr}
 8006a76:	b08f      	sub	sp, #60	; 0x3c
 8006a78:	af02      	add	r7, sp, #8
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
	char str[40];

	// drawing hr:min:sec
	setTextSize(2);
 8006a7e:	2002      	movs	r0, #2
 8006a80:	f7fc fa36 	bl	8002ef0 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006a84:	2000      	movs	r0, #0
 8006a86:	f7fc fa43 	bl	8002f10 <setTextColor>
	if (a->hr % 12 == 0) sprintf(str, "%2d:%2d:%2d", 12, a->min, a->sec);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	210c      	movs	r1, #12
 8006a90:	0018      	movs	r0, r3
 8006a92:	f7f9 fbc7 	bl	8000224 <__aeabi_uidivmod>
 8006a96:	000b      	movs	r3, r1
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10d      	bne.n	8006aba <drawAlarm+0x46>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	785b      	ldrb	r3, [r3, #1]
 8006aa2:	001a      	movs	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	789b      	ldrb	r3, [r3, #2]
 8006aa8:	4926      	ldr	r1, [pc, #152]	; (8006b44 <drawAlarm+0xd0>)
 8006aaa:	2008      	movs	r0, #8
 8006aac:	1838      	adds	r0, r7, r0
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	0013      	movs	r3, r2
 8006ab2:	220c      	movs	r2, #12
 8006ab4:	f005 f854 	bl	800bb60 <siprintf>
 8006ab8:	e014      	b.n	8006ae4 <drawAlarm+0x70>
	else sprintf(str, "%2d:%2d:%2d", a->hr%12, a->min, a->sec);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	210c      	movs	r1, #12
 8006ac0:	0018      	movs	r0, r3
 8006ac2:	f7f9 fbaf 	bl	8000224 <__aeabi_uidivmod>
 8006ac6:	000b      	movs	r3, r1
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	001a      	movs	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	785b      	ldrb	r3, [r3, #1]
 8006ad0:	001c      	movs	r4, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	789b      	ldrb	r3, [r3, #2]
 8006ad6:	491b      	ldr	r1, [pc, #108]	; (8006b44 <drawAlarm+0xd0>)
 8006ad8:	2008      	movs	r0, #8
 8006ada:	1838      	adds	r0, r7, r0
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	0023      	movs	r3, r4
 8006ae0:	f005 f83e 	bl	800bb60 <siprintf>
	drawCenteredText(WIDTH/2, 68, str, hspi);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	2208      	movs	r2, #8
 8006ae8:	18ba      	adds	r2, r7, r2
 8006aea:	2144      	movs	r1, #68	; 0x44
 8006aec:	2040      	movs	r0, #64	; 0x40
 8006aee:	f7fc f87b 	bl	8002be8 <drawCenteredText>

	setTextSize(1);
 8006af2:	2001      	movs	r0, #1
 8006af4:	f7fc f9fc 	bl	8002ef0 <setTextSize>
	if (a->hr < 12) drawCenteredText(100, 60, "AM", hspi);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	2b0b      	cmp	r3, #11
 8006afe:	d806      	bhi.n	8006b0e <drawAlarm+0x9a>
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	4a11      	ldr	r2, [pc, #68]	; (8006b48 <drawAlarm+0xd4>)
 8006b04:	213c      	movs	r1, #60	; 0x3c
 8006b06:	2064      	movs	r0, #100	; 0x64
 8006b08:	f7fc f86e 	bl	8002be8 <drawCenteredText>
 8006b0c:	e005      	b.n	8006b1a <drawAlarm+0xa6>
	else drawCenteredText(100, 60, "PM", hspi);
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	4a0e      	ldr	r2, [pc, #56]	; (8006b4c <drawAlarm+0xd8>)
 8006b12:	213c      	movs	r1, #60	; 0x3c
 8006b14:	2064      	movs	r0, #100	; 0x64
 8006b16:	f7fc f867 	bl	8002be8 <drawCenteredText>


	// drawing weekday
	setTextSize(1);
 8006b1a:	2001      	movs	r0, #1
 8006b1c:	f7fc f9e8 	bl	8002ef0 <setTextSize>
	drawCenteredTextWithPadding(WIDTH/2, 84, 9, weekdayNames[a->weekday], hspi);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	78db      	ldrb	r3, [r3, #3]
 8006b24:	001a      	movs	r2, r3
 8006b26:	4b0a      	ldr	r3, [pc, #40]	; (8006b50 <drawAlarm+0xdc>)
 8006b28:	0092      	lsls	r2, r2, #2
 8006b2a:	58d2      	ldr	r2, [r2, r3]
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	0013      	movs	r3, r2
 8006b32:	2209      	movs	r2, #9
 8006b34:	2154      	movs	r1, #84	; 0x54
 8006b36:	2040      	movs	r0, #64	; 0x40
 8006b38:	f7fc f8b8 	bl	8002cac <drawCenteredTextWithPadding>
}
 8006b3c:	46c0      	nop			; (mov r8, r8)
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	b00d      	add	sp, #52	; 0x34
 8006b42:	bd90      	pop	{r4, r7, pc}
 8006b44:	0800c4ec 	.word	0x0800c4ec
 8006b48:	0800c4d8 	.word	0x0800c4d8
 8006b4c:	0800c4dc 	.word	0x0800c4dc
 8006b50:	20000014 	.word	0x20000014

08006b54 <drawStopwatch>:

// drawing stopwatch on screen
void drawStopwatch(uint32_t seconds, SPI_HandleTypeDef *hspi) {
 8006b54:	b5b0      	push	{r4, r5, r7, lr}
 8006b56:	b090      	sub	sp, #64	; 0x40
 8006b58:	af02      	add	r7, sp, #8
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
	struct times t = {0};
 8006b5e:	2134      	movs	r1, #52	; 0x34
 8006b60:	000c      	movs	r4, r1
 8006b62:	187b      	adds	r3, r7, r1
 8006b64:	0018      	movs	r0, r3
 8006b66:	2303      	movs	r3, #3
 8006b68:	001a      	movs	r2, r3
 8006b6a:	2100      	movs	r1, #0
 8006b6c:	f004 ff71 	bl	800ba52 <memset>
	char str[40];

	secondsToTime(&t, seconds);
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	0021      	movs	r1, r4
 8006b74:	000c      	movs	r4, r1
 8006b76:	187b      	adds	r3, r7, r1
 8006b78:	0011      	movs	r1, r2
 8006b7a:	0018      	movs	r0, r3
 8006b7c:	f7fc fe29 	bl	80037d2 <secondsToTime>

	// drawing hr:min:sec
	setTextSize(2);
 8006b80:	2002      	movs	r0, #2
 8006b82:	f7fc f9b5 	bl	8002ef0 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006b86:	2000      	movs	r0, #0
 8006b88:	f7fc f9c2 	bl	8002f10 <setTextColor>
	sprintf(str, "%2d:%2d:%2d", t.hr, t.min, t.sec);
 8006b8c:	0021      	movs	r1, r4
 8006b8e:	187b      	adds	r3, r7, r1
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	001a      	movs	r2, r3
 8006b94:	187b      	adds	r3, r7, r1
 8006b96:	785b      	ldrb	r3, [r3, #1]
 8006b98:	001c      	movs	r4, r3
 8006b9a:	187b      	adds	r3, r7, r1
 8006b9c:	789b      	ldrb	r3, [r3, #2]
 8006b9e:	4908      	ldr	r1, [pc, #32]	; (8006bc0 <drawStopwatch+0x6c>)
 8006ba0:	250c      	movs	r5, #12
 8006ba2:	1978      	adds	r0, r7, r5
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	0023      	movs	r3, r4
 8006ba8:	f004 ffda 	bl	800bb60 <siprintf>
	drawCenteredText(WIDTH/2, 68, str, hspi);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	197a      	adds	r2, r7, r5
 8006bb0:	2144      	movs	r1, #68	; 0x44
 8006bb2:	2040      	movs	r0, #64	; 0x40
 8006bb4:	f7fc f818 	bl	8002be8 <drawCenteredText>

	// leaving room for lap text
}
 8006bb8:	46c0      	nop			; (mov r8, r8)
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	b00e      	add	sp, #56	; 0x38
 8006bbe:	bdb0      	pop	{r4, r5, r7, pc}
 8006bc0:	0800c4ec 	.word	0x0800c4ec

08006bc4 <drawStopwatchLap>:

// drawing lap text
void drawStopwatchLap(uint32_t seconds, SPI_HandleTypeDef *hspi) {
 8006bc4:	b5b0      	push	{r4, r5, r7, lr}
 8006bc6:	b090      	sub	sp, #64	; 0x40
 8006bc8:	af02      	add	r7, sp, #8
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
	struct times t = {0};
 8006bce:	2134      	movs	r1, #52	; 0x34
 8006bd0:	000c      	movs	r4, r1
 8006bd2:	187b      	adds	r3, r7, r1
 8006bd4:	0018      	movs	r0, r3
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	001a      	movs	r2, r3
 8006bda:	2100      	movs	r1, #0
 8006bdc:	f004 ff39 	bl	800ba52 <memset>
	char str[40];

	secondsToTime(&t, seconds);		// converting
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	0021      	movs	r1, r4
 8006be4:	000c      	movs	r4, r1
 8006be6:	187b      	adds	r3, r7, r1
 8006be8:	0011      	movs	r1, r2
 8006bea:	0018      	movs	r0, r3
 8006bec:	f7fc fdf1 	bl	80037d2 <secondsToTime>

	// drawing hr:min:sec
	setTextSize(1);
 8006bf0:	2001      	movs	r0, #1
 8006bf2:	f7fc f97d 	bl	8002ef0 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006bf6:	2000      	movs	r0, #0
 8006bf8:	f7fc f98a 	bl	8002f10 <setTextColor>
	sprintf(str, "lap: %2d:%2d:%2d", t.hr, t.min, t.sec);
 8006bfc:	0021      	movs	r1, r4
 8006bfe:	187b      	adds	r3, r7, r1
 8006c00:	781b      	ldrb	r3, [r3, #0]
 8006c02:	001a      	movs	r2, r3
 8006c04:	187b      	adds	r3, r7, r1
 8006c06:	785b      	ldrb	r3, [r3, #1]
 8006c08:	001c      	movs	r4, r3
 8006c0a:	187b      	adds	r3, r7, r1
 8006c0c:	789b      	ldrb	r3, [r3, #2]
 8006c0e:	4908      	ldr	r1, [pc, #32]	; (8006c30 <drawStopwatchLap+0x6c>)
 8006c10:	250c      	movs	r5, #12
 8006c12:	1978      	adds	r0, r7, r5
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	0023      	movs	r3, r4
 8006c18:	f004 ffa2 	bl	800bb60 <siprintf>
	drawCenteredText(WIDTH/2, 84, str, hspi);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	197a      	adds	r2, r7, r5
 8006c20:	2154      	movs	r1, #84	; 0x54
 8006c22:	2040      	movs	r0, #64	; 0x40
 8006c24:	f7fb ffe0 	bl	8002be8 <drawCenteredText>
}
 8006c28:	46c0      	nop			; (mov r8, r8)
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	b00e      	add	sp, #56	; 0x38
 8006c2e:	bdb0      	pop	{r4, r5, r7, pc}
 8006c30:	0800c4f8 	.word	0x0800c4f8

08006c34 <initFace>:
// ---- end of drawing functions ----

// initializes variables. should be called at the start of program
void initFace() {
 8006c34:	b580      	push	{r7, lr}
 8006c36:	af00      	add	r7, sp, #0
	faceOnDisplay = faceClock;
 8006c38:	4b14      	ldr	r3, [pc, #80]	; (8006c8c <initFace+0x58>)
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	701a      	strb	r2, [r3, #0]
	updateFace.clock = 1;
 8006c3e:	4b14      	ldr	r3, [pc, #80]	; (8006c90 <initFace+0x5c>)
 8006c40:	2201      	movs	r2, #1
 8006c42:	701a      	strb	r2, [r3, #0]

	// initializing pointers
	clockVars.dateToSet = (struct dates *)calloc(1, sizeof(struct dates *));
 8006c44:	2104      	movs	r1, #4
 8006c46:	2001      	movs	r0, #1
 8006c48:	f004 fec6 	bl	800b9d8 <calloc>
 8006c4c:	0003      	movs	r3, r0
 8006c4e:	001a      	movs	r2, r3
 8006c50:	4b10      	ldr	r3, [pc, #64]	; (8006c94 <initFace+0x60>)
 8006c52:	605a      	str	r2, [r3, #4]
	clockVars.timeToSet = (struct times *)calloc(1, sizeof(struct times *));
 8006c54:	2104      	movs	r1, #4
 8006c56:	2001      	movs	r0, #1
 8006c58:	f004 febe 	bl	800b9d8 <calloc>
 8006c5c:	0003      	movs	r3, r0
 8006c5e:	001a      	movs	r2, r3
 8006c60:	4b0c      	ldr	r3, [pc, #48]	; (8006c94 <initFace+0x60>)
 8006c62:	609a      	str	r2, [r3, #8]
	timerVars.timeToSet = (struct times *)calloc(1, sizeof(struct times *));
 8006c64:	2104      	movs	r1, #4
 8006c66:	2001      	movs	r0, #1
 8006c68:	f004 feb6 	bl	800b9d8 <calloc>
 8006c6c:	0003      	movs	r3, r0
 8006c6e:	001a      	movs	r2, r3
 8006c70:	4b09      	ldr	r3, [pc, #36]	; (8006c98 <initFace+0x64>)
 8006c72:	605a      	str	r2, [r3, #4]
	alarmVars.alarmToSet = (struct alarmTimes *)calloc(1, sizeof(struct alarmTimes *));
 8006c74:	2104      	movs	r1, #4
 8006c76:	2001      	movs	r0, #1
 8006c78:	f004 feae 	bl	800b9d8 <calloc>
 8006c7c:	0003      	movs	r3, r0
 8006c7e:	001a      	movs	r2, r3
 8006c80:	4b06      	ldr	r3, [pc, #24]	; (8006c9c <initFace+0x68>)
 8006c82:	605a      	str	r2, [r3, #4]
}
 8006c84:	46c0      	nop			; (mov r8, r8)
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}
 8006c8a:	46c0      	nop			; (mov r8, r8)
 8006c8c:	2000013c 	.word	0x2000013c
 8006c90:	20000534 	.word	0x20000534
 8006c94:	20000118 	.word	0x20000118
 8006c98:	20000124 	.word	0x20000124
 8006c9c:	2000012c 	.word	0x2000012c

08006ca0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8006ca0:	480d      	ldr	r0, [pc, #52]	; (8006cd8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8006ca2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8006ca4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006ca6:	e003      	b.n	8006cb0 <LoopCopyDataInit>

08006ca8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006ca8:	4b0c      	ldr	r3, [pc, #48]	; (8006cdc <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8006caa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006cac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006cae:	3104      	adds	r1, #4

08006cb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8006cb0:	480b      	ldr	r0, [pc, #44]	; (8006ce0 <LoopForever+0xa>)
  ldr  r3, =_edata
 8006cb2:	4b0c      	ldr	r3, [pc, #48]	; (8006ce4 <LoopForever+0xe>)
  adds  r2, r0, r1
 8006cb4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006cb6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006cb8:	d3f6      	bcc.n	8006ca8 <CopyDataInit>
  ldr  r2, =_sbss
 8006cba:	4a0b      	ldr	r2, [pc, #44]	; (8006ce8 <LoopForever+0x12>)
  b  LoopFillZerobss
 8006cbc:	e002      	b.n	8006cc4 <LoopFillZerobss>

08006cbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8006cbe:	2300      	movs	r3, #0
  str  r3, [r2]
 8006cc0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006cc2:	3204      	adds	r2, #4

08006cc4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8006cc4:	4b09      	ldr	r3, [pc, #36]	; (8006cec <LoopForever+0x16>)
  cmp  r2, r3
 8006cc6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006cc8:	d3f9      	bcc.n	8006cbe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006cca:	f7fd ff0f 	bl	8004aec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006cce:	f004 fe93 	bl	800b9f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006cd2:	f7fc fec1 	bl	8003a58 <main>

08006cd6 <LoopForever>:

LoopForever:
    b LoopForever
 8006cd6:	e7fe      	b.n	8006cd6 <LoopForever>
   ldr   r0, =_estack
 8006cd8:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8006cdc:	0800cefc 	.word	0x0800cefc
  ldr  r0, =_sdata
 8006ce0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006ce4:	200000d8 	.word	0x200000d8
  ldr  r2, =_sbss
 8006ce8:	200000d8 	.word	0x200000d8
  ldr  r3, = _ebss
 8006cec:	20000a98 	.word	0x20000a98

08006cf0 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006cf0:	e7fe      	b.n	8006cf0 <DMA1_Channel1_IRQHandler>
	...

08006cf4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006cfa:	1dfb      	adds	r3, r7, #7
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8006d00:	4b0b      	ldr	r3, [pc, #44]	; (8006d30 <HAL_Init+0x3c>)
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	4b0a      	ldr	r3, [pc, #40]	; (8006d30 <HAL_Init+0x3c>)
 8006d06:	2140      	movs	r1, #64	; 0x40
 8006d08:	430a      	orrs	r2, r1
 8006d0a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006d0c:	2000      	movs	r0, #0
 8006d0e:	f000 f811 	bl	8006d34 <HAL_InitTick>
 8006d12:	1e03      	subs	r3, r0, #0
 8006d14:	d003      	beq.n	8006d1e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8006d16:	1dfb      	adds	r3, r7, #7
 8006d18:	2201      	movs	r2, #1
 8006d1a:	701a      	strb	r2, [r3, #0]
 8006d1c:	e001      	b.n	8006d22 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006d1e:	f7fd fc79 	bl	8004614 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006d22:	1dfb      	adds	r3, r7, #7
 8006d24:	781b      	ldrb	r3, [r3, #0]
}
 8006d26:	0018      	movs	r0, r3
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	b002      	add	sp, #8
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	46c0      	nop			; (mov r8, r8)
 8006d30:	40022000 	.word	0x40022000

08006d34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006d34:	b590      	push	{r4, r7, lr}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006d3c:	4b14      	ldr	r3, [pc, #80]	; (8006d90 <HAL_InitTick+0x5c>)
 8006d3e:	681c      	ldr	r4, [r3, #0]
 8006d40:	4b14      	ldr	r3, [pc, #80]	; (8006d94 <HAL_InitTick+0x60>)
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	0019      	movs	r1, r3
 8006d46:	23fa      	movs	r3, #250	; 0xfa
 8006d48:	0098      	lsls	r0, r3, #2
 8006d4a:	f7f9 f9e5 	bl	8000118 <__udivsi3>
 8006d4e:	0003      	movs	r3, r0
 8006d50:	0019      	movs	r1, r3
 8006d52:	0020      	movs	r0, r4
 8006d54:	f7f9 f9e0 	bl	8000118 <__udivsi3>
 8006d58:	0003      	movs	r3, r0
 8006d5a:	0018      	movs	r0, r3
 8006d5c:	f000 fe91 	bl	8007a82 <HAL_SYSTICK_Config>
 8006d60:	1e03      	subs	r3, r0, #0
 8006d62:	d001      	beq.n	8006d68 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e00f      	b.n	8006d88 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b03      	cmp	r3, #3
 8006d6c:	d80b      	bhi.n	8006d86 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006d6e:	6879      	ldr	r1, [r7, #4]
 8006d70:	2301      	movs	r3, #1
 8006d72:	425b      	negs	r3, r3
 8006d74:	2200      	movs	r2, #0
 8006d76:	0018      	movs	r0, r3
 8006d78:	f000 fe5e 	bl	8007a38 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006d7c:	4b06      	ldr	r3, [pc, #24]	; (8006d98 <HAL_InitTick+0x64>)
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006d82:	2300      	movs	r3, #0
 8006d84:	e000      	b.n	8006d88 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
}
 8006d88:	0018      	movs	r0, r3
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	b003      	add	sp, #12
 8006d8e:	bd90      	pop	{r4, r7, pc}
 8006d90:	20000010 	.word	0x20000010
 8006d94:	20000070 	.word	0x20000070
 8006d98:	2000006c 	.word	0x2000006c

08006d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006da0:	4b05      	ldr	r3, [pc, #20]	; (8006db8 <HAL_IncTick+0x1c>)
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	001a      	movs	r2, r3
 8006da6:	4b05      	ldr	r3, [pc, #20]	; (8006dbc <HAL_IncTick+0x20>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	18d2      	adds	r2, r2, r3
 8006dac:	4b03      	ldr	r3, [pc, #12]	; (8006dbc <HAL_IncTick+0x20>)
 8006dae:	601a      	str	r2, [r3, #0]
}
 8006db0:	46c0      	nop			; (mov r8, r8)
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	46c0      	nop			; (mov r8, r8)
 8006db8:	20000070 	.word	0x20000070
 8006dbc:	20000a90 	.word	0x20000a90

08006dc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	af00      	add	r7, sp, #0
  return uwTick;
 8006dc4:	4b02      	ldr	r3, [pc, #8]	; (8006dd0 <HAL_GetTick+0x10>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
}
 8006dc8:	0018      	movs	r0, r3
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	46c0      	nop			; (mov r8, r8)
 8006dd0:	20000a90 	.word	0x20000a90

08006dd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ddc:	f7ff fff0 	bl	8006dc0 <HAL_GetTick>
 8006de0:	0003      	movs	r3, r0
 8006de2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	3301      	adds	r3, #1
 8006dec:	d005      	beq.n	8006dfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006dee:	4b09      	ldr	r3, [pc, #36]	; (8006e14 <HAL_Delay+0x40>)
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	001a      	movs	r2, r3
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	189b      	adds	r3, r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006dfa:	46c0      	nop			; (mov r8, r8)
 8006dfc:	f7ff ffe0 	bl	8006dc0 <HAL_GetTick>
 8006e00:	0002      	movs	r2, r0
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d8f7      	bhi.n	8006dfc <HAL_Delay+0x28>
  {
  }
}
 8006e0c:	46c0      	nop			; (mov r8, r8)
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	b004      	add	sp, #16
 8006e12:	bd80      	pop	{r7, pc}
 8006e14:	20000070 	.word	0x20000070

08006e18 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8006e1c:	4b04      	ldr	r3, [pc, #16]	; (8006e30 <HAL_SuspendTick+0x18>)
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	4b03      	ldr	r3, [pc, #12]	; (8006e30 <HAL_SuspendTick+0x18>)
 8006e22:	2102      	movs	r1, #2
 8006e24:	438a      	bics	r2, r1
 8006e26:	601a      	str	r2, [r3, #0]
}
 8006e28:	46c0      	nop			; (mov r8, r8)
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
 8006e2e:	46c0      	nop			; (mov r8, r8)
 8006e30:	e000e010 	.word	0xe000e010

08006e34 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e159      	b.n	80070fa <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d10a      	bne.n	8006e64 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2250      	movs	r2, #80	; 0x50
 8006e58:	2100      	movs	r1, #0
 8006e5a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	0018      	movs	r0, r3
 8006e60:	f7fd fbec 	bl	800463c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e68:	2210      	movs	r2, #16
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	2b10      	cmp	r3, #16
 8006e6e:	d005      	beq.n	8006e7c <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	2204      	movs	r2, #4
 8006e78:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8006e7a:	d00b      	beq.n	8006e94 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e80:	2210      	movs	r2, #16
 8006e82:	431a      	orrs	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2250      	movs	r2, #80	; 0x50
 8006e8c:	2100      	movs	r1, #0
 8006e8e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e132      	b.n	80070fa <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e98:	4a9a      	ldr	r2, [pc, #616]	; (8007104 <HAL_ADC_Init+0x2d0>)
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	2202      	movs	r2, #2
 8006e9e:	431a      	orrs	r2, r3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	2203      	movs	r2, #3
 8006eac:	4013      	ands	r3, r2
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d108      	bne.n	8006ec4 <HAL_ADC_Init+0x90>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	4013      	ands	r3, r2
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d101      	bne.n	8006ec4 <HAL_ADC_Init+0x90>
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e000      	b.n	8006ec6 <HAL_ADC_Init+0x92>
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d149      	bne.n	8006f5e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	685a      	ldr	r2, [r3, #4]
 8006ece:	23c0      	movs	r3, #192	; 0xc0
 8006ed0:	061b      	lsls	r3, r3, #24
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d00b      	beq.n	8006eee <HAL_ADC_Init+0xba>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	685a      	ldr	r2, [r3, #4]
 8006eda:	2380      	movs	r3, #128	; 0x80
 8006edc:	05db      	lsls	r3, r3, #23
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d005      	beq.n	8006eee <HAL_ADC_Init+0xba>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685a      	ldr	r2, [r3, #4]
 8006ee6:	2380      	movs	r3, #128	; 0x80
 8006ee8:	061b      	lsls	r3, r3, #24
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d111      	bne.n	8006f12 <HAL_ADC_Init+0xde>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	691a      	ldr	r2, [r3, #16]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	0092      	lsls	r2, r2, #2
 8006efa:	0892      	lsrs	r2, r2, #2
 8006efc:	611a      	str	r2, [r3, #16]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	6919      	ldr	r1, [r3, #16]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685a      	ldr	r2, [r3, #4]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	430a      	orrs	r2, r1
 8006f0e:	611a      	str	r2, [r3, #16]
 8006f10:	e014      	b.n	8006f3c <HAL_ADC_Init+0x108>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	691a      	ldr	r2, [r3, #16]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	0092      	lsls	r2, r2, #2
 8006f1e:	0892      	lsrs	r2, r2, #2
 8006f20:	611a      	str	r2, [r3, #16]
 8006f22:	4b79      	ldr	r3, [pc, #484]	; (8007108 <HAL_ADC_Init+0x2d4>)
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	4b78      	ldr	r3, [pc, #480]	; (8007108 <HAL_ADC_Init+0x2d4>)
 8006f28:	4978      	ldr	r1, [pc, #480]	; (800710c <HAL_ADC_Init+0x2d8>)
 8006f2a:	400a      	ands	r2, r1
 8006f2c:	601a      	str	r2, [r3, #0]
 8006f2e:	4b76      	ldr	r3, [pc, #472]	; (8007108 <HAL_ADC_Init+0x2d4>)
 8006f30:	6819      	ldr	r1, [r3, #0]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	685a      	ldr	r2, [r3, #4]
 8006f36:	4b74      	ldr	r3, [pc, #464]	; (8007108 <HAL_ADC_Init+0x2d4>)
 8006f38:	430a      	orrs	r2, r1
 8006f3a:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68da      	ldr	r2, [r3, #12]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	2118      	movs	r1, #24
 8006f48:	438a      	bics	r2, r1
 8006f4a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	68d9      	ldr	r1, [r3, #12]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	689a      	ldr	r2, [r3, #8]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	430a      	orrs	r2, r1
 8006f5c:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8006f5e:	4b6a      	ldr	r3, [pc, #424]	; (8007108 <HAL_ADC_Init+0x2d4>)
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	4b69      	ldr	r3, [pc, #420]	; (8007108 <HAL_ADC_Init+0x2d4>)
 8006f64:	496a      	ldr	r1, [pc, #424]	; (8007110 <HAL_ADC_Init+0x2dc>)
 8006f66:	400a      	ands	r2, r1
 8006f68:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8006f6a:	4b67      	ldr	r3, [pc, #412]	; (8007108 <HAL_ADC_Init+0x2d4>)
 8006f6c:	6819      	ldr	r1, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f72:	065a      	lsls	r2, r3, #25
 8006f74:	4b64      	ldr	r3, [pc, #400]	; (8007108 <HAL_ADC_Init+0x2d4>)
 8006f76:	430a      	orrs	r2, r1
 8006f78:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	689a      	ldr	r2, [r3, #8]
 8006f80:	2380      	movs	r3, #128	; 0x80
 8006f82:	055b      	lsls	r3, r3, #21
 8006f84:	4013      	ands	r3, r2
 8006f86:	d108      	bne.n	8006f9a <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689a      	ldr	r2, [r3, #8]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2180      	movs	r1, #128	; 0x80
 8006f94:	0549      	lsls	r1, r1, #21
 8006f96:	430a      	orrs	r2, r1
 8006f98:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	68da      	ldr	r2, [r3, #12]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	495b      	ldr	r1, [pc, #364]	; (8007114 <HAL_ADC_Init+0x2e0>)
 8006fa6:	400a      	ands	r2, r1
 8006fa8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	68d9      	ldr	r1, [r3, #12]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d101      	bne.n	8006fc0 <HAL_ADC_Init+0x18c>
 8006fbc:	2304      	movs	r3, #4
 8006fbe:	e000      	b.n	8006fc2 <HAL_ADC_Init+0x18e>
 8006fc0:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8006fc2:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2020      	movs	r0, #32
 8006fc8:	5c1b      	ldrb	r3, [r3, r0]
 8006fca:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8006fcc:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	202c      	movs	r0, #44	; 0x2c
 8006fd2:	5c1b      	ldrb	r3, [r3, r0]
 8006fd4:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8006fd6:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8006fdc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	699b      	ldr	r3, [r3, #24]
 8006fe2:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8006fe4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	69db      	ldr	r3, [r3, #28]
 8006fea:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8006fec:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	430a      	orrs	r2, r1
 8006ff4:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ffa:	23c2      	movs	r3, #194	; 0xc2
 8006ffc:	33ff      	adds	r3, #255	; 0xff
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d00b      	beq.n	800701a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68d9      	ldr	r1, [r3, #12]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8007010:	431a      	orrs	r2, r3
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	430a      	orrs	r2, r1
 8007018:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2221      	movs	r2, #33	; 0x21
 800701e:	5c9b      	ldrb	r3, [r3, r2]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d11a      	bne.n	800705a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2220      	movs	r2, #32
 8007028:	5c9b      	ldrb	r3, [r3, r2]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d109      	bne.n	8007042 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68da      	ldr	r2, [r3, #12]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2180      	movs	r1, #128	; 0x80
 800703a:	0249      	lsls	r1, r1, #9
 800703c:	430a      	orrs	r2, r1
 800703e:	60da      	str	r2, [r3, #12]
 8007040:	e00b      	b.n	800705a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007046:	2220      	movs	r2, #32
 8007048:	431a      	orrs	r2, r3
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007052:	2201      	movs	r2, #1
 8007054:	431a      	orrs	r2, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800705e:	2b01      	cmp	r3, #1
 8007060:	d11f      	bne.n	80070a2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	691a      	ldr	r2, [r3, #16]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	492a      	ldr	r1, [pc, #168]	; (8007118 <HAL_ADC_Init+0x2e4>)
 800706e:	400a      	ands	r2, r1
 8007070:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	6919      	ldr	r1, [r3, #16]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8007080:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8007086:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	430a      	orrs	r2, r1
 800708e:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	691a      	ldr	r2, [r3, #16]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	2101      	movs	r1, #1
 800709c:	430a      	orrs	r2, r1
 800709e:	611a      	str	r2, [r3, #16]
 80070a0:	e00e      	b.n	80070c0 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	691b      	ldr	r3, [r3, #16]
 80070a8:	2201      	movs	r2, #1
 80070aa:	4013      	ands	r3, r2
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d107      	bne.n	80070c0 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	691a      	ldr	r2, [r3, #16]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2101      	movs	r1, #1
 80070bc:	438a      	bics	r2, r1
 80070be:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	695a      	ldr	r2, [r3, #20]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	2107      	movs	r1, #7
 80070cc:	438a      	bics	r2, r1
 80070ce:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	6959      	ldr	r1, [r3, #20]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	430a      	orrs	r2, r1
 80070e0:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070ec:	2203      	movs	r2, #3
 80070ee:	4393      	bics	r3, r2
 80070f0:	2201      	movs	r2, #1
 80070f2:	431a      	orrs	r2, r3
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	0018      	movs	r0, r3
 80070fc:	46bd      	mov	sp, r7
 80070fe:	b002      	add	sp, #8
 8007100:	bd80      	pop	{r7, pc}
 8007102:	46c0      	nop			; (mov r8, r8)
 8007104:	fffffefd 	.word	0xfffffefd
 8007108:	40012708 	.word	0x40012708
 800710c:	ffc3ffff 	.word	0xffc3ffff
 8007110:	fdffffff 	.word	0xfdffffff
 8007114:	fffe0219 	.word	0xfffe0219
 8007118:	fffffc03 	.word	0xfffffc03

0800711c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800711c:	b590      	push	{r4, r7, lr}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007124:	230f      	movs	r3, #15
 8007126:	18fb      	adds	r3, r7, r3
 8007128:	2200      	movs	r2, #0
 800712a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	2204      	movs	r2, #4
 8007134:	4013      	ands	r3, r2
 8007136:	d138      	bne.n	80071aa <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2250      	movs	r2, #80	; 0x50
 800713c:	5c9b      	ldrb	r3, [r3, r2]
 800713e:	2b01      	cmp	r3, #1
 8007140:	d101      	bne.n	8007146 <HAL_ADC_Start+0x2a>
 8007142:	2302      	movs	r3, #2
 8007144:	e038      	b.n	80071b8 <HAL_ADC_Start+0x9c>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2250      	movs	r2, #80	; 0x50
 800714a:	2101      	movs	r1, #1
 800714c:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	69db      	ldr	r3, [r3, #28]
 8007152:	2b01      	cmp	r3, #1
 8007154:	d007      	beq.n	8007166 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8007156:	230f      	movs	r3, #15
 8007158:	18fc      	adds	r4, r7, r3
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	0018      	movs	r0, r3
 800715e:	f000 fa87 	bl	8007670 <ADC_Enable>
 8007162:	0003      	movs	r3, r0
 8007164:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8007166:	230f      	movs	r3, #15
 8007168:	18fb      	adds	r3, r7, r3
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d120      	bne.n	80071b2 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007174:	4a12      	ldr	r2, [pc, #72]	; (80071c0 <HAL_ADC_Start+0xa4>)
 8007176:	4013      	ands	r3, r2
 8007178:	2280      	movs	r2, #128	; 0x80
 800717a:	0052      	lsls	r2, r2, #1
 800717c:	431a      	orrs	r2, r3
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2250      	movs	r2, #80	; 0x50
 800718c:	2100      	movs	r1, #0
 800718e:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	221c      	movs	r2, #28
 8007196:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	689a      	ldr	r2, [r3, #8]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2104      	movs	r1, #4
 80071a4:	430a      	orrs	r2, r1
 80071a6:	609a      	str	r2, [r3, #8]
 80071a8:	e003      	b.n	80071b2 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80071aa:	230f      	movs	r3, #15
 80071ac:	18fb      	adds	r3, r7, r3
 80071ae:	2202      	movs	r2, #2
 80071b0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80071b2:	230f      	movs	r3, #15
 80071b4:	18fb      	adds	r3, r7, r3
 80071b6:	781b      	ldrb	r3, [r3, #0]
}
 80071b8:	0018      	movs	r0, r3
 80071ba:	46bd      	mov	sp, r7
 80071bc:	b005      	add	sp, #20
 80071be:	bd90      	pop	{r4, r7, pc}
 80071c0:	fffff0fe 	.word	0xfffff0fe

080071c4 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80071c4:	b5b0      	push	{r4, r5, r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80071cc:	230f      	movs	r3, #15
 80071ce:	18fb      	adds	r3, r7, r3
 80071d0:	2200      	movs	r2, #0
 80071d2:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2250      	movs	r2, #80	; 0x50
 80071d8:	5c9b      	ldrb	r3, [r3, r2]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d101      	bne.n	80071e2 <HAL_ADC_Stop+0x1e>
 80071de:	2302      	movs	r3, #2
 80071e0:	e02a      	b.n	8007238 <HAL_ADC_Stop+0x74>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2250      	movs	r2, #80	; 0x50
 80071e6:	2101      	movs	r1, #1
 80071e8:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80071ea:	250f      	movs	r5, #15
 80071ec:	197c      	adds	r4, r7, r5
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	0018      	movs	r0, r3
 80071f2:	f000 fafd 	bl	80077f0 <ADC_ConversionStop>
 80071f6:	0003      	movs	r3, r0
 80071f8:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80071fa:	197b      	adds	r3, r7, r5
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d113      	bne.n	800722a <HAL_ADC_Stop+0x66>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8007202:	250f      	movs	r5, #15
 8007204:	197c      	adds	r4, r7, r5
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	0018      	movs	r0, r3
 800720a:	f000 fa91 	bl	8007730 <ADC_Disable>
 800720e:	0003      	movs	r3, r0
 8007210:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8007212:	197b      	adds	r3, r7, r5
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d107      	bne.n	800722a <HAL_ADC_Stop+0x66>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800721e:	4a08      	ldr	r2, [pc, #32]	; (8007240 <HAL_ADC_Stop+0x7c>)
 8007220:	4013      	ands	r3, r2
 8007222:	2201      	movs	r2, #1
 8007224:	431a      	orrs	r2, r3
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2250      	movs	r2, #80	; 0x50
 800722e:	2100      	movs	r1, #0
 8007230:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8007232:	230f      	movs	r3, #15
 8007234:	18fb      	adds	r3, r7, r3
 8007236:	781b      	ldrb	r3, [r3, #0]
}
 8007238:	0018      	movs	r0, r3
 800723a:	46bd      	mov	sp, r7
 800723c:	b004      	add	sp, #16
 800723e:	bdb0      	pop	{r4, r5, r7, pc}
 8007240:	fffffefe 	.word	0xfffffefe

08007244 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800724e:	2300      	movs	r3, #0
 8007250:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8007252:	2300      	movs	r3, #0
 8007254:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	695b      	ldr	r3, [r3, #20]
 800725a:	2b08      	cmp	r3, #8
 800725c:	d102      	bne.n	8007264 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800725e:	2308      	movs	r3, #8
 8007260:	60fb      	str	r3, [r7, #12]
 8007262:	e014      	b.n	800728e <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	2201      	movs	r2, #1
 800726c:	4013      	ands	r3, r2
 800726e:	2b01      	cmp	r3, #1
 8007270:	d10b      	bne.n	800728a <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007276:	2220      	movs	r2, #32
 8007278:	431a      	orrs	r2, r3
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2250      	movs	r2, #80	; 0x50
 8007282:	2100      	movs	r1, #0
 8007284:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e06c      	b.n	8007364 <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800728a:	230c      	movs	r3, #12
 800728c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800728e:	f7ff fd97 	bl	8006dc0 <HAL_GetTick>
 8007292:	0003      	movs	r3, r0
 8007294:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8007296:	e019      	b.n	80072cc <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	3301      	adds	r3, #1
 800729c:	d016      	beq.n	80072cc <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d007      	beq.n	80072b4 <HAL_ADC_PollForConversion+0x70>
 80072a4:	f7ff fd8c 	bl	8006dc0 <HAL_GetTick>
 80072a8:	0002      	movs	r2, r0
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	683a      	ldr	r2, [r7, #0]
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d20b      	bcs.n	80072cc <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072b8:	2204      	movs	r2, #4
 80072ba:	431a      	orrs	r2, r3
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2250      	movs	r2, #80	; 0x50
 80072c4:	2100      	movs	r1, #0
 80072c6:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 80072c8:	2303      	movs	r3, #3
 80072ca:	e04b      	b.n	8007364 <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	4013      	ands	r3, r2
 80072d6:	d0df      	beq.n	8007298 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072dc:	2280      	movs	r2, #128	; 0x80
 80072de:	0092      	lsls	r2, r2, #2
 80072e0:	431a      	orrs	r2, r3
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68da      	ldr	r2, [r3, #12]
 80072ec:	23c0      	movs	r3, #192	; 0xc0
 80072ee:	011b      	lsls	r3, r3, #4
 80072f0:	4013      	ands	r3, r2
 80072f2:	d12e      	bne.n	8007352 <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2220      	movs	r2, #32
 80072f8:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d129      	bne.n	8007352 <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2208      	movs	r2, #8
 8007306:	4013      	ands	r3, r2
 8007308:	2b08      	cmp	r3, #8
 800730a:	d122      	bne.n	8007352 <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	2204      	movs	r2, #4
 8007314:	4013      	ands	r3, r2
 8007316:	d110      	bne.n	800733a <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685a      	ldr	r2, [r3, #4]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	210c      	movs	r1, #12
 8007324:	438a      	bics	r2, r1
 8007326:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800732c:	4a0f      	ldr	r2, [pc, #60]	; (800736c <HAL_ADC_PollForConversion+0x128>)
 800732e:	4013      	ands	r3, r2
 8007330:	2201      	movs	r2, #1
 8007332:	431a      	orrs	r2, r3
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	655a      	str	r2, [r3, #84]	; 0x54
 8007338:	e00b      	b.n	8007352 <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800733e:	2220      	movs	r2, #32
 8007340:	431a      	orrs	r2, r3
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800734a:	2201      	movs	r2, #1
 800734c:	431a      	orrs	r2, r3
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	699b      	ldr	r3, [r3, #24]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d103      	bne.n	8007362 <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	220c      	movs	r2, #12
 8007360:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	0018      	movs	r0, r3
 8007366:	46bd      	mov	sp, r7
 8007368:	b004      	add	sp, #16
 800736a:	bd80      	pop	{r7, pc}
 800736c:	fffffefe 	.word	0xfffffefe

08007370 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800737e:	0018      	movs	r0, r3
 8007380:	46bd      	mov	sp, r7
 8007382:	b002      	add	sp, #8
 8007384:	bd80      	pop	{r7, pc}
	...

08007388 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b082      	sub	sp, #8
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2204      	movs	r2, #4
 8007398:	4013      	ands	r3, r2
 800739a:	2b04      	cmp	r3, #4
 800739c:	d106      	bne.n	80073ac <HAL_ADC_IRQHandler+0x24>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	2204      	movs	r2, #4
 80073a6:	4013      	ands	r3, r2
 80073a8:	2b04      	cmp	r3, #4
 80073aa:	d00d      	beq.n	80073c8 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2208      	movs	r2, #8
 80073b4:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80073b6:	2b08      	cmp	r3, #8
 80073b8:	d154      	bne.n	8007464 <HAL_ADC_IRQHandler+0xdc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	2208      	movs	r2, #8
 80073c2:	4013      	ands	r3, r2
 80073c4:	2b08      	cmp	r3, #8
 80073c6:	d14d      	bne.n	8007464 <HAL_ADC_IRQHandler+0xdc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073cc:	2210      	movs	r2, #16
 80073ce:	4013      	ands	r3, r2
 80073d0:	d106      	bne.n	80073e0 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073d6:	2280      	movs	r2, #128	; 0x80
 80073d8:	0092      	lsls	r2, r2, #2
 80073da:	431a      	orrs	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	655a      	str	r2, [r3, #84]	; 0x54
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	68da      	ldr	r2, [r3, #12]
 80073e6:	23c0      	movs	r3, #192	; 0xc0
 80073e8:	011b      	lsls	r3, r3, #4
 80073ea:	4013      	ands	r3, r2
 80073ec:	d12e      	bne.n	800744c <HAL_ADC_IRQHandler+0xc4>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2220      	movs	r2, #32
 80073f2:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d129      	bne.n	800744c <HAL_ADC_IRQHandler+0xc4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2208      	movs	r2, #8
 8007400:	4013      	ands	r3, r2
 8007402:	2b08      	cmp	r3, #8
 8007404:	d122      	bne.n	800744c <HAL_ADC_IRQHandler+0xc4>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	2204      	movs	r2, #4
 800740e:	4013      	ands	r3, r2
 8007410:	d110      	bne.n	8007434 <HAL_ADC_IRQHandler+0xac>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	685a      	ldr	r2, [r3, #4]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	210c      	movs	r1, #12
 800741e:	438a      	bics	r2, r1
 8007420:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007426:	4a35      	ldr	r2, [pc, #212]	; (80074fc <HAL_ADC_IRQHandler+0x174>)
 8007428:	4013      	ands	r3, r2
 800742a:	2201      	movs	r2, #1
 800742c:	431a      	orrs	r2, r3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	655a      	str	r2, [r3, #84]	; 0x54
 8007432:	e00b      	b.n	800744c <HAL_ADC_IRQHandler+0xc4>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007438:	2220      	movs	r2, #32
 800743a:	431a      	orrs	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007444:	2201      	movs	r2, #1
 8007446:	431a      	orrs	r2, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	659a      	str	r2, [r3, #88]	; 0x58
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	0018      	movs	r0, r3
 8007450:	f000 f856 	bl	8007500 <HAL_ADC_ConvCpltCallback>
    /* Note: Management of low power auto-wait enabled: flags must be cleared */
    /*       by user when fetching ADC conversion data.                       */
    /*       This case is managed in IRQ handler, but this low-power mode     */
    /*       should not be used with programming model IT or DMA.             */
    /*       Refer to comment of parameter "LowPowerAutoWait".                */
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	699b      	ldr	r3, [r3, #24]
 8007458:	2b01      	cmp	r3, #1
 800745a:	d003      	beq.n	8007464 <HAL_ADC_IRQHandler+0xdc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	220c      	movs	r2, #12
 8007462:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	2280      	movs	r2, #128	; 0x80
 800746c:	4013      	ands	r3, r2
 800746e:	2b80      	cmp	r3, #128	; 0x80
 8007470:	d115      	bne.n	800749e <HAL_ADC_IRQHandler+0x116>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	2280      	movs	r2, #128	; 0x80
 800747a:	4013      	ands	r3, r2
 800747c:	2b80      	cmp	r3, #128	; 0x80
 800747e:	d10e      	bne.n	800749e <HAL_ADC_IRQHandler+0x116>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007484:	2280      	movs	r2, #128	; 0x80
 8007486:	0252      	lsls	r2, r2, #9
 8007488:	431a      	orrs	r2, r3
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	655a      	str	r2, [r3, #84]	; 0x54
    
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	0018      	movs	r0, r3
 8007492:	f000 f83d 	bl	8007510 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2280      	movs	r2, #128	; 0x80
 800749c:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2210      	movs	r2, #16
 80074a6:	4013      	ands	r3, r2
 80074a8:	2b10      	cmp	r3, #16
 80074aa:	d123      	bne.n	80074f4 <HAL_ADC_IRQHandler+0x16c>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	2210      	movs	r2, #16
 80074b4:	4013      	ands	r3, r2
 80074b6:	2b10      	cmp	r3, #16
 80074b8:	d11c      	bne.n	80074f4 <HAL_ADC_IRQHandler+0x16c>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d006      	beq.n	80074d0 <HAL_ADC_IRQHandler+0x148>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	2201      	movs	r2, #1
 80074ca:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d10d      	bne.n	80074ec <HAL_ADC_IRQHandler+0x164>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074d4:	2202      	movs	r2, #2
 80074d6:	431a      	orrs	r2, r3
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2210      	movs	r2, #16
 80074e2:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	0018      	movs	r0, r3
 80074e8:	f000 f81a 	bl	8007520 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2210      	movs	r2, #16
 80074f2:	601a      	str	r2, [r3, #0]
  }
  
}
 80074f4:	46c0      	nop			; (mov r8, r8)
 80074f6:	46bd      	mov	sp, r7
 80074f8:	b002      	add	sp, #8
 80074fa:	bd80      	pop	{r7, pc}
 80074fc:	fffffefe 	.word	0xfffffefe

08007500 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8007508:	46c0      	nop			; (mov r8, r8)
 800750a:	46bd      	mov	sp, r7
 800750c:	b002      	add	sp, #8
 800750e:	bd80      	pop	{r7, pc}

08007510 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8007518:	46c0      	nop			; (mov r8, r8)
 800751a:	46bd      	mov	sp, r7
 800751c:	b002      	add	sp, #8
 800751e:	bd80      	pop	{r7, pc}

08007520 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007528:	46c0      	nop			; (mov r8, r8)
 800752a:	46bd      	mov	sp, r7
 800752c:	b002      	add	sp, #8
 800752e:	bd80      	pop	{r7, pc}

08007530 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b082      	sub	sp, #8
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2250      	movs	r2, #80	; 0x50
 800753e:	5c9b      	ldrb	r3, [r3, r2]
 8007540:	2b01      	cmp	r3, #1
 8007542:	d101      	bne.n	8007548 <HAL_ADC_ConfigChannel+0x18>
 8007544:	2302      	movs	r3, #2
 8007546:	e085      	b.n	8007654 <HAL_ADC_ConfigChannel+0x124>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2250      	movs	r2, #80	; 0x50
 800754c:	2101      	movs	r1, #1
 800754e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	2204      	movs	r2, #4
 8007558:	4013      	ands	r3, r2
 800755a:	d00b      	beq.n	8007574 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007560:	2220      	movs	r2, #32
 8007562:	431a      	orrs	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2250      	movs	r2, #80	; 0x50
 800756c:	2100      	movs	r1, #0
 800756e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e06f      	b.n	8007654 <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	4a38      	ldr	r2, [pc, #224]	; (800765c <HAL_ADC_ConfigChannel+0x12c>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d035      	beq.n	80075ea <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	035b      	lsls	r3, r3, #13
 800758a:	0b5a      	lsrs	r2, r3, #13
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	430a      	orrs	r2, r1
 8007592:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	2380      	movs	r3, #128	; 0x80
 800759a:	02db      	lsls	r3, r3, #11
 800759c:	4013      	ands	r3, r2
 800759e:	d009      	beq.n	80075b4 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80075a0:	4b2f      	ldr	r3, [pc, #188]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	4b2e      	ldr	r3, [pc, #184]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 80075a6:	2180      	movs	r1, #128	; 0x80
 80075a8:	0409      	lsls	r1, r1, #16
 80075aa:	430a      	orrs	r2, r1
 80075ac:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80075ae:	200a      	movs	r0, #10
 80075b0:	f000 f964 	bl	800787c <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	2380      	movs	r3, #128	; 0x80
 80075ba:	029b      	lsls	r3, r3, #10
 80075bc:	4013      	ands	r3, r2
 80075be:	d006      	beq.n	80075ce <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80075c0:	4b27      	ldr	r3, [pc, #156]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	4b26      	ldr	r3, [pc, #152]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 80075c6:	2180      	movs	r1, #128	; 0x80
 80075c8:	03c9      	lsls	r1, r1, #15
 80075ca:	430a      	orrs	r2, r1
 80075cc:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	2380      	movs	r3, #128	; 0x80
 80075d4:	025b      	lsls	r3, r3, #9
 80075d6:	4013      	ands	r3, r2
 80075d8:	d037      	beq.n	800764a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 80075da:	4b21      	ldr	r3, [pc, #132]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	4b20      	ldr	r3, [pc, #128]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 80075e0:	2180      	movs	r1, #128	; 0x80
 80075e2:	0449      	lsls	r1, r1, #17
 80075e4:	430a      	orrs	r2, r1
 80075e6:	601a      	str	r2, [r3, #0]
 80075e8:	e02f      	b.n	800764a <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	035b      	lsls	r3, r3, #13
 80075f6:	0b5b      	lsrs	r3, r3, #13
 80075f8:	43d9      	mvns	r1, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	400a      	ands	r2, r1
 8007600:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	2380      	movs	r3, #128	; 0x80
 8007608:	02db      	lsls	r3, r3, #11
 800760a:	4013      	ands	r3, r2
 800760c:	d005      	beq.n	800761a <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 800760e:	4b14      	ldr	r3, [pc, #80]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	4b13      	ldr	r3, [pc, #76]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 8007614:	4913      	ldr	r1, [pc, #76]	; (8007664 <HAL_ADC_ConfigChannel+0x134>)
 8007616:	400a      	ands	r2, r1
 8007618:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	2380      	movs	r3, #128	; 0x80
 8007620:	029b      	lsls	r3, r3, #10
 8007622:	4013      	ands	r3, r2
 8007624:	d005      	beq.n	8007632 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8007626:	4b0e      	ldr	r3, [pc, #56]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	4b0d      	ldr	r3, [pc, #52]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 800762c:	490e      	ldr	r1, [pc, #56]	; (8007668 <HAL_ADC_ConfigChannel+0x138>)
 800762e:	400a      	ands	r2, r1
 8007630:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	2380      	movs	r3, #128	; 0x80
 8007638:	025b      	lsls	r3, r3, #9
 800763a:	4013      	ands	r3, r2
 800763c:	d005      	beq.n	800764a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 800763e:	4b08      	ldr	r3, [pc, #32]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	4b07      	ldr	r3, [pc, #28]	; (8007660 <HAL_ADC_ConfigChannel+0x130>)
 8007644:	4909      	ldr	r1, [pc, #36]	; (800766c <HAL_ADC_ConfigChannel+0x13c>)
 8007646:	400a      	ands	r2, r1
 8007648:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2250      	movs	r2, #80	; 0x50
 800764e:	2100      	movs	r1, #0
 8007650:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	0018      	movs	r0, r3
 8007656:	46bd      	mov	sp, r7
 8007658:	b002      	add	sp, #8
 800765a:	bd80      	pop	{r7, pc}
 800765c:	00001001 	.word	0x00001001
 8007660:	40012708 	.word	0x40012708
 8007664:	ff7fffff 	.word	0xff7fffff
 8007668:	ffbfffff 	.word	0xffbfffff
 800766c:	feffffff 	.word	0xfeffffff

08007670 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007678:	2300      	movs	r3, #0
 800767a:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	2203      	movs	r2, #3
 8007684:	4013      	ands	r3, r2
 8007686:	2b01      	cmp	r3, #1
 8007688:	d108      	bne.n	800769c <ADC_Enable+0x2c>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2201      	movs	r2, #1
 8007692:	4013      	ands	r3, r2
 8007694:	2b01      	cmp	r3, #1
 8007696:	d101      	bne.n	800769c <ADC_Enable+0x2c>
 8007698:	2301      	movs	r3, #1
 800769a:	e000      	b.n	800769e <ADC_Enable+0x2e>
 800769c:	2300      	movs	r3, #0
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d13f      	bne.n	8007722 <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	4a20      	ldr	r2, [pc, #128]	; (800772c <ADC_Enable+0xbc>)
 80076aa:	4013      	ands	r3, r2
 80076ac:	d00d      	beq.n	80076ca <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076b2:	2210      	movs	r2, #16
 80076b4:	431a      	orrs	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076be:	2201      	movs	r2, #1
 80076c0:	431a      	orrs	r2, r3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e02c      	b.n	8007724 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	689a      	ldr	r2, [r3, #8]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	2101      	movs	r1, #1
 80076d6:	430a      	orrs	r2, r1
 80076d8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80076da:	2001      	movs	r0, #1
 80076dc:	f000 f8ce 	bl	800787c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80076e0:	f7ff fb6e 	bl	8006dc0 <HAL_GetTick>
 80076e4:	0003      	movs	r3, r0
 80076e6:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80076e8:	e014      	b.n	8007714 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80076ea:	f7ff fb69 	bl	8006dc0 <HAL_GetTick>
 80076ee:	0002      	movs	r2, r0
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	2b0a      	cmp	r3, #10
 80076f6:	d90d      	bls.n	8007714 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076fc:	2210      	movs	r2, #16
 80076fe:	431a      	orrs	r2, r3
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007708:	2201      	movs	r2, #1
 800770a:	431a      	orrs	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8007710:	2301      	movs	r3, #1
 8007712:	e007      	b.n	8007724 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2201      	movs	r2, #1
 800771c:	4013      	ands	r3, r2
 800771e:	2b01      	cmp	r3, #1
 8007720:	d1e3      	bne.n	80076ea <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	0018      	movs	r0, r3
 8007726:	46bd      	mov	sp, r7
 8007728:	b004      	add	sp, #16
 800772a:	bd80      	pop	{r7, pc}
 800772c:	80000017 	.word	0x80000017

08007730 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007738:	2300      	movs	r3, #0
 800773a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	2203      	movs	r2, #3
 8007744:	4013      	ands	r3, r2
 8007746:	2b01      	cmp	r3, #1
 8007748:	d108      	bne.n	800775c <ADC_Disable+0x2c>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2201      	movs	r2, #1
 8007752:	4013      	ands	r3, r2
 8007754:	2b01      	cmp	r3, #1
 8007756:	d101      	bne.n	800775c <ADC_Disable+0x2c>
 8007758:	2301      	movs	r3, #1
 800775a:	e000      	b.n	800775e <ADC_Disable+0x2e>
 800775c:	2300      	movs	r3, #0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d041      	beq.n	80077e6 <ADC_Disable+0xb6>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	2205      	movs	r2, #5
 800776a:	4013      	ands	r3, r2
 800776c:	2b01      	cmp	r3, #1
 800776e:	d110      	bne.n	8007792 <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	689a      	ldr	r2, [r3, #8]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2102      	movs	r1, #2
 800777c:	430a      	orrs	r2, r1
 800777e:	609a      	str	r2, [r3, #8]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2203      	movs	r2, #3
 8007786:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007788:	f7ff fb1a 	bl	8006dc0 <HAL_GetTick>
 800778c:	0003      	movs	r3, r0
 800778e:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8007790:	e022      	b.n	80077d8 <ADC_Disable+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007796:	2210      	movs	r2, #16
 8007798:	431a      	orrs	r2, r3
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077a2:	2201      	movs	r2, #1
 80077a4:	431a      	orrs	r2, r3
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e01c      	b.n	80077e8 <ADC_Disable+0xb8>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80077ae:	f7ff fb07 	bl	8006dc0 <HAL_GetTick>
 80077b2:	0002      	movs	r2, r0
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	2b0a      	cmp	r3, #10
 80077ba:	d90d      	bls.n	80077d8 <ADC_Disable+0xa8>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077c0:	2210      	movs	r2, #16
 80077c2:	431a      	orrs	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077cc:	2201      	movs	r2, #1
 80077ce:	431a      	orrs	r2, r3
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	e007      	b.n	80077e8 <ADC_Disable+0xb8>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	2201      	movs	r2, #1
 80077e0:	4013      	ands	r3, r2
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d0e3      	beq.n	80077ae <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	0018      	movs	r0, r3
 80077ea:	46bd      	mov	sp, r7
 80077ec:	b004      	add	sp, #16
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80077f8:	2300      	movs	r3, #0
 80077fa:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	2204      	movs	r2, #4
 8007804:	4013      	ands	r3, r2
 8007806:	d034      	beq.n	8007872 <ADC_ConversionStop+0x82>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	2204      	movs	r2, #4
 8007810:	4013      	ands	r3, r2
 8007812:	2b04      	cmp	r3, #4
 8007814:	d10d      	bne.n	8007832 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	2202      	movs	r2, #2
 800781e:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8007820:	d107      	bne.n	8007832 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689a      	ldr	r2, [r3, #8]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	2110      	movs	r1, #16
 800782e:	430a      	orrs	r2, r1
 8007830:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007832:	f7ff fac5 	bl	8006dc0 <HAL_GetTick>
 8007836:	0003      	movs	r3, r0
 8007838:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800783a:	e014      	b.n	8007866 <ADC_ConversionStop+0x76>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800783c:	f7ff fac0 	bl	8006dc0 <HAL_GetTick>
 8007840:	0002      	movs	r2, r0
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	2b0a      	cmp	r3, #10
 8007848:	d90d      	bls.n	8007866 <ADC_ConversionStop+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800784e:	2210      	movs	r2, #16
 8007850:	431a      	orrs	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800785a:	2201      	movs	r2, #1
 800785c:	431a      	orrs	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e006      	b.n	8007874 <ADC_ConversionStop+0x84>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	2204      	movs	r2, #4
 800786e:	4013      	ands	r3, r2
 8007870:	d1e4      	bne.n	800783c <ADC_ConversionStop+0x4c>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8007872:	2300      	movs	r3, #0
}
 8007874:	0018      	movs	r0, r3
 8007876:	46bd      	mov	sp, r7
 8007878:	b004      	add	sp, #16
 800787a:	bd80      	pop	{r7, pc}

0800787c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8007884:	4b0a      	ldr	r3, [pc, #40]	; (80078b0 <ADC_DelayMicroSecond+0x34>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	490a      	ldr	r1, [pc, #40]	; (80078b4 <ADC_DelayMicroSecond+0x38>)
 800788a:	0018      	movs	r0, r3
 800788c:	f7f8 fc44 	bl	8000118 <__udivsi3>
 8007890:	0003      	movs	r3, r0
 8007892:	001a      	movs	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4353      	muls	r3, r2
 8007898:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800789a:	e002      	b.n	80078a2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	3b01      	subs	r3, #1
 80078a0:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1f9      	bne.n	800789c <ADC_DelayMicroSecond+0x20>
  } 
}
 80078a8:	46c0      	nop			; (mov r8, r8)
 80078aa:	46bd      	mov	sp, r7
 80078ac:	b004      	add	sp, #16
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	20000010 	.word	0x20000010
 80078b4:	000f4240 	.word	0x000f4240

080078b8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b082      	sub	sp, #8
 80078bc:	af00      	add	r7, sp, #0
 80078be:	0002      	movs	r2, r0
 80078c0:	1dfb      	adds	r3, r7, #7
 80078c2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80078c4:	1dfb      	adds	r3, r7, #7
 80078c6:	781b      	ldrb	r3, [r3, #0]
 80078c8:	001a      	movs	r2, r3
 80078ca:	231f      	movs	r3, #31
 80078cc:	401a      	ands	r2, r3
 80078ce:	4b04      	ldr	r3, [pc, #16]	; (80078e0 <NVIC_EnableIRQ+0x28>)
 80078d0:	2101      	movs	r1, #1
 80078d2:	4091      	lsls	r1, r2
 80078d4:	000a      	movs	r2, r1
 80078d6:	601a      	str	r2, [r3, #0]
}
 80078d8:	46c0      	nop			; (mov r8, r8)
 80078da:	46bd      	mov	sp, r7
 80078dc:	b002      	add	sp, #8
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	e000e100 	.word	0xe000e100

080078e4 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b082      	sub	sp, #8
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	0002      	movs	r2, r0
 80078ec:	1dfb      	adds	r3, r7, #7
 80078ee:	701a      	strb	r2, [r3, #0]
  NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80078f0:	1dfb      	adds	r3, r7, #7
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	001a      	movs	r2, r3
 80078f6:	231f      	movs	r3, #31
 80078f8:	4013      	ands	r3, r2
 80078fa:	4905      	ldr	r1, [pc, #20]	; (8007910 <NVIC_ClearPendingIRQ+0x2c>)
 80078fc:	2201      	movs	r2, #1
 80078fe:	409a      	lsls	r2, r3
 8007900:	23c0      	movs	r3, #192	; 0xc0
 8007902:	005b      	lsls	r3, r3, #1
 8007904:	50ca      	str	r2, [r1, r3]
}
 8007906:	46c0      	nop			; (mov r8, r8)
 8007908:	46bd      	mov	sp, r7
 800790a:	b002      	add	sp, #8
 800790c:	bd80      	pop	{r7, pc}
 800790e:	46c0      	nop			; (mov r8, r8)
 8007910:	e000e100 	.word	0xe000e100

08007914 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007914:	b590      	push	{r4, r7, lr}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	0002      	movs	r2, r0
 800791c:	6039      	str	r1, [r7, #0]
 800791e:	1dfb      	adds	r3, r7, #7
 8007920:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8007922:	1dfb      	adds	r3, r7, #7
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	2b7f      	cmp	r3, #127	; 0x7f
 8007928:	d932      	bls.n	8007990 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800792a:	4a2f      	ldr	r2, [pc, #188]	; (80079e8 <NVIC_SetPriority+0xd4>)
 800792c:	1dfb      	adds	r3, r7, #7
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	0019      	movs	r1, r3
 8007932:	230f      	movs	r3, #15
 8007934:	400b      	ands	r3, r1
 8007936:	3b08      	subs	r3, #8
 8007938:	089b      	lsrs	r3, r3, #2
 800793a:	3306      	adds	r3, #6
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	18d3      	adds	r3, r2, r3
 8007940:	3304      	adds	r3, #4
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	1dfa      	adds	r2, r7, #7
 8007946:	7812      	ldrb	r2, [r2, #0]
 8007948:	0011      	movs	r1, r2
 800794a:	2203      	movs	r2, #3
 800794c:	400a      	ands	r2, r1
 800794e:	00d2      	lsls	r2, r2, #3
 8007950:	21ff      	movs	r1, #255	; 0xff
 8007952:	4091      	lsls	r1, r2
 8007954:	000a      	movs	r2, r1
 8007956:	43d2      	mvns	r2, r2
 8007958:	401a      	ands	r2, r3
 800795a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	019b      	lsls	r3, r3, #6
 8007960:	22ff      	movs	r2, #255	; 0xff
 8007962:	401a      	ands	r2, r3
 8007964:	1dfb      	adds	r3, r7, #7
 8007966:	781b      	ldrb	r3, [r3, #0]
 8007968:	0018      	movs	r0, r3
 800796a:	2303      	movs	r3, #3
 800796c:	4003      	ands	r3, r0
 800796e:	00db      	lsls	r3, r3, #3
 8007970:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007972:	481d      	ldr	r0, [pc, #116]	; (80079e8 <NVIC_SetPriority+0xd4>)
 8007974:	1dfb      	adds	r3, r7, #7
 8007976:	781b      	ldrb	r3, [r3, #0]
 8007978:	001c      	movs	r4, r3
 800797a:	230f      	movs	r3, #15
 800797c:	4023      	ands	r3, r4
 800797e:	3b08      	subs	r3, #8
 8007980:	089b      	lsrs	r3, r3, #2
 8007982:	430a      	orrs	r2, r1
 8007984:	3306      	adds	r3, #6
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	18c3      	adds	r3, r0, r3
 800798a:	3304      	adds	r3, #4
 800798c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800798e:	e027      	b.n	80079e0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007990:	4a16      	ldr	r2, [pc, #88]	; (80079ec <NVIC_SetPriority+0xd8>)
 8007992:	1dfb      	adds	r3, r7, #7
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	b25b      	sxtb	r3, r3
 8007998:	089b      	lsrs	r3, r3, #2
 800799a:	33c0      	adds	r3, #192	; 0xc0
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	589b      	ldr	r3, [r3, r2]
 80079a0:	1dfa      	adds	r2, r7, #7
 80079a2:	7812      	ldrb	r2, [r2, #0]
 80079a4:	0011      	movs	r1, r2
 80079a6:	2203      	movs	r2, #3
 80079a8:	400a      	ands	r2, r1
 80079aa:	00d2      	lsls	r2, r2, #3
 80079ac:	21ff      	movs	r1, #255	; 0xff
 80079ae:	4091      	lsls	r1, r2
 80079b0:	000a      	movs	r2, r1
 80079b2:	43d2      	mvns	r2, r2
 80079b4:	401a      	ands	r2, r3
 80079b6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	019b      	lsls	r3, r3, #6
 80079bc:	22ff      	movs	r2, #255	; 0xff
 80079be:	401a      	ands	r2, r3
 80079c0:	1dfb      	adds	r3, r7, #7
 80079c2:	781b      	ldrb	r3, [r3, #0]
 80079c4:	0018      	movs	r0, r3
 80079c6:	2303      	movs	r3, #3
 80079c8:	4003      	ands	r3, r0
 80079ca:	00db      	lsls	r3, r3, #3
 80079cc:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80079ce:	4807      	ldr	r0, [pc, #28]	; (80079ec <NVIC_SetPriority+0xd8>)
 80079d0:	1dfb      	adds	r3, r7, #7
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	b25b      	sxtb	r3, r3
 80079d6:	089b      	lsrs	r3, r3, #2
 80079d8:	430a      	orrs	r2, r1
 80079da:	33c0      	adds	r3, #192	; 0xc0
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	501a      	str	r2, [r3, r0]
}
 80079e0:	46c0      	nop			; (mov r8, r8)
 80079e2:	46bd      	mov	sp, r7
 80079e4:	b003      	add	sp, #12
 80079e6:	bd90      	pop	{r4, r7, pc}
 80079e8:	e000ed00 	.word	0xe000ed00
 80079ec:	e000e100 	.word	0xe000e100

080079f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	3b01      	subs	r3, #1
 80079fc:	4a0c      	ldr	r2, [pc, #48]	; (8007a30 <SysTick_Config+0x40>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d901      	bls.n	8007a06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007a02:	2301      	movs	r3, #1
 8007a04:	e010      	b.n	8007a28 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007a06:	4b0b      	ldr	r3, [pc, #44]	; (8007a34 <SysTick_Config+0x44>)
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	3a01      	subs	r2, #1
 8007a0c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007a0e:	2301      	movs	r3, #1
 8007a10:	425b      	negs	r3, r3
 8007a12:	2103      	movs	r1, #3
 8007a14:	0018      	movs	r0, r3
 8007a16:	f7ff ff7d 	bl	8007914 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007a1a:	4b06      	ldr	r3, [pc, #24]	; (8007a34 <SysTick_Config+0x44>)
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007a20:	4b04      	ldr	r3, [pc, #16]	; (8007a34 <SysTick_Config+0x44>)
 8007a22:	2207      	movs	r2, #7
 8007a24:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007a26:	2300      	movs	r3, #0
}
 8007a28:	0018      	movs	r0, r3
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	b002      	add	sp, #8
 8007a2e:	bd80      	pop	{r7, pc}
 8007a30:	00ffffff 	.word	0x00ffffff
 8007a34:	e000e010 	.word	0xe000e010

08007a38 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60b9      	str	r1, [r7, #8]
 8007a40:	607a      	str	r2, [r7, #4]
 8007a42:	210f      	movs	r1, #15
 8007a44:	187b      	adds	r3, r7, r1
 8007a46:	1c02      	adds	r2, r0, #0
 8007a48:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8007a4a:	68ba      	ldr	r2, [r7, #8]
 8007a4c:	187b      	adds	r3, r7, r1
 8007a4e:	781b      	ldrb	r3, [r3, #0]
 8007a50:	b25b      	sxtb	r3, r3
 8007a52:	0011      	movs	r1, r2
 8007a54:	0018      	movs	r0, r3
 8007a56:	f7ff ff5d 	bl	8007914 <NVIC_SetPriority>
}
 8007a5a:	46c0      	nop			; (mov r8, r8)
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	b004      	add	sp, #16
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b082      	sub	sp, #8
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	0002      	movs	r2, r0
 8007a6a:	1dfb      	adds	r3, r7, #7
 8007a6c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007a6e:	1dfb      	adds	r3, r7, #7
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	b25b      	sxtb	r3, r3
 8007a74:	0018      	movs	r0, r3
 8007a76:	f7ff ff1f 	bl	80078b8 <NVIC_EnableIRQ>
}
 8007a7a:	46c0      	nop			; (mov r8, r8)
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	b002      	add	sp, #8
 8007a80:	bd80      	pop	{r7, pc}

08007a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007a82:	b580      	push	{r7, lr}
 8007a84:	b082      	sub	sp, #8
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	0018      	movs	r0, r3
 8007a8e:	f7ff ffaf 	bl	80079f0 <SysTick_Config>
 8007a92:	0003      	movs	r3, r0
}
 8007a94:	0018      	movs	r0, r3
 8007a96:	46bd      	mov	sp, r7
 8007a98:	b002      	add	sp, #8
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{ 
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	0002      	movs	r2, r0
 8007aa4:	1dfb      	adds	r3, r7, #7
 8007aa6:	701a      	strb	r2, [r3, #0]
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8007aa8:	1dfb      	adds	r3, r7, #7
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	b25b      	sxtb	r3, r3
 8007aae:	0018      	movs	r0, r3
 8007ab0:	f7ff ff18 	bl	80078e4 <NVIC_ClearPendingIRQ>
}
 8007ab4:	46c0      	nop			; (mov r8, r8)
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	b002      	add	sp, #8
 8007aba:	bd80      	pop	{r7, pc}

08007abc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b084      	sub	sp, #16
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e061      	b.n	8007b92 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a32      	ldr	r2, [pc, #200]	; (8007b9c <HAL_DMA_Init+0xe0>)
 8007ad4:	4694      	mov	ip, r2
 8007ad6:	4463      	add	r3, ip
 8007ad8:	2114      	movs	r1, #20
 8007ada:	0018      	movs	r0, r3
 8007adc:	f7f8 fb1c 	bl	8000118 <__udivsi3>
 8007ae0:	0003      	movs	r3, r0
 8007ae2:	009a      	lsls	r2, r3, #2
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a2d      	ldr	r2, [pc, #180]	; (8007ba0 <HAL_DMA_Init+0xe4>)
 8007aec:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2225      	movs	r2, #37	; 0x25
 8007af2:	2102      	movs	r1, #2
 8007af4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	4a28      	ldr	r2, [pc, #160]	; (8007ba4 <HAL_DMA_Init+0xe8>)
 8007b02:	4013      	ands	r3, r2
 8007b04:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007b0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	691b      	ldr	r3, [r3, #16]
 8007b14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	699b      	ldr	r3, [r3, #24]
 8007b20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6a1b      	ldr	r3, [r3, #32]
 8007b2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007b2e:	68fa      	ldr	r2, [r7, #12]
 8007b30:	4313      	orrs	r3, r2
 8007b32:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	689a      	ldr	r2, [r3, #8]
 8007b40:	2380      	movs	r3, #128	; 0x80
 8007b42:	01db      	lsls	r3, r3, #7
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d018      	beq.n	8007b7a <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007b48:	4b17      	ldr	r3, [pc, #92]	; (8007ba8 <HAL_DMA_Init+0xec>)
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b50:	211c      	movs	r1, #28
 8007b52:	400b      	ands	r3, r1
 8007b54:	210f      	movs	r1, #15
 8007b56:	4099      	lsls	r1, r3
 8007b58:	000b      	movs	r3, r1
 8007b5a:	43d9      	mvns	r1, r3
 8007b5c:	4b12      	ldr	r3, [pc, #72]	; (8007ba8 <HAL_DMA_Init+0xec>)
 8007b5e:	400a      	ands	r2, r1
 8007b60:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007b62:	4b11      	ldr	r3, [pc, #68]	; (8007ba8 <HAL_DMA_Init+0xec>)
 8007b64:	6819      	ldr	r1, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	685a      	ldr	r2, [r3, #4]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b6e:	201c      	movs	r0, #28
 8007b70:	4003      	ands	r3, r0
 8007b72:	409a      	lsls	r2, r3
 8007b74:	4b0c      	ldr	r3, [pc, #48]	; (8007ba8 <HAL_DMA_Init+0xec>)
 8007b76:	430a      	orrs	r2, r1
 8007b78:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2225      	movs	r2, #37	; 0x25
 8007b84:	2101      	movs	r1, #1
 8007b86:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2224      	movs	r2, #36	; 0x24
 8007b8c:	2100      	movs	r1, #0
 8007b8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	0018      	movs	r0, r3
 8007b94:	46bd      	mov	sp, r7
 8007b96:	b004      	add	sp, #16
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	46c0      	nop			; (mov r8, r8)
 8007b9c:	bffdfff8 	.word	0xbffdfff8
 8007ba0:	40020000 	.word	0x40020000
 8007ba4:	ffff800f 	.word	0xffff800f
 8007ba8:	400200a8 	.word	0x400200a8

08007bac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b086      	sub	sp, #24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
 8007bb8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bba:	2317      	movs	r3, #23
 8007bbc:	18fb      	adds	r3, r7, r3
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2224      	movs	r2, #36	; 0x24
 8007bc6:	5c9b      	ldrb	r3, [r3, r2]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d101      	bne.n	8007bd0 <HAL_DMA_Start_IT+0x24>
 8007bcc:	2302      	movs	r3, #2
 8007bce:	e04f      	b.n	8007c70 <HAL_DMA_Start_IT+0xc4>
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2224      	movs	r2, #36	; 0x24
 8007bd4:	2101      	movs	r1, #1
 8007bd6:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2225      	movs	r2, #37	; 0x25
 8007bdc:	5c9b      	ldrb	r3, [r3, r2]
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d13a      	bne.n	8007c5a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2225      	movs	r2, #37	; 0x25
 8007be8:	2102      	movs	r1, #2
 8007bea:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2101      	movs	r1, #1
 8007bfe:	438a      	bics	r2, r1
 8007c00:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	68b9      	ldr	r1, [r7, #8]
 8007c08:	68f8      	ldr	r0, [r7, #12]
 8007c0a:	f000 f92b 	bl	8007e64 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d008      	beq.n	8007c28 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	210e      	movs	r1, #14
 8007c22:	430a      	orrs	r2, r1
 8007c24:	601a      	str	r2, [r3, #0]
 8007c26:	e00f      	b.n	8007c48 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681a      	ldr	r2, [r3, #0]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	2104      	movs	r1, #4
 8007c34:	438a      	bics	r2, r1
 8007c36:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	210a      	movs	r1, #10
 8007c44:	430a      	orrs	r2, r1
 8007c46:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2101      	movs	r1, #1
 8007c54:	430a      	orrs	r2, r1
 8007c56:	601a      	str	r2, [r3, #0]
 8007c58:	e007      	b.n	8007c6a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2224      	movs	r2, #36	; 0x24
 8007c5e:	2100      	movs	r1, #0
 8007c60:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8007c62:	2317      	movs	r3, #23
 8007c64:	18fb      	adds	r3, r7, r3
 8007c66:	2202      	movs	r2, #2
 8007c68:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8007c6a:	2317      	movs	r3, #23
 8007c6c:	18fb      	adds	r3, r7, r3
 8007c6e:	781b      	ldrb	r3, [r3, #0]
}
 8007c70:	0018      	movs	r0, r3
 8007c72:	46bd      	mov	sp, r7
 8007c74:	b006      	add	sp, #24
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b084      	sub	sp, #16
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c80:	230f      	movs	r3, #15
 8007c82:	18fb      	adds	r3, r7, r3
 8007c84:	2200      	movs	r2, #0
 8007c86:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2225      	movs	r2, #37	; 0x25
 8007c8c:	5c9b      	ldrb	r3, [r3, r2]
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	2b02      	cmp	r3, #2
 8007c92:	d007      	beq.n	8007ca4 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2204      	movs	r2, #4
 8007c98:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007c9a:	230f      	movs	r3, #15
 8007c9c:	18fb      	adds	r3, r7, r3
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	701a      	strb	r2, [r3, #0]
 8007ca2:	e02a      	b.n	8007cfa <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	210e      	movs	r1, #14
 8007cb0:	438a      	bics	r2, r1
 8007cb2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	438a      	bics	r2, r1
 8007cc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cc8:	221c      	movs	r2, #28
 8007cca:	401a      	ands	r2, r3
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd0:	2101      	movs	r1, #1
 8007cd2:	4091      	lsls	r1, r2
 8007cd4:	000a      	movs	r2, r1
 8007cd6:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2225      	movs	r2, #37	; 0x25
 8007cdc:	2101      	movs	r1, #1
 8007cde:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2224      	movs	r2, #36	; 0x24
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d004      	beq.n	8007cfa <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	0010      	movs	r0, r2
 8007cf8:	4798      	blx	r3
    }
  }
  return status;
 8007cfa:	230f      	movs	r3, #15
 8007cfc:	18fb      	adds	r3, r7, r3
 8007cfe:	781b      	ldrb	r3, [r3, #0]
}
 8007d00:	0018      	movs	r0, r3
 8007d02:	46bd      	mov	sp, r7
 8007d04:	b004      	add	sp, #16
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d24:	221c      	movs	r2, #28
 8007d26:	4013      	ands	r3, r2
 8007d28:	2204      	movs	r2, #4
 8007d2a:	409a      	lsls	r2, r3
 8007d2c:	0013      	movs	r3, r2
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	4013      	ands	r3, r2
 8007d32:	d026      	beq.n	8007d82 <HAL_DMA_IRQHandler+0x7a>
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	2204      	movs	r2, #4
 8007d38:	4013      	ands	r3, r2
 8007d3a:	d022      	beq.n	8007d82 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2220      	movs	r2, #32
 8007d44:	4013      	ands	r3, r2
 8007d46:	d107      	bne.n	8007d58 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2104      	movs	r1, #4
 8007d54:	438a      	bics	r2, r1
 8007d56:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d5c:	221c      	movs	r2, #28
 8007d5e:	401a      	ands	r2, r3
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d64:	2104      	movs	r1, #4
 8007d66:	4091      	lsls	r1, r2
 8007d68:	000a      	movs	r2, r1
 8007d6a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d100      	bne.n	8007d76 <HAL_DMA_IRQHandler+0x6e>
 8007d74:	e071      	b.n	8007e5a <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	0010      	movs	r0, r2
 8007d7e:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8007d80:	e06b      	b.n	8007e5a <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d86:	221c      	movs	r2, #28
 8007d88:	4013      	ands	r3, r2
 8007d8a:	2202      	movs	r2, #2
 8007d8c:	409a      	lsls	r2, r3
 8007d8e:	0013      	movs	r3, r2
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	4013      	ands	r3, r2
 8007d94:	d02d      	beq.n	8007df2 <HAL_DMA_IRQHandler+0xea>
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	2202      	movs	r2, #2
 8007d9a:	4013      	ands	r3, r2
 8007d9c:	d029      	beq.n	8007df2 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2220      	movs	r2, #32
 8007da6:	4013      	ands	r3, r2
 8007da8:	d10b      	bne.n	8007dc2 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	210a      	movs	r1, #10
 8007db6:	438a      	bics	r2, r1
 8007db8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2225      	movs	r2, #37	; 0x25
 8007dbe:	2101      	movs	r1, #1
 8007dc0:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dc6:	221c      	movs	r2, #28
 8007dc8:	401a      	ands	r2, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dce:	2102      	movs	r1, #2
 8007dd0:	4091      	lsls	r1, r2
 8007dd2:	000a      	movs	r2, r1
 8007dd4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2224      	movs	r2, #36	; 0x24
 8007dda:	2100      	movs	r1, #0
 8007ddc:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d039      	beq.n	8007e5a <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	0010      	movs	r0, r2
 8007dee:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007df0:	e033      	b.n	8007e5a <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007df6:	221c      	movs	r2, #28
 8007df8:	4013      	ands	r3, r2
 8007dfa:	2208      	movs	r2, #8
 8007dfc:	409a      	lsls	r2, r3
 8007dfe:	0013      	movs	r3, r2
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	4013      	ands	r3, r2
 8007e04:	d02a      	beq.n	8007e5c <HAL_DMA_IRQHandler+0x154>
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	2208      	movs	r2, #8
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	d026      	beq.n	8007e5c <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	210e      	movs	r1, #14
 8007e1a:	438a      	bics	r2, r1
 8007e1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e22:	221c      	movs	r2, #28
 8007e24:	401a      	ands	r2, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2a:	2101      	movs	r1, #1
 8007e2c:	4091      	lsls	r1, r2
 8007e2e:	000a      	movs	r2, r1
 8007e30:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2201      	movs	r2, #1
 8007e36:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2225      	movs	r2, #37	; 0x25
 8007e3c:	2101      	movs	r1, #1
 8007e3e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2224      	movs	r2, #36	; 0x24
 8007e44:	2100      	movs	r1, #0
 8007e46:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d005      	beq.n	8007e5c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	0010      	movs	r0, r2
 8007e58:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007e5a:	46c0      	nop			; (mov r8, r8)
 8007e5c:	46c0      	nop			; (mov r8, r8)
}
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	b004      	add	sp, #16
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	607a      	str	r2, [r7, #4]
 8007e70:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e76:	221c      	movs	r2, #28
 8007e78:	401a      	ands	r2, r3
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e7e:	2101      	movs	r1, #1
 8007e80:	4091      	lsls	r1, r2
 8007e82:	000a      	movs	r2, r1
 8007e84:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	683a      	ldr	r2, [r7, #0]
 8007e8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	2b10      	cmp	r3, #16
 8007e94:	d108      	bne.n	8007ea8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007ea6:	e007      	b.n	8007eb8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68ba      	ldr	r2, [r7, #8]
 8007eae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	60da      	str	r2, [r3, #12]
}
 8007eb8:	46c0      	nop			; (mov r8, r8)
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	b004      	add	sp, #16
 8007ebe:	bd80      	pop	{r7, pc}

08007ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b086      	sub	sp, #24
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8007ed6:	e155      	b.n	8008184 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2101      	movs	r1, #1
 8007ede:	697a      	ldr	r2, [r7, #20]
 8007ee0:	4091      	lsls	r1, r2
 8007ee2:	000a      	movs	r2, r1
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d100      	bne.n	8007ef0 <HAL_GPIO_Init+0x30>
 8007eee:	e146      	b.n	800817e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d00b      	beq.n	8007f10 <HAL_GPIO_Init+0x50>
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	2b02      	cmp	r3, #2
 8007efe:	d007      	beq.n	8007f10 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007f04:	2b11      	cmp	r3, #17
 8007f06:	d003      	beq.n	8007f10 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	2b12      	cmp	r3, #18
 8007f0e:	d130      	bne.n	8007f72 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	005b      	lsls	r3, r3, #1
 8007f1a:	2203      	movs	r2, #3
 8007f1c:	409a      	lsls	r2, r3
 8007f1e:	0013      	movs	r3, r2
 8007f20:	43da      	mvns	r2, r3
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	4013      	ands	r3, r2
 8007f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	68da      	ldr	r2, [r3, #12]
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	005b      	lsls	r3, r3, #1
 8007f30:	409a      	lsls	r2, r3
 8007f32:	0013      	movs	r3, r2
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	693a      	ldr	r2, [r7, #16]
 8007f3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007f46:	2201      	movs	r2, #1
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	409a      	lsls	r2, r3
 8007f4c:	0013      	movs	r3, r2
 8007f4e:	43da      	mvns	r2, r3
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	4013      	ands	r3, r2
 8007f54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	091b      	lsrs	r3, r3, #4
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	401a      	ands	r2, r3
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	409a      	lsls	r2, r3
 8007f64:	0013      	movs	r3, r2
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	693a      	ldr	r2, [r7, #16]
 8007f70:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	68db      	ldr	r3, [r3, #12]
 8007f76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	005b      	lsls	r3, r3, #1
 8007f7c:	2203      	movs	r2, #3
 8007f7e:	409a      	lsls	r2, r3
 8007f80:	0013      	movs	r3, r2
 8007f82:	43da      	mvns	r2, r3
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	4013      	ands	r3, r2
 8007f88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	689a      	ldr	r2, [r3, #8]
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	005b      	lsls	r3, r3, #1
 8007f92:	409a      	lsls	r2, r3
 8007f94:	0013      	movs	r3, r2
 8007f96:	693a      	ldr	r2, [r7, #16]
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	d003      	beq.n	8007fb2 <HAL_GPIO_Init+0xf2>
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	2b12      	cmp	r3, #18
 8007fb0:	d123      	bne.n	8007ffa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	08da      	lsrs	r2, r3, #3
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	3208      	adds	r2, #8
 8007fba:	0092      	lsls	r2, r2, #2
 8007fbc:	58d3      	ldr	r3, [r2, r3]
 8007fbe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	2207      	movs	r2, #7
 8007fc4:	4013      	ands	r3, r2
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	220f      	movs	r2, #15
 8007fca:	409a      	lsls	r2, r3
 8007fcc:	0013      	movs	r3, r2
 8007fce:	43da      	mvns	r2, r3
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	691a      	ldr	r2, [r3, #16]
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	2107      	movs	r1, #7
 8007fde:	400b      	ands	r3, r1
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	409a      	lsls	r2, r3
 8007fe4:	0013      	movs	r3, r2
 8007fe6:	693a      	ldr	r2, [r7, #16]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	08da      	lsrs	r2, r3, #3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	3208      	adds	r2, #8
 8007ff4:	0092      	lsls	r2, r2, #2
 8007ff6:	6939      	ldr	r1, [r7, #16]
 8007ff8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	005b      	lsls	r3, r3, #1
 8008004:	2203      	movs	r2, #3
 8008006:	409a      	lsls	r2, r3
 8008008:	0013      	movs	r3, r2
 800800a:	43da      	mvns	r2, r3
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	4013      	ands	r3, r2
 8008010:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	2203      	movs	r2, #3
 8008018:	401a      	ands	r2, r3
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	005b      	lsls	r3, r3, #1
 800801e:	409a      	lsls	r2, r3
 8008020:	0013      	movs	r3, r2
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	4313      	orrs	r3, r2
 8008026:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	693a      	ldr	r2, [r7, #16]
 800802c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	685a      	ldr	r2, [r3, #4]
 8008032:	2380      	movs	r3, #128	; 0x80
 8008034:	055b      	lsls	r3, r3, #21
 8008036:	4013      	ands	r3, r2
 8008038:	d100      	bne.n	800803c <HAL_GPIO_Init+0x17c>
 800803a:	e0a0      	b.n	800817e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800803c:	4b57      	ldr	r3, [pc, #348]	; (800819c <HAL_GPIO_Init+0x2dc>)
 800803e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008040:	4b56      	ldr	r3, [pc, #344]	; (800819c <HAL_GPIO_Init+0x2dc>)
 8008042:	2101      	movs	r1, #1
 8008044:	430a      	orrs	r2, r1
 8008046:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8008048:	4a55      	ldr	r2, [pc, #340]	; (80081a0 <HAL_GPIO_Init+0x2e0>)
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	089b      	lsrs	r3, r3, #2
 800804e:	3302      	adds	r3, #2
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	589b      	ldr	r3, [r3, r2]
 8008054:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	2203      	movs	r2, #3
 800805a:	4013      	ands	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	220f      	movs	r2, #15
 8008060:	409a      	lsls	r2, r3
 8008062:	0013      	movs	r3, r2
 8008064:	43da      	mvns	r2, r3
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	4013      	ands	r3, r2
 800806a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	23a0      	movs	r3, #160	; 0xa0
 8008070:	05db      	lsls	r3, r3, #23
 8008072:	429a      	cmp	r2, r3
 8008074:	d01f      	beq.n	80080b6 <HAL_GPIO_Init+0x1f6>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a4a      	ldr	r2, [pc, #296]	; (80081a4 <HAL_GPIO_Init+0x2e4>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d019      	beq.n	80080b2 <HAL_GPIO_Init+0x1f2>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	4a49      	ldr	r2, [pc, #292]	; (80081a8 <HAL_GPIO_Init+0x2e8>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d013      	beq.n	80080ae <HAL_GPIO_Init+0x1ee>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4a48      	ldr	r2, [pc, #288]	; (80081ac <HAL_GPIO_Init+0x2ec>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d00d      	beq.n	80080aa <HAL_GPIO_Init+0x1ea>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4a47      	ldr	r2, [pc, #284]	; (80081b0 <HAL_GPIO_Init+0x2f0>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d007      	beq.n	80080a6 <HAL_GPIO_Init+0x1e6>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	4a46      	ldr	r2, [pc, #280]	; (80081b4 <HAL_GPIO_Init+0x2f4>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d101      	bne.n	80080a2 <HAL_GPIO_Init+0x1e2>
 800809e:	2305      	movs	r3, #5
 80080a0:	e00a      	b.n	80080b8 <HAL_GPIO_Init+0x1f8>
 80080a2:	2306      	movs	r3, #6
 80080a4:	e008      	b.n	80080b8 <HAL_GPIO_Init+0x1f8>
 80080a6:	2304      	movs	r3, #4
 80080a8:	e006      	b.n	80080b8 <HAL_GPIO_Init+0x1f8>
 80080aa:	2303      	movs	r3, #3
 80080ac:	e004      	b.n	80080b8 <HAL_GPIO_Init+0x1f8>
 80080ae:	2302      	movs	r3, #2
 80080b0:	e002      	b.n	80080b8 <HAL_GPIO_Init+0x1f8>
 80080b2:	2301      	movs	r3, #1
 80080b4:	e000      	b.n	80080b8 <HAL_GPIO_Init+0x1f8>
 80080b6:	2300      	movs	r3, #0
 80080b8:	697a      	ldr	r2, [r7, #20]
 80080ba:	2103      	movs	r1, #3
 80080bc:	400a      	ands	r2, r1
 80080be:	0092      	lsls	r2, r2, #2
 80080c0:	4093      	lsls	r3, r2
 80080c2:	693a      	ldr	r2, [r7, #16]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80080c8:	4935      	ldr	r1, [pc, #212]	; (80081a0 <HAL_GPIO_Init+0x2e0>)
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	089b      	lsrs	r3, r3, #2
 80080ce:	3302      	adds	r3, #2
 80080d0:	009b      	lsls	r3, r3, #2
 80080d2:	693a      	ldr	r2, [r7, #16]
 80080d4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80080d6:	4b38      	ldr	r3, [pc, #224]	; (80081b8 <HAL_GPIO_Init+0x2f8>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	43da      	mvns	r2, r3
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	4013      	ands	r3, r2
 80080e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	685a      	ldr	r2, [r3, #4]
 80080ea:	2380      	movs	r3, #128	; 0x80
 80080ec:	025b      	lsls	r3, r3, #9
 80080ee:	4013      	ands	r3, r2
 80080f0:	d003      	beq.n	80080fa <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80080f2:	693a      	ldr	r2, [r7, #16]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80080fa:	4b2f      	ldr	r3, [pc, #188]	; (80081b8 <HAL_GPIO_Init+0x2f8>)
 80080fc:	693a      	ldr	r2, [r7, #16]
 80080fe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8008100:	4b2d      	ldr	r3, [pc, #180]	; (80081b8 <HAL_GPIO_Init+0x2f8>)
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	43da      	mvns	r2, r3
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	4013      	ands	r3, r2
 800810e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	685a      	ldr	r2, [r3, #4]
 8008114:	2380      	movs	r3, #128	; 0x80
 8008116:	029b      	lsls	r3, r3, #10
 8008118:	4013      	ands	r3, r2
 800811a:	d003      	beq.n	8008124 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800811c:	693a      	ldr	r2, [r7, #16]
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	4313      	orrs	r3, r2
 8008122:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8008124:	4b24      	ldr	r3, [pc, #144]	; (80081b8 <HAL_GPIO_Init+0x2f8>)
 8008126:	693a      	ldr	r2, [r7, #16]
 8008128:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800812a:	4b23      	ldr	r3, [pc, #140]	; (80081b8 <HAL_GPIO_Init+0x2f8>)
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	43da      	mvns	r2, r3
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	4013      	ands	r3, r2
 8008138:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	685a      	ldr	r2, [r3, #4]
 800813e:	2380      	movs	r3, #128	; 0x80
 8008140:	035b      	lsls	r3, r3, #13
 8008142:	4013      	ands	r3, r2
 8008144:	d003      	beq.n	800814e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8008146:	693a      	ldr	r2, [r7, #16]
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	4313      	orrs	r3, r2
 800814c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800814e:	4b1a      	ldr	r3, [pc, #104]	; (80081b8 <HAL_GPIO_Init+0x2f8>)
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8008154:	4b18      	ldr	r3, [pc, #96]	; (80081b8 <HAL_GPIO_Init+0x2f8>)
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	43da      	mvns	r2, r3
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	4013      	ands	r3, r2
 8008162:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	685a      	ldr	r2, [r3, #4]
 8008168:	2380      	movs	r3, #128	; 0x80
 800816a:	039b      	lsls	r3, r3, #14
 800816c:	4013      	ands	r3, r2
 800816e:	d003      	beq.n	8008178 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	4313      	orrs	r3, r2
 8008176:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8008178:	4b0f      	ldr	r3, [pc, #60]	; (80081b8 <HAL_GPIO_Init+0x2f8>)
 800817a:	693a      	ldr	r2, [r7, #16]
 800817c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	3301      	adds	r3, #1
 8008182:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	40da      	lsrs	r2, r3
 800818c:	1e13      	subs	r3, r2, #0
 800818e:	d000      	beq.n	8008192 <HAL_GPIO_Init+0x2d2>
 8008190:	e6a2      	b.n	8007ed8 <HAL_GPIO_Init+0x18>
  }
}
 8008192:	46c0      	nop			; (mov r8, r8)
 8008194:	46bd      	mov	sp, r7
 8008196:	b006      	add	sp, #24
 8008198:	bd80      	pop	{r7, pc}
 800819a:	46c0      	nop			; (mov r8, r8)
 800819c:	40021000 	.word	0x40021000
 80081a0:	40010000 	.word	0x40010000
 80081a4:	50000400 	.word	0x50000400
 80081a8:	50000800 	.word	0x50000800
 80081ac:	50000c00 	.word	0x50000c00
 80081b0:	50001000 	.word	0x50001000
 80081b4:	50001c00 	.word	0x50001c00
 80081b8:	40010400 	.word	0x40010400

080081bc <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	0008      	movs	r0, r1
 80081c6:	0011      	movs	r1, r2
 80081c8:	1cbb      	adds	r3, r7, #2
 80081ca:	1c02      	adds	r2, r0, #0
 80081cc:	801a      	strh	r2, [r3, #0]
 80081ce:	1c7b      	adds	r3, r7, #1
 80081d0:	1c0a      	adds	r2, r1, #0
 80081d2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80081d4:	1c7b      	adds	r3, r7, #1
 80081d6:	781b      	ldrb	r3, [r3, #0]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d004      	beq.n	80081e6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80081dc:	1cbb      	adds	r3, r7, #2
 80081de:	881a      	ldrh	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80081e4:	e003      	b.n	80081ee <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80081e6:	1cbb      	adds	r3, r7, #2
 80081e8:	881a      	ldrh	r2, [r3, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 80081ee:	46c0      	nop			; (mov r8, r8)
 80081f0:	46bd      	mov	sp, r7
 80081f2:	b002      	add	sp, #8
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b084      	sub	sp, #16
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
 80081fe:	000a      	movs	r2, r1
 8008200:	1cbb      	adds	r3, r7, #2
 8008202:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	695b      	ldr	r3, [r3, #20]
 8008208:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800820a:	1cbb      	adds	r3, r7, #2
 800820c:	881b      	ldrh	r3, [r3, #0]
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	4013      	ands	r3, r2
 8008212:	041a      	lsls	r2, r3, #16
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	43db      	mvns	r3, r3
 8008218:	1cb9      	adds	r1, r7, #2
 800821a:	8809      	ldrh	r1, [r1, #0]
 800821c:	400b      	ands	r3, r1
 800821e:	431a      	orrs	r2, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	619a      	str	r2, [r3, #24]
}
 8008224:	46c0      	nop			; (mov r8, r8)
 8008226:	46bd      	mov	sp, r7
 8008228:	b004      	add	sp, #16
 800822a:	bd80      	pop	{r7, pc}

0800822c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b082      	sub	sp, #8
 8008230:	af00      	add	r7, sp, #0
 8008232:	0002      	movs	r2, r0
 8008234:	1dbb      	adds	r3, r7, #6
 8008236:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008238:	4b09      	ldr	r3, [pc, #36]	; (8008260 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800823a:	695b      	ldr	r3, [r3, #20]
 800823c:	1dba      	adds	r2, r7, #6
 800823e:	8812      	ldrh	r2, [r2, #0]
 8008240:	4013      	ands	r3, r2
 8008242:	d008      	beq.n	8008256 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008244:	4b06      	ldr	r3, [pc, #24]	; (8008260 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8008246:	1dba      	adds	r2, r7, #6
 8008248:	8812      	ldrh	r2, [r2, #0]
 800824a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800824c:	1dbb      	adds	r3, r7, #6
 800824e:	881b      	ldrh	r3, [r3, #0]
 8008250:	0018      	movs	r0, r3
 8008252:	f7fc ff45 	bl	80050e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8008256:	46c0      	nop			; (mov r8, r8)
 8008258:	46bd      	mov	sp, r7
 800825a:	b002      	add	sp, #8
 800825c:	bd80      	pop	{r7, pc}
 800825e:	46c0      	nop			; (mov r8, r8)
 8008260:	40010400 	.word	0x40010400

08008264 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008266:	b08b      	sub	sp, #44	; 0x2c
 8008268:	af06      	add	r7, sp, #24
 800826a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d101      	bne.n	8008276 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e100      	b.n	8008478 <HAL_PCD_Init+0x214>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a81      	ldr	r2, [pc, #516]	; (8008480 <HAL_PCD_Init+0x21c>)
 800827a:	5c9b      	ldrb	r3, [r3, r2]
 800827c:	b2db      	uxtb	r3, r3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d108      	bne.n	8008294 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	23aa      	movs	r3, #170	; 0xaa
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	2100      	movs	r1, #0
 800828a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	0018      	movs	r0, r3
 8008290:	f7fc fb5a 	bl	8004948 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a7a      	ldr	r2, [pc, #488]	; (8008480 <HAL_PCD_Init+0x21c>)
 8008298:	2103      	movs	r1, #3
 800829a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	0018      	movs	r0, r3
 80082a2:	f003 fb53 	bl	800b94c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80082a6:	230f      	movs	r3, #15
 80082a8:	18fb      	adds	r3, r7, r3
 80082aa:	2200      	movs	r2, #0
 80082ac:	701a      	strb	r2, [r3, #0]
 80082ae:	e058      	b.n	8008362 <HAL_PCD_Init+0xfe>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80082b0:	200f      	movs	r0, #15
 80082b2:	183b      	adds	r3, r7, r0
 80082b4:	781b      	ldrb	r3, [r3, #0]
 80082b6:	6879      	ldr	r1, [r7, #4]
 80082b8:	1c5a      	adds	r2, r3, #1
 80082ba:	0013      	movs	r3, r2
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	189b      	adds	r3, r3, r2
 80082c0:	00db      	lsls	r3, r3, #3
 80082c2:	18cb      	adds	r3, r1, r3
 80082c4:	3301      	adds	r3, #1
 80082c6:	2201      	movs	r2, #1
 80082c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80082ca:	183b      	adds	r3, r7, r0
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	6879      	ldr	r1, [r7, #4]
 80082d0:	1c5a      	adds	r2, r3, #1
 80082d2:	0013      	movs	r3, r2
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	189b      	adds	r3, r3, r2
 80082d8:	00db      	lsls	r3, r3, #3
 80082da:	183a      	adds	r2, r7, r0
 80082dc:	7812      	ldrb	r2, [r2, #0]
 80082de:	545a      	strb	r2, [r3, r1]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80082e0:	183b      	adds	r3, r7, r0
 80082e2:	781a      	ldrb	r2, [r3, #0]
 80082e4:	0004      	movs	r4, r0
 80082e6:	183b      	adds	r3, r7, r0
 80082e8:	781b      	ldrb	r3, [r3, #0]
 80082ea:	b298      	uxth	r0, r3
 80082ec:	6879      	ldr	r1, [r7, #4]
 80082ee:	0013      	movs	r3, r2
 80082f0:	009b      	lsls	r3, r3, #2
 80082f2:	189b      	adds	r3, r3, r2
 80082f4:	00db      	lsls	r3, r3, #3
 80082f6:	18cb      	adds	r3, r1, r3
 80082f8:	3336      	adds	r3, #54	; 0x36
 80082fa:	1c02      	adds	r2, r0, #0
 80082fc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80082fe:	193b      	adds	r3, r7, r4
 8008300:	781b      	ldrb	r3, [r3, #0]
 8008302:	6879      	ldr	r1, [r7, #4]
 8008304:	1c5a      	adds	r2, r3, #1
 8008306:	0013      	movs	r3, r2
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	189b      	adds	r3, r3, r2
 800830c:	00db      	lsls	r3, r3, #3
 800830e:	18cb      	adds	r3, r1, r3
 8008310:	3303      	adds	r3, #3
 8008312:	2200      	movs	r2, #0
 8008314:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008316:	193b      	adds	r3, r7, r4
 8008318:	781a      	ldrb	r2, [r3, #0]
 800831a:	6879      	ldr	r1, [r7, #4]
 800831c:	0013      	movs	r3, r2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	189b      	adds	r3, r3, r2
 8008322:	00db      	lsls	r3, r3, #3
 8008324:	18cb      	adds	r3, r1, r3
 8008326:	3338      	adds	r3, #56	; 0x38
 8008328:	2200      	movs	r2, #0
 800832a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800832c:	193b      	adds	r3, r7, r4
 800832e:	781a      	ldrb	r2, [r3, #0]
 8008330:	6879      	ldr	r1, [r7, #4]
 8008332:	0013      	movs	r3, r2
 8008334:	009b      	lsls	r3, r3, #2
 8008336:	189b      	adds	r3, r3, r2
 8008338:	00db      	lsls	r3, r3, #3
 800833a:	18cb      	adds	r3, r1, r3
 800833c:	333c      	adds	r3, #60	; 0x3c
 800833e:	2200      	movs	r2, #0
 8008340:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008342:	193b      	adds	r3, r7, r4
 8008344:	781a      	ldrb	r2, [r3, #0]
 8008346:	6879      	ldr	r1, [r7, #4]
 8008348:	0013      	movs	r3, r2
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	189b      	adds	r3, r3, r2
 800834e:	00db      	lsls	r3, r3, #3
 8008350:	18cb      	adds	r3, r1, r3
 8008352:	3340      	adds	r3, #64	; 0x40
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008358:	193b      	adds	r3, r7, r4
 800835a:	781a      	ldrb	r2, [r3, #0]
 800835c:	193b      	adds	r3, r7, r4
 800835e:	3201      	adds	r2, #1
 8008360:	701a      	strb	r2, [r3, #0]
 8008362:	230f      	movs	r3, #15
 8008364:	18fb      	adds	r3, r7, r3
 8008366:	781a      	ldrb	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	429a      	cmp	r2, r3
 800836e:	d39f      	bcc.n	80082b0 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008370:	230f      	movs	r3, #15
 8008372:	18fb      	adds	r3, r7, r3
 8008374:	2200      	movs	r2, #0
 8008376:	701a      	strb	r2, [r3, #0]
 8008378:	e056      	b.n	8008428 <HAL_PCD_Init+0x1c4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800837a:	240f      	movs	r4, #15
 800837c:	193b      	adds	r3, r7, r4
 800837e:	781a      	ldrb	r2, [r3, #0]
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	236a      	movs	r3, #106	; 0x6a
 8008384:	33ff      	adds	r3, #255	; 0xff
 8008386:	0019      	movs	r1, r3
 8008388:	0013      	movs	r3, r2
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	189b      	adds	r3, r3, r2
 800838e:	00db      	lsls	r3, r3, #3
 8008390:	18c3      	adds	r3, r0, r3
 8008392:	185b      	adds	r3, r3, r1
 8008394:	2200      	movs	r2, #0
 8008396:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008398:	193b      	adds	r3, r7, r4
 800839a:	781a      	ldrb	r2, [r3, #0]
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	23b4      	movs	r3, #180	; 0xb4
 80083a0:	0059      	lsls	r1, r3, #1
 80083a2:	0013      	movs	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	189b      	adds	r3, r3, r2
 80083a8:	00db      	lsls	r3, r3, #3
 80083aa:	18c3      	adds	r3, r0, r3
 80083ac:	185b      	adds	r3, r3, r1
 80083ae:	193a      	adds	r2, r7, r4
 80083b0:	7812      	ldrb	r2, [r2, #0]
 80083b2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80083b4:	193b      	adds	r3, r7, r4
 80083b6:	781a      	ldrb	r2, [r3, #0]
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	236c      	movs	r3, #108	; 0x6c
 80083bc:	33ff      	adds	r3, #255	; 0xff
 80083be:	0019      	movs	r1, r3
 80083c0:	0013      	movs	r3, r2
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	189b      	adds	r3, r3, r2
 80083c6:	00db      	lsls	r3, r3, #3
 80083c8:	18c3      	adds	r3, r0, r3
 80083ca:	185b      	adds	r3, r3, r1
 80083cc:	2200      	movs	r2, #0
 80083ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80083d0:	193b      	adds	r3, r7, r4
 80083d2:	781a      	ldrb	r2, [r3, #0]
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	23bc      	movs	r3, #188	; 0xbc
 80083d8:	0059      	lsls	r1, r3, #1
 80083da:	0013      	movs	r3, r2
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	189b      	adds	r3, r3, r2
 80083e0:	00db      	lsls	r3, r3, #3
 80083e2:	18c3      	adds	r3, r0, r3
 80083e4:	185b      	adds	r3, r3, r1
 80083e6:	2200      	movs	r2, #0
 80083e8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80083ea:	193b      	adds	r3, r7, r4
 80083ec:	781a      	ldrb	r2, [r3, #0]
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	23be      	movs	r3, #190	; 0xbe
 80083f2:	0059      	lsls	r1, r3, #1
 80083f4:	0013      	movs	r3, r2
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	189b      	adds	r3, r3, r2
 80083fa:	00db      	lsls	r3, r3, #3
 80083fc:	18c3      	adds	r3, r0, r3
 80083fe:	185b      	adds	r3, r3, r1
 8008400:	2200      	movs	r2, #0
 8008402:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008404:	193b      	adds	r3, r7, r4
 8008406:	781a      	ldrb	r2, [r3, #0]
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	23c0      	movs	r3, #192	; 0xc0
 800840c:	0059      	lsls	r1, r3, #1
 800840e:	0013      	movs	r3, r2
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	189b      	adds	r3, r3, r2
 8008414:	00db      	lsls	r3, r3, #3
 8008416:	18c3      	adds	r3, r0, r3
 8008418:	185b      	adds	r3, r3, r1
 800841a:	2200      	movs	r2, #0
 800841c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800841e:	193b      	adds	r3, r7, r4
 8008420:	781a      	ldrb	r2, [r3, #0]
 8008422:	193b      	adds	r3, r7, r4
 8008424:	3201      	adds	r2, #1
 8008426:	701a      	strb	r2, [r3, #0]
 8008428:	230f      	movs	r3, #15
 800842a:	18fb      	adds	r3, r7, r3
 800842c:	781a      	ldrb	r2, [r3, #0]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	429a      	cmp	r2, r3
 8008434:	d3a1      	bcc.n	800837a <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6818      	ldr	r0, [r3, #0]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	466a      	mov	r2, sp
 800843e:	0011      	movs	r1, r2
 8008440:	001a      	movs	r2, r3
 8008442:	3210      	adds	r2, #16
 8008444:	ca70      	ldmia	r2!, {r4, r5, r6}
 8008446:	c170      	stmia	r1!, {r4, r5, r6}
 8008448:	ca30      	ldmia	r2!, {r4, r5}
 800844a:	c130      	stmia	r1!, {r4, r5}
 800844c:	6859      	ldr	r1, [r3, #4]
 800844e:	689a      	ldr	r2, [r3, #8]
 8008450:	68db      	ldr	r3, [r3, #12]
 8008452:	f003 fa95 	bl	800b980 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2224      	movs	r2, #36	; 0x24
 800845a:	2100      	movs	r1, #0
 800845c:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	4a07      	ldr	r2, [pc, #28]	; (8008480 <HAL_PCD_Init+0x21c>)
 8008462:	2101      	movs	r1, #1
 8008464:	5499      	strb	r1, [r3, r2]
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	69db      	ldr	r3, [r3, #28]
 800846a:	2b01      	cmp	r3, #1
 800846c:	d103      	bne.n	8008476 <HAL_PCD_Init+0x212>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	0018      	movs	r0, r3
 8008472:	f000 f807 	bl	8008484 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8008476:	2300      	movs	r3, #0
}
 8008478:	0018      	movs	r0, r3
 800847a:	46bd      	mov	sp, r7
 800847c:	b005      	add	sp, #20
 800847e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008480:	000002a9 	.word	0x000002a9

08008484 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008492:	687a      	ldr	r2, [r7, #4]
 8008494:	23ba      	movs	r3, #186	; 0xba
 8008496:	009b      	lsls	r3, r3, #2
 8008498:	2101      	movs	r1, #1
 800849a:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	23b8      	movs	r3, #184	; 0xb8
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	2100      	movs	r1, #0
 80084a4:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2254      	movs	r2, #84	; 0x54
 80084aa:	5a9b      	ldrh	r3, [r3, r2]
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	2201      	movs	r2, #1
 80084b0:	4313      	orrs	r3, r2
 80084b2:	b299      	uxth	r1, r3
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2254      	movs	r2, #84	; 0x54
 80084b8:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2254      	movs	r2, #84	; 0x54
 80084be:	5a9b      	ldrh	r3, [r3, r2]
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	2202      	movs	r2, #2
 80084c4:	4313      	orrs	r3, r2
 80084c6:	b299      	uxth	r1, r3
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2254      	movs	r2, #84	; 0x54
 80084cc:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80084ce:	2300      	movs	r3, #0
}
 80084d0:	0018      	movs	r0, r3
 80084d2:	46bd      	mov	sp, r7
 80084d4:	b004      	add	sp, #16
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 80084dc:	4b04      	ldr	r3, [pc, #16]	; (80084f0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	4b03      	ldr	r3, [pc, #12]	; (80084f0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80084e2:	2180      	movs	r1, #128	; 0x80
 80084e4:	0049      	lsls	r1, r1, #1
 80084e6:	430a      	orrs	r2, r1
 80084e8:	601a      	str	r2, [r3, #0]
}
 80084ea:	46c0      	nop			; (mov r8, r8)
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}
 80084f0:	40007000 	.word	0x40007000

080084f4 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b084      	sub	sp, #16
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	000a      	movs	r2, r1
 80084fe:	1cfb      	adds	r3, r7, #3
 8008500:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 8008502:	2300      	movs	r3, #0
 8008504:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8008506:	4b13      	ldr	r3, [pc, #76]	; (8008554 <HAL_PWR_EnterSTOPMode+0x60>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2203      	movs	r2, #3
 8008510:	4393      	bics	r3, r2
 8008512:	60fb      	str	r3, [r7, #12]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8008514:	68fa      	ldr	r2, [r7, #12]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	4313      	orrs	r3, r2
 800851a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  PWR->CR = tmpreg;
 800851c:	4b0d      	ldr	r3, [pc, #52]	; (8008554 <HAL_PWR_EnterSTOPMode+0x60>)
 800851e:	68fa      	ldr	r2, [r7, #12]
 8008520:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008522:	4b0d      	ldr	r3, [pc, #52]	; (8008558 <HAL_PWR_EnterSTOPMode+0x64>)
 8008524:	691a      	ldr	r2, [r3, #16]
 8008526:	4b0c      	ldr	r3, [pc, #48]	; (8008558 <HAL_PWR_EnterSTOPMode+0x64>)
 8008528:	2104      	movs	r1, #4
 800852a:	430a      	orrs	r2, r1
 800852c:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800852e:	1cfb      	adds	r3, r7, #3
 8008530:	781b      	ldrb	r3, [r3, #0]
 8008532:	2b01      	cmp	r3, #1
 8008534:	d101      	bne.n	800853a <HAL_PWR_EnterSTOPMode+0x46>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8008536:	bf30      	wfi
 8008538:	e002      	b.n	8008540 <HAL_PWR_EnterSTOPMode+0x4c>
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 800853a:	bf40      	sev
  __ASM volatile ("wfe");
 800853c:	bf20      	wfe
 800853e:	bf20      	wfe
    __WFE();
    __WFE();
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008540:	4b05      	ldr	r3, [pc, #20]	; (8008558 <HAL_PWR_EnterSTOPMode+0x64>)
 8008542:	691a      	ldr	r2, [r3, #16]
 8008544:	4b04      	ldr	r3, [pc, #16]	; (8008558 <HAL_PWR_EnterSTOPMode+0x64>)
 8008546:	2104      	movs	r1, #4
 8008548:	438a      	bics	r2, r1
 800854a:	611a      	str	r2, [r3, #16]

}
 800854c:	46c0      	nop			; (mov r8, r8)
 800854e:	46bd      	mov	sp, r7
 8008550:	b004      	add	sp, #16
 8008552:	bd80      	pop	{r7, pc}
 8008554:	40007000 	.word	0x40007000
 8008558:	e000ed00 	.word	0xe000ed00

0800855c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800855c:	b5b0      	push	{r4, r5, r7, lr}
 800855e:	b08a      	sub	sp, #40	; 0x28
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d102      	bne.n	8008570 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	f000 fbbc 	bl	8008ce8 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008570:	4bc8      	ldr	r3, [pc, #800]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	220c      	movs	r2, #12
 8008576:	4013      	ands	r3, r2
 8008578:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800857a:	4bc6      	ldr	r3, [pc, #792]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800857c:	68da      	ldr	r2, [r3, #12]
 800857e:	2380      	movs	r3, #128	; 0x80
 8008580:	025b      	lsls	r3, r3, #9
 8008582:	4013      	ands	r3, r2
 8008584:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	2201      	movs	r2, #1
 800858c:	4013      	ands	r3, r2
 800858e:	d100      	bne.n	8008592 <HAL_RCC_OscConfig+0x36>
 8008590:	e07e      	b.n	8008690 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008592:	69fb      	ldr	r3, [r7, #28]
 8008594:	2b08      	cmp	r3, #8
 8008596:	d007      	beq.n	80085a8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008598:	69fb      	ldr	r3, [r7, #28]
 800859a:	2b0c      	cmp	r3, #12
 800859c:	d112      	bne.n	80085c4 <HAL_RCC_OscConfig+0x68>
 800859e:	69ba      	ldr	r2, [r7, #24]
 80085a0:	2380      	movs	r3, #128	; 0x80
 80085a2:	025b      	lsls	r3, r3, #9
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d10d      	bne.n	80085c4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085a8:	4bba      	ldr	r3, [pc, #744]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	2380      	movs	r3, #128	; 0x80
 80085ae:	029b      	lsls	r3, r3, #10
 80085b0:	4013      	ands	r3, r2
 80085b2:	d100      	bne.n	80085b6 <HAL_RCC_OscConfig+0x5a>
 80085b4:	e06b      	b.n	800868e <HAL_RCC_OscConfig+0x132>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d167      	bne.n	800868e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	f000 fb92 	bl	8008ce8 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685a      	ldr	r2, [r3, #4]
 80085c8:	2380      	movs	r3, #128	; 0x80
 80085ca:	025b      	lsls	r3, r3, #9
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d107      	bne.n	80085e0 <HAL_RCC_OscConfig+0x84>
 80085d0:	4bb0      	ldr	r3, [pc, #704]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80085d2:	681a      	ldr	r2, [r3, #0]
 80085d4:	4baf      	ldr	r3, [pc, #700]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80085d6:	2180      	movs	r1, #128	; 0x80
 80085d8:	0249      	lsls	r1, r1, #9
 80085da:	430a      	orrs	r2, r1
 80085dc:	601a      	str	r2, [r3, #0]
 80085de:	e027      	b.n	8008630 <HAL_RCC_OscConfig+0xd4>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	23a0      	movs	r3, #160	; 0xa0
 80085e6:	02db      	lsls	r3, r3, #11
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d10e      	bne.n	800860a <HAL_RCC_OscConfig+0xae>
 80085ec:	4ba9      	ldr	r3, [pc, #676]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	4ba8      	ldr	r3, [pc, #672]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80085f2:	2180      	movs	r1, #128	; 0x80
 80085f4:	02c9      	lsls	r1, r1, #11
 80085f6:	430a      	orrs	r2, r1
 80085f8:	601a      	str	r2, [r3, #0]
 80085fa:	4ba6      	ldr	r3, [pc, #664]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	4ba5      	ldr	r3, [pc, #660]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008600:	2180      	movs	r1, #128	; 0x80
 8008602:	0249      	lsls	r1, r1, #9
 8008604:	430a      	orrs	r2, r1
 8008606:	601a      	str	r2, [r3, #0]
 8008608:	e012      	b.n	8008630 <HAL_RCC_OscConfig+0xd4>
 800860a:	4ba2      	ldr	r3, [pc, #648]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	4ba1      	ldr	r3, [pc, #644]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008610:	49a1      	ldr	r1, [pc, #644]	; (8008898 <HAL_RCC_OscConfig+0x33c>)
 8008612:	400a      	ands	r2, r1
 8008614:	601a      	str	r2, [r3, #0]
 8008616:	4b9f      	ldr	r3, [pc, #636]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	2380      	movs	r3, #128	; 0x80
 800861c:	025b      	lsls	r3, r3, #9
 800861e:	4013      	ands	r3, r2
 8008620:	60fb      	str	r3, [r7, #12]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	4b9b      	ldr	r3, [pc, #620]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	4b9a      	ldr	r3, [pc, #616]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800862a:	499c      	ldr	r1, [pc, #624]	; (800889c <HAL_RCC_OscConfig+0x340>)
 800862c:	400a      	ands	r2, r1
 800862e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d015      	beq.n	8008664 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008638:	f7fe fbc2 	bl	8006dc0 <HAL_GetTick>
 800863c:	0003      	movs	r3, r0
 800863e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008640:	e009      	b.n	8008656 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008642:	f7fe fbbd 	bl	8006dc0 <HAL_GetTick>
 8008646:	0002      	movs	r2, r0
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	1ad3      	subs	r3, r2, r3
 800864c:	2b64      	cmp	r3, #100	; 0x64
 800864e:	d902      	bls.n	8008656 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008650:	2303      	movs	r3, #3
 8008652:	f000 fb49 	bl	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008656:	4b8f      	ldr	r3, [pc, #572]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	2380      	movs	r3, #128	; 0x80
 800865c:	029b      	lsls	r3, r3, #10
 800865e:	4013      	ands	r3, r2
 8008660:	d0ef      	beq.n	8008642 <HAL_RCC_OscConfig+0xe6>
 8008662:	e015      	b.n	8008690 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008664:	f7fe fbac 	bl	8006dc0 <HAL_GetTick>
 8008668:	0003      	movs	r3, r0
 800866a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800866c:	e008      	b.n	8008680 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800866e:	f7fe fba7 	bl	8006dc0 <HAL_GetTick>
 8008672:	0002      	movs	r2, r0
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	2b64      	cmp	r3, #100	; 0x64
 800867a:	d901      	bls.n	8008680 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	e333      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008680:	4b84      	ldr	r3, [pc, #528]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008682:	681a      	ldr	r2, [r3, #0]
 8008684:	2380      	movs	r3, #128	; 0x80
 8008686:	029b      	lsls	r3, r3, #10
 8008688:	4013      	ands	r3, r2
 800868a:	d1f0      	bne.n	800866e <HAL_RCC_OscConfig+0x112>
 800868c:	e000      	b.n	8008690 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800868e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2202      	movs	r2, #2
 8008696:	4013      	ands	r3, r2
 8008698:	d100      	bne.n	800869c <HAL_RCC_OscConfig+0x140>
 800869a:	e098      	b.n	80087ce <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80086a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a4:	2220      	movs	r2, #32
 80086a6:	4013      	ands	r3, r2
 80086a8:	d009      	beq.n	80086be <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80086aa:	4b7a      	ldr	r3, [pc, #488]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	4b79      	ldr	r3, [pc, #484]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80086b0:	2120      	movs	r1, #32
 80086b2:	430a      	orrs	r2, r1
 80086b4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80086b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b8:	2220      	movs	r2, #32
 80086ba:	4393      	bics	r3, r2
 80086bc:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	2b04      	cmp	r3, #4
 80086c2:	d005      	beq.n	80086d0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	2b0c      	cmp	r3, #12
 80086c8:	d13d      	bne.n	8008746 <HAL_RCC_OscConfig+0x1ea>
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d13a      	bne.n	8008746 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80086d0:	4b70      	ldr	r3, [pc, #448]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2204      	movs	r2, #4
 80086d6:	4013      	ands	r3, r2
 80086d8:	d004      	beq.n	80086e4 <HAL_RCC_OscConfig+0x188>
 80086da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d101      	bne.n	80086e4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80086e0:	2301      	movs	r3, #1
 80086e2:	e301      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086e4:	4b6b      	ldr	r3, [pc, #428]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	4a6d      	ldr	r2, [pc, #436]	; (80088a0 <HAL_RCC_OscConfig+0x344>)
 80086ea:	4013      	ands	r3, r2
 80086ec:	0019      	movs	r1, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	021a      	lsls	r2, r3, #8
 80086f4:	4b67      	ldr	r3, [pc, #412]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80086f6:	430a      	orrs	r2, r1
 80086f8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80086fa:	4b66      	ldr	r3, [pc, #408]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	2209      	movs	r2, #9
 8008700:	4393      	bics	r3, r2
 8008702:	0019      	movs	r1, r3
 8008704:	4b63      	ldr	r3, [pc, #396]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008708:	430a      	orrs	r2, r1
 800870a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800870c:	f000 fc20 	bl	8008f50 <HAL_RCC_GetSysClockFreq>
 8008710:	0001      	movs	r1, r0
 8008712:	4b60      	ldr	r3, [pc, #384]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008714:	68db      	ldr	r3, [r3, #12]
 8008716:	091b      	lsrs	r3, r3, #4
 8008718:	220f      	movs	r2, #15
 800871a:	4013      	ands	r3, r2
 800871c:	4a61      	ldr	r2, [pc, #388]	; (80088a4 <HAL_RCC_OscConfig+0x348>)
 800871e:	5cd3      	ldrb	r3, [r2, r3]
 8008720:	000a      	movs	r2, r1
 8008722:	40da      	lsrs	r2, r3
 8008724:	4b60      	ldr	r3, [pc, #384]	; (80088a8 <HAL_RCC_OscConfig+0x34c>)
 8008726:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8008728:	2513      	movs	r5, #19
 800872a:	197c      	adds	r4, r7, r5
 800872c:	2000      	movs	r0, #0
 800872e:	f7fe fb01 	bl	8006d34 <HAL_InitTick>
 8008732:	0003      	movs	r3, r0
 8008734:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8008736:	197b      	adds	r3, r7, r5
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d047      	beq.n	80087ce <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800873e:	2313      	movs	r3, #19
 8008740:	18fb      	adds	r3, r7, r3
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	e2d0      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8008746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008748:	2b00      	cmp	r3, #0
 800874a:	d027      	beq.n	800879c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800874c:	4b51      	ldr	r3, [pc, #324]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	2209      	movs	r2, #9
 8008752:	4393      	bics	r3, r2
 8008754:	0019      	movs	r1, r3
 8008756:	4b4f      	ldr	r3, [pc, #316]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008758:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800875a:	430a      	orrs	r2, r1
 800875c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800875e:	f7fe fb2f 	bl	8006dc0 <HAL_GetTick>
 8008762:	0003      	movs	r3, r0
 8008764:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008766:	e008      	b.n	800877a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008768:	f7fe fb2a 	bl	8006dc0 <HAL_GetTick>
 800876c:	0002      	movs	r2, r0
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	1ad3      	subs	r3, r2, r3
 8008772:	2b02      	cmp	r3, #2
 8008774:	d901      	bls.n	800877a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8008776:	2303      	movs	r3, #3
 8008778:	e2b6      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800877a:	4b46      	ldr	r3, [pc, #280]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2204      	movs	r2, #4
 8008780:	4013      	ands	r3, r2
 8008782:	d0f1      	beq.n	8008768 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008784:	4b43      	ldr	r3, [pc, #268]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	4a45      	ldr	r2, [pc, #276]	; (80088a0 <HAL_RCC_OscConfig+0x344>)
 800878a:	4013      	ands	r3, r2
 800878c:	0019      	movs	r1, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	691b      	ldr	r3, [r3, #16]
 8008792:	021a      	lsls	r2, r3, #8
 8008794:	4b3f      	ldr	r3, [pc, #252]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008796:	430a      	orrs	r2, r1
 8008798:	605a      	str	r2, [r3, #4]
 800879a:	e018      	b.n	80087ce <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800879c:	4b3d      	ldr	r3, [pc, #244]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	4b3c      	ldr	r3, [pc, #240]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80087a2:	2101      	movs	r1, #1
 80087a4:	438a      	bics	r2, r1
 80087a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087a8:	f7fe fb0a 	bl	8006dc0 <HAL_GetTick>
 80087ac:	0003      	movs	r3, r0
 80087ae:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80087b0:	e008      	b.n	80087c4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80087b2:	f7fe fb05 	bl	8006dc0 <HAL_GetTick>
 80087b6:	0002      	movs	r2, r0
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	1ad3      	subs	r3, r2, r3
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d901      	bls.n	80087c4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80087c0:	2303      	movs	r3, #3
 80087c2:	e291      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80087c4:	4b33      	ldr	r3, [pc, #204]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	2204      	movs	r2, #4
 80087ca:	4013      	ands	r3, r2
 80087cc:	d1f1      	bne.n	80087b2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	2210      	movs	r2, #16
 80087d4:	4013      	ands	r3, r2
 80087d6:	d100      	bne.n	80087da <HAL_RCC_OscConfig+0x27e>
 80087d8:	e09f      	b.n	800891a <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80087da:	69fb      	ldr	r3, [r7, #28]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d13f      	bne.n	8008860 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80087e0:	4b2c      	ldr	r3, [pc, #176]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	2380      	movs	r3, #128	; 0x80
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	4013      	ands	r3, r2
 80087ea:	d005      	beq.n	80087f8 <HAL_RCC_OscConfig+0x29c>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	69db      	ldr	r3, [r3, #28]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d101      	bne.n	80087f8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	e277      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80087f8:	4b26      	ldr	r3, [pc, #152]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	4a2b      	ldr	r2, [pc, #172]	; (80088ac <HAL_RCC_OscConfig+0x350>)
 80087fe:	4013      	ands	r3, r2
 8008800:	0019      	movs	r1, r3
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008806:	4b23      	ldr	r3, [pc, #140]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008808:	430a      	orrs	r2, r1
 800880a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800880c:	4b21      	ldr	r3, [pc, #132]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	021b      	lsls	r3, r3, #8
 8008812:	0a19      	lsrs	r1, r3, #8
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6a1b      	ldr	r3, [r3, #32]
 8008818:	061a      	lsls	r2, r3, #24
 800881a:	4b1e      	ldr	r3, [pc, #120]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800881c:	430a      	orrs	r2, r1
 800881e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008824:	0b5b      	lsrs	r3, r3, #13
 8008826:	3301      	adds	r3, #1
 8008828:	2280      	movs	r2, #128	; 0x80
 800882a:	0212      	lsls	r2, r2, #8
 800882c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800882e:	4b19      	ldr	r3, [pc, #100]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 8008830:	68db      	ldr	r3, [r3, #12]
 8008832:	091b      	lsrs	r3, r3, #4
 8008834:	210f      	movs	r1, #15
 8008836:	400b      	ands	r3, r1
 8008838:	491a      	ldr	r1, [pc, #104]	; (80088a4 <HAL_RCC_OscConfig+0x348>)
 800883a:	5ccb      	ldrb	r3, [r1, r3]
 800883c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800883e:	4b1a      	ldr	r3, [pc, #104]	; (80088a8 <HAL_RCC_OscConfig+0x34c>)
 8008840:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8008842:	2513      	movs	r5, #19
 8008844:	197c      	adds	r4, r7, r5
 8008846:	2000      	movs	r0, #0
 8008848:	f7fe fa74 	bl	8006d34 <HAL_InitTick>
 800884c:	0003      	movs	r3, r0
 800884e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8008850:	197b      	adds	r3, r7, r5
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d060      	beq.n	800891a <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 8008858:	2313      	movs	r3, #19
 800885a:	18fb      	adds	r3, r7, r3
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	e243      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	69db      	ldr	r3, [r3, #28]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d03e      	beq.n	80088e6 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008868:	4b0a      	ldr	r3, [pc, #40]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800886a:	681a      	ldr	r2, [r3, #0]
 800886c:	4b09      	ldr	r3, [pc, #36]	; (8008894 <HAL_RCC_OscConfig+0x338>)
 800886e:	2180      	movs	r1, #128	; 0x80
 8008870:	0049      	lsls	r1, r1, #1
 8008872:	430a      	orrs	r2, r1
 8008874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008876:	f7fe faa3 	bl	8006dc0 <HAL_GetTick>
 800887a:	0003      	movs	r3, r0
 800887c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800887e:	e017      	b.n	80088b0 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008880:	f7fe fa9e 	bl	8006dc0 <HAL_GetTick>
 8008884:	0002      	movs	r2, r0
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	1ad3      	subs	r3, r2, r3
 800888a:	2b02      	cmp	r3, #2
 800888c:	d910      	bls.n	80088b0 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 800888e:	2303      	movs	r3, #3
 8008890:	e22a      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
 8008892:	46c0      	nop			; (mov r8, r8)
 8008894:	40021000 	.word	0x40021000
 8008898:	fffeffff 	.word	0xfffeffff
 800889c:	fffbffff 	.word	0xfffbffff
 80088a0:	ffffe0ff 	.word	0xffffe0ff
 80088a4:	0800ce18 	.word	0x0800ce18
 80088a8:	20000010 	.word	0x20000010
 80088ac:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80088b0:	4bc6      	ldr	r3, [pc, #792]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80088b2:	681a      	ldr	r2, [r3, #0]
 80088b4:	2380      	movs	r3, #128	; 0x80
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	4013      	ands	r3, r2
 80088ba:	d0e1      	beq.n	8008880 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80088bc:	4bc3      	ldr	r3, [pc, #780]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	4ac3      	ldr	r2, [pc, #780]	; (8008bd0 <HAL_RCC_OscConfig+0x674>)
 80088c2:	4013      	ands	r3, r2
 80088c4:	0019      	movs	r1, r3
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80088ca:	4bc0      	ldr	r3, [pc, #768]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80088cc:	430a      	orrs	r2, r1
 80088ce:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80088d0:	4bbe      	ldr	r3, [pc, #760]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	021b      	lsls	r3, r3, #8
 80088d6:	0a19      	lsrs	r1, r3, #8
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a1b      	ldr	r3, [r3, #32]
 80088dc:	061a      	lsls	r2, r3, #24
 80088de:	4bbb      	ldr	r3, [pc, #748]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80088e0:	430a      	orrs	r2, r1
 80088e2:	605a      	str	r2, [r3, #4]
 80088e4:	e019      	b.n	800891a <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80088e6:	4bb9      	ldr	r3, [pc, #740]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	4bb8      	ldr	r3, [pc, #736]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80088ec:	49b9      	ldr	r1, [pc, #740]	; (8008bd4 <HAL_RCC_OscConfig+0x678>)
 80088ee:	400a      	ands	r2, r1
 80088f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088f2:	f7fe fa65 	bl	8006dc0 <HAL_GetTick>
 80088f6:	0003      	movs	r3, r0
 80088f8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80088fa:	e008      	b.n	800890e <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80088fc:	f7fe fa60 	bl	8006dc0 <HAL_GetTick>
 8008900:	0002      	movs	r2, r0
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	1ad3      	subs	r3, r2, r3
 8008906:	2b02      	cmp	r3, #2
 8008908:	d901      	bls.n	800890e <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 800890a:	2303      	movs	r3, #3
 800890c:	e1ec      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800890e:	4baf      	ldr	r3, [pc, #700]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	2380      	movs	r3, #128	; 0x80
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	4013      	ands	r3, r2
 8008918:	d1f0      	bne.n	80088fc <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2208      	movs	r2, #8
 8008920:	4013      	ands	r3, r2
 8008922:	d036      	beq.n	8008992 <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	695b      	ldr	r3, [r3, #20]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d019      	beq.n	8008960 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800892c:	4ba7      	ldr	r3, [pc, #668]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 800892e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008930:	4ba6      	ldr	r3, [pc, #664]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008932:	2101      	movs	r1, #1
 8008934:	430a      	orrs	r2, r1
 8008936:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008938:	f7fe fa42 	bl	8006dc0 <HAL_GetTick>
 800893c:	0003      	movs	r3, r0
 800893e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008940:	e008      	b.n	8008954 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008942:	f7fe fa3d 	bl	8006dc0 <HAL_GetTick>
 8008946:	0002      	movs	r2, r0
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	2b02      	cmp	r3, #2
 800894e:	d901      	bls.n	8008954 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8008950:	2303      	movs	r3, #3
 8008952:	e1c9      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008954:	4b9d      	ldr	r3, [pc, #628]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008958:	2202      	movs	r2, #2
 800895a:	4013      	ands	r3, r2
 800895c:	d0f1      	beq.n	8008942 <HAL_RCC_OscConfig+0x3e6>
 800895e:	e018      	b.n	8008992 <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008960:	4b9a      	ldr	r3, [pc, #616]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008962:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008964:	4b99      	ldr	r3, [pc, #612]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008966:	2101      	movs	r1, #1
 8008968:	438a      	bics	r2, r1
 800896a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800896c:	f7fe fa28 	bl	8006dc0 <HAL_GetTick>
 8008970:	0003      	movs	r3, r0
 8008972:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008974:	e008      	b.n	8008988 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008976:	f7fe fa23 	bl	8006dc0 <HAL_GetTick>
 800897a:	0002      	movs	r2, r0
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	1ad3      	subs	r3, r2, r3
 8008980:	2b02      	cmp	r3, #2
 8008982:	d901      	bls.n	8008988 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8008984:	2303      	movs	r3, #3
 8008986:	e1af      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008988:	4b90      	ldr	r3, [pc, #576]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 800898a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800898c:	2202      	movs	r2, #2
 800898e:	4013      	ands	r3, r2
 8008990:	d1f1      	bne.n	8008976 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2204      	movs	r2, #4
 8008998:	4013      	ands	r3, r2
 800899a:	d100      	bne.n	800899e <HAL_RCC_OscConfig+0x442>
 800899c:	e0af      	b.n	8008afe <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 800899e:	2323      	movs	r3, #35	; 0x23
 80089a0:	18fb      	adds	r3, r7, r3
 80089a2:	2200      	movs	r2, #0
 80089a4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80089a6:	4b89      	ldr	r3, [pc, #548]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80089a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089aa:	2380      	movs	r3, #128	; 0x80
 80089ac:	055b      	lsls	r3, r3, #21
 80089ae:	4013      	ands	r3, r2
 80089b0:	d10a      	bne.n	80089c8 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80089b2:	4b86      	ldr	r3, [pc, #536]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80089b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089b6:	4b85      	ldr	r3, [pc, #532]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 80089b8:	2180      	movs	r1, #128	; 0x80
 80089ba:	0549      	lsls	r1, r1, #21
 80089bc:	430a      	orrs	r2, r1
 80089be:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80089c0:	2323      	movs	r3, #35	; 0x23
 80089c2:	18fb      	adds	r3, r7, r3
 80089c4:	2201      	movs	r2, #1
 80089c6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089c8:	4b83      	ldr	r3, [pc, #524]	; (8008bd8 <HAL_RCC_OscConfig+0x67c>)
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	2380      	movs	r3, #128	; 0x80
 80089ce:	005b      	lsls	r3, r3, #1
 80089d0:	4013      	ands	r3, r2
 80089d2:	d11a      	bne.n	8008a0a <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80089d4:	4b80      	ldr	r3, [pc, #512]	; (8008bd8 <HAL_RCC_OscConfig+0x67c>)
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	4b7f      	ldr	r3, [pc, #508]	; (8008bd8 <HAL_RCC_OscConfig+0x67c>)
 80089da:	2180      	movs	r1, #128	; 0x80
 80089dc:	0049      	lsls	r1, r1, #1
 80089de:	430a      	orrs	r2, r1
 80089e0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80089e2:	f7fe f9ed 	bl	8006dc0 <HAL_GetTick>
 80089e6:	0003      	movs	r3, r0
 80089e8:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089ea:	e008      	b.n	80089fe <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80089ec:	f7fe f9e8 	bl	8006dc0 <HAL_GetTick>
 80089f0:	0002      	movs	r2, r0
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	2b64      	cmp	r3, #100	; 0x64
 80089f8:	d901      	bls.n	80089fe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80089fa:	2303      	movs	r3, #3
 80089fc:	e174      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089fe:	4b76      	ldr	r3, [pc, #472]	; (8008bd8 <HAL_RCC_OscConfig+0x67c>)
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	2380      	movs	r3, #128	; 0x80
 8008a04:	005b      	lsls	r3, r3, #1
 8008a06:	4013      	ands	r3, r2
 8008a08:	d0f0      	beq.n	80089ec <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	689a      	ldr	r2, [r3, #8]
 8008a0e:	2380      	movs	r3, #128	; 0x80
 8008a10:	005b      	lsls	r3, r3, #1
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d107      	bne.n	8008a26 <HAL_RCC_OscConfig+0x4ca>
 8008a16:	4b6d      	ldr	r3, [pc, #436]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a1a:	4b6c      	ldr	r3, [pc, #432]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a1c:	2180      	movs	r1, #128	; 0x80
 8008a1e:	0049      	lsls	r1, r1, #1
 8008a20:	430a      	orrs	r2, r1
 8008a22:	651a      	str	r2, [r3, #80]	; 0x50
 8008a24:	e031      	b.n	8008a8a <HAL_RCC_OscConfig+0x52e>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d10c      	bne.n	8008a48 <HAL_RCC_OscConfig+0x4ec>
 8008a2e:	4b67      	ldr	r3, [pc, #412]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a32:	4b66      	ldr	r3, [pc, #408]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a34:	4967      	ldr	r1, [pc, #412]	; (8008bd4 <HAL_RCC_OscConfig+0x678>)
 8008a36:	400a      	ands	r2, r1
 8008a38:	651a      	str	r2, [r3, #80]	; 0x50
 8008a3a:	4b64      	ldr	r3, [pc, #400]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a3e:	4b63      	ldr	r3, [pc, #396]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a40:	4966      	ldr	r1, [pc, #408]	; (8008bdc <HAL_RCC_OscConfig+0x680>)
 8008a42:	400a      	ands	r2, r1
 8008a44:	651a      	str	r2, [r3, #80]	; 0x50
 8008a46:	e020      	b.n	8008a8a <HAL_RCC_OscConfig+0x52e>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	689a      	ldr	r2, [r3, #8]
 8008a4c:	23a0      	movs	r3, #160	; 0xa0
 8008a4e:	00db      	lsls	r3, r3, #3
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d10e      	bne.n	8008a72 <HAL_RCC_OscConfig+0x516>
 8008a54:	4b5d      	ldr	r3, [pc, #372]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a58:	4b5c      	ldr	r3, [pc, #368]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a5a:	2180      	movs	r1, #128	; 0x80
 8008a5c:	00c9      	lsls	r1, r1, #3
 8008a5e:	430a      	orrs	r2, r1
 8008a60:	651a      	str	r2, [r3, #80]	; 0x50
 8008a62:	4b5a      	ldr	r3, [pc, #360]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a66:	4b59      	ldr	r3, [pc, #356]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a68:	2180      	movs	r1, #128	; 0x80
 8008a6a:	0049      	lsls	r1, r1, #1
 8008a6c:	430a      	orrs	r2, r1
 8008a6e:	651a      	str	r2, [r3, #80]	; 0x50
 8008a70:	e00b      	b.n	8008a8a <HAL_RCC_OscConfig+0x52e>
 8008a72:	4b56      	ldr	r3, [pc, #344]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a76:	4b55      	ldr	r3, [pc, #340]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a78:	4956      	ldr	r1, [pc, #344]	; (8008bd4 <HAL_RCC_OscConfig+0x678>)
 8008a7a:	400a      	ands	r2, r1
 8008a7c:	651a      	str	r2, [r3, #80]	; 0x50
 8008a7e:	4b53      	ldr	r3, [pc, #332]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a82:	4b52      	ldr	r3, [pc, #328]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008a84:	4955      	ldr	r1, [pc, #340]	; (8008bdc <HAL_RCC_OscConfig+0x680>)
 8008a86:	400a      	ands	r2, r1
 8008a88:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d015      	beq.n	8008abe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a92:	f7fe f995 	bl	8006dc0 <HAL_GetTick>
 8008a96:	0003      	movs	r3, r0
 8008a98:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008a9a:	e009      	b.n	8008ab0 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008a9c:	f7fe f990 	bl	8006dc0 <HAL_GetTick>
 8008aa0:	0002      	movs	r2, r0
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	1ad3      	subs	r3, r2, r3
 8008aa6:	4a4e      	ldr	r2, [pc, #312]	; (8008be0 <HAL_RCC_OscConfig+0x684>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d901      	bls.n	8008ab0 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8008aac:	2303      	movs	r3, #3
 8008aae:	e11b      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008ab0:	4b46      	ldr	r3, [pc, #280]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008ab2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ab4:	2380      	movs	r3, #128	; 0x80
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	4013      	ands	r3, r2
 8008aba:	d0ef      	beq.n	8008a9c <HAL_RCC_OscConfig+0x540>
 8008abc:	e014      	b.n	8008ae8 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008abe:	f7fe f97f 	bl	8006dc0 <HAL_GetTick>
 8008ac2:	0003      	movs	r3, r0
 8008ac4:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008ac6:	e009      	b.n	8008adc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008ac8:	f7fe f97a 	bl	8006dc0 <HAL_GetTick>
 8008acc:	0002      	movs	r2, r0
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	1ad3      	subs	r3, r2, r3
 8008ad2:	4a43      	ldr	r2, [pc, #268]	; (8008be0 <HAL_RCC_OscConfig+0x684>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d901      	bls.n	8008adc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008ad8:	2303      	movs	r3, #3
 8008ada:	e105      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008adc:	4b3b      	ldr	r3, [pc, #236]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008ade:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ae0:	2380      	movs	r3, #128	; 0x80
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	d1ef      	bne.n	8008ac8 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008ae8:	2323      	movs	r3, #35	; 0x23
 8008aea:	18fb      	adds	r3, r7, r3
 8008aec:	781b      	ldrb	r3, [r3, #0]
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d105      	bne.n	8008afe <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008af2:	4b36      	ldr	r3, [pc, #216]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008af4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008af6:	4b35      	ldr	r3, [pc, #212]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008af8:	493a      	ldr	r1, [pc, #232]	; (8008be4 <HAL_RCC_OscConfig+0x688>)
 8008afa:	400a      	ands	r2, r1
 8008afc:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2220      	movs	r2, #32
 8008b04:	4013      	ands	r3, r2
 8008b06:	d049      	beq.n	8008b9c <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	699b      	ldr	r3, [r3, #24]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d026      	beq.n	8008b5e <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8008b10:	4b2e      	ldr	r3, [pc, #184]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008b12:	689a      	ldr	r2, [r3, #8]
 8008b14:	4b2d      	ldr	r3, [pc, #180]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008b16:	2101      	movs	r1, #1
 8008b18:	430a      	orrs	r2, r1
 8008b1a:	609a      	str	r2, [r3, #8]
 8008b1c:	4b2b      	ldr	r3, [pc, #172]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008b1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b20:	4b2a      	ldr	r3, [pc, #168]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008b22:	2101      	movs	r1, #1
 8008b24:	430a      	orrs	r2, r1
 8008b26:	635a      	str	r2, [r3, #52]	; 0x34
 8008b28:	4b2f      	ldr	r3, [pc, #188]	; (8008be8 <HAL_RCC_OscConfig+0x68c>)
 8008b2a:	6a1a      	ldr	r2, [r3, #32]
 8008b2c:	4b2e      	ldr	r3, [pc, #184]	; (8008be8 <HAL_RCC_OscConfig+0x68c>)
 8008b2e:	2180      	movs	r1, #128	; 0x80
 8008b30:	0189      	lsls	r1, r1, #6
 8008b32:	430a      	orrs	r2, r1
 8008b34:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b36:	f7fe f943 	bl	8006dc0 <HAL_GetTick>
 8008b3a:	0003      	movs	r3, r0
 8008b3c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008b3e:	e008      	b.n	8008b52 <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b40:	f7fe f93e 	bl	8006dc0 <HAL_GetTick>
 8008b44:	0002      	movs	r2, r0
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	1ad3      	subs	r3, r2, r3
 8008b4a:	2b02      	cmp	r3, #2
 8008b4c:	d901      	bls.n	8008b52 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8008b4e:	2303      	movs	r3, #3
 8008b50:	e0ca      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008b52:	4b1e      	ldr	r3, [pc, #120]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	2202      	movs	r2, #2
 8008b58:	4013      	ands	r3, r2
 8008b5a:	d0f1      	beq.n	8008b40 <HAL_RCC_OscConfig+0x5e4>
 8008b5c:	e01e      	b.n	8008b9c <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8008b5e:	4b1b      	ldr	r3, [pc, #108]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008b60:	689a      	ldr	r2, [r3, #8]
 8008b62:	4b1a      	ldr	r3, [pc, #104]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008b64:	2101      	movs	r1, #1
 8008b66:	438a      	bics	r2, r1
 8008b68:	609a      	str	r2, [r3, #8]
 8008b6a:	4b1f      	ldr	r3, [pc, #124]	; (8008be8 <HAL_RCC_OscConfig+0x68c>)
 8008b6c:	6a1a      	ldr	r2, [r3, #32]
 8008b6e:	4b1e      	ldr	r3, [pc, #120]	; (8008be8 <HAL_RCC_OscConfig+0x68c>)
 8008b70:	491e      	ldr	r1, [pc, #120]	; (8008bec <HAL_RCC_OscConfig+0x690>)
 8008b72:	400a      	ands	r2, r1
 8008b74:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b76:	f7fe f923 	bl	8006dc0 <HAL_GetTick>
 8008b7a:	0003      	movs	r3, r0
 8008b7c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008b7e:	e008      	b.n	8008b92 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b80:	f7fe f91e 	bl	8006dc0 <HAL_GetTick>
 8008b84:	0002      	movs	r2, r0
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	1ad3      	subs	r3, r2, r3
 8008b8a:	2b02      	cmp	r3, #2
 8008b8c:	d901      	bls.n	8008b92 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8008b8e:	2303      	movs	r3, #3
 8008b90:	e0aa      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008b92:	4b0e      	ldr	r3, [pc, #56]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	2202      	movs	r2, #2
 8008b98:	4013      	ands	r3, r2
 8008b9a:	d1f1      	bne.n	8008b80 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d100      	bne.n	8008ba6 <HAL_RCC_OscConfig+0x64a>
 8008ba4:	e09f      	b.n	8008ce6 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008ba6:	69fb      	ldr	r3, [r7, #28]
 8008ba8:	2b0c      	cmp	r3, #12
 8008baa:	d100      	bne.n	8008bae <HAL_RCC_OscConfig+0x652>
 8008bac:	e078      	b.n	8008ca0 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d159      	bne.n	8008c6a <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bb6:	4b05      	ldr	r3, [pc, #20]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	4b04      	ldr	r3, [pc, #16]	; (8008bcc <HAL_RCC_OscConfig+0x670>)
 8008bbc:	490c      	ldr	r1, [pc, #48]	; (8008bf0 <HAL_RCC_OscConfig+0x694>)
 8008bbe:	400a      	ands	r2, r1
 8008bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bc2:	f7fe f8fd 	bl	8006dc0 <HAL_GetTick>
 8008bc6:	0003      	movs	r3, r0
 8008bc8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008bca:	e01c      	b.n	8008c06 <HAL_RCC_OscConfig+0x6aa>
 8008bcc:	40021000 	.word	0x40021000
 8008bd0:	ffff1fff 	.word	0xffff1fff
 8008bd4:	fffffeff 	.word	0xfffffeff
 8008bd8:	40007000 	.word	0x40007000
 8008bdc:	fffffbff 	.word	0xfffffbff
 8008be0:	00001388 	.word	0x00001388
 8008be4:	efffffff 	.word	0xefffffff
 8008be8:	40010000 	.word	0x40010000
 8008bec:	ffffdfff 	.word	0xffffdfff
 8008bf0:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008bf4:	f7fe f8e4 	bl	8006dc0 <HAL_GetTick>
 8008bf8:	0002      	movs	r2, r0
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	1ad3      	subs	r3, r2, r3
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	d901      	bls.n	8008c06 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8008c02:	2303      	movs	r3, #3
 8008c04:	e070      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008c06:	4b3a      	ldr	r3, [pc, #232]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	2380      	movs	r3, #128	; 0x80
 8008c0c:	049b      	lsls	r3, r3, #18
 8008c0e:	4013      	ands	r3, r2
 8008c10:	d1f0      	bne.n	8008bf4 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c12:	4b37      	ldr	r3, [pc, #220]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	4a37      	ldr	r2, [pc, #220]	; (8008cf4 <HAL_RCC_OscConfig+0x798>)
 8008c18:	4013      	ands	r3, r2
 8008c1a:	0019      	movs	r1, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c24:	431a      	orrs	r2, r3
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c2a:	431a      	orrs	r2, r3
 8008c2c:	4b30      	ldr	r3, [pc, #192]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008c2e:	430a      	orrs	r2, r1
 8008c30:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c32:	4b2f      	ldr	r3, [pc, #188]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	4b2e      	ldr	r3, [pc, #184]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008c38:	2180      	movs	r1, #128	; 0x80
 8008c3a:	0449      	lsls	r1, r1, #17
 8008c3c:	430a      	orrs	r2, r1
 8008c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c40:	f7fe f8be 	bl	8006dc0 <HAL_GetTick>
 8008c44:	0003      	movs	r3, r0
 8008c46:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8008c48:	e008      	b.n	8008c5c <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c4a:	f7fe f8b9 	bl	8006dc0 <HAL_GetTick>
 8008c4e:	0002      	movs	r2, r0
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	2b02      	cmp	r3, #2
 8008c56:	d901      	bls.n	8008c5c <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8008c58:	2303      	movs	r3, #3
 8008c5a:	e045      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8008c5c:	4b24      	ldr	r3, [pc, #144]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	2380      	movs	r3, #128	; 0x80
 8008c62:	049b      	lsls	r3, r3, #18
 8008c64:	4013      	ands	r3, r2
 8008c66:	d0f0      	beq.n	8008c4a <HAL_RCC_OscConfig+0x6ee>
 8008c68:	e03d      	b.n	8008ce6 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c6a:	4b21      	ldr	r3, [pc, #132]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008c6c:	681a      	ldr	r2, [r3, #0]
 8008c6e:	4b20      	ldr	r3, [pc, #128]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008c70:	4921      	ldr	r1, [pc, #132]	; (8008cf8 <HAL_RCC_OscConfig+0x79c>)
 8008c72:	400a      	ands	r2, r1
 8008c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c76:	f7fe f8a3 	bl	8006dc0 <HAL_GetTick>
 8008c7a:	0003      	movs	r3, r0
 8008c7c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008c7e:	e008      	b.n	8008c92 <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c80:	f7fe f89e 	bl	8006dc0 <HAL_GetTick>
 8008c84:	0002      	movs	r2, r0
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	1ad3      	subs	r3, r2, r3
 8008c8a:	2b02      	cmp	r3, #2
 8008c8c:	d901      	bls.n	8008c92 <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8008c8e:	2303      	movs	r3, #3
 8008c90:	e02a      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008c92:	4b17      	ldr	r3, [pc, #92]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	2380      	movs	r3, #128	; 0x80
 8008c98:	049b      	lsls	r3, r3, #18
 8008c9a:	4013      	ands	r3, r2
 8008c9c:	d1f0      	bne.n	8008c80 <HAL_RCC_OscConfig+0x724>
 8008c9e:	e022      	b.n	8008ce6 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d101      	bne.n	8008cac <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e01d      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008cac:	4b10      	ldr	r3, [pc, #64]	; (8008cf0 <HAL_RCC_OscConfig+0x794>)
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008cb2:	69ba      	ldr	r2, [r7, #24]
 8008cb4:	2380      	movs	r3, #128	; 0x80
 8008cb6:	025b      	lsls	r3, r3, #9
 8008cb8:	401a      	ands	r2, r3
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d10f      	bne.n	8008ce2 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8008cc2:	69ba      	ldr	r2, [r7, #24]
 8008cc4:	23f0      	movs	r3, #240	; 0xf0
 8008cc6:	039b      	lsls	r3, r3, #14
 8008cc8:	401a      	ands	r2, r3
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d107      	bne.n	8008ce2 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8008cd2:	69ba      	ldr	r2, [r7, #24]
 8008cd4:	23c0      	movs	r3, #192	; 0xc0
 8008cd6:	041b      	lsls	r3, r3, #16
 8008cd8:	401a      	ands	r2, r3
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d001      	beq.n	8008ce6 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	e000      	b.n	8008ce8 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 8008ce6:	2300      	movs	r3, #0
}
 8008ce8:	0018      	movs	r0, r3
 8008cea:	46bd      	mov	sp, r7
 8008cec:	b00a      	add	sp, #40	; 0x28
 8008cee:	bdb0      	pop	{r4, r5, r7, pc}
 8008cf0:	40021000 	.word	0x40021000
 8008cf4:	ff02ffff 	.word	0xff02ffff
 8008cf8:	feffffff 	.word	0xfeffffff

08008cfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008cfc:	b5b0      	push	{r4, r5, r7, lr}
 8008cfe:	b084      	sub	sp, #16
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d101      	bne.n	8008d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	e10d      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008d10:	4b88      	ldr	r3, [pc, #544]	; (8008f34 <HAL_RCC_ClockConfig+0x238>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2201      	movs	r2, #1
 8008d16:	4013      	ands	r3, r2
 8008d18:	683a      	ldr	r2, [r7, #0]
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d911      	bls.n	8008d42 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d1e:	4b85      	ldr	r3, [pc, #532]	; (8008f34 <HAL_RCC_ClockConfig+0x238>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2201      	movs	r2, #1
 8008d24:	4393      	bics	r3, r2
 8008d26:	0019      	movs	r1, r3
 8008d28:	4b82      	ldr	r3, [pc, #520]	; (8008f34 <HAL_RCC_ClockConfig+0x238>)
 8008d2a:	683a      	ldr	r2, [r7, #0]
 8008d2c:	430a      	orrs	r2, r1
 8008d2e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d30:	4b80      	ldr	r3, [pc, #512]	; (8008f34 <HAL_RCC_ClockConfig+0x238>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2201      	movs	r2, #1
 8008d36:	4013      	ands	r3, r2
 8008d38:	683a      	ldr	r2, [r7, #0]
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d001      	beq.n	8008d42 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8008d3e:	2301      	movs	r3, #1
 8008d40:	e0f4      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	2202      	movs	r2, #2
 8008d48:	4013      	ands	r3, r2
 8008d4a:	d009      	beq.n	8008d60 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d4c:	4b7a      	ldr	r3, [pc, #488]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	22f0      	movs	r2, #240	; 0xf0
 8008d52:	4393      	bics	r3, r2
 8008d54:	0019      	movs	r1, r3
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	689a      	ldr	r2, [r3, #8]
 8008d5a:	4b77      	ldr	r3, [pc, #476]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008d5c:	430a      	orrs	r2, r1
 8008d5e:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2201      	movs	r2, #1
 8008d66:	4013      	ands	r3, r2
 8008d68:	d100      	bne.n	8008d6c <HAL_RCC_ClockConfig+0x70>
 8008d6a:	e089      	b.n	8008e80 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	2b02      	cmp	r3, #2
 8008d72:	d107      	bne.n	8008d84 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008d74:	4b70      	ldr	r3, [pc, #448]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	2380      	movs	r3, #128	; 0x80
 8008d7a:	029b      	lsls	r3, r3, #10
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	d120      	bne.n	8008dc2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	e0d3      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	2b03      	cmp	r3, #3
 8008d8a:	d107      	bne.n	8008d9c <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008d8c:	4b6a      	ldr	r3, [pc, #424]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	2380      	movs	r3, #128	; 0x80
 8008d92:	049b      	lsls	r3, r3, #18
 8008d94:	4013      	ands	r3, r2
 8008d96:	d114      	bne.n	8008dc2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e0c7      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d106      	bne.n	8008db2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008da4:	4b64      	ldr	r3, [pc, #400]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2204      	movs	r2, #4
 8008daa:	4013      	ands	r3, r2
 8008dac:	d109      	bne.n	8008dc2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	e0bc      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8008db2:	4b61      	ldr	r3, [pc, #388]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	2380      	movs	r3, #128	; 0x80
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	4013      	ands	r3, r2
 8008dbc:	d101      	bne.n	8008dc2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	e0b4      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008dc2:	4b5d      	ldr	r3, [pc, #372]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008dc4:	68db      	ldr	r3, [r3, #12]
 8008dc6:	2203      	movs	r2, #3
 8008dc8:	4393      	bics	r3, r2
 8008dca:	0019      	movs	r1, r3
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	685a      	ldr	r2, [r3, #4]
 8008dd0:	4b59      	ldr	r3, [pc, #356]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008dd2:	430a      	orrs	r2, r1
 8008dd4:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008dd6:	f7fd fff3 	bl	8006dc0 <HAL_GetTick>
 8008dda:	0003      	movs	r3, r0
 8008ddc:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	2b02      	cmp	r3, #2
 8008de4:	d111      	bne.n	8008e0a <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008de6:	e009      	b.n	8008dfc <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008de8:	f7fd ffea 	bl	8006dc0 <HAL_GetTick>
 8008dec:	0002      	movs	r2, r0
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	4a52      	ldr	r2, [pc, #328]	; (8008f3c <HAL_RCC_ClockConfig+0x240>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d901      	bls.n	8008dfc <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8008df8:	2303      	movs	r3, #3
 8008dfa:	e097      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008dfc:	4b4e      	ldr	r3, [pc, #312]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	220c      	movs	r2, #12
 8008e02:	4013      	ands	r3, r2
 8008e04:	2b08      	cmp	r3, #8
 8008e06:	d1ef      	bne.n	8008de8 <HAL_RCC_ClockConfig+0xec>
 8008e08:	e03a      	b.n	8008e80 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	2b03      	cmp	r3, #3
 8008e10:	d111      	bne.n	8008e36 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e12:	e009      	b.n	8008e28 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e14:	f7fd ffd4 	bl	8006dc0 <HAL_GetTick>
 8008e18:	0002      	movs	r2, r0
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	1ad3      	subs	r3, r2, r3
 8008e1e:	4a47      	ldr	r2, [pc, #284]	; (8008f3c <HAL_RCC_ClockConfig+0x240>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d901      	bls.n	8008e28 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8008e24:	2303      	movs	r3, #3
 8008e26:	e081      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e28:	4b43      	ldr	r3, [pc, #268]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008e2a:	68db      	ldr	r3, [r3, #12]
 8008e2c:	220c      	movs	r2, #12
 8008e2e:	4013      	ands	r3, r2
 8008e30:	2b0c      	cmp	r3, #12
 8008e32:	d1ef      	bne.n	8008e14 <HAL_RCC_ClockConfig+0x118>
 8008e34:	e024      	b.n	8008e80 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d11b      	bne.n	8008e76 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008e3e:	e009      	b.n	8008e54 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e40:	f7fd ffbe 	bl	8006dc0 <HAL_GetTick>
 8008e44:	0002      	movs	r2, r0
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	1ad3      	subs	r3, r2, r3
 8008e4a:	4a3c      	ldr	r2, [pc, #240]	; (8008f3c <HAL_RCC_ClockConfig+0x240>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d901      	bls.n	8008e54 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8008e50:	2303      	movs	r3, #3
 8008e52:	e06b      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008e54:	4b38      	ldr	r3, [pc, #224]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	220c      	movs	r2, #12
 8008e5a:	4013      	ands	r3, r2
 8008e5c:	2b04      	cmp	r3, #4
 8008e5e:	d1ef      	bne.n	8008e40 <HAL_RCC_ClockConfig+0x144>
 8008e60:	e00e      	b.n	8008e80 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e62:	f7fd ffad 	bl	8006dc0 <HAL_GetTick>
 8008e66:	0002      	movs	r2, r0
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	1ad3      	subs	r3, r2, r3
 8008e6c:	4a33      	ldr	r2, [pc, #204]	; (8008f3c <HAL_RCC_ClockConfig+0x240>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d901      	bls.n	8008e76 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8008e72:	2303      	movs	r3, #3
 8008e74:	e05a      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008e76:	4b30      	ldr	r3, [pc, #192]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008e78:	68db      	ldr	r3, [r3, #12]
 8008e7a:	220c      	movs	r2, #12
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	d1f0      	bne.n	8008e62 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008e80:	4b2c      	ldr	r3, [pc, #176]	; (8008f34 <HAL_RCC_ClockConfig+0x238>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	2201      	movs	r2, #1
 8008e86:	4013      	ands	r3, r2
 8008e88:	683a      	ldr	r2, [r7, #0]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d211      	bcs.n	8008eb2 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e8e:	4b29      	ldr	r3, [pc, #164]	; (8008f34 <HAL_RCC_ClockConfig+0x238>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	2201      	movs	r2, #1
 8008e94:	4393      	bics	r3, r2
 8008e96:	0019      	movs	r1, r3
 8008e98:	4b26      	ldr	r3, [pc, #152]	; (8008f34 <HAL_RCC_ClockConfig+0x238>)
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	430a      	orrs	r2, r1
 8008e9e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ea0:	4b24      	ldr	r3, [pc, #144]	; (8008f34 <HAL_RCC_ClockConfig+0x238>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	683a      	ldr	r2, [r7, #0]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d001      	beq.n	8008eb2 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e03c      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	2204      	movs	r2, #4
 8008eb8:	4013      	ands	r3, r2
 8008eba:	d009      	beq.n	8008ed0 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008ebc:	4b1e      	ldr	r3, [pc, #120]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008ebe:	68db      	ldr	r3, [r3, #12]
 8008ec0:	4a1f      	ldr	r2, [pc, #124]	; (8008f40 <HAL_RCC_ClockConfig+0x244>)
 8008ec2:	4013      	ands	r3, r2
 8008ec4:	0019      	movs	r1, r3
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	68da      	ldr	r2, [r3, #12]
 8008eca:	4b1b      	ldr	r3, [pc, #108]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008ecc:	430a      	orrs	r2, r1
 8008ece:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	2208      	movs	r2, #8
 8008ed6:	4013      	ands	r3, r2
 8008ed8:	d00a      	beq.n	8008ef0 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008eda:	4b17      	ldr	r3, [pc, #92]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008edc:	68db      	ldr	r3, [r3, #12]
 8008ede:	4a19      	ldr	r2, [pc, #100]	; (8008f44 <HAL_RCC_ClockConfig+0x248>)
 8008ee0:	4013      	ands	r3, r2
 8008ee2:	0019      	movs	r1, r3
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	691b      	ldr	r3, [r3, #16]
 8008ee8:	00da      	lsls	r2, r3, #3
 8008eea:	4b13      	ldr	r3, [pc, #76]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008eec:	430a      	orrs	r2, r1
 8008eee:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008ef0:	f000 f82e 	bl	8008f50 <HAL_RCC_GetSysClockFreq>
 8008ef4:	0001      	movs	r1, r0
 8008ef6:	4b10      	ldr	r3, [pc, #64]	; (8008f38 <HAL_RCC_ClockConfig+0x23c>)
 8008ef8:	68db      	ldr	r3, [r3, #12]
 8008efa:	091b      	lsrs	r3, r3, #4
 8008efc:	220f      	movs	r2, #15
 8008efe:	4013      	ands	r3, r2
 8008f00:	4a11      	ldr	r2, [pc, #68]	; (8008f48 <HAL_RCC_ClockConfig+0x24c>)
 8008f02:	5cd3      	ldrb	r3, [r2, r3]
 8008f04:	000a      	movs	r2, r1
 8008f06:	40da      	lsrs	r2, r3
 8008f08:	4b10      	ldr	r3, [pc, #64]	; (8008f4c <HAL_RCC_ClockConfig+0x250>)
 8008f0a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8008f0c:	250b      	movs	r5, #11
 8008f0e:	197c      	adds	r4, r7, r5
 8008f10:	2000      	movs	r0, #0
 8008f12:	f7fd ff0f 	bl	8006d34 <HAL_InitTick>
 8008f16:	0003      	movs	r3, r0
 8008f18:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8008f1a:	197b      	adds	r3, r7, r5
 8008f1c:	781b      	ldrb	r3, [r3, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d003      	beq.n	8008f2a <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8008f22:	230b      	movs	r3, #11
 8008f24:	18fb      	adds	r3, r7, r3
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	e000      	b.n	8008f2c <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	0018      	movs	r0, r3
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	b004      	add	sp, #16
 8008f32:	bdb0      	pop	{r4, r5, r7, pc}
 8008f34:	40022000 	.word	0x40022000
 8008f38:	40021000 	.word	0x40021000
 8008f3c:	00001388 	.word	0x00001388
 8008f40:	fffff8ff 	.word	0xfffff8ff
 8008f44:	ffffc7ff 	.word	0xffffc7ff
 8008f48:	0800ce18 	.word	0x0800ce18
 8008f4c:	20000010 	.word	0x20000010

08008f50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b086      	sub	sp, #24
 8008f54:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8008f56:	4b3b      	ldr	r3, [pc, #236]	; (8009044 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	220c      	movs	r2, #12
 8008f60:	4013      	ands	r3, r2
 8008f62:	2b08      	cmp	r3, #8
 8008f64:	d00e      	beq.n	8008f84 <HAL_RCC_GetSysClockFreq+0x34>
 8008f66:	2b0c      	cmp	r3, #12
 8008f68:	d00f      	beq.n	8008f8a <HAL_RCC_GetSysClockFreq+0x3a>
 8008f6a:	2b04      	cmp	r3, #4
 8008f6c:	d157      	bne.n	800901e <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8008f6e:	4b35      	ldr	r3, [pc, #212]	; (8009044 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	2210      	movs	r2, #16
 8008f74:	4013      	ands	r3, r2
 8008f76:	d002      	beq.n	8008f7e <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8008f78:	4b33      	ldr	r3, [pc, #204]	; (8009048 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008f7a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8008f7c:	e05d      	b.n	800903a <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8008f7e:	4b33      	ldr	r3, [pc, #204]	; (800904c <HAL_RCC_GetSysClockFreq+0xfc>)
 8008f80:	613b      	str	r3, [r7, #16]
      break;
 8008f82:	e05a      	b.n	800903a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008f84:	4b32      	ldr	r3, [pc, #200]	; (8009050 <HAL_RCC_GetSysClockFreq+0x100>)
 8008f86:	613b      	str	r3, [r7, #16]
      break;
 8008f88:	e057      	b.n	800903a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	0c9b      	lsrs	r3, r3, #18
 8008f8e:	220f      	movs	r2, #15
 8008f90:	4013      	ands	r3, r2
 8008f92:	4a30      	ldr	r2, [pc, #192]	; (8009054 <HAL_RCC_GetSysClockFreq+0x104>)
 8008f94:	5cd3      	ldrb	r3, [r2, r3]
 8008f96:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	0d9b      	lsrs	r3, r3, #22
 8008f9c:	2203      	movs	r2, #3
 8008f9e:	4013      	ands	r3, r2
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008fa4:	4b27      	ldr	r3, [pc, #156]	; (8009044 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008fa6:	68da      	ldr	r2, [r3, #12]
 8008fa8:	2380      	movs	r3, #128	; 0x80
 8008faa:	025b      	lsls	r3, r3, #9
 8008fac:	4013      	ands	r3, r2
 8008fae:	d00f      	beq.n	8008fd0 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8008fb0:	68b9      	ldr	r1, [r7, #8]
 8008fb2:	000a      	movs	r2, r1
 8008fb4:	0152      	lsls	r2, r2, #5
 8008fb6:	1a52      	subs	r2, r2, r1
 8008fb8:	0193      	lsls	r3, r2, #6
 8008fba:	1a9b      	subs	r3, r3, r2
 8008fbc:	00db      	lsls	r3, r3, #3
 8008fbe:	185b      	adds	r3, r3, r1
 8008fc0:	025b      	lsls	r3, r3, #9
 8008fc2:	6879      	ldr	r1, [r7, #4]
 8008fc4:	0018      	movs	r0, r3
 8008fc6:	f7f7 f8a7 	bl	8000118 <__udivsi3>
 8008fca:	0003      	movs	r3, r0
 8008fcc:	617b      	str	r3, [r7, #20]
 8008fce:	e023      	b.n	8009018 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8008fd0:	4b1c      	ldr	r3, [pc, #112]	; (8009044 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	2210      	movs	r2, #16
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	d00f      	beq.n	8008ffa <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8008fda:	68b9      	ldr	r1, [r7, #8]
 8008fdc:	000a      	movs	r2, r1
 8008fde:	0152      	lsls	r2, r2, #5
 8008fe0:	1a52      	subs	r2, r2, r1
 8008fe2:	0193      	lsls	r3, r2, #6
 8008fe4:	1a9b      	subs	r3, r3, r2
 8008fe6:	00db      	lsls	r3, r3, #3
 8008fe8:	185b      	adds	r3, r3, r1
 8008fea:	021b      	lsls	r3, r3, #8
 8008fec:	6879      	ldr	r1, [r7, #4]
 8008fee:	0018      	movs	r0, r3
 8008ff0:	f7f7 f892 	bl	8000118 <__udivsi3>
 8008ff4:	0003      	movs	r3, r0
 8008ff6:	617b      	str	r3, [r7, #20]
 8008ff8:	e00e      	b.n	8009018 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8008ffa:	68b9      	ldr	r1, [r7, #8]
 8008ffc:	000a      	movs	r2, r1
 8008ffe:	0152      	lsls	r2, r2, #5
 8009000:	1a52      	subs	r2, r2, r1
 8009002:	0193      	lsls	r3, r2, #6
 8009004:	1a9b      	subs	r3, r3, r2
 8009006:	00db      	lsls	r3, r3, #3
 8009008:	185b      	adds	r3, r3, r1
 800900a:	029b      	lsls	r3, r3, #10
 800900c:	6879      	ldr	r1, [r7, #4]
 800900e:	0018      	movs	r0, r3
 8009010:	f7f7 f882 	bl	8000118 <__udivsi3>
 8009014:	0003      	movs	r3, r0
 8009016:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	613b      	str	r3, [r7, #16]
      break;
 800901c:	e00d      	b.n	800903a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800901e:	4b09      	ldr	r3, [pc, #36]	; (8009044 <HAL_RCC_GetSysClockFreq+0xf4>)
 8009020:	685b      	ldr	r3, [r3, #4]
 8009022:	0b5b      	lsrs	r3, r3, #13
 8009024:	2207      	movs	r2, #7
 8009026:	4013      	ands	r3, r2
 8009028:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	3301      	adds	r3, #1
 800902e:	2280      	movs	r2, #128	; 0x80
 8009030:	0212      	lsls	r2, r2, #8
 8009032:	409a      	lsls	r2, r3
 8009034:	0013      	movs	r3, r2
 8009036:	613b      	str	r3, [r7, #16]
      break;
 8009038:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800903a:	693b      	ldr	r3, [r7, #16]
}
 800903c:	0018      	movs	r0, r3
 800903e:	46bd      	mov	sp, r7
 8009040:	b006      	add	sp, #24
 8009042:	bd80      	pop	{r7, pc}
 8009044:	40021000 	.word	0x40021000
 8009048:	003d0900 	.word	0x003d0900
 800904c:	00f42400 	.word	0x00f42400
 8009050:	007a1200 	.word	0x007a1200
 8009054:	0800ce28 	.word	0x0800ce28

08009058 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b086      	sub	sp, #24
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2220      	movs	r2, #32
 8009066:	4013      	ands	r3, r2
 8009068:	d106      	bne.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	2380      	movs	r3, #128	; 0x80
 8009070:	011b      	lsls	r3, r3, #4
 8009072:	4013      	ands	r3, r2
 8009074:	d100      	bne.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8009076:	e0dd      	b.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8009078:	2317      	movs	r3, #23
 800907a:	18fb      	adds	r3, r7, r3
 800907c:	2200      	movs	r2, #0
 800907e:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009080:	4ba4      	ldr	r3, [pc, #656]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8009082:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009084:	2380      	movs	r3, #128	; 0x80
 8009086:	055b      	lsls	r3, r3, #21
 8009088:	4013      	ands	r3, r2
 800908a:	d10a      	bne.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800908c:	4ba1      	ldr	r3, [pc, #644]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800908e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009090:	4ba0      	ldr	r3, [pc, #640]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8009092:	2180      	movs	r1, #128	; 0x80
 8009094:	0549      	lsls	r1, r1, #21
 8009096:	430a      	orrs	r2, r1
 8009098:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800909a:	2317      	movs	r3, #23
 800909c:	18fb      	adds	r3, r7, r3
 800909e:	2201      	movs	r2, #1
 80090a0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090a2:	4b9d      	ldr	r3, [pc, #628]	; (8009318 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	2380      	movs	r3, #128	; 0x80
 80090a8:	005b      	lsls	r3, r3, #1
 80090aa:	4013      	ands	r3, r2
 80090ac:	d11a      	bne.n	80090e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80090ae:	4b9a      	ldr	r3, [pc, #616]	; (8009318 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	4b99      	ldr	r3, [pc, #612]	; (8009318 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80090b4:	2180      	movs	r1, #128	; 0x80
 80090b6:	0049      	lsls	r1, r1, #1
 80090b8:	430a      	orrs	r2, r1
 80090ba:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80090bc:	f7fd fe80 	bl	8006dc0 <HAL_GetTick>
 80090c0:	0003      	movs	r3, r0
 80090c2:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090c4:	e008      	b.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090c6:	f7fd fe7b 	bl	8006dc0 <HAL_GetTick>
 80090ca:	0002      	movs	r2, r0
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	1ad3      	subs	r3, r2, r3
 80090d0:	2b64      	cmp	r3, #100	; 0x64
 80090d2:	d901      	bls.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80090d4:	2303      	movs	r3, #3
 80090d6:	e118      	b.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090d8:	4b8f      	ldr	r3, [pc, #572]	; (8009318 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	2380      	movs	r3, #128	; 0x80
 80090de:	005b      	lsls	r3, r3, #1
 80090e0:	4013      	ands	r3, r2
 80090e2:	d0f0      	beq.n	80090c6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80090e4:	4b8b      	ldr	r3, [pc, #556]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	23c0      	movs	r3, #192	; 0xc0
 80090ea:	039b      	lsls	r3, r3, #14
 80090ec:	4013      	ands	r3, r2
 80090ee:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	685a      	ldr	r2, [r3, #4]
 80090f4:	23c0      	movs	r3, #192	; 0xc0
 80090f6:	039b      	lsls	r3, r3, #14
 80090f8:	4013      	ands	r3, r2
 80090fa:	68fa      	ldr	r2, [r7, #12]
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d107      	bne.n	8009110 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	689a      	ldr	r2, [r3, #8]
 8009104:	23c0      	movs	r3, #192	; 0xc0
 8009106:	039b      	lsls	r3, r3, #14
 8009108:	4013      	ands	r3, r2
 800910a:	68fa      	ldr	r2, [r7, #12]
 800910c:	429a      	cmp	r2, r3
 800910e:	d013      	beq.n	8009138 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	685a      	ldr	r2, [r3, #4]
 8009114:	23c0      	movs	r3, #192	; 0xc0
 8009116:	029b      	lsls	r3, r3, #10
 8009118:	401a      	ands	r2, r3
 800911a:	23c0      	movs	r3, #192	; 0xc0
 800911c:	029b      	lsls	r3, r3, #10
 800911e:	429a      	cmp	r2, r3
 8009120:	d10a      	bne.n	8009138 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009122:	4b7c      	ldr	r3, [pc, #496]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	2380      	movs	r3, #128	; 0x80
 8009128:	029b      	lsls	r3, r3, #10
 800912a:	401a      	ands	r2, r3
 800912c:	2380      	movs	r3, #128	; 0x80
 800912e:	029b      	lsls	r3, r3, #10
 8009130:	429a      	cmp	r2, r3
 8009132:	d101      	bne.n	8009138 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8009134:	2301      	movs	r3, #1
 8009136:	e0e8      	b.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8009138:	4b76      	ldr	r3, [pc, #472]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800913a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800913c:	23c0      	movs	r3, #192	; 0xc0
 800913e:	029b      	lsls	r3, r3, #10
 8009140:	4013      	ands	r3, r2
 8009142:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d049      	beq.n	80091de <HAL_RCCEx_PeriphCLKConfig+0x186>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	685a      	ldr	r2, [r3, #4]
 800914e:	23c0      	movs	r3, #192	; 0xc0
 8009150:	029b      	lsls	r3, r3, #10
 8009152:	4013      	ands	r3, r2
 8009154:	68fa      	ldr	r2, [r7, #12]
 8009156:	429a      	cmp	r2, r3
 8009158:	d004      	beq.n	8009164 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2220      	movs	r2, #32
 8009160:	4013      	ands	r3, r2
 8009162:	d10d      	bne.n	8009180 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	689a      	ldr	r2, [r3, #8]
 8009168:	23c0      	movs	r3, #192	; 0xc0
 800916a:	029b      	lsls	r3, r3, #10
 800916c:	4013      	ands	r3, r2
 800916e:	68fa      	ldr	r2, [r7, #12]
 8009170:	429a      	cmp	r2, r3
 8009172:	d034      	beq.n	80091de <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681a      	ldr	r2, [r3, #0]
 8009178:	2380      	movs	r3, #128	; 0x80
 800917a:	011b      	lsls	r3, r3, #4
 800917c:	4013      	ands	r3, r2
 800917e:	d02e      	beq.n	80091de <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8009180:	4b64      	ldr	r3, [pc, #400]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8009182:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009184:	4a65      	ldr	r2, [pc, #404]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009186:	4013      	ands	r3, r2
 8009188:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800918a:	4b62      	ldr	r3, [pc, #392]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800918c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800918e:	4b61      	ldr	r3, [pc, #388]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8009190:	2180      	movs	r1, #128	; 0x80
 8009192:	0309      	lsls	r1, r1, #12
 8009194:	430a      	orrs	r2, r1
 8009196:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009198:	4b5e      	ldr	r3, [pc, #376]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800919a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800919c:	4b5d      	ldr	r3, [pc, #372]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800919e:	4960      	ldr	r1, [pc, #384]	; (8009320 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80091a0:	400a      	ands	r2, r1
 80091a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80091a4:	4b5b      	ldr	r3, [pc, #364]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80091a6:	68fa      	ldr	r2, [r7, #12]
 80091a8:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80091aa:	68fa      	ldr	r2, [r7, #12]
 80091ac:	2380      	movs	r3, #128	; 0x80
 80091ae:	005b      	lsls	r3, r3, #1
 80091b0:	4013      	ands	r3, r2
 80091b2:	d014      	beq.n	80091de <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091b4:	f7fd fe04 	bl	8006dc0 <HAL_GetTick>
 80091b8:	0003      	movs	r3, r0
 80091ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80091bc:	e009      	b.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80091be:	f7fd fdff 	bl	8006dc0 <HAL_GetTick>
 80091c2:	0002      	movs	r2, r0
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	1ad3      	subs	r3, r2, r3
 80091c8:	4a56      	ldr	r2, [pc, #344]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d901      	bls.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80091ce:	2303      	movs	r3, #3
 80091d0:	e09b      	b.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80091d2:	4b50      	ldr	r3, [pc, #320]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80091d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80091d6:	2380      	movs	r3, #128	; 0x80
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	4013      	ands	r3, r2
 80091dc:	d0ef      	beq.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	685a      	ldr	r2, [r3, #4]
 80091e2:	23c0      	movs	r3, #192	; 0xc0
 80091e4:	029b      	lsls	r3, r3, #10
 80091e6:	401a      	ands	r2, r3
 80091e8:	23c0      	movs	r3, #192	; 0xc0
 80091ea:	029b      	lsls	r3, r3, #10
 80091ec:	429a      	cmp	r2, r3
 80091ee:	d10c      	bne.n	800920a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80091f0:	4b48      	ldr	r3, [pc, #288]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4a4c      	ldr	r2, [pc, #304]	; (8009328 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80091f6:	4013      	ands	r3, r2
 80091f8:	0019      	movs	r1, r3
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	685a      	ldr	r2, [r3, #4]
 80091fe:	23c0      	movs	r3, #192	; 0xc0
 8009200:	039b      	lsls	r3, r3, #14
 8009202:	401a      	ands	r2, r3
 8009204:	4b43      	ldr	r3, [pc, #268]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8009206:	430a      	orrs	r2, r1
 8009208:	601a      	str	r2, [r3, #0]
 800920a:	4b42      	ldr	r3, [pc, #264]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800920c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	685a      	ldr	r2, [r3, #4]
 8009212:	23c0      	movs	r3, #192	; 0xc0
 8009214:	029b      	lsls	r3, r3, #10
 8009216:	401a      	ands	r2, r3
 8009218:	4b3e      	ldr	r3, [pc, #248]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800921a:	430a      	orrs	r2, r1
 800921c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800921e:	2317      	movs	r3, #23
 8009220:	18fb      	adds	r3, r7, r3
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	2b01      	cmp	r3, #1
 8009226:	d105      	bne.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009228:	4b3a      	ldr	r3, [pc, #232]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800922a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800922c:	4b39      	ldr	r3, [pc, #228]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800922e:	493f      	ldr	r1, [pc, #252]	; (800932c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8009230:	400a      	ands	r2, r1
 8009232:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2201      	movs	r2, #1
 800923a:	4013      	ands	r3, r2
 800923c:	d009      	beq.n	8009252 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800923e:	4b35      	ldr	r3, [pc, #212]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8009240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009242:	2203      	movs	r2, #3
 8009244:	4393      	bics	r3, r2
 8009246:	0019      	movs	r1, r3
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	68da      	ldr	r2, [r3, #12]
 800924c:	4b31      	ldr	r3, [pc, #196]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800924e:	430a      	orrs	r2, r1
 8009250:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	2202      	movs	r2, #2
 8009258:	4013      	ands	r3, r2
 800925a:	d009      	beq.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800925c:	4b2d      	ldr	r3, [pc, #180]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800925e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009260:	220c      	movs	r2, #12
 8009262:	4393      	bics	r3, r2
 8009264:	0019      	movs	r1, r3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	691a      	ldr	r2, [r3, #16]
 800926a:	4b2a      	ldr	r3, [pc, #168]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800926c:	430a      	orrs	r2, r1
 800926e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	2204      	movs	r2, #4
 8009276:	4013      	ands	r3, r2
 8009278:	d009      	beq.n	800928e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800927a:	4b26      	ldr	r3, [pc, #152]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800927c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800927e:	4a2c      	ldr	r2, [pc, #176]	; (8009330 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009280:	4013      	ands	r3, r2
 8009282:	0019      	movs	r1, r3
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	695a      	ldr	r2, [r3, #20]
 8009288:	4b22      	ldr	r3, [pc, #136]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800928a:	430a      	orrs	r2, r1
 800928c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	2208      	movs	r2, #8
 8009294:	4013      	ands	r3, r2
 8009296:	d009      	beq.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009298:	4b1e      	ldr	r3, [pc, #120]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800929a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800929c:	4a25      	ldr	r2, [pc, #148]	; (8009334 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800929e:	4013      	ands	r3, r2
 80092a0:	0019      	movs	r1, r3
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	699a      	ldr	r2, [r3, #24]
 80092a6:	4b1b      	ldr	r3, [pc, #108]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80092a8:	430a      	orrs	r2, r1
 80092aa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	2380      	movs	r3, #128	; 0x80
 80092b2:	005b      	lsls	r3, r3, #1
 80092b4:	4013      	ands	r3, r2
 80092b6:	d009      	beq.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80092b8:	4b16      	ldr	r3, [pc, #88]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80092ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80092bc:	4a17      	ldr	r2, [pc, #92]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80092be:	4013      	ands	r3, r2
 80092c0:	0019      	movs	r1, r3
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	69da      	ldr	r2, [r3, #28]
 80092c6:	4b13      	ldr	r3, [pc, #76]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80092c8:	430a      	orrs	r2, r1
 80092ca:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	2240      	movs	r2, #64	; 0x40
 80092d2:	4013      	ands	r3, r2
 80092d4:	d009      	beq.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80092d6:	4b0f      	ldr	r3, [pc, #60]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80092d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80092da:	4a17      	ldr	r2, [pc, #92]	; (8009338 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80092dc:	4013      	ands	r3, r2
 80092de:	0019      	movs	r1, r3
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80092e4:	4b0b      	ldr	r3, [pc, #44]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80092e6:	430a      	orrs	r2, r1
 80092e8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	2280      	movs	r2, #128	; 0x80
 80092f0:	4013      	ands	r3, r2
 80092f2:	d009      	beq.n	8009308 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80092f4:	4b07      	ldr	r3, [pc, #28]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80092f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80092f8:	4a10      	ldr	r2, [pc, #64]	; (800933c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80092fa:	4013      	ands	r3, r2
 80092fc:	0019      	movs	r1, r3
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6a1a      	ldr	r2, [r3, #32]
 8009302:	4b04      	ldr	r3, [pc, #16]	; (8009314 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8009304:	430a      	orrs	r2, r1
 8009306:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009308:	2300      	movs	r3, #0
}
 800930a:	0018      	movs	r0, r3
 800930c:	46bd      	mov	sp, r7
 800930e:	b006      	add	sp, #24
 8009310:	bd80      	pop	{r7, pc}
 8009312:	46c0      	nop			; (mov r8, r8)
 8009314:	40021000 	.word	0x40021000
 8009318:	40007000 	.word	0x40007000
 800931c:	fffcffff 	.word	0xfffcffff
 8009320:	fff7ffff 	.word	0xfff7ffff
 8009324:	00001388 	.word	0x00001388
 8009328:	ffcfffff 	.word	0xffcfffff
 800932c:	efffffff 	.word	0xefffffff
 8009330:	fffff3ff 	.word	0xfffff3ff
 8009334:	ffffcfff 	.word	0xffffcfff
 8009338:	fbffffff 	.word	0xfbffffff
 800933c:	fff3ffff 	.word	0xfff3ffff

08009340 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b082      	sub	sp, #8
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d101      	bne.n	8009352 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800934e:	2301      	movs	r3, #1
 8009350:	e08e      	b.n	8009470 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2221      	movs	r2, #33	; 0x21
 8009356:	5c9b      	ldrb	r3, [r3, r2]
 8009358:	b2db      	uxtb	r3, r3
 800935a:	2b00      	cmp	r3, #0
 800935c:	d107      	bne.n	800936e <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2220      	movs	r2, #32
 8009362:	2100      	movs	r1, #0
 8009364:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	0018      	movs	r0, r3
 800936a:	f7fb f9ad 	bl	80046c8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2221      	movs	r2, #33	; 0x21
 8009372:	2102      	movs	r1, #2
 8009374:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	22ca      	movs	r2, #202	; 0xca
 800937c:	625a      	str	r2, [r3, #36]	; 0x24
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	2253      	movs	r2, #83	; 0x53
 8009384:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	0018      	movs	r0, r3
 800938a:	f000 fcf4 	bl	8009d76 <RTC_EnterInitMode>
 800938e:	1e03      	subs	r3, r0, #0
 8009390:	d009      	beq.n	80093a6 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	22ff      	movs	r2, #255	; 0xff
 8009398:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2221      	movs	r2, #33	; 0x21
 800939e:	2104      	movs	r1, #4
 80093a0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80093a2:	2301      	movs	r3, #1
 80093a4:	e064      	b.n	8009470 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	689a      	ldr	r2, [r3, #8]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	4931      	ldr	r1, [pc, #196]	; (8009478 <HAL_RTC_Init+0x138>)
 80093b2:	400a      	ands	r2, r1
 80093b4:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	6899      	ldr	r1, [r3, #8]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	685a      	ldr	r2, [r3, #4]
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	691b      	ldr	r3, [r3, #16]
 80093c4:	431a      	orrs	r2, r3
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	699b      	ldr	r3, [r3, #24]
 80093ca:	431a      	orrs	r2, r3
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	430a      	orrs	r2, r1
 80093d2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	68d2      	ldr	r2, [r2, #12]
 80093dc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	6919      	ldr	r1, [r3, #16]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	041a      	lsls	r2, r3, #16
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	430a      	orrs	r2, r1
 80093f0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	68da      	ldr	r2, [r3, #12]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	2180      	movs	r1, #128	; 0x80
 80093fe:	438a      	bics	r2, r1
 8009400:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	2103      	movs	r1, #3
 800940e:	438a      	bics	r2, r1
 8009410:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	69da      	ldr	r2, [r3, #28]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	695b      	ldr	r3, [r3, #20]
 8009420:	431a      	orrs	r2, r3
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	430a      	orrs	r2, r1
 8009428:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	2220      	movs	r2, #32
 8009432:	4013      	ands	r3, r2
 8009434:	d113      	bne.n	800945e <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	0018      	movs	r0, r3
 800943a:	f000 fc75 	bl	8009d28 <HAL_RTC_WaitForSynchro>
 800943e:	1e03      	subs	r3, r0, #0
 8009440:	d00d      	beq.n	800945e <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	22ff      	movs	r2, #255	; 0xff
 8009448:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2221      	movs	r2, #33	; 0x21
 800944e:	2104      	movs	r1, #4
 8009450:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2220      	movs	r2, #32
 8009456:	2100      	movs	r1, #0
 8009458:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800945a:	2301      	movs	r3, #1
 800945c:	e008      	b.n	8009470 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	22ff      	movs	r2, #255	; 0xff
 8009464:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2221      	movs	r2, #33	; 0x21
 800946a:	2101      	movs	r1, #1
 800946c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800946e:	2300      	movs	r3, #0
  }
}
 8009470:	0018      	movs	r0, r3
 8009472:	46bd      	mov	sp, r7
 8009474:	b002      	add	sp, #8
 8009476:	bd80      	pop	{r7, pc}
 8009478:	ff8fffbf 	.word	0xff8fffbf

0800947c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800947c:	b590      	push	{r4, r7, lr}
 800947e:	b087      	sub	sp, #28
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	60b9      	str	r1, [r7, #8]
 8009486:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2220      	movs	r2, #32
 800948c:	5c9b      	ldrb	r3, [r3, r2]
 800948e:	2b01      	cmp	r3, #1
 8009490:	d101      	bne.n	8009496 <HAL_RTC_SetTime+0x1a>
 8009492:	2302      	movs	r3, #2
 8009494:	e0ad      	b.n	80095f2 <HAL_RTC_SetTime+0x176>
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2220      	movs	r2, #32
 800949a:	2101      	movs	r1, #1
 800949c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2221      	movs	r2, #33	; 0x21
 80094a2:	2102      	movs	r1, #2
 80094a4:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d125      	bne.n	80094f8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	2240      	movs	r2, #64	; 0x40
 80094b4:	4013      	ands	r3, r2
 80094b6:	d102      	bne.n	80094be <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	2200      	movs	r2, #0
 80094bc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	0018      	movs	r0, r3
 80094c4:	f000 fc81 	bl	8009dca <RTC_ByteToBcd2>
 80094c8:	0003      	movs	r3, r0
 80094ca:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	785b      	ldrb	r3, [r3, #1]
 80094d0:	0018      	movs	r0, r3
 80094d2:	f000 fc7a 	bl	8009dca <RTC_ByteToBcd2>
 80094d6:	0003      	movs	r3, r0
 80094d8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80094da:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	789b      	ldrb	r3, [r3, #2]
 80094e0:	0018      	movs	r0, r3
 80094e2:	f000 fc72 	bl	8009dca <RTC_ByteToBcd2>
 80094e6:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80094e8:	0022      	movs	r2, r4
 80094ea:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	78db      	ldrb	r3, [r3, #3]
 80094f0:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80094f2:	4313      	orrs	r3, r2
 80094f4:	617b      	str	r3, [r7, #20]
 80094f6:	e017      	b.n	8009528 <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	689b      	ldr	r3, [r3, #8]
 80094fe:	2240      	movs	r2, #64	; 0x40
 8009500:	4013      	ands	r3, r2
 8009502:	d102      	bne.n	800950a <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	2200      	movs	r2, #0
 8009508:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	785b      	ldrb	r3, [r3, #1]
 8009514:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009516:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8009518:	68ba      	ldr	r2, [r7, #8]
 800951a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800951c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	78db      	ldrb	r3, [r3, #3]
 8009522:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009524:	4313      	orrs	r3, r2
 8009526:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	22ca      	movs	r2, #202	; 0xca
 800952e:	625a      	str	r2, [r3, #36]	; 0x24
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	2253      	movs	r2, #83	; 0x53
 8009536:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	0018      	movs	r0, r3
 800953c:	f000 fc1b 	bl	8009d76 <RTC_EnterInitMode>
 8009540:	1e03      	subs	r3, r0, #0
 8009542:	d00d      	beq.n	8009560 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	22ff      	movs	r2, #255	; 0xff
 800954a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2221      	movs	r2, #33	; 0x21
 8009550:	2104      	movs	r1, #4
 8009552:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2220      	movs	r2, #32
 8009558:	2100      	movs	r1, #0
 800955a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800955c:	2301      	movs	r3, #1
 800955e:	e048      	b.n	80095f2 <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	697a      	ldr	r2, [r7, #20]
 8009566:	4925      	ldr	r1, [pc, #148]	; (80095fc <HAL_RTC_SetTime+0x180>)
 8009568:	400a      	ands	r2, r1
 800956a:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	689a      	ldr	r2, [r3, #8]
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4922      	ldr	r1, [pc, #136]	; (8009600 <HAL_RTC_SetTime+0x184>)
 8009578:	400a      	ands	r2, r1
 800957a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	6899      	ldr	r1, [r3, #8]
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	68da      	ldr	r2, [r3, #12]
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	691b      	ldr	r3, [r3, #16]
 800958a:	431a      	orrs	r2, r3
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	430a      	orrs	r2, r1
 8009592:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68da      	ldr	r2, [r3, #12]
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2180      	movs	r1, #128	; 0x80
 80095a0:	438a      	bics	r2, r1
 80095a2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	689b      	ldr	r3, [r3, #8]
 80095aa:	2220      	movs	r2, #32
 80095ac:	4013      	ands	r3, r2
 80095ae:	d113      	bne.n	80095d8 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	0018      	movs	r0, r3
 80095b4:	f000 fbb8 	bl	8009d28 <HAL_RTC_WaitForSynchro>
 80095b8:	1e03      	subs	r3, r0, #0
 80095ba:	d00d      	beq.n	80095d8 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	22ff      	movs	r2, #255	; 0xff
 80095c2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2221      	movs	r2, #33	; 0x21
 80095c8:	2104      	movs	r1, #4
 80095ca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2220      	movs	r2, #32
 80095d0:	2100      	movs	r1, #0
 80095d2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80095d4:	2301      	movs	r3, #1
 80095d6:	e00c      	b.n	80095f2 <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	22ff      	movs	r2, #255	; 0xff
 80095de:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2221      	movs	r2, #33	; 0x21
 80095e4:	2101      	movs	r1, #1
 80095e6:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	2220      	movs	r2, #32
 80095ec:	2100      	movs	r1, #0
 80095ee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80095f0:	2300      	movs	r3, #0
  }
}
 80095f2:	0018      	movs	r0, r3
 80095f4:	46bd      	mov	sp, r7
 80095f6:	b007      	add	sp, #28
 80095f8:	bd90      	pop	{r4, r7, pc}
 80095fa:	46c0      	nop			; (mov r8, r8)
 80095fc:	007f7f7f 	.word	0x007f7f7f
 8009600:	fffbffff 	.word	0xfffbffff

08009604 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b086      	sub	sp, #24
 8009608:	af00      	add	r7, sp, #0
 800960a:	60f8      	str	r0, [r7, #12]
 800960c:	60b9      	str	r1, [r7, #8]
 800960e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	691b      	ldr	r3, [r3, #16]
 8009620:	045b      	lsls	r3, r3, #17
 8009622:	0c5a      	lsrs	r2, r3, #17
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a22      	ldr	r2, [pc, #136]	; (80096b8 <HAL_RTC_GetTime+0xb4>)
 8009630:	4013      	ands	r3, r2
 8009632:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	0c1b      	lsrs	r3, r3, #16
 8009638:	b2db      	uxtb	r3, r3
 800963a:	223f      	movs	r2, #63	; 0x3f
 800963c:	4013      	ands	r3, r2
 800963e:	b2da      	uxtb	r2, r3
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	0a1b      	lsrs	r3, r3, #8
 8009648:	b2db      	uxtb	r3, r3
 800964a:	227f      	movs	r2, #127	; 0x7f
 800964c:	4013      	ands	r3, r2
 800964e:	b2da      	uxtb	r2, r3
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	b2db      	uxtb	r3, r3
 8009658:	227f      	movs	r2, #127	; 0x7f
 800965a:	4013      	ands	r3, r2
 800965c:	b2da      	uxtb	r2, r3
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	0c1b      	lsrs	r3, r3, #16
 8009666:	b2db      	uxtb	r3, r3
 8009668:	2240      	movs	r2, #64	; 0x40
 800966a:	4013      	ands	r3, r2
 800966c:	b2da      	uxtb	r2, r3
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d11a      	bne.n	80096ae <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	781b      	ldrb	r3, [r3, #0]
 800967c:	0018      	movs	r0, r3
 800967e:	f000 fbcd 	bl	8009e1c <RTC_Bcd2ToByte>
 8009682:	0003      	movs	r3, r0
 8009684:	001a      	movs	r2, r3
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	785b      	ldrb	r3, [r3, #1]
 800968e:	0018      	movs	r0, r3
 8009690:	f000 fbc4 	bl	8009e1c <RTC_Bcd2ToByte>
 8009694:	0003      	movs	r3, r0
 8009696:	001a      	movs	r2, r3
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	789b      	ldrb	r3, [r3, #2]
 80096a0:	0018      	movs	r0, r3
 80096a2:	f000 fbbb 	bl	8009e1c <RTC_Bcd2ToByte>
 80096a6:	0003      	movs	r3, r0
 80096a8:	001a      	movs	r2, r3
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80096ae:	2300      	movs	r3, #0
}
 80096b0:	0018      	movs	r0, r3
 80096b2:	46bd      	mov	sp, r7
 80096b4:	b006      	add	sp, #24
 80096b6:	bd80      	pop	{r7, pc}
 80096b8:	007f7f7f 	.word	0x007f7f7f

080096bc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80096bc:	b590      	push	{r4, r7, lr}
 80096be:	b087      	sub	sp, #28
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2220      	movs	r2, #32
 80096cc:	5c9b      	ldrb	r3, [r3, r2]
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d101      	bne.n	80096d6 <HAL_RTC_SetDate+0x1a>
 80096d2:	2302      	movs	r3, #2
 80096d4:	e099      	b.n	800980a <HAL_RTC_SetDate+0x14e>
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2220      	movs	r2, #32
 80096da:	2101      	movs	r1, #1
 80096dc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2221      	movs	r2, #33	; 0x21
 80096e2:	2102      	movs	r1, #2
 80096e4:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10e      	bne.n	800970a <HAL_RTC_SetDate+0x4e>
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	785b      	ldrb	r3, [r3, #1]
 80096f0:	001a      	movs	r2, r3
 80096f2:	2310      	movs	r3, #16
 80096f4:	4013      	ands	r3, r2
 80096f6:	d008      	beq.n	800970a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	785b      	ldrb	r3, [r3, #1]
 80096fc:	2210      	movs	r2, #16
 80096fe:	4393      	bics	r3, r2
 8009700:	b2db      	uxtb	r3, r3
 8009702:	330a      	adds	r3, #10
 8009704:	b2da      	uxtb	r2, r3
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d11c      	bne.n	800974a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	78db      	ldrb	r3, [r3, #3]
 8009714:	0018      	movs	r0, r3
 8009716:	f000 fb58 	bl	8009dca <RTC_ByteToBcd2>
 800971a:	0003      	movs	r3, r0
 800971c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	785b      	ldrb	r3, [r3, #1]
 8009722:	0018      	movs	r0, r3
 8009724:	f000 fb51 	bl	8009dca <RTC_ByteToBcd2>
 8009728:	0003      	movs	r3, r0
 800972a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800972c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	789b      	ldrb	r3, [r3, #2]
 8009732:	0018      	movs	r0, r3
 8009734:	f000 fb49 	bl	8009dca <RTC_ByteToBcd2>
 8009738:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800973a:	0022      	movs	r2, r4
 800973c:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009744:	4313      	orrs	r3, r2
 8009746:	617b      	str	r3, [r7, #20]
 8009748:	e00e      	b.n	8009768 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	78db      	ldrb	r3, [r3, #3]
 800974e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	785b      	ldrb	r3, [r3, #1]
 8009754:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009756:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8009758:	68ba      	ldr	r2, [r7, #8]
 800975a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800975c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	781b      	ldrb	r3, [r3, #0]
 8009762:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009764:	4313      	orrs	r3, r2
 8009766:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	22ca      	movs	r2, #202	; 0xca
 800976e:	625a      	str	r2, [r3, #36]	; 0x24
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	2253      	movs	r2, #83	; 0x53
 8009776:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	0018      	movs	r0, r3
 800977c:	f000 fafb 	bl	8009d76 <RTC_EnterInitMode>
 8009780:	1e03      	subs	r3, r0, #0
 8009782:	d00d      	beq.n	80097a0 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	22ff      	movs	r2, #255	; 0xff
 800978a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2221      	movs	r2, #33	; 0x21
 8009790:	2104      	movs	r1, #4
 8009792:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2220      	movs	r2, #32
 8009798:	2100      	movs	r1, #0
 800979a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800979c:	2301      	movs	r3, #1
 800979e:	e034      	b.n	800980a <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	697a      	ldr	r2, [r7, #20]
 80097a6:	491b      	ldr	r1, [pc, #108]	; (8009814 <HAL_RTC_SetDate+0x158>)
 80097a8:	400a      	ands	r2, r1
 80097aa:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	68da      	ldr	r2, [r3, #12]
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	2180      	movs	r1, #128	; 0x80
 80097b8:	438a      	bics	r2, r1
 80097ba:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	2220      	movs	r2, #32
 80097c4:	4013      	ands	r3, r2
 80097c6:	d113      	bne.n	80097f0 <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	0018      	movs	r0, r3
 80097cc:	f000 faac 	bl	8009d28 <HAL_RTC_WaitForSynchro>
 80097d0:	1e03      	subs	r3, r0, #0
 80097d2:	d00d      	beq.n	80097f0 <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	22ff      	movs	r2, #255	; 0xff
 80097da:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2221      	movs	r2, #33	; 0x21
 80097e0:	2104      	movs	r1, #4
 80097e2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	2220      	movs	r2, #32
 80097e8:	2100      	movs	r1, #0
 80097ea:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	e00c      	b.n	800980a <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	22ff      	movs	r2, #255	; 0xff
 80097f6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2221      	movs	r2, #33	; 0x21
 80097fc:	2101      	movs	r1, #1
 80097fe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2220      	movs	r2, #32
 8009804:	2100      	movs	r1, #0
 8009806:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009808:	2300      	movs	r3, #0
  }
}
 800980a:	0018      	movs	r0, r3
 800980c:	46bd      	mov	sp, r7
 800980e:	b007      	add	sp, #28
 8009810:	bd90      	pop	{r4, r7, pc}
 8009812:	46c0      	nop			; (mov r8, r8)
 8009814:	00ffff3f 	.word	0x00ffff3f

08009818 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b086      	sub	sp, #24
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	4a21      	ldr	r2, [pc, #132]	; (80098b0 <HAL_RTC_GetDate+0x98>)
 800982c:	4013      	ands	r3, r2
 800982e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	0c1b      	lsrs	r3, r3, #16
 8009834:	b2da      	uxtb	r2, r3
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	0a1b      	lsrs	r3, r3, #8
 800983e:	b2db      	uxtb	r3, r3
 8009840:	221f      	movs	r2, #31
 8009842:	4013      	ands	r3, r2
 8009844:	b2da      	uxtb	r2, r3
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	b2db      	uxtb	r3, r3
 800984e:	223f      	movs	r2, #63	; 0x3f
 8009850:	4013      	ands	r3, r2
 8009852:	b2da      	uxtb	r2, r3
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	0b5b      	lsrs	r3, r3, #13
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2207      	movs	r2, #7
 8009860:	4013      	ands	r3, r2
 8009862:	b2da      	uxtb	r2, r3
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d11a      	bne.n	80098a4 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	78db      	ldrb	r3, [r3, #3]
 8009872:	0018      	movs	r0, r3
 8009874:	f000 fad2 	bl	8009e1c <RTC_Bcd2ToByte>
 8009878:	0003      	movs	r3, r0
 800987a:	001a      	movs	r2, r3
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	785b      	ldrb	r3, [r3, #1]
 8009884:	0018      	movs	r0, r3
 8009886:	f000 fac9 	bl	8009e1c <RTC_Bcd2ToByte>
 800988a:	0003      	movs	r3, r0
 800988c:	001a      	movs	r2, r3
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	789b      	ldrb	r3, [r3, #2]
 8009896:	0018      	movs	r0, r3
 8009898:	f000 fac0 	bl	8009e1c <RTC_Bcd2ToByte>
 800989c:	0003      	movs	r3, r0
 800989e:	001a      	movs	r2, r3
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	0018      	movs	r0, r3
 80098a8:	46bd      	mov	sp, r7
 80098aa:	b006      	add	sp, #24
 80098ac:	bd80      	pop	{r7, pc}
 80098ae:	46c0      	nop			; (mov r8, r8)
 80098b0:	00ffff3f 	.word	0x00ffff3f

080098b4 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80098b4:	b590      	push	{r4, r7, lr}
 80098b6:	b089      	sub	sp, #36	; 0x24
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	60f8      	str	r0, [r7, #12]
 80098bc:	60b9      	str	r1, [r7, #8]
 80098be:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2220      	movs	r2, #32
 80098c4:	5c9b      	ldrb	r3, [r3, r2]
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d101      	bne.n	80098ce <HAL_RTC_SetAlarm_IT+0x1a>
 80098ca:	2302      	movs	r3, #2
 80098cc:	e130      	b.n	8009b30 <HAL_RTC_SetAlarm_IT+0x27c>
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2220      	movs	r2, #32
 80098d2:	2101      	movs	r1, #1
 80098d4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2221      	movs	r2, #33	; 0x21
 80098da:	2102      	movs	r1, #2
 80098dc:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d136      	bne.n	8009952 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	2240      	movs	r2, #64	; 0x40
 80098ec:	4013      	ands	r3, r2
 80098ee:	d102      	bne.n	80098f6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	2200      	movs	r2, #0
 80098f4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	781b      	ldrb	r3, [r3, #0]
 80098fa:	0018      	movs	r0, r3
 80098fc:	f000 fa65 	bl	8009dca <RTC_ByteToBcd2>
 8009900:	0003      	movs	r3, r0
 8009902:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	785b      	ldrb	r3, [r3, #1]
 8009908:	0018      	movs	r0, r3
 800990a:	f000 fa5e 	bl	8009dca <RTC_ByteToBcd2>
 800990e:	0003      	movs	r3, r0
 8009910:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8009912:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	789b      	ldrb	r3, [r3, #2]
 8009918:	0018      	movs	r0, r3
 800991a:	f000 fa56 	bl	8009dca <RTC_ByteToBcd2>
 800991e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8009920:	0022      	movs	r2, r4
 8009922:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	78db      	ldrb	r3, [r3, #3]
 8009928:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800992a:	431a      	orrs	r2, r3
 800992c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	2220      	movs	r2, #32
 8009932:	5c9b      	ldrb	r3, [r3, r2]
 8009934:	0018      	movs	r0, r3
 8009936:	f000 fa48 	bl	8009dca <RTC_ByteToBcd2>
 800993a:	0003      	movs	r3, r0
 800993c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800993e:	0022      	movs	r2, r4
 8009940:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8009946:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800994c:	4313      	orrs	r3, r2
 800994e:	61fb      	str	r3, [r7, #28]
 8009950:	e022      	b.n	8009998 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	2240      	movs	r2, #64	; 0x40
 800995a:	4013      	ands	r3, r2
 800995c:	d102      	bne.n	8009964 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	2200      	movs	r2, #0
 8009962:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	785b      	ldrb	r3, [r3, #1]
 800996e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8009970:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009972:	68ba      	ldr	r2, [r7, #8]
 8009974:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8009976:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	78db      	ldrb	r3, [r3, #3]
 800997c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800997e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	2120      	movs	r1, #32
 8009984:	5c5b      	ldrb	r3, [r3, r1]
 8009986:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8009988:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800998e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8009994:	4313      	orrs	r3, r2
 8009996:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	685a      	ldr	r2, [r3, #4]
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	699b      	ldr	r3, [r3, #24]
 80099a0:	4313      	orrs	r3, r2
 80099a2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	22ca      	movs	r2, #202	; 0xca
 80099aa:	625a      	str	r2, [r3, #36]	; 0x24
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	2253      	movs	r2, #83	; 0x53
 80099b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80099b8:	2380      	movs	r3, #128	; 0x80
 80099ba:	005b      	lsls	r3, r3, #1
 80099bc:	429a      	cmp	r2, r3
 80099be:	d14e      	bne.n	8009a5e <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	689a      	ldr	r2, [r3, #8]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	495b      	ldr	r1, [pc, #364]	; (8009b38 <HAL_RTC_SetAlarm_IT+0x284>)
 80099cc:	400a      	ands	r2, r1
 80099ce:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	22ff      	movs	r2, #255	; 0xff
 80099d8:	401a      	ands	r2, r3
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4957      	ldr	r1, [pc, #348]	; (8009b3c <HAL_RTC_SetAlarm_IT+0x288>)
 80099e0:	430a      	orrs	r2, r1
 80099e2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80099e4:	f7fd f9ec 	bl	8006dc0 <HAL_GetTick>
 80099e8:	0003      	movs	r3, r0
 80099ea:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80099ec:	e016      	b.n	8009a1c <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80099ee:	f7fd f9e7 	bl	8006dc0 <HAL_GetTick>
 80099f2:	0002      	movs	r2, r0
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	1ad2      	subs	r2, r2, r3
 80099f8:	23fa      	movs	r3, #250	; 0xfa
 80099fa:	009b      	lsls	r3, r3, #2
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d90d      	bls.n	8009a1c <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	22ff      	movs	r2, #255	; 0xff
 8009a06:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	2221      	movs	r2, #33	; 0x21
 8009a0c:	2103      	movs	r1, #3
 8009a0e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	2220      	movs	r2, #32
 8009a14:	2100      	movs	r1, #0
 8009a16:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009a18:	2303      	movs	r3, #3
 8009a1a:	e089      	b.n	8009b30 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	68db      	ldr	r3, [r3, #12]
 8009a22:	2201      	movs	r2, #1
 8009a24:	4013      	ands	r3, r2
 8009a26:	d0e2      	beq.n	80099ee <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	69fa      	ldr	r2, [r7, #28]
 8009a2e:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	69ba      	ldr	r2, [r7, #24]
 8009a36:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	689a      	ldr	r2, [r3, #8]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	2180      	movs	r1, #128	; 0x80
 8009a44:	0049      	lsls	r1, r1, #1
 8009a46:	430a      	orrs	r2, r1
 8009a48:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	689a      	ldr	r2, [r3, #8]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	2180      	movs	r1, #128	; 0x80
 8009a56:	0149      	lsls	r1, r1, #5
 8009a58:	430a      	orrs	r2, r1
 8009a5a:	609a      	str	r2, [r3, #8]
 8009a5c:	e04d      	b.n	8009afa <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	689a      	ldr	r2, [r3, #8]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4935      	ldr	r1, [pc, #212]	; (8009b40 <HAL_RTC_SetAlarm_IT+0x28c>)
 8009a6a:	400a      	ands	r2, r1
 8009a6c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	22ff      	movs	r2, #255	; 0xff
 8009a76:	401a      	ands	r2, r3
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4931      	ldr	r1, [pc, #196]	; (8009b44 <HAL_RTC_SetAlarm_IT+0x290>)
 8009a7e:	430a      	orrs	r2, r1
 8009a80:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009a82:	f7fd f99d 	bl	8006dc0 <HAL_GetTick>
 8009a86:	0003      	movs	r3, r0
 8009a88:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009a8a:	e016      	b.n	8009aba <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009a8c:	f7fd f998 	bl	8006dc0 <HAL_GetTick>
 8009a90:	0002      	movs	r2, r0
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	1ad2      	subs	r2, r2, r3
 8009a96:	23fa      	movs	r3, #250	; 0xfa
 8009a98:	009b      	lsls	r3, r3, #2
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	d90d      	bls.n	8009aba <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	22ff      	movs	r2, #255	; 0xff
 8009aa4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2221      	movs	r2, #33	; 0x21
 8009aaa:	2103      	movs	r1, #3
 8009aac:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2220      	movs	r2, #32
 8009ab2:	2100      	movs	r1, #0
 8009ab4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009ab6:	2303      	movs	r3, #3
 8009ab8:	e03a      	b.n	8009b30 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	68db      	ldr	r3, [r3, #12]
 8009ac0:	2202      	movs	r2, #2
 8009ac2:	4013      	ands	r3, r2
 8009ac4:	d0e2      	beq.n	8009a8c <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	69fa      	ldr	r2, [r7, #28]
 8009acc:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	69ba      	ldr	r2, [r7, #24]
 8009ad4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	689a      	ldr	r2, [r3, #8]
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	2180      	movs	r1, #128	; 0x80
 8009ae2:	0089      	lsls	r1, r1, #2
 8009ae4:	430a      	orrs	r2, r1
 8009ae6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	689a      	ldr	r2, [r3, #8]
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	2180      	movs	r1, #128	; 0x80
 8009af4:	0189      	lsls	r1, r1, #6
 8009af6:	430a      	orrs	r2, r1
 8009af8:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8009afa:	4b13      	ldr	r3, [pc, #76]	; (8009b48 <HAL_RTC_SetAlarm_IT+0x294>)
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	4b12      	ldr	r3, [pc, #72]	; (8009b48 <HAL_RTC_SetAlarm_IT+0x294>)
 8009b00:	2180      	movs	r1, #128	; 0x80
 8009b02:	0289      	lsls	r1, r1, #10
 8009b04:	430a      	orrs	r2, r1
 8009b06:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8009b08:	4b0f      	ldr	r3, [pc, #60]	; (8009b48 <HAL_RTC_SetAlarm_IT+0x294>)
 8009b0a:	689a      	ldr	r2, [r3, #8]
 8009b0c:	4b0e      	ldr	r3, [pc, #56]	; (8009b48 <HAL_RTC_SetAlarm_IT+0x294>)
 8009b0e:	2180      	movs	r1, #128	; 0x80
 8009b10:	0289      	lsls	r1, r1, #10
 8009b12:	430a      	orrs	r2, r1
 8009b14:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	22ff      	movs	r2, #255	; 0xff
 8009b1c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2221      	movs	r2, #33	; 0x21
 8009b22:	2101      	movs	r1, #1
 8009b24:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2220      	movs	r2, #32
 8009b2a:	2100      	movs	r1, #0
 8009b2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009b2e:	2300      	movs	r3, #0
}
 8009b30:	0018      	movs	r0, r3
 8009b32:	46bd      	mov	sp, r7
 8009b34:	b009      	add	sp, #36	; 0x24
 8009b36:	bd90      	pop	{r4, r7, pc}
 8009b38:	fffffeff 	.word	0xfffffeff
 8009b3c:	fffffe7f 	.word	0xfffffe7f
 8009b40:	fffffdff 	.word	0xfffffdff
 8009b44:	fffffd7f 	.word	0xfffffd7f
 8009b48:	40010400 	.word	0x40010400

08009b4c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b084      	sub	sp, #16
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
 8009b54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2220      	movs	r2, #32
 8009b5a:	5c9b      	ldrb	r3, [r3, r2]
 8009b5c:	2b01      	cmp	r3, #1
 8009b5e:	d101      	bne.n	8009b64 <HAL_RTC_DeactivateAlarm+0x18>
 8009b60:	2302      	movs	r3, #2
 8009b62:	e086      	b.n	8009c72 <HAL_RTC_DeactivateAlarm+0x126>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2220      	movs	r2, #32
 8009b68:	2101      	movs	r1, #1
 8009b6a:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2221      	movs	r2, #33	; 0x21
 8009b70:	2102      	movs	r1, #2
 8009b72:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	22ca      	movs	r2, #202	; 0xca
 8009b7a:	625a      	str	r2, [r3, #36]	; 0x24
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	2253      	movs	r2, #83	; 0x53
 8009b82:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8009b84:	683a      	ldr	r2, [r7, #0]
 8009b86:	2380      	movs	r3, #128	; 0x80
 8009b88:	005b      	lsls	r3, r3, #1
 8009b8a:	429a      	cmp	r2, r3
 8009b8c:	d132      	bne.n	8009bf4 <HAL_RTC_DeactivateAlarm+0xa8>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	689a      	ldr	r2, [r3, #8]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4938      	ldr	r1, [pc, #224]	; (8009c7c <HAL_RTC_DeactivateAlarm+0x130>)
 8009b9a:	400a      	ands	r2, r1
 8009b9c:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	689a      	ldr	r2, [r3, #8]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4935      	ldr	r1, [pc, #212]	; (8009c80 <HAL_RTC_DeactivateAlarm+0x134>)
 8009baa:	400a      	ands	r2, r1
 8009bac:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8009bae:	f7fd f907 	bl	8006dc0 <HAL_GetTick>
 8009bb2:	0003      	movs	r3, r0
 8009bb4:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009bb6:	e016      	b.n	8009be6 <HAL_RTC_DeactivateAlarm+0x9a>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009bb8:	f7fd f902 	bl	8006dc0 <HAL_GetTick>
 8009bbc:	0002      	movs	r2, r0
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	1ad2      	subs	r2, r2, r3
 8009bc2:	23fa      	movs	r3, #250	; 0xfa
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	d90d      	bls.n	8009be6 <HAL_RTC_DeactivateAlarm+0x9a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	22ff      	movs	r2, #255	; 0xff
 8009bd0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2221      	movs	r2, #33	; 0x21
 8009bd6:	2103      	movs	r1, #3
 8009bd8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2220      	movs	r2, #32
 8009bde:	2100      	movs	r1, #0
 8009be0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009be2:	2303      	movs	r3, #3
 8009be4:	e045      	b.n	8009c72 <HAL_RTC_DeactivateAlarm+0x126>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	68db      	ldr	r3, [r3, #12]
 8009bec:	2201      	movs	r2, #1
 8009bee:	4013      	ands	r3, r2
 8009bf0:	d0e2      	beq.n	8009bb8 <HAL_RTC_DeactivateAlarm+0x6c>
 8009bf2:	e031      	b.n	8009c58 <HAL_RTC_DeactivateAlarm+0x10c>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	689a      	ldr	r2, [r3, #8]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	4921      	ldr	r1, [pc, #132]	; (8009c84 <HAL_RTC_DeactivateAlarm+0x138>)
 8009c00:	400a      	ands	r2, r1
 8009c02:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	689a      	ldr	r2, [r3, #8]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	491e      	ldr	r1, [pc, #120]	; (8009c88 <HAL_RTC_DeactivateAlarm+0x13c>)
 8009c10:	400a      	ands	r2, r1
 8009c12:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8009c14:	f7fd f8d4 	bl	8006dc0 <HAL_GetTick>
 8009c18:	0003      	movs	r3, r0
 8009c1a:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009c1c:	e016      	b.n	8009c4c <HAL_RTC_DeactivateAlarm+0x100>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009c1e:	f7fd f8cf 	bl	8006dc0 <HAL_GetTick>
 8009c22:	0002      	movs	r2, r0
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	1ad2      	subs	r2, r2, r3
 8009c28:	23fa      	movs	r3, #250	; 0xfa
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d90d      	bls.n	8009c4c <HAL_RTC_DeactivateAlarm+0x100>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	22ff      	movs	r2, #255	; 0xff
 8009c36:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2221      	movs	r2, #33	; 0x21
 8009c3c:	2103      	movs	r1, #3
 8009c3e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2220      	movs	r2, #32
 8009c44:	2100      	movs	r1, #0
 8009c46:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009c48:	2303      	movs	r3, #3
 8009c4a:	e012      	b.n	8009c72 <HAL_RTC_DeactivateAlarm+0x126>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	2202      	movs	r2, #2
 8009c54:	4013      	ands	r3, r2
 8009c56:	d0e2      	beq.n	8009c1e <HAL_RTC_DeactivateAlarm+0xd2>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	22ff      	movs	r2, #255	; 0xff
 8009c5e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2221      	movs	r2, #33	; 0x21
 8009c64:	2101      	movs	r1, #1
 8009c66:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2220      	movs	r2, #32
 8009c6c:	2100      	movs	r1, #0
 8009c6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009c70:	2300      	movs	r3, #0
}
 8009c72:	0018      	movs	r0, r3
 8009c74:	46bd      	mov	sp, r7
 8009c76:	b004      	add	sp, #16
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	46c0      	nop			; (mov r8, r8)
 8009c7c:	fffffeff 	.word	0xfffffeff
 8009c80:	ffffefff 	.word	0xffffefff
 8009c84:	fffffdff 	.word	0xfffffdff
 8009c88:	ffffdfff 	.word	0xffffdfff

08009c8c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b082      	sub	sp, #8
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	689a      	ldr	r2, [r3, #8]
 8009c9a:	2380      	movs	r3, #128	; 0x80
 8009c9c:	015b      	lsls	r3, r3, #5
 8009c9e:	4013      	ands	r3, r2
 8009ca0:	d014      	beq.n	8009ccc <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	68da      	ldr	r2, [r3, #12]
 8009ca8:	2380      	movs	r3, #128	; 0x80
 8009caa:	005b      	lsls	r3, r3, #1
 8009cac:	4013      	ands	r3, r2
 8009cae:	d00d      	beq.n	8009ccc <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	0018      	movs	r0, r3
 8009cb4:	f7f9 fc80 	bl	80035b8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	68db      	ldr	r3, [r3, #12]
 8009cbe:	22ff      	movs	r2, #255	; 0xff
 8009cc0:	401a      	ands	r2, r3
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4915      	ldr	r1, [pc, #84]	; (8009d1c <HAL_RTC_AlarmIRQHandler+0x90>)
 8009cc8:	430a      	orrs	r2, r1
 8009cca:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	689a      	ldr	r2, [r3, #8]
 8009cd2:	2380      	movs	r3, #128	; 0x80
 8009cd4:	019b      	lsls	r3, r3, #6
 8009cd6:	4013      	ands	r3, r2
 8009cd8:	d014      	beq.n	8009d04 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68da      	ldr	r2, [r3, #12]
 8009ce0:	2380      	movs	r3, #128	; 0x80
 8009ce2:	009b      	lsls	r3, r3, #2
 8009ce4:	4013      	ands	r3, r2
 8009ce6:	d00d      	beq.n	8009d04 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	0018      	movs	r0, r3
 8009cec:	f7f9 fc7c 	bl	80035e8 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	68db      	ldr	r3, [r3, #12]
 8009cf6:	22ff      	movs	r2, #255	; 0xff
 8009cf8:	401a      	ands	r2, r3
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4908      	ldr	r1, [pc, #32]	; (8009d20 <HAL_RTC_AlarmIRQHandler+0x94>)
 8009d00:	430a      	orrs	r2, r1
 8009d02:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8009d04:	4b07      	ldr	r3, [pc, #28]	; (8009d24 <HAL_RTC_AlarmIRQHandler+0x98>)
 8009d06:	2280      	movs	r2, #128	; 0x80
 8009d08:	0292      	lsls	r2, r2, #10
 8009d0a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2221      	movs	r2, #33	; 0x21
 8009d10:	2101      	movs	r1, #1
 8009d12:	5499      	strb	r1, [r3, r2]
}
 8009d14:	46c0      	nop			; (mov r8, r8)
 8009d16:	46bd      	mov	sp, r7
 8009d18:	b002      	add	sp, #8
 8009d1a:	bd80      	pop	{r7, pc}
 8009d1c:	fffffe7f 	.word	0xfffffe7f
 8009d20:	fffffd7f 	.word	0xfffffd7f
 8009d24:	40010400 	.word	0x40010400

08009d28 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b084      	sub	sp, #16
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	68da      	ldr	r2, [r3, #12]
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	21a0      	movs	r1, #160	; 0xa0
 8009d3c:	438a      	bics	r2, r1
 8009d3e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8009d40:	f7fd f83e 	bl	8006dc0 <HAL_GetTick>
 8009d44:	0003      	movs	r3, r0
 8009d46:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009d48:	e00a      	b.n	8009d60 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009d4a:	f7fd f839 	bl	8006dc0 <HAL_GetTick>
 8009d4e:	0002      	movs	r2, r0
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	1ad2      	subs	r2, r2, r3
 8009d54:	23fa      	movs	r3, #250	; 0xfa
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	429a      	cmp	r2, r3
 8009d5a:	d901      	bls.n	8009d60 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8009d5c:	2303      	movs	r3, #3
 8009d5e:	e006      	b.n	8009d6e <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	68db      	ldr	r3, [r3, #12]
 8009d66:	2220      	movs	r2, #32
 8009d68:	4013      	ands	r3, r2
 8009d6a:	d0ee      	beq.n	8009d4a <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8009d6c:	2300      	movs	r3, #0
}
 8009d6e:	0018      	movs	r0, r3
 8009d70:	46bd      	mov	sp, r7
 8009d72:	b004      	add	sp, #16
 8009d74:	bd80      	pop	{r7, pc}

08009d76 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009d76:	b580      	push	{r7, lr}
 8009d78:	b084      	sub	sp, #16
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	68db      	ldr	r3, [r3, #12]
 8009d84:	2240      	movs	r2, #64	; 0x40
 8009d86:	4013      	ands	r3, r2
 8009d88:	d11a      	bne.n	8009dc0 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	2201      	movs	r2, #1
 8009d90:	4252      	negs	r2, r2
 8009d92:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009d94:	f7fd f814 	bl	8006dc0 <HAL_GetTick>
 8009d98:	0003      	movs	r3, r0
 8009d9a:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009d9c:	e00a      	b.n	8009db4 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009d9e:	f7fd f80f 	bl	8006dc0 <HAL_GetTick>
 8009da2:	0002      	movs	r2, r0
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	1ad2      	subs	r2, r2, r3
 8009da8:	23fa      	movs	r3, #250	; 0xfa
 8009daa:	009b      	lsls	r3, r3, #2
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d901      	bls.n	8009db4 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8009db0:	2303      	movs	r3, #3
 8009db2:	e006      	b.n	8009dc2 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	68db      	ldr	r3, [r3, #12]
 8009dba:	2240      	movs	r2, #64	; 0x40
 8009dbc:	4013      	ands	r3, r2
 8009dbe:	d0ee      	beq.n	8009d9e <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8009dc0:	2300      	movs	r3, #0
}
 8009dc2:	0018      	movs	r0, r3
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	b004      	add	sp, #16
 8009dc8:	bd80      	pop	{r7, pc}

08009dca <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009dca:	b580      	push	{r7, lr}
 8009dcc:	b084      	sub	sp, #16
 8009dce:	af00      	add	r7, sp, #0
 8009dd0:	0002      	movs	r2, r0
 8009dd2:	1dfb      	adds	r3, r7, #7
 8009dd4:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8009dda:	230b      	movs	r3, #11
 8009ddc:	18fb      	adds	r3, r7, r3
 8009dde:	1dfa      	adds	r2, r7, #7
 8009de0:	7812      	ldrb	r2, [r2, #0]
 8009de2:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 8009de4:	e008      	b.n	8009df8 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	3301      	adds	r3, #1
 8009dea:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8009dec:	220b      	movs	r2, #11
 8009dee:	18bb      	adds	r3, r7, r2
 8009df0:	18ba      	adds	r2, r7, r2
 8009df2:	7812      	ldrb	r2, [r2, #0]
 8009df4:	3a0a      	subs	r2, #10
 8009df6:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 8009df8:	230b      	movs	r3, #11
 8009dfa:	18fb      	adds	r3, r7, r3
 8009dfc:	781b      	ldrb	r3, [r3, #0]
 8009dfe:	2b09      	cmp	r3, #9
 8009e00:	d8f1      	bhi.n	8009de6 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	011b      	lsls	r3, r3, #4
 8009e08:	b2da      	uxtb	r2, r3
 8009e0a:	230b      	movs	r3, #11
 8009e0c:	18fb      	adds	r3, r7, r3
 8009e0e:	781b      	ldrb	r3, [r3, #0]
 8009e10:	4313      	orrs	r3, r2
 8009e12:	b2db      	uxtb	r3, r3
}
 8009e14:	0018      	movs	r0, r3
 8009e16:	46bd      	mov	sp, r7
 8009e18:	b004      	add	sp, #16
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	0002      	movs	r2, r0
 8009e24:	1dfb      	adds	r3, r7, #7
 8009e26:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8009e28:	1dfb      	adds	r3, r7, #7
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	091b      	lsrs	r3, r3, #4
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	001a      	movs	r2, r3
 8009e32:	0013      	movs	r3, r2
 8009e34:	009b      	lsls	r3, r3, #2
 8009e36:	189b      	adds	r3, r3, r2
 8009e38:	005b      	lsls	r3, r3, #1
 8009e3a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	b2da      	uxtb	r2, r3
 8009e40:	1dfb      	adds	r3, r7, #7
 8009e42:	781b      	ldrb	r3, [r3, #0]
 8009e44:	210f      	movs	r1, #15
 8009e46:	400b      	ands	r3, r1
 8009e48:	b2db      	uxtb	r3, r3
 8009e4a:	18d3      	adds	r3, r2, r3
 8009e4c:	b2db      	uxtb	r3, r3
}
 8009e4e:	0018      	movs	r0, r3
 8009e50:	46bd      	mov	sp, r7
 8009e52:	b004      	add	sp, #16
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <HAL_RTCEx_SetSmoothCalib>:
  *         must be equal to SMOOTHCALIB_PLUSPULSES_RESET and the field
  *         SmoothCalibMinusPulsesValue mut be equal to 0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b086      	sub	sp, #24
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	60f8      	str	r0, [r7, #12]
 8009e5e:	60b9      	str	r1, [r7, #8]
 8009e60:	607a      	str	r2, [r7, #4]
 8009e62:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	2220      	movs	r2, #32
 8009e68:	5c9b      	ldrb	r3, [r3, r2]
 8009e6a:	2b01      	cmp	r3, #1
 8009e6c:	d101      	bne.n	8009e72 <HAL_RTCEx_SetSmoothCalib+0x1c>
 8009e6e:	2302      	movs	r3, #2
 8009e70:	e04f      	b.n	8009f12 <HAL_RTCEx_SetSmoothCalib+0xbc>
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2220      	movs	r2, #32
 8009e76:	2101      	movs	r1, #1
 8009e78:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2221      	movs	r2, #33	; 0x21
 8009e7e:	2102      	movs	r1, #2
 8009e80:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	22ca      	movs	r2, #202	; 0xca
 8009e88:	625a      	str	r2, [r3, #36]	; 0x24
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	2253      	movs	r2, #83	; 0x53
 8009e90:	625a      	str	r2, [r3, #36]	; 0x24

  /* check if a calibration is pending*/
  if ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U)
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	68da      	ldr	r2, [r3, #12]
 8009e98:	2380      	movs	r3, #128	; 0x80
 8009e9a:	025b      	lsls	r3, r3, #9
 8009e9c:	4013      	ands	r3, r2
 8009e9e:	d022      	beq.n	8009ee6 <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 8009ea0:	f7fc ff8e 	bl	8006dc0 <HAL_GetTick>
 8009ea4:	0003      	movs	r3, r0
 8009ea6:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U)
 8009ea8:	e016      	b.n	8009ed8 <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009eaa:	f7fc ff89 	bl	8006dc0 <HAL_GetTick>
 8009eae:	0002      	movs	r2, r0
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	1ad2      	subs	r2, r2, r3
 8009eb4:	23fa      	movs	r3, #250	; 0xfa
 8009eb6:	009b      	lsls	r3, r3, #2
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d90d      	bls.n	8009ed8 <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	22ff      	movs	r2, #255	; 0xff
 8009ec2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2221      	movs	r2, #33	; 0x21
 8009ec8:	2103      	movs	r1, #3
 8009eca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2220      	movs	r2, #32
 8009ed0:	2100      	movs	r1, #0
 8009ed2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	e01c      	b.n	8009f12 <HAL_RTCEx_SetSmoothCalib+0xbc>
    while ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U)
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68da      	ldr	r2, [r3, #12]
 8009ede:	2380      	movs	r3, #128	; 0x80
 8009ee0:	025b      	lsls	r3, r3, #9
 8009ee2:	4013      	ands	r3, r2
 8009ee4:	d1e1      	bne.n	8009eaa <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 8009ee6:	68ba      	ldr	r2, [r7, #8]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	431a      	orrs	r2, r3
 8009eec:	0011      	movs	r1, r2
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	683a      	ldr	r2, [r7, #0]
 8009ef4:	430a      	orrs	r2, r1
 8009ef6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	22ff      	movs	r2, #255	; 0xff
 8009efe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2221      	movs	r2, #33	; 0x21
 8009f04:	2101      	movs	r1, #1
 8009f06:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2220      	movs	r2, #32
 8009f0c:	2100      	movs	r1, #0
 8009f0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009f10:	2300      	movs	r3, #0
}
 8009f12:	0018      	movs	r0, r3
 8009f14:	46bd      	mov	sp, r7
 8009f16:	b006      	add	sp, #24
 8009f18:	bd80      	pop	{r7, pc}
	...

08009f1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b082      	sub	sp, #8
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d101      	bne.n	8009f2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	e059      	b.n	8009fe2 <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2200      	movs	r2, #0
 8009f32:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2251      	movs	r2, #81	; 0x51
 8009f38:	5c9b      	ldrb	r3, [r3, r2]
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d107      	bne.n	8009f50 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2250      	movs	r2, #80	; 0x50
 8009f44:	2100      	movs	r1, #0
 8009f46:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	0018      	movs	r0, r3
 8009f4c:	f7fa fbdc 	bl	8004708 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2251      	movs	r2, #81	; 0x51
 8009f54:	2102      	movs	r1, #2
 8009f56:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	681a      	ldr	r2, [r3, #0]
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2140      	movs	r1, #64	; 0x40
 8009f64:	438a      	bics	r2, r1
 8009f66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	685a      	ldr	r2, [r3, #4]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	689b      	ldr	r3, [r3, #8]
 8009f70:	431a      	orrs	r2, r3
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	68db      	ldr	r3, [r3, #12]
 8009f76:	431a      	orrs	r2, r3
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	691b      	ldr	r3, [r3, #16]
 8009f7c:	431a      	orrs	r2, r3
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	695b      	ldr	r3, [r3, #20]
 8009f82:	431a      	orrs	r2, r3
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6999      	ldr	r1, [r3, #24]
 8009f88:	2380      	movs	r3, #128	; 0x80
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	400b      	ands	r3, r1
 8009f8e:	431a      	orrs	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	69db      	ldr	r3, [r3, #28]
 8009f94:	431a      	orrs	r2, r3
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6a1b      	ldr	r3, [r3, #32]
 8009f9a:	431a      	orrs	r2, r3
 8009f9c:	0011      	movs	r1, r2
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	430a      	orrs	r2, r1
 8009fa8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	699b      	ldr	r3, [r3, #24]
 8009fae:	0c1b      	lsrs	r3, r3, #16
 8009fb0:	2204      	movs	r2, #4
 8009fb2:	4013      	ands	r3, r2
 8009fb4:	0019      	movs	r1, r3
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	430a      	orrs	r2, r1
 8009fc0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	69da      	ldr	r2, [r3, #28]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4907      	ldr	r1, [pc, #28]	; (8009fec <HAL_SPI_Init+0xd0>)
 8009fce:	400a      	ands	r2, r1
 8009fd0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2251      	movs	r2, #81	; 0x51
 8009fdc:	2101      	movs	r1, #1
 8009fde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009fe0:	2300      	movs	r3, #0
}
 8009fe2:	0018      	movs	r0, r3
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	b002      	add	sp, #8
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	46c0      	nop			; (mov r8, r8)
 8009fec:	fffff7ff 	.word	0xfffff7ff

08009ff0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b088      	sub	sp, #32
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	60f8      	str	r0, [r7, #12]
 8009ff8:	60b9      	str	r1, [r7, #8]
 8009ffa:	603b      	str	r3, [r7, #0]
 8009ffc:	1dbb      	adds	r3, r7, #6
 8009ffe:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a000:	231f      	movs	r3, #31
 800a002:	18fb      	adds	r3, r7, r3
 800a004:	2200      	movs	r2, #0
 800a006:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	2250      	movs	r2, #80	; 0x50
 800a00c:	5c9b      	ldrb	r3, [r3, r2]
 800a00e:	2b01      	cmp	r3, #1
 800a010:	d101      	bne.n	800a016 <HAL_SPI_Transmit+0x26>
 800a012:	2302      	movs	r3, #2
 800a014:	e136      	b.n	800a284 <HAL_SPI_Transmit+0x294>
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	2250      	movs	r2, #80	; 0x50
 800a01a:	2101      	movs	r1, #1
 800a01c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a01e:	f7fc fecf 	bl	8006dc0 <HAL_GetTick>
 800a022:	0003      	movs	r3, r0
 800a024:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a026:	2316      	movs	r3, #22
 800a028:	18fb      	adds	r3, r7, r3
 800a02a:	1dba      	adds	r2, r7, #6
 800a02c:	8812      	ldrh	r2, [r2, #0]
 800a02e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2251      	movs	r2, #81	; 0x51
 800a034:	5c9b      	ldrb	r3, [r3, r2]
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d004      	beq.n	800a046 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800a03c:	231f      	movs	r3, #31
 800a03e:	18fb      	adds	r3, r7, r3
 800a040:	2202      	movs	r2, #2
 800a042:	701a      	strb	r2, [r3, #0]
    goto error;
 800a044:	e113      	b.n	800a26e <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d003      	beq.n	800a054 <HAL_SPI_Transmit+0x64>
 800a04c:	1dbb      	adds	r3, r7, #6
 800a04e:	881b      	ldrh	r3, [r3, #0]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d104      	bne.n	800a05e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800a054:	231f      	movs	r3, #31
 800a056:	18fb      	adds	r3, r7, r3
 800a058:	2201      	movs	r2, #1
 800a05a:	701a      	strb	r2, [r3, #0]
    goto error;
 800a05c:	e107      	b.n	800a26e <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2251      	movs	r2, #81	; 0x51
 800a062:	2103      	movs	r1, #3
 800a064:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	2200      	movs	r2, #0
 800a06a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	68ba      	ldr	r2, [r7, #8]
 800a070:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	1dba      	adds	r2, r7, #6
 800a076:	8812      	ldrh	r2, [r2, #0]
 800a078:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	1dba      	adds	r2, r7, #6
 800a07e:	8812      	ldrh	r2, [r2, #0]
 800a080:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	2200      	movs	r2, #0
 800a086:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2200      	movs	r2, #0
 800a08c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2200      	movs	r2, #0
 800a092:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2200      	movs	r2, #0
 800a098:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2200      	movs	r2, #0
 800a09e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	689a      	ldr	r2, [r3, #8]
 800a0a4:	2380      	movs	r3, #128	; 0x80
 800a0a6:	021b      	lsls	r3, r3, #8
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d108      	bne.n	800a0be <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	681a      	ldr	r2, [r3, #0]
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	2180      	movs	r1, #128	; 0x80
 800a0b8:	01c9      	lsls	r1, r1, #7
 800a0ba:	430a      	orrs	r2, r1
 800a0bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	2240      	movs	r2, #64	; 0x40
 800a0c6:	4013      	ands	r3, r2
 800a0c8:	2b40      	cmp	r3, #64	; 0x40
 800a0ca:	d007      	beq.n	800a0dc <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	681a      	ldr	r2, [r3, #0]
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	2140      	movs	r1, #64	; 0x40
 800a0d8:	430a      	orrs	r2, r1
 800a0da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	68da      	ldr	r2, [r3, #12]
 800a0e0:	2380      	movs	r3, #128	; 0x80
 800a0e2:	011b      	lsls	r3, r3, #4
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d14e      	bne.n	800a186 <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d004      	beq.n	800a0fa <HAL_SPI_Transmit+0x10a>
 800a0f0:	2316      	movs	r3, #22
 800a0f2:	18fb      	adds	r3, r7, r3
 800a0f4:	881b      	ldrh	r3, [r3, #0]
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d13f      	bne.n	800a17a <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0fe:	881a      	ldrh	r2, [r3, #0]
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a10a:	1c9a      	adds	r2, r3, #2
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a114:	b29b      	uxth	r3, r3
 800a116:	3b01      	subs	r3, #1
 800a118:	b29a      	uxth	r2, r3
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a11e:	e02c      	b.n	800a17a <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	689b      	ldr	r3, [r3, #8]
 800a126:	2202      	movs	r2, #2
 800a128:	4013      	ands	r3, r2
 800a12a:	2b02      	cmp	r3, #2
 800a12c:	d112      	bne.n	800a154 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a132:	881a      	ldrh	r2, [r3, #0]
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a13e:	1c9a      	adds	r2, r3, #2
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a148:	b29b      	uxth	r3, r3
 800a14a:	3b01      	subs	r3, #1
 800a14c:	b29a      	uxth	r2, r3
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	86da      	strh	r2, [r3, #54]	; 0x36
 800a152:	e012      	b.n	800a17a <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a154:	f7fc fe34 	bl	8006dc0 <HAL_GetTick>
 800a158:	0002      	movs	r2, r0
 800a15a:	69bb      	ldr	r3, [r7, #24]
 800a15c:	1ad3      	subs	r3, r2, r3
 800a15e:	683a      	ldr	r2, [r7, #0]
 800a160:	429a      	cmp	r2, r3
 800a162:	d802      	bhi.n	800a16a <HAL_SPI_Transmit+0x17a>
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	3301      	adds	r3, #1
 800a168:	d102      	bne.n	800a170 <HAL_SPI_Transmit+0x180>
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d104      	bne.n	800a17a <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 800a170:	231f      	movs	r3, #31
 800a172:	18fb      	adds	r3, r7, r3
 800a174:	2203      	movs	r2, #3
 800a176:	701a      	strb	r2, [r3, #0]
          goto error;
 800a178:	e079      	b.n	800a26e <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a17e:	b29b      	uxth	r3, r3
 800a180:	2b00      	cmp	r3, #0
 800a182:	d1cd      	bne.n	800a120 <HAL_SPI_Transmit+0x130>
 800a184:	e04f      	b.n	800a226 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d004      	beq.n	800a198 <HAL_SPI_Transmit+0x1a8>
 800a18e:	2316      	movs	r3, #22
 800a190:	18fb      	adds	r3, r7, r3
 800a192:	881b      	ldrh	r3, [r3, #0]
 800a194:	2b01      	cmp	r3, #1
 800a196:	d141      	bne.n	800a21c <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	330c      	adds	r3, #12
 800a1a2:	7812      	ldrb	r2, [r2, #0]
 800a1a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1aa:	1c5a      	adds	r2, r3, #1
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a1b4:	b29b      	uxth	r3, r3
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	b29a      	uxth	r2, r3
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a1be:	e02d      	b.n	800a21c <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	2202      	movs	r2, #2
 800a1c8:	4013      	ands	r3, r2
 800a1ca:	2b02      	cmp	r3, #2
 800a1cc:	d113      	bne.n	800a1f6 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	330c      	adds	r3, #12
 800a1d8:	7812      	ldrb	r2, [r2, #0]
 800a1da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1e0:	1c5a      	adds	r2, r3, #1
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a1ea:	b29b      	uxth	r3, r3
 800a1ec:	3b01      	subs	r3, #1
 800a1ee:	b29a      	uxth	r2, r3
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	86da      	strh	r2, [r3, #54]	; 0x36
 800a1f4:	e012      	b.n	800a21c <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a1f6:	f7fc fde3 	bl	8006dc0 <HAL_GetTick>
 800a1fa:	0002      	movs	r2, r0
 800a1fc:	69bb      	ldr	r3, [r7, #24]
 800a1fe:	1ad3      	subs	r3, r2, r3
 800a200:	683a      	ldr	r2, [r7, #0]
 800a202:	429a      	cmp	r2, r3
 800a204:	d802      	bhi.n	800a20c <HAL_SPI_Transmit+0x21c>
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	3301      	adds	r3, #1
 800a20a:	d102      	bne.n	800a212 <HAL_SPI_Transmit+0x222>
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d104      	bne.n	800a21c <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 800a212:	231f      	movs	r3, #31
 800a214:	18fb      	adds	r3, r7, r3
 800a216:	2203      	movs	r2, #3
 800a218:	701a      	strb	r2, [r3, #0]
          goto error;
 800a21a:	e028      	b.n	800a26e <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a220:	b29b      	uxth	r3, r3
 800a222:	2b00      	cmp	r3, #0
 800a224:	d1cc      	bne.n	800a1c0 <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a226:	69ba      	ldr	r2, [r7, #24]
 800a228:	6839      	ldr	r1, [r7, #0]
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	0018      	movs	r0, r3
 800a22e:	f000 fbe3 	bl	800a9f8 <SPI_EndRxTxTransaction>
 800a232:	1e03      	subs	r3, r0, #0
 800a234:	d002      	beq.n	800a23c <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2220      	movs	r2, #32
 800a23a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	689b      	ldr	r3, [r3, #8]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d10a      	bne.n	800a25a <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a244:	2300      	movs	r3, #0
 800a246:	613b      	str	r3, [r7, #16]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	68db      	ldr	r3, [r3, #12]
 800a24e:	613b      	str	r3, [r7, #16]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	613b      	str	r3, [r7, #16]
 800a258:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d004      	beq.n	800a26c <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 800a262:	231f      	movs	r3, #31
 800a264:	18fb      	adds	r3, r7, r3
 800a266:	2201      	movs	r2, #1
 800a268:	701a      	strb	r2, [r3, #0]
 800a26a:	e000      	b.n	800a26e <HAL_SPI_Transmit+0x27e>
  }

error:
 800a26c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2251      	movs	r2, #81	; 0x51
 800a272:	2101      	movs	r1, #1
 800a274:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2250      	movs	r2, #80	; 0x50
 800a27a:	2100      	movs	r1, #0
 800a27c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800a27e:	231f      	movs	r3, #31
 800a280:	18fb      	adds	r3, r7, r3
 800a282:	781b      	ldrb	r3, [r3, #0]
}
 800a284:	0018      	movs	r0, r3
 800a286:	46bd      	mov	sp, r7
 800a288:	b008      	add	sp, #32
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b086      	sub	sp, #24
 800a290:	af00      	add	r7, sp, #0
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	1dbb      	adds	r3, r7, #6
 800a298:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a29a:	2317      	movs	r3, #23
 800a29c:	18fb      	adds	r3, r7, r3
 800a29e:	2200      	movs	r2, #0
 800a2a0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2250      	movs	r2, #80	; 0x50
 800a2a6:	5c9b      	ldrb	r3, [r3, r2]
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d101      	bne.n	800a2b0 <HAL_SPI_Transmit_IT+0x24>
 800a2ac:	2302      	movs	r3, #2
 800a2ae:	e072      	b.n	800a396 <HAL_SPI_Transmit_IT+0x10a>
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	2250      	movs	r2, #80	; 0x50
 800a2b4:	2101      	movs	r1, #1
 800a2b6:	5499      	strb	r1, [r3, r2]

  if ((pData == NULL) || (Size == 0U))
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d003      	beq.n	800a2c6 <HAL_SPI_Transmit_IT+0x3a>
 800a2be:	1dbb      	adds	r3, r7, #6
 800a2c0:	881b      	ldrh	r3, [r3, #0]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d104      	bne.n	800a2d0 <HAL_SPI_Transmit_IT+0x44>
  {
    errorcode = HAL_ERROR;
 800a2c6:	2317      	movs	r3, #23
 800a2c8:	18fb      	adds	r3, r7, r3
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	701a      	strb	r2, [r3, #0]
    goto error;
 800a2ce:	e05b      	b.n	800a388 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	2251      	movs	r2, #81	; 0x51
 800a2d4:	5c9b      	ldrb	r3, [r3, r2]
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	2b01      	cmp	r3, #1
 800a2da:	d004      	beq.n	800a2e6 <HAL_SPI_Transmit_IT+0x5a>
  {
    errorcode = HAL_BUSY;
 800a2dc:	2317      	movs	r3, #23
 800a2de:	18fb      	adds	r3, r7, r3
 800a2e0:	2202      	movs	r2, #2
 800a2e2:	701a      	strb	r2, [r3, #0]
    goto error;
 800a2e4:	e050      	b.n	800a388 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	2251      	movs	r2, #81	; 0x51
 800a2ea:	2103      	movs	r1, #3
 800a2ec:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	68ba      	ldr	r2, [r7, #8]
 800a2f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	1dba      	adds	r2, r7, #6
 800a2fe:	8812      	ldrh	r2, [r2, #0]
 800a300:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	1dba      	adds	r2, r7, #6
 800a306:	8812      	ldrh	r2, [r2, #0]
 800a308:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2200      	movs	r2, #0
 800a30e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	2200      	movs	r2, #0
 800a314:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	2200      	movs	r2, #0
 800a31a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2200      	movs	r2, #0
 800a320:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	68db      	ldr	r3, [r3, #12]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d003      	beq.n	800a332 <HAL_SPI_Transmit_IT+0xa6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	4a1c      	ldr	r2, [pc, #112]	; (800a3a0 <HAL_SPI_Transmit_IT+0x114>)
 800a32e:	645a      	str	r2, [r3, #68]	; 0x44
 800a330:	e002      	b.n	800a338 <HAL_SPI_Transmit_IT+0xac>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	4a1b      	ldr	r2, [pc, #108]	; (800a3a4 <HAL_SPI_Transmit_IT+0x118>)
 800a336:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	689a      	ldr	r2, [r3, #8]
 800a33c:	2380      	movs	r3, #128	; 0x80
 800a33e:	021b      	lsls	r3, r3, #8
 800a340:	429a      	cmp	r2, r3
 800a342:	d108      	bne.n	800a356 <HAL_SPI_Transmit_IT+0xca>
  {
    SPI_1LINE_TX(hspi);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681a      	ldr	r2, [r3, #0]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	2180      	movs	r1, #128	; 0x80
 800a350:	01c9      	lsls	r1, r1, #7
 800a352:	430a      	orrs	r2, r1
 800a354:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	685a      	ldr	r2, [r3, #4]
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	21a0      	movs	r1, #160	; 0xa0
 800a362:	430a      	orrs	r2, r1
 800a364:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	2240      	movs	r2, #64	; 0x40
 800a36e:	4013      	ands	r3, r2
 800a370:	2b40      	cmp	r3, #64	; 0x40
 800a372:	d008      	beq.n	800a386 <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	2140      	movs	r1, #64	; 0x40
 800a380:	430a      	orrs	r2, r1
 800a382:	601a      	str	r2, [r3, #0]
 800a384:	e000      	b.n	800a388 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 800a386:	46c0      	nop			; (mov r8, r8)
  __HAL_UNLOCK(hspi);
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	2250      	movs	r2, #80	; 0x50
 800a38c:	2100      	movs	r1, #0
 800a38e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800a390:	2317      	movs	r3, #23
 800a392:	18fb      	adds	r3, r7, r3
 800a394:	781b      	ldrb	r3, [r3, #0]
}
 800a396:	0018      	movs	r0, r3
 800a398:	46bd      	mov	sp, r7
 800a39a:	b006      	add	sp, #24
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	46c0      	nop			; (mov r8, r8)
 800a3a0:	0800a8d3 	.word	0x0800a8d3
 800a3a4:	0800a88b 	.word	0x0800a88b

0800a3a8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b086      	sub	sp, #24
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	1dbb      	adds	r3, r7, #6
 800a3b4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a3b6:	2317      	movs	r3, #23
 800a3b8:	18fb      	adds	r3, r7, r3
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	2250      	movs	r2, #80	; 0x50
 800a3c2:	5c9b      	ldrb	r3, [r3, r2]
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d101      	bne.n	800a3cc <HAL_SPI_Transmit_DMA+0x24>
 800a3c8:	2302      	movs	r3, #2
 800a3ca:	e09f      	b.n	800a50c <HAL_SPI_Transmit_DMA+0x164>
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2250      	movs	r2, #80	; 0x50
 800a3d0:	2101      	movs	r1, #1
 800a3d2:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	2251      	movs	r2, #81	; 0x51
 800a3d8:	5c9b      	ldrb	r3, [r3, r2]
 800a3da:	b2db      	uxtb	r3, r3
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d004      	beq.n	800a3ea <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 800a3e0:	2317      	movs	r3, #23
 800a3e2:	18fb      	adds	r3, r7, r3
 800a3e4:	2202      	movs	r2, #2
 800a3e6:	701a      	strb	r2, [r3, #0]
    goto error;
 800a3e8:	e089      	b.n	800a4fe <HAL_SPI_Transmit_DMA+0x156>
  }

  if ((pData == NULL) || (Size == 0U))
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d003      	beq.n	800a3f8 <HAL_SPI_Transmit_DMA+0x50>
 800a3f0:	1dbb      	adds	r3, r7, #6
 800a3f2:	881b      	ldrh	r3, [r3, #0]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d104      	bne.n	800a402 <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 800a3f8:	2317      	movs	r3, #23
 800a3fa:	18fb      	adds	r3, r7, r3
 800a3fc:	2201      	movs	r2, #1
 800a3fe:	701a      	strb	r2, [r3, #0]
    goto error;
 800a400:	e07d      	b.n	800a4fe <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2251      	movs	r2, #81	; 0x51
 800a406:	2103      	movs	r1, #3
 800a408:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2200      	movs	r2, #0
 800a40e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	68ba      	ldr	r2, [r7, #8]
 800a414:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	1dba      	adds	r2, r7, #6
 800a41a:	8812      	ldrh	r2, [r2, #0]
 800a41c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	1dba      	adds	r2, r7, #6
 800a422:	8812      	ldrh	r2, [r2, #0]
 800a424:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2200      	movs	r2, #0
 800a42a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2200      	movs	r2, #0
 800a430:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2200      	movs	r2, #0
 800a436:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2200      	movs	r2, #0
 800a43c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2200      	movs	r2, #0
 800a442:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	689a      	ldr	r2, [r3, #8]
 800a448:	2380      	movs	r3, #128	; 0x80
 800a44a:	021b      	lsls	r3, r3, #8
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d108      	bne.n	800a462 <HAL_SPI_Transmit_DMA+0xba>
  {
    SPI_1LINE_TX(hspi);
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	681a      	ldr	r2, [r3, #0]
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	2180      	movs	r1, #128	; 0x80
 800a45c:	01c9      	lsls	r1, r1, #7
 800a45e:	430a      	orrs	r2, r1
 800a460:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a466:	4a2b      	ldr	r2, [pc, #172]	; (800a514 <HAL_SPI_Transmit_DMA+0x16c>)
 800a468:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a46e:	4a2a      	ldr	r2, [pc, #168]	; (800a518 <HAL_SPI_Transmit_DMA+0x170>)
 800a470:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a476:	4a29      	ldr	r2, [pc, #164]	; (800a51c <HAL_SPI_Transmit_DMA+0x174>)
 800a478:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a47e:	2200      	movs	r2, #0
 800a480:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a48a:	0019      	movs	r1, r3
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	330c      	adds	r3, #12
 800a492:	001a      	movs	r2, r3
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a498:	b29b      	uxth	r3, r3
 800a49a:	f7fd fb87 	bl	8007bac <HAL_DMA_Start_IT>
 800a49e:	1e03      	subs	r3, r0, #0
 800a4a0:	d00e      	beq.n	800a4c0 <HAL_SPI_Transmit_DMA+0x118>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4a6:	2210      	movs	r2, #16
 800a4a8:	431a      	orrs	r2, r3
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800a4ae:	2317      	movs	r3, #23
 800a4b0:	18fb      	adds	r3, r7, r3
 800a4b2:	2201      	movs	r2, #1
 800a4b4:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2251      	movs	r2, #81	; 0x51
 800a4ba:	2101      	movs	r1, #1
 800a4bc:	5499      	strb	r1, [r3, r2]
    goto error;
 800a4be:	e01e      	b.n	800a4fe <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	2240      	movs	r2, #64	; 0x40
 800a4c8:	4013      	ands	r3, r2
 800a4ca:	2b40      	cmp	r3, #64	; 0x40
 800a4cc:	d007      	beq.n	800a4de <HAL_SPI_Transmit_DMA+0x136>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	681a      	ldr	r2, [r3, #0]
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	2140      	movs	r1, #64	; 0x40
 800a4da:	430a      	orrs	r2, r1
 800a4dc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	685a      	ldr	r2, [r3, #4]
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	2120      	movs	r1, #32
 800a4ea:	430a      	orrs	r2, r1
 800a4ec:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	685a      	ldr	r2, [r3, #4]
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	2102      	movs	r1, #2
 800a4fa:	430a      	orrs	r2, r1
 800a4fc:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	2250      	movs	r2, #80	; 0x50
 800a502:	2100      	movs	r1, #0
 800a504:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800a506:	2317      	movs	r3, #23
 800a508:	18fb      	adds	r3, r7, r3
 800a50a:	781b      	ldrb	r3, [r3, #0]
}
 800a50c:	0018      	movs	r0, r3
 800a50e:	46bd      	mov	sp, r7
 800a510:	b006      	add	sp, #24
 800a512:	bd80      	pop	{r7, pc}
 800a514:	0800a801 	.word	0x0800a801
 800a518:	0800a755 	.word	0x0800a755
 800a51c:	0800a81f 	.word	0x0800a81f

0800a520 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b088      	sub	sp, #32
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	685b      	ldr	r3, [r3, #4]
 800a52e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	689b      	ldr	r3, [r3, #8]
 800a536:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a538:	69bb      	ldr	r3, [r7, #24]
 800a53a:	099b      	lsrs	r3, r3, #6
 800a53c:	001a      	movs	r2, r3
 800a53e:	2301      	movs	r3, #1
 800a540:	4013      	ands	r3, r2
 800a542:	d10f      	bne.n	800a564 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a544:	69bb      	ldr	r3, [r7, #24]
 800a546:	2201      	movs	r2, #1
 800a548:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a54a:	d00b      	beq.n	800a564 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a54c:	69fb      	ldr	r3, [r7, #28]
 800a54e:	099b      	lsrs	r3, r3, #6
 800a550:	001a      	movs	r2, r3
 800a552:	2301      	movs	r3, #1
 800a554:	4013      	ands	r3, r2
 800a556:	d005      	beq.n	800a564 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a55c:	687a      	ldr	r2, [r7, #4]
 800a55e:	0010      	movs	r0, r2
 800a560:	4798      	blx	r3
    return;
 800a562:	e0d6      	b.n	800a712 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a564:	69bb      	ldr	r3, [r7, #24]
 800a566:	085b      	lsrs	r3, r3, #1
 800a568:	001a      	movs	r2, r3
 800a56a:	2301      	movs	r3, #1
 800a56c:	4013      	ands	r3, r2
 800a56e:	d00b      	beq.n	800a588 <HAL_SPI_IRQHandler+0x68>
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	09db      	lsrs	r3, r3, #7
 800a574:	001a      	movs	r2, r3
 800a576:	2301      	movs	r3, #1
 800a578:	4013      	ands	r3, r2
 800a57a:	d005      	beq.n	800a588 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a580:	687a      	ldr	r2, [r7, #4]
 800a582:	0010      	movs	r0, r2
 800a584:	4798      	blx	r3
    return;
 800a586:	e0c4      	b.n	800a712 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a588:	69bb      	ldr	r3, [r7, #24]
 800a58a:	095b      	lsrs	r3, r3, #5
 800a58c:	001a      	movs	r2, r3
 800a58e:	2301      	movs	r3, #1
 800a590:	4013      	ands	r3, r2
 800a592:	d10c      	bne.n	800a5ae <HAL_SPI_IRQHandler+0x8e>
 800a594:	69bb      	ldr	r3, [r7, #24]
 800a596:	099b      	lsrs	r3, r3, #6
 800a598:	001a      	movs	r2, r3
 800a59a:	2301      	movs	r3, #1
 800a59c:	4013      	ands	r3, r2
 800a59e:	d106      	bne.n	800a5ae <HAL_SPI_IRQHandler+0x8e>
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	0a1b      	lsrs	r3, r3, #8
 800a5a4:	001a      	movs	r2, r3
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	4013      	ands	r3, r2
 800a5aa:	d100      	bne.n	800a5ae <HAL_SPI_IRQHandler+0x8e>
 800a5ac:	e0b1      	b.n	800a712 <HAL_SPI_IRQHandler+0x1f2>
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	095b      	lsrs	r3, r3, #5
 800a5b2:	001a      	movs	r2, r3
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	4013      	ands	r3, r2
 800a5b8:	d100      	bne.n	800a5bc <HAL_SPI_IRQHandler+0x9c>
 800a5ba:	e0aa      	b.n	800a712 <HAL_SPI_IRQHandler+0x1f2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a5bc:	69bb      	ldr	r3, [r7, #24]
 800a5be:	099b      	lsrs	r3, r3, #6
 800a5c0:	001a      	movs	r2, r3
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	4013      	ands	r3, r2
 800a5c6:	d023      	beq.n	800a610 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2251      	movs	r2, #81	; 0x51
 800a5cc:	5c9b      	ldrb	r3, [r3, r2]
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	2b03      	cmp	r3, #3
 800a5d2:	d011      	beq.n	800a5f8 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5d8:	2204      	movs	r2, #4
 800a5da:	431a      	orrs	r2, r3
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	617b      	str	r3, [r7, #20]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	617b      	str	r3, [r7, #20]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	617b      	str	r3, [r7, #20]
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	e00b      	b.n	800a610 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	613b      	str	r3, [r7, #16]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	68db      	ldr	r3, [r3, #12]
 800a602:	613b      	str	r3, [r7, #16]
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	689b      	ldr	r3, [r3, #8]
 800a60a:	613b      	str	r3, [r7, #16]
 800a60c:	693b      	ldr	r3, [r7, #16]
        return;
 800a60e:	e080      	b.n	800a712 <HAL_SPI_IRQHandler+0x1f2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a610:	69bb      	ldr	r3, [r7, #24]
 800a612:	095b      	lsrs	r3, r3, #5
 800a614:	001a      	movs	r2, r3
 800a616:	2301      	movs	r3, #1
 800a618:	4013      	ands	r3, r2
 800a61a:	d014      	beq.n	800a646 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a620:	2201      	movs	r2, #1
 800a622:	431a      	orrs	r2, r3
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a628:	2300      	movs	r3, #0
 800a62a:	60fb      	str	r3, [r7, #12]
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	60fb      	str	r3, [r7, #12]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	2140      	movs	r1, #64	; 0x40
 800a640:	438a      	bics	r2, r1
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a646:	69bb      	ldr	r3, [r7, #24]
 800a648:	0a1b      	lsrs	r3, r3, #8
 800a64a:	001a      	movs	r2, r3
 800a64c:	2301      	movs	r3, #1
 800a64e:	4013      	ands	r3, r2
 800a650:	d00c      	beq.n	800a66c <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a656:	2208      	movs	r2, #8
 800a658:	431a      	orrs	r2, r3
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a65e:	2300      	movs	r3, #0
 800a660:	60bb      	str	r3, [r7, #8]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	60bb      	str	r3, [r7, #8]
 800a66a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a670:	2b00      	cmp	r3, #0
 800a672:	d04d      	beq.n	800a710 <HAL_SPI_IRQHandler+0x1f0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	685a      	ldr	r2, [r3, #4]
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	21e0      	movs	r1, #224	; 0xe0
 800a680:	438a      	bics	r2, r1
 800a682:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2251      	movs	r2, #81	; 0x51
 800a688:	2101      	movs	r1, #1
 800a68a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a68c:	69fb      	ldr	r3, [r7, #28]
 800a68e:	2202      	movs	r2, #2
 800a690:	4013      	ands	r3, r2
 800a692:	d103      	bne.n	800a69c <HAL_SPI_IRQHandler+0x17c>
 800a694:	69fb      	ldr	r3, [r7, #28]
 800a696:	2201      	movs	r2, #1
 800a698:	4013      	ands	r3, r2
 800a69a:	d032      	beq.n	800a702 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	685a      	ldr	r2, [r3, #4]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2103      	movs	r1, #3
 800a6a8:	438a      	bics	r2, r1
 800a6aa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d010      	beq.n	800a6d6 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6b8:	4a17      	ldr	r2, [pc, #92]	; (800a718 <HAL_SPI_IRQHandler+0x1f8>)
 800a6ba:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6c0:	0018      	movs	r0, r3
 800a6c2:	f7fd fad9 	bl	8007c78 <HAL_DMA_Abort_IT>
 800a6c6:	1e03      	subs	r3, r0, #0
 800a6c8:	d005      	beq.n	800a6d6 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6ce:	2240      	movs	r2, #64	; 0x40
 800a6d0:	431a      	orrs	r2, r3
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d016      	beq.n	800a70c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6e2:	4a0d      	ldr	r2, [pc, #52]	; (800a718 <HAL_SPI_IRQHandler+0x1f8>)
 800a6e4:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6ea:	0018      	movs	r0, r3
 800a6ec:	f7fd fac4 	bl	8007c78 <HAL_DMA_Abort_IT>
 800a6f0:	1e03      	subs	r3, r0, #0
 800a6f2:	d00b      	beq.n	800a70c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6f8:	2240      	movs	r2, #64	; 0x40
 800a6fa:	431a      	orrs	r2, r3
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800a700:	e004      	b.n	800a70c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	0018      	movs	r0, r3
 800a706:	f000 f811 	bl	800a72c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a70a:	e000      	b.n	800a70e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800a70c:	46c0      	nop			; (mov r8, r8)
    return;
 800a70e:	46c0      	nop			; (mov r8, r8)
 800a710:	46c0      	nop			; (mov r8, r8)
  }
}
 800a712:	46bd      	mov	sp, r7
 800a714:	b008      	add	sp, #32
 800a716:	bd80      	pop	{r7, pc}
 800a718:	0800a861 	.word	0x0800a861

0800a71c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b082      	sub	sp, #8
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800a724:	46c0      	nop			; (mov r8, r8)
 800a726:	46bd      	mov	sp, r7
 800a728:	b002      	add	sp, #8
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b082      	sub	sp, #8
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a734:	46c0      	nop			; (mov r8, r8)
 800a736:	46bd      	mov	sp, r7
 800a738:	b002      	add	sp, #8
 800a73a:	bd80      	pop	{r7, pc}

0800a73c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b082      	sub	sp, #8
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2251      	movs	r2, #81	; 0x51
 800a748:	5c9b      	ldrb	r3, [r3, r2]
 800a74a:	b2db      	uxtb	r3, r3
}
 800a74c:	0018      	movs	r0, r3
 800a74e:	46bd      	mov	sp, r7
 800a750:	b002      	add	sp, #8
 800a752:	bd80      	pop	{r7, pc}

0800a754 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b086      	sub	sp, #24
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a760:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a762:	f7fc fb2d 	bl	8006dc0 <HAL_GetTick>
 800a766:	0003      	movs	r3, r0
 800a768:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	2220      	movs	r2, #32
 800a772:	4013      	ands	r3, r2
 800a774:	2b20      	cmp	r3, #32
 800a776:	d03c      	beq.n	800a7f2 <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	685a      	ldr	r2, [r3, #4]
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2120      	movs	r1, #32
 800a784:	438a      	bics	r2, r1
 800a786:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	685a      	ldr	r2, [r3, #4]
 800a78e:	697b      	ldr	r3, [r7, #20]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	2102      	movs	r1, #2
 800a794:	438a      	bics	r2, r1
 800a796:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a798:	693a      	ldr	r2, [r7, #16]
 800a79a:	697b      	ldr	r3, [r7, #20]
 800a79c:	2164      	movs	r1, #100	; 0x64
 800a79e:	0018      	movs	r0, r3
 800a7a0:	f000 f92a 	bl	800a9f8 <SPI_EndRxTxTransaction>
 800a7a4:	1e03      	subs	r3, r0, #0
 800a7a6:	d005      	beq.n	800a7b4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7ac:	2220      	movs	r2, #32
 800a7ae:	431a      	orrs	r2, r3
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	689b      	ldr	r3, [r3, #8]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d10a      	bne.n	800a7d2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7bc:	2300      	movs	r3, #0
 800a7be:	60fb      	str	r3, [r7, #12]
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	68db      	ldr	r3, [r3, #12]
 800a7c6:	60fb      	str	r3, [r7, #12]
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	689b      	ldr	r3, [r3, #8]
 800a7ce:	60fb      	str	r3, [r7, #12]
 800a7d0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	2251      	movs	r2, #81	; 0x51
 800a7dc:	2101      	movs	r1, #1
 800a7de:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a7e0:	697b      	ldr	r3, [r7, #20]
 800a7e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d004      	beq.n	800a7f2 <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a7e8:	697b      	ldr	r3, [r7, #20]
 800a7ea:	0018      	movs	r0, r3
 800a7ec:	f7ff ff9e 	bl	800a72c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a7f0:	e003      	b.n	800a7fa <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	0018      	movs	r0, r3
 800a7f6:	f7f7 faa5 	bl	8001d44 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	b006      	add	sp, #24
 800a7fe:	bd80      	pop	{r7, pc}

0800a800 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a80c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	0018      	movs	r0, r3
 800a812:	f7ff ff83 	bl	800a71c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a816:	46c0      	nop			; (mov r8, r8)
 800a818:	46bd      	mov	sp, r7
 800a81a:	b004      	add	sp, #16
 800a81c:	bd80      	pop	{r7, pc}

0800a81e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a81e:	b580      	push	{r7, lr}
 800a820:	b084      	sub	sp, #16
 800a822:	af00      	add	r7, sp, #0
 800a824:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a82a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	685a      	ldr	r2, [r3, #4]
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	2103      	movs	r1, #3
 800a838:	438a      	bics	r2, r1
 800a83a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a840:	2210      	movs	r2, #16
 800a842:	431a      	orrs	r2, r3
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2251      	movs	r2, #81	; 0x51
 800a84c:	2101      	movs	r1, #1
 800a84e:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	0018      	movs	r0, r3
 800a854:	f7ff ff6a 	bl	800a72c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a858:	46c0      	nop			; (mov r8, r8)
 800a85a:	46bd      	mov	sp, r7
 800a85c:	b004      	add	sp, #16
 800a85e:	bd80      	pop	{r7, pc}

0800a860 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b084      	sub	sp, #16
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a86c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2200      	movs	r2, #0
 800a872:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2200      	movs	r2, #0
 800a878:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	0018      	movs	r0, r3
 800a87e:	f7ff ff55 	bl	800a72c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a882:	46c0      	nop			; (mov r8, r8)
 800a884:	46bd      	mov	sp, r7
 800a886:	b004      	add	sp, #16
 800a888:	bd80      	pop	{r7, pc}

0800a88a <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a88a:	b580      	push	{r7, lr}
 800a88c:	b082      	sub	sp, #8
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	330c      	adds	r3, #12
 800a89c:	7812      	ldrb	r2, [r2, #0]
 800a89e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8a4:	1c5a      	adds	r2, r3, #1
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8ae:	b29b      	uxth	r3, r3
 800a8b0:	3b01      	subs	r3, #1
 800a8b2:	b29a      	uxth	r2, r3
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d103      	bne.n	800a8ca <SPI_TxISR_8BIT+0x40>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	0018      	movs	r0, r3
 800a8c6:	f000 f8d5 	bl	800aa74 <SPI_CloseTx_ISR>
  }
}
 800a8ca:	46c0      	nop			; (mov r8, r8)
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	b002      	add	sp, #8
 800a8d0:	bd80      	pop	{r7, pc}

0800a8d2 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a8d2:	b580      	push	{r7, lr}
 800a8d4:	b082      	sub	sp, #8
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8de:	881a      	ldrh	r2, [r3, #0]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ea:	1c9a      	adds	r2, r3, #2
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8f4:	b29b      	uxth	r3, r3
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	b29a      	uxth	r2, r3
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a902:	b29b      	uxth	r3, r3
 800a904:	2b00      	cmp	r3, #0
 800a906:	d103      	bne.n	800a910 <SPI_TxISR_16BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	0018      	movs	r0, r3
 800a90c:	f000 f8b2 	bl	800aa74 <SPI_CloseTx_ISR>
  }
}
 800a910:	46c0      	nop			; (mov r8, r8)
 800a912:	46bd      	mov	sp, r7
 800a914:	b002      	add	sp, #8
 800a916:	bd80      	pop	{r7, pc}

0800a918 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b084      	sub	sp, #16
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	60f8      	str	r0, [r7, #12]
 800a920:	60b9      	str	r1, [r7, #8]
 800a922:	603b      	str	r3, [r7, #0]
 800a924:	1dfb      	adds	r3, r7, #7
 800a926:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a928:	e050      	b.n	800a9cc <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	3301      	adds	r3, #1
 800a92e:	d04d      	beq.n	800a9cc <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a930:	f7fc fa46 	bl	8006dc0 <HAL_GetTick>
 800a934:	0002      	movs	r2, r0
 800a936:	69bb      	ldr	r3, [r7, #24]
 800a938:	1ad3      	subs	r3, r2, r3
 800a93a:	683a      	ldr	r2, [r7, #0]
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d902      	bls.n	800a946 <SPI_WaitFlagStateUntilTimeout+0x2e>
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d142      	bne.n	800a9cc <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	685a      	ldr	r2, [r3, #4]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	21e0      	movs	r1, #224	; 0xe0
 800a952:	438a      	bics	r2, r1
 800a954:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	685a      	ldr	r2, [r3, #4]
 800a95a:	2382      	movs	r3, #130	; 0x82
 800a95c:	005b      	lsls	r3, r3, #1
 800a95e:	429a      	cmp	r2, r3
 800a960:	d113      	bne.n	800a98a <SPI_WaitFlagStateUntilTimeout+0x72>
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	689a      	ldr	r2, [r3, #8]
 800a966:	2380      	movs	r3, #128	; 0x80
 800a968:	021b      	lsls	r3, r3, #8
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d005      	beq.n	800a97a <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	689a      	ldr	r2, [r3, #8]
 800a972:	2380      	movs	r3, #128	; 0x80
 800a974:	00db      	lsls	r3, r3, #3
 800a976:	429a      	cmp	r2, r3
 800a978:	d107      	bne.n	800a98a <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	681a      	ldr	r2, [r3, #0]
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	2140      	movs	r1, #64	; 0x40
 800a986:	438a      	bics	r2, r1
 800a988:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a98e:	2380      	movs	r3, #128	; 0x80
 800a990:	019b      	lsls	r3, r3, #6
 800a992:	429a      	cmp	r2, r3
 800a994:	d110      	bne.n	800a9b8 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4914      	ldr	r1, [pc, #80]	; (800a9f4 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 800a9a2:	400a      	ands	r2, r1
 800a9a4:	601a      	str	r2, [r3, #0]
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	681a      	ldr	r2, [r3, #0]
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	2180      	movs	r1, #128	; 0x80
 800a9b2:	0189      	lsls	r1, r1, #6
 800a9b4:	430a      	orrs	r2, r1
 800a9b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	2251      	movs	r2, #81	; 0x51
 800a9bc:	2101      	movs	r1, #1
 800a9be:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	2250      	movs	r2, #80	; 0x50
 800a9c4:	2100      	movs	r1, #0
 800a9c6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	e00f      	b.n	800a9ec <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	689b      	ldr	r3, [r3, #8]
 800a9d2:	68ba      	ldr	r2, [r7, #8]
 800a9d4:	4013      	ands	r3, r2
 800a9d6:	68ba      	ldr	r2, [r7, #8]
 800a9d8:	1ad3      	subs	r3, r2, r3
 800a9da:	425a      	negs	r2, r3
 800a9dc:	4153      	adcs	r3, r2
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	001a      	movs	r2, r3
 800a9e2:	1dfb      	adds	r3, r7, #7
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	429a      	cmp	r2, r3
 800a9e8:	d19f      	bne.n	800a92a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a9ea:	2300      	movs	r3, #0
}
 800a9ec:	0018      	movs	r0, r3
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	b004      	add	sp, #16
 800a9f2:	bd80      	pop	{r7, pc}
 800a9f4:	ffffdfff 	.word	0xffffdfff

0800a9f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b086      	sub	sp, #24
 800a9fc:	af02      	add	r7, sp, #8
 800a9fe:	60f8      	str	r0, [r7, #12]
 800aa00:	60b9      	str	r1, [r7, #8]
 800aa02:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	685a      	ldr	r2, [r3, #4]
 800aa08:	2382      	movs	r3, #130	; 0x82
 800aa0a:	005b      	lsls	r3, r3, #1
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d112      	bne.n	800aa36 <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800aa10:	68ba      	ldr	r2, [r7, #8]
 800aa12:	68f8      	ldr	r0, [r7, #12]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	9300      	str	r3, [sp, #0]
 800aa18:	0013      	movs	r3, r2
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	2180      	movs	r1, #128	; 0x80
 800aa1e:	f7ff ff7b 	bl	800a918 <SPI_WaitFlagStateUntilTimeout>
 800aa22:	1e03      	subs	r3, r0, #0
 800aa24:	d020      	beq.n	800aa68 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa2a:	2220      	movs	r2, #32
 800aa2c:	431a      	orrs	r2, r3
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800aa32:	2303      	movs	r3, #3
 800aa34:	e019      	b.n	800aa6a <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2251      	movs	r2, #81	; 0x51
 800aa3a:	5c9b      	ldrb	r3, [r3, r2]
 800aa3c:	b2db      	uxtb	r3, r3
 800aa3e:	2b05      	cmp	r3, #5
 800aa40:	d112      	bne.n	800aa68 <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800aa42:	68ba      	ldr	r2, [r7, #8]
 800aa44:	68f8      	ldr	r0, [r7, #12]
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	9300      	str	r3, [sp, #0]
 800aa4a:	0013      	movs	r3, r2
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	2101      	movs	r1, #1
 800aa50:	f7ff ff62 	bl	800a918 <SPI_WaitFlagStateUntilTimeout>
 800aa54:	1e03      	subs	r3, r0, #0
 800aa56:	d007      	beq.n	800aa68 <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa5c:	2220      	movs	r2, #32
 800aa5e:	431a      	orrs	r2, r3
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800aa64:	2303      	movs	r3, #3
 800aa66:	e000      	b.n	800aa6a <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 800aa68:	2300      	movs	r3, #0
}
 800aa6a:	0018      	movs	r0, r3
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	b004      	add	sp, #16
 800aa70:	bd80      	pop	{r7, pc}
	...

0800aa74 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b086      	sub	sp, #24
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800aa7c:	4b2d      	ldr	r3, [pc, #180]	; (800ab34 <SPI_CloseTx_ISR+0xc0>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	492d      	ldr	r1, [pc, #180]	; (800ab38 <SPI_CloseTx_ISR+0xc4>)
 800aa82:	0018      	movs	r0, r3
 800aa84:	f7f5 fb48 	bl	8000118 <__udivsi3>
 800aa88:	0003      	movs	r3, r0
 800aa8a:	001a      	movs	r2, r3
 800aa8c:	2364      	movs	r3, #100	; 0x64
 800aa8e:	4353      	muls	r3, r2
 800aa90:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa92:	f7fc f995 	bl	8006dc0 <HAL_GetTick>
 800aa96:	0003      	movs	r3, r0
 800aa98:	617b      	str	r3, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800aa9a:	693b      	ldr	r3, [r7, #16]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d106      	bne.n	800aaae <SPI_CloseTx_ISR+0x3a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aaa4:	2220      	movs	r2, #32
 800aaa6:	431a      	orrs	r2, r3
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800aaac:	e008      	b.n	800aac0 <SPI_CloseTx_ISR+0x4c>
    }
    count--;
 800aaae:	693b      	ldr	r3, [r7, #16]
 800aab0:	3b01      	subs	r3, #1
 800aab2:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	2202      	movs	r2, #2
 800aabc:	4013      	ands	r3, r2
 800aabe:	d0ec      	beq.n	800aa9a <SPI_CloseTx_ISR+0x26>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	685a      	ldr	r2, [r3, #4]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	21a0      	movs	r1, #160	; 0xa0
 800aacc:	438a      	bics	r2, r1
 800aace:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800aad0:	697a      	ldr	r2, [r7, #20]
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2164      	movs	r1, #100	; 0x64
 800aad6:	0018      	movs	r0, r3
 800aad8:	f7ff ff8e 	bl	800a9f8 <SPI_EndRxTxTransaction>
 800aadc:	1e03      	subs	r3, r0, #0
 800aade:	d005      	beq.n	800aaec <SPI_CloseTx_ISR+0x78>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aae4:	2220      	movs	r2, #32
 800aae6:	431a      	orrs	r2, r3
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	689b      	ldr	r3, [r3, #8]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d10a      	bne.n	800ab0a <SPI_CloseTx_ISR+0x96>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	60fb      	str	r3, [r7, #12]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	68db      	ldr	r3, [r3, #12]
 800aafe:	60fb      	str	r3, [r7, #12]
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	689b      	ldr	r3, [r3, #8]
 800ab06:	60fb      	str	r3, [r7, #12]
 800ab08:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2251      	movs	r2, #81	; 0x51
 800ab0e:	2101      	movs	r1, #1
 800ab10:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d004      	beq.n	800ab24 <SPI_CloseTx_ISR+0xb0>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	0018      	movs	r0, r3
 800ab1e:	f7ff fe05 	bl	800a72c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800ab22:	e003      	b.n	800ab2c <SPI_CloseTx_ISR+0xb8>
    HAL_SPI_TxCpltCallback(hspi);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	0018      	movs	r0, r3
 800ab28:	f7f7 f90c 	bl	8001d44 <HAL_SPI_TxCpltCallback>
}
 800ab2c:	46c0      	nop			; (mov r8, r8)
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	b006      	add	sp, #24
 800ab32:	bd80      	pop	{r7, pc}
 800ab34:	20000010 	.word	0x20000010
 800ab38:	00005dc0 	.word	0x00005dc0

0800ab3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d101      	bne.n	800ab4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	e01e      	b.n	800ab8c <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2239      	movs	r2, #57	; 0x39
 800ab52:	5c9b      	ldrb	r3, [r3, r2]
 800ab54:	b2db      	uxtb	r3, r3
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d107      	bne.n	800ab6a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2238      	movs	r2, #56	; 0x38
 800ab5e:	2100      	movs	r1, #0
 800ab60:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	0018      	movs	r0, r3
 800ab66:	f7f9 fe4b 	bl	8004800 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2239      	movs	r2, #57	; 0x39
 800ab6e:	2102      	movs	r1, #2
 800ab70:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681a      	ldr	r2, [r3, #0]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	3304      	adds	r3, #4
 800ab7a:	0019      	movs	r1, r3
 800ab7c:	0010      	movs	r0, r2
 800ab7e:	f000 fc65 	bl	800b44c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2239      	movs	r2, #57	; 0x39
 800ab86:	2101      	movs	r1, #1
 800ab88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ab8a:	2300      	movs	r3, #0
}
 800ab8c:	0018      	movs	r0, r3
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	b002      	add	sp, #8
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	68da      	ldr	r2, [r3, #12]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	2101      	movs	r1, #1
 800aba8:	430a      	orrs	r2, r1
 800abaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	689b      	ldr	r3, [r3, #8]
 800abb2:	2207      	movs	r2, #7
 800abb4:	4013      	ands	r3, r2
 800abb6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	2b06      	cmp	r3, #6
 800abbc:	d007      	beq.n	800abce <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	2101      	movs	r1, #1
 800abca:	430a      	orrs	r2, r1
 800abcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	0018      	movs	r0, r3
 800abd2:	46bd      	mov	sp, r7
 800abd4:	b004      	add	sp, #16
 800abd6:	bd80      	pop	{r7, pc}

0800abd8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b082      	sub	sp, #8
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	68da      	ldr	r2, [r3, #12]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	2101      	movs	r1, #1
 800abec:	438a      	bics	r2, r1
 800abee:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	6a1b      	ldr	r3, [r3, #32]
 800abf6:	4a08      	ldr	r2, [pc, #32]	; (800ac18 <HAL_TIM_Base_Stop_IT+0x40>)
 800abf8:	4013      	ands	r3, r2
 800abfa:	d107      	bne.n	800ac0c <HAL_TIM_Base_Stop_IT+0x34>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	2101      	movs	r1, #1
 800ac08:	438a      	bics	r2, r1
 800ac0a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ac0c:	2300      	movs	r3, #0
}
 800ac0e:	0018      	movs	r0, r3
 800ac10:	46bd      	mov	sp, r7
 800ac12:	b002      	add	sp, #8
 800ac14:	bd80      	pop	{r7, pc}
 800ac16:	46c0      	nop			; (mov r8, r8)
 800ac18:	00001111 	.word	0x00001111

0800ac1c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d101      	bne.n	800ac2e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	e01e      	b.n	800ac6c <HAL_TIM_OC_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2239      	movs	r2, #57	; 0x39
 800ac32:	5c9b      	ldrb	r3, [r3, r2]
 800ac34:	b2db      	uxtb	r3, r3
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d107      	bne.n	800ac4a <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2238      	movs	r2, #56	; 0x38
 800ac3e:	2100      	movs	r1, #0
 800ac40:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	0018      	movs	r0, r3
 800ac46:	f000 f815 	bl	800ac74 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2239      	movs	r2, #57	; 0x39
 800ac4e:	2102      	movs	r1, #2
 800ac50:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	3304      	adds	r3, #4
 800ac5a:	0019      	movs	r1, r3
 800ac5c:	0010      	movs	r0, r2
 800ac5e:	f000 fbf5 	bl	800b44c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2239      	movs	r2, #57	; 0x39
 800ac66:	2101      	movs	r1, #1
 800ac68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ac6a:	2300      	movs	r3, #0
}
 800ac6c:	0018      	movs	r0, r3
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	b002      	add	sp, #8
 800ac72:	bd80      	pop	{r7, pc}

0800ac74 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b082      	sub	sp, #8
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800ac7c:	46c0      	nop			; (mov r8, r8)
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	b002      	add	sp, #8
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b084      	sub	sp, #16
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
 800ac8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	2b04      	cmp	r3, #4
 800ac92:	d011      	beq.n	800acb8 <HAL_TIM_OC_Start_IT+0x34>
 800ac94:	d802      	bhi.n	800ac9c <HAL_TIM_OC_Start_IT+0x18>
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d005      	beq.n	800aca6 <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
      break;
    }

    default:
      break;
 800ac9a:	e028      	b.n	800acee <HAL_TIM_OC_Start_IT+0x6a>
  switch (Channel)
 800ac9c:	2b08      	cmp	r3, #8
 800ac9e:	d014      	beq.n	800acca <HAL_TIM_OC_Start_IT+0x46>
 800aca0:	2b0c      	cmp	r3, #12
 800aca2:	d01b      	beq.n	800acdc <HAL_TIM_OC_Start_IT+0x58>
      break;
 800aca4:	e023      	b.n	800acee <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	68da      	ldr	r2, [r3, #12]
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	2102      	movs	r1, #2
 800acb2:	430a      	orrs	r2, r1
 800acb4:	60da      	str	r2, [r3, #12]
      break;
 800acb6:	e01a      	b.n	800acee <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	68da      	ldr	r2, [r3, #12]
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	2104      	movs	r1, #4
 800acc4:	430a      	orrs	r2, r1
 800acc6:	60da      	str	r2, [r3, #12]
      break;
 800acc8:	e011      	b.n	800acee <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	68da      	ldr	r2, [r3, #12]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	2108      	movs	r1, #8
 800acd6:	430a      	orrs	r2, r1
 800acd8:	60da      	str	r2, [r3, #12]
      break;
 800acda:	e008      	b.n	800acee <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	68da      	ldr	r2, [r3, #12]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	2110      	movs	r1, #16
 800ace8:	430a      	orrs	r2, r1
 800acea:	60da      	str	r2, [r3, #12]
      break;
 800acec:	46c0      	nop			; (mov r8, r8)
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	6839      	ldr	r1, [r7, #0]
 800acf4:	2201      	movs	r2, #1
 800acf6:	0018      	movs	r0, r3
 800acf8:	f000 fda4 	bl	800b844 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	689b      	ldr	r3, [r3, #8]
 800ad02:	2207      	movs	r2, #7
 800ad04:	4013      	ands	r3, r2
 800ad06:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2b06      	cmp	r3, #6
 800ad0c:	d007      	beq.n	800ad1e <HAL_TIM_OC_Start_IT+0x9a>
  {
    __HAL_TIM_ENABLE(htim);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	681a      	ldr	r2, [r3, #0]
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	2101      	movs	r1, #1
 800ad1a:	430a      	orrs	r2, r1
 800ad1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ad1e:	2300      	movs	r3, #0
}
 800ad20:	0018      	movs	r0, r3
 800ad22:	46bd      	mov	sp, r7
 800ad24:	b004      	add	sp, #16
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b082      	sub	sp, #8
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	2b04      	cmp	r3, #4
 800ad36:	d011      	beq.n	800ad5c <HAL_TIM_OC_Stop_IT+0x34>
 800ad38:	d802      	bhi.n	800ad40 <HAL_TIM_OC_Stop_IT+0x18>
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d005      	beq.n	800ad4a <HAL_TIM_OC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
      break;
    }

    default:
      break;
 800ad3e:	e028      	b.n	800ad92 <HAL_TIM_OC_Stop_IT+0x6a>
  switch (Channel)
 800ad40:	2b08      	cmp	r3, #8
 800ad42:	d014      	beq.n	800ad6e <HAL_TIM_OC_Stop_IT+0x46>
 800ad44:	2b0c      	cmp	r3, #12
 800ad46:	d01b      	beq.n	800ad80 <HAL_TIM_OC_Stop_IT+0x58>
      break;
 800ad48:	e023      	b.n	800ad92 <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	68da      	ldr	r2, [r3, #12]
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	2102      	movs	r1, #2
 800ad56:	438a      	bics	r2, r1
 800ad58:	60da      	str	r2, [r3, #12]
      break;
 800ad5a:	e01a      	b.n	800ad92 <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	68da      	ldr	r2, [r3, #12]
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	2104      	movs	r1, #4
 800ad68:	438a      	bics	r2, r1
 800ad6a:	60da      	str	r2, [r3, #12]
      break;
 800ad6c:	e011      	b.n	800ad92 <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	68da      	ldr	r2, [r3, #12]
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	2108      	movs	r1, #8
 800ad7a:	438a      	bics	r2, r1
 800ad7c:	60da      	str	r2, [r3, #12]
      break;
 800ad7e:	e008      	b.n	800ad92 <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	68da      	ldr	r2, [r3, #12]
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	2110      	movs	r1, #16
 800ad8c:	438a      	bics	r2, r1
 800ad8e:	60da      	str	r2, [r3, #12]
      break;
 800ad90:	46c0      	nop			; (mov r8, r8)
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	6839      	ldr	r1, [r7, #0]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	0018      	movs	r0, r3
 800ad9c:	f000 fd52 	bl	800b844 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	6a1b      	ldr	r3, [r3, #32]
 800ada6:	4a08      	ldr	r2, [pc, #32]	; (800adc8 <HAL_TIM_OC_Stop_IT+0xa0>)
 800ada8:	4013      	ands	r3, r2
 800adaa:	d107      	bne.n	800adbc <HAL_TIM_OC_Stop_IT+0x94>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	681a      	ldr	r2, [r3, #0]
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	2101      	movs	r1, #1
 800adb8:	438a      	bics	r2, r1
 800adba:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800adbc:	2300      	movs	r3, #0
}
 800adbe:	0018      	movs	r0, r3
 800adc0:	46bd      	mov	sp, r7
 800adc2:	b002      	add	sp, #8
 800adc4:	bd80      	pop	{r7, pc}
 800adc6:	46c0      	nop			; (mov r8, r8)
 800adc8:	00001111 	.word	0x00001111

0800adcc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b082      	sub	sp, #8
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d101      	bne.n	800adde <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800adda:	2301      	movs	r3, #1
 800addc:	e01e      	b.n	800ae1c <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2239      	movs	r2, #57	; 0x39
 800ade2:	5c9b      	ldrb	r3, [r3, r2]
 800ade4:	b2db      	uxtb	r3, r3
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d107      	bne.n	800adfa <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2238      	movs	r2, #56	; 0x38
 800adee:	2100      	movs	r1, #0
 800adf0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	0018      	movs	r0, r3
 800adf6:	f000 f815 	bl	800ae24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2239      	movs	r2, #57	; 0x39
 800adfe:	2102      	movs	r1, #2
 800ae00:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681a      	ldr	r2, [r3, #0]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	3304      	adds	r3, #4
 800ae0a:	0019      	movs	r1, r3
 800ae0c:	0010      	movs	r0, r2
 800ae0e:	f000 fb1d 	bl	800b44c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2239      	movs	r2, #57	; 0x39
 800ae16:	2101      	movs	r1, #1
 800ae18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ae1a:	2300      	movs	r3, #0
}
 800ae1c:	0018      	movs	r0, r3
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	b002      	add	sp, #8
 800ae22:	bd80      	pop	{r7, pc}

0800ae24 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b082      	sub	sp, #8
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ae2c:	46c0      	nop			; (mov r8, r8)
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	b002      	add	sp, #8
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b084      	sub	sp, #16
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	6839      	ldr	r1, [r7, #0]
 800ae44:	2201      	movs	r2, #1
 800ae46:	0018      	movs	r0, r3
 800ae48:	f000 fcfc 	bl	800b844 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	689b      	ldr	r3, [r3, #8]
 800ae52:	2207      	movs	r2, #7
 800ae54:	4013      	ands	r3, r2
 800ae56:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	2b06      	cmp	r3, #6
 800ae5c:	d007      	beq.n	800ae6e <HAL_TIM_PWM_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	681a      	ldr	r2, [r3, #0]
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	2101      	movs	r1, #1
 800ae6a:	430a      	orrs	r2, r1
 800ae6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ae6e:	2300      	movs	r3, #0
}
 800ae70:	0018      	movs	r0, r3
 800ae72:	46bd      	mov	sp, r7
 800ae74:	b004      	add	sp, #16
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b082      	sub	sp, #8
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
 800ae80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	6839      	ldr	r1, [r7, #0]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	0018      	movs	r0, r3
 800ae8c:	f000 fcda 	bl	800b844 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	6a1b      	ldr	r3, [r3, #32]
 800ae96:	4a0a      	ldr	r2, [pc, #40]	; (800aec0 <HAL_TIM_PWM_Stop+0x48>)
 800ae98:	4013      	ands	r3, r2
 800ae9a:	d107      	bne.n	800aeac <HAL_TIM_PWM_Stop+0x34>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	681a      	ldr	r2, [r3, #0]
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	2101      	movs	r1, #1
 800aea8:	438a      	bics	r2, r1
 800aeaa:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2239      	movs	r2, #57	; 0x39
 800aeb0:	2101      	movs	r1, #1
 800aeb2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800aeb4:	2300      	movs	r3, #0
}
 800aeb6:	0018      	movs	r0, r3
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	b002      	add	sp, #8
 800aebc:	bd80      	pop	{r7, pc}
 800aebe:	46c0      	nop			; (mov r8, r8)
 800aec0:	00001111 	.word	0x00001111

0800aec4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b082      	sub	sp, #8
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	691b      	ldr	r3, [r3, #16]
 800aed2:	2202      	movs	r2, #2
 800aed4:	4013      	ands	r3, r2
 800aed6:	2b02      	cmp	r3, #2
 800aed8:	d124      	bne.n	800af24 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	68db      	ldr	r3, [r3, #12]
 800aee0:	2202      	movs	r2, #2
 800aee2:	4013      	ands	r3, r2
 800aee4:	2b02      	cmp	r3, #2
 800aee6:	d11d      	bne.n	800af24 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	2203      	movs	r2, #3
 800aeee:	4252      	negs	r2, r2
 800aef0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2201      	movs	r2, #1
 800aef6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	699b      	ldr	r3, [r3, #24]
 800aefe:	2203      	movs	r2, #3
 800af00:	4013      	ands	r3, r2
 800af02:	d004      	beq.n	800af0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	0018      	movs	r0, r3
 800af08:	f000 fa88 	bl	800b41c <HAL_TIM_IC_CaptureCallback>
 800af0c:	e007      	b.n	800af1e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	0018      	movs	r0, r3
 800af12:	f7f9 fe65 	bl	8004be0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	0018      	movs	r0, r3
 800af1a:	f000 fa87 	bl	800b42c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2200      	movs	r2, #0
 800af22:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	691b      	ldr	r3, [r3, #16]
 800af2a:	2204      	movs	r2, #4
 800af2c:	4013      	ands	r3, r2
 800af2e:	2b04      	cmp	r3, #4
 800af30:	d125      	bne.n	800af7e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	68db      	ldr	r3, [r3, #12]
 800af38:	2204      	movs	r2, #4
 800af3a:	4013      	ands	r3, r2
 800af3c:	2b04      	cmp	r3, #4
 800af3e:	d11e      	bne.n	800af7e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	2205      	movs	r2, #5
 800af46:	4252      	negs	r2, r2
 800af48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2202      	movs	r2, #2
 800af4e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	699a      	ldr	r2, [r3, #24]
 800af56:	23c0      	movs	r3, #192	; 0xc0
 800af58:	009b      	lsls	r3, r3, #2
 800af5a:	4013      	ands	r3, r2
 800af5c:	d004      	beq.n	800af68 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	0018      	movs	r0, r3
 800af62:	f000 fa5b 	bl	800b41c <HAL_TIM_IC_CaptureCallback>
 800af66:	e007      	b.n	800af78 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	0018      	movs	r0, r3
 800af6c:	f7f9 fe38 	bl	8004be0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	0018      	movs	r0, r3
 800af74:	f000 fa5a 	bl	800b42c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2200      	movs	r2, #0
 800af7c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	691b      	ldr	r3, [r3, #16]
 800af84:	2208      	movs	r2, #8
 800af86:	4013      	ands	r3, r2
 800af88:	2b08      	cmp	r3, #8
 800af8a:	d124      	bne.n	800afd6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	68db      	ldr	r3, [r3, #12]
 800af92:	2208      	movs	r2, #8
 800af94:	4013      	ands	r3, r2
 800af96:	2b08      	cmp	r3, #8
 800af98:	d11d      	bne.n	800afd6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	2209      	movs	r2, #9
 800afa0:	4252      	negs	r2, r2
 800afa2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2204      	movs	r2, #4
 800afa8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	69db      	ldr	r3, [r3, #28]
 800afb0:	2203      	movs	r2, #3
 800afb2:	4013      	ands	r3, r2
 800afb4:	d004      	beq.n	800afc0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	0018      	movs	r0, r3
 800afba:	f000 fa2f 	bl	800b41c <HAL_TIM_IC_CaptureCallback>
 800afbe:	e007      	b.n	800afd0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	0018      	movs	r0, r3
 800afc4:	f7f9 fe0c 	bl	8004be0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	0018      	movs	r0, r3
 800afcc:	f000 fa2e 	bl	800b42c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2200      	movs	r2, #0
 800afd4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	691b      	ldr	r3, [r3, #16]
 800afdc:	2210      	movs	r2, #16
 800afde:	4013      	ands	r3, r2
 800afe0:	2b10      	cmp	r3, #16
 800afe2:	d125      	bne.n	800b030 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	68db      	ldr	r3, [r3, #12]
 800afea:	2210      	movs	r2, #16
 800afec:	4013      	ands	r3, r2
 800afee:	2b10      	cmp	r3, #16
 800aff0:	d11e      	bne.n	800b030 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	2211      	movs	r2, #17
 800aff8:	4252      	negs	r2, r2
 800affa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2208      	movs	r2, #8
 800b000:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	69da      	ldr	r2, [r3, #28]
 800b008:	23c0      	movs	r3, #192	; 0xc0
 800b00a:	009b      	lsls	r3, r3, #2
 800b00c:	4013      	ands	r3, r2
 800b00e:	d004      	beq.n	800b01a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	0018      	movs	r0, r3
 800b014:	f000 fa02 	bl	800b41c <HAL_TIM_IC_CaptureCallback>
 800b018:	e007      	b.n	800b02a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	0018      	movs	r0, r3
 800b01e:	f7f9 fddf 	bl	8004be0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	0018      	movs	r0, r3
 800b026:	f000 fa01 	bl	800b42c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2200      	movs	r2, #0
 800b02e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	691b      	ldr	r3, [r3, #16]
 800b036:	2201      	movs	r2, #1
 800b038:	4013      	ands	r3, r2
 800b03a:	2b01      	cmp	r3, #1
 800b03c:	d10f      	bne.n	800b05e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	2201      	movs	r2, #1
 800b046:	4013      	ands	r3, r2
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d108      	bne.n	800b05e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2202      	movs	r2, #2
 800b052:	4252      	negs	r2, r2
 800b054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	0018      	movs	r0, r3
 800b05a:	f7f9 fd85 	bl	8004b68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	691b      	ldr	r3, [r3, #16]
 800b064:	2240      	movs	r2, #64	; 0x40
 800b066:	4013      	ands	r3, r2
 800b068:	2b40      	cmp	r3, #64	; 0x40
 800b06a:	d10f      	bne.n	800b08c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	68db      	ldr	r3, [r3, #12]
 800b072:	2240      	movs	r2, #64	; 0x40
 800b074:	4013      	ands	r3, r2
 800b076:	2b40      	cmp	r3, #64	; 0x40
 800b078:	d108      	bne.n	800b08c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	2241      	movs	r2, #65	; 0x41
 800b080:	4252      	negs	r2, r2
 800b082:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	0018      	movs	r0, r3
 800b088:	f000 f9d8 	bl	800b43c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b08c:	46c0      	nop			; (mov r8, r8)
 800b08e:	46bd      	mov	sp, r7
 800b090:	b002      	add	sp, #8
 800b092:	bd80      	pop	{r7, pc}

0800b094 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b084      	sub	sp, #16
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	2238      	movs	r2, #56	; 0x38
 800b0a4:	5c9b      	ldrb	r3, [r3, r2]
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	d101      	bne.n	800b0ae <HAL_TIM_OC_ConfigChannel+0x1a>
 800b0aa:	2302      	movs	r3, #2
 800b0ac:	e03c      	b.n	800b128 <HAL_TIM_OC_ConfigChannel+0x94>
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2238      	movs	r2, #56	; 0x38
 800b0b2:	2101      	movs	r1, #1
 800b0b4:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	2239      	movs	r2, #57	; 0x39
 800b0ba:	2102      	movs	r1, #2
 800b0bc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2b04      	cmp	r3, #4
 800b0c2:	d010      	beq.n	800b0e6 <HAL_TIM_OC_ConfigChannel+0x52>
 800b0c4:	d802      	bhi.n	800b0cc <HAL_TIM_OC_ConfigChannel+0x38>
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d005      	beq.n	800b0d6 <HAL_TIM_OC_ConfigChannel+0x42>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      break;
    }

    default:
      break;
 800b0ca:	e024      	b.n	800b116 <HAL_TIM_OC_ConfigChannel+0x82>
  switch (Channel)
 800b0cc:	2b08      	cmp	r3, #8
 800b0ce:	d012      	beq.n	800b0f6 <HAL_TIM_OC_ConfigChannel+0x62>
 800b0d0:	2b0c      	cmp	r3, #12
 800b0d2:	d018      	beq.n	800b106 <HAL_TIM_OC_ConfigChannel+0x72>
      break;
 800b0d4:	e01f      	b.n	800b116 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	68ba      	ldr	r2, [r7, #8]
 800b0dc:	0011      	movs	r1, r2
 800b0de:	0018      	movs	r0, r3
 800b0e0:	f000 fa12 	bl	800b508 <TIM_OC1_SetConfig>
      break;
 800b0e4:	e017      	b.n	800b116 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	68ba      	ldr	r2, [r7, #8]
 800b0ec:	0011      	movs	r1, r2
 800b0ee:	0018      	movs	r0, r3
 800b0f0:	f000 fa46 	bl	800b580 <TIM_OC2_SetConfig>
      break;
 800b0f4:	e00f      	b.n	800b116 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	68ba      	ldr	r2, [r7, #8]
 800b0fc:	0011      	movs	r1, r2
 800b0fe:	0018      	movs	r0, r3
 800b100:	f000 fa80 	bl	800b604 <TIM_OC3_SetConfig>
      break;
 800b104:	e007      	b.n	800b116 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	68ba      	ldr	r2, [r7, #8]
 800b10c:	0011      	movs	r1, r2
 800b10e:	0018      	movs	r0, r3
 800b110:	f000 fab8 	bl	800b684 <TIM_OC4_SetConfig>
      break;
 800b114:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2239      	movs	r2, #57	; 0x39
 800b11a:	2101      	movs	r1, #1
 800b11c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	2238      	movs	r2, #56	; 0x38
 800b122:	2100      	movs	r1, #0
 800b124:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b126:	2300      	movs	r3, #0
}
 800b128:	0018      	movs	r0, r3
 800b12a:	46bd      	mov	sp, r7
 800b12c:	b004      	add	sp, #16
 800b12e:	bd80      	pop	{r7, pc}

0800b130 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b084      	sub	sp, #16
 800b134:	af00      	add	r7, sp, #0
 800b136:	60f8      	str	r0, [r7, #12]
 800b138:	60b9      	str	r1, [r7, #8]
 800b13a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	2238      	movs	r2, #56	; 0x38
 800b140:	5c9b      	ldrb	r3, [r3, r2]
 800b142:	2b01      	cmp	r3, #1
 800b144:	d101      	bne.n	800b14a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800b146:	2302      	movs	r3, #2
 800b148:	e0a4      	b.n	800b294 <HAL_TIM_PWM_ConfigChannel+0x164>
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	2238      	movs	r2, #56	; 0x38
 800b14e:	2101      	movs	r1, #1
 800b150:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2239      	movs	r2, #57	; 0x39
 800b156:	2102      	movs	r1, #2
 800b158:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2b04      	cmp	r3, #4
 800b15e:	d029      	beq.n	800b1b4 <HAL_TIM_PWM_ConfigChannel+0x84>
 800b160:	d802      	bhi.n	800b168 <HAL_TIM_PWM_ConfigChannel+0x38>
 800b162:	2b00      	cmp	r3, #0
 800b164:	d005      	beq.n	800b172 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 800b166:	e08c      	b.n	800b282 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 800b168:	2b08      	cmp	r3, #8
 800b16a:	d046      	beq.n	800b1fa <HAL_TIM_PWM_ConfigChannel+0xca>
 800b16c:	2b0c      	cmp	r3, #12
 800b16e:	d065      	beq.n	800b23c <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 800b170:	e087      	b.n	800b282 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	68ba      	ldr	r2, [r7, #8]
 800b178:	0011      	movs	r1, r2
 800b17a:	0018      	movs	r0, r3
 800b17c:	f000 f9c4 	bl	800b508 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	699a      	ldr	r2, [r3, #24]
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	2108      	movs	r1, #8
 800b18c:	430a      	orrs	r2, r1
 800b18e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	699a      	ldr	r2, [r3, #24]
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	2104      	movs	r1, #4
 800b19c:	438a      	bics	r2, r1
 800b19e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	6999      	ldr	r1, [r3, #24]
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	68da      	ldr	r2, [r3, #12]
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	430a      	orrs	r2, r1
 800b1b0:	619a      	str	r2, [r3, #24]
      break;
 800b1b2:	e066      	b.n	800b282 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	68ba      	ldr	r2, [r7, #8]
 800b1ba:	0011      	movs	r1, r2
 800b1bc:	0018      	movs	r0, r3
 800b1be:	f000 f9df 	bl	800b580 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	699a      	ldr	r2, [r3, #24]
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	2180      	movs	r1, #128	; 0x80
 800b1ce:	0109      	lsls	r1, r1, #4
 800b1d0:	430a      	orrs	r2, r1
 800b1d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	699a      	ldr	r2, [r3, #24]
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	492f      	ldr	r1, [pc, #188]	; (800b29c <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800b1e0:	400a      	ands	r2, r1
 800b1e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	6999      	ldr	r1, [r3, #24]
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	68db      	ldr	r3, [r3, #12]
 800b1ee:	021a      	lsls	r2, r3, #8
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	430a      	orrs	r2, r1
 800b1f6:	619a      	str	r2, [r3, #24]
      break;
 800b1f8:	e043      	b.n	800b282 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	68ba      	ldr	r2, [r7, #8]
 800b200:	0011      	movs	r1, r2
 800b202:	0018      	movs	r0, r3
 800b204:	f000 f9fe 	bl	800b604 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	69da      	ldr	r2, [r3, #28]
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	2108      	movs	r1, #8
 800b214:	430a      	orrs	r2, r1
 800b216:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	69da      	ldr	r2, [r3, #28]
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	2104      	movs	r1, #4
 800b224:	438a      	bics	r2, r1
 800b226:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	69d9      	ldr	r1, [r3, #28]
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	68da      	ldr	r2, [r3, #12]
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	430a      	orrs	r2, r1
 800b238:	61da      	str	r2, [r3, #28]
      break;
 800b23a:	e022      	b.n	800b282 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	68ba      	ldr	r2, [r7, #8]
 800b242:	0011      	movs	r1, r2
 800b244:	0018      	movs	r0, r3
 800b246:	f000 fa1d 	bl	800b684 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	69da      	ldr	r2, [r3, #28]
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	2180      	movs	r1, #128	; 0x80
 800b256:	0109      	lsls	r1, r1, #4
 800b258:	430a      	orrs	r2, r1
 800b25a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	69da      	ldr	r2, [r3, #28]
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	490d      	ldr	r1, [pc, #52]	; (800b29c <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800b268:	400a      	ands	r2, r1
 800b26a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	69d9      	ldr	r1, [r3, #28]
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	68db      	ldr	r3, [r3, #12]
 800b276:	021a      	lsls	r2, r3, #8
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	430a      	orrs	r2, r1
 800b27e:	61da      	str	r2, [r3, #28]
      break;
 800b280:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2239      	movs	r2, #57	; 0x39
 800b286:	2101      	movs	r1, #1
 800b288:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	2238      	movs	r2, #56	; 0x38
 800b28e:	2100      	movs	r1, #0
 800b290:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b292:	2300      	movs	r3, #0
}
 800b294:	0018      	movs	r0, r3
 800b296:	46bd      	mov	sp, r7
 800b298:	b004      	add	sp, #16
 800b29a:	bd80      	pop	{r7, pc}
 800b29c:	fffffbff 	.word	0xfffffbff

0800b2a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b084      	sub	sp, #16
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
 800b2a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	2238      	movs	r2, #56	; 0x38
 800b2ae:	5c9b      	ldrb	r3, [r3, r2]
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	d101      	bne.n	800b2b8 <HAL_TIM_ConfigClockSource+0x18>
 800b2b4:	2302      	movs	r3, #2
 800b2b6:	e0ab      	b.n	800b410 <HAL_TIM_ConfigClockSource+0x170>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2238      	movs	r2, #56	; 0x38
 800b2bc:	2101      	movs	r1, #1
 800b2be:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2239      	movs	r2, #57	; 0x39
 800b2c4:	2102      	movs	r1, #2
 800b2c6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	689b      	ldr	r3, [r3, #8]
 800b2ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	2277      	movs	r2, #119	; 0x77
 800b2d4:	4393      	bics	r3, r2
 800b2d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	4a4f      	ldr	r2, [pc, #316]	; (800b418 <HAL_TIM_ConfigClockSource+0x178>)
 800b2dc:	4013      	ands	r3, r2
 800b2de:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	68fa      	ldr	r2, [r7, #12]
 800b2e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	2b40      	cmp	r3, #64	; 0x40
 800b2ee:	d100      	bne.n	800b2f2 <HAL_TIM_ConfigClockSource+0x52>
 800b2f0:	e06b      	b.n	800b3ca <HAL_TIM_ConfigClockSource+0x12a>
 800b2f2:	d80e      	bhi.n	800b312 <HAL_TIM_ConfigClockSource+0x72>
 800b2f4:	2b10      	cmp	r3, #16
 800b2f6:	d100      	bne.n	800b2fa <HAL_TIM_ConfigClockSource+0x5a>
 800b2f8:	e077      	b.n	800b3ea <HAL_TIM_ConfigClockSource+0x14a>
 800b2fa:	d803      	bhi.n	800b304 <HAL_TIM_ConfigClockSource+0x64>
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d100      	bne.n	800b302 <HAL_TIM_ConfigClockSource+0x62>
 800b300:	e073      	b.n	800b3ea <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800b302:	e07c      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800b304:	2b20      	cmp	r3, #32
 800b306:	d100      	bne.n	800b30a <HAL_TIM_ConfigClockSource+0x6a>
 800b308:	e06f      	b.n	800b3ea <HAL_TIM_ConfigClockSource+0x14a>
 800b30a:	2b30      	cmp	r3, #48	; 0x30
 800b30c:	d100      	bne.n	800b310 <HAL_TIM_ConfigClockSource+0x70>
 800b30e:	e06c      	b.n	800b3ea <HAL_TIM_ConfigClockSource+0x14a>
      break;
 800b310:	e075      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800b312:	2b70      	cmp	r3, #112	; 0x70
 800b314:	d00e      	beq.n	800b334 <HAL_TIM_ConfigClockSource+0x94>
 800b316:	d804      	bhi.n	800b322 <HAL_TIM_ConfigClockSource+0x82>
 800b318:	2b50      	cmp	r3, #80	; 0x50
 800b31a:	d036      	beq.n	800b38a <HAL_TIM_ConfigClockSource+0xea>
 800b31c:	2b60      	cmp	r3, #96	; 0x60
 800b31e:	d044      	beq.n	800b3aa <HAL_TIM_ConfigClockSource+0x10a>
      break;
 800b320:	e06d      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800b322:	2280      	movs	r2, #128	; 0x80
 800b324:	0152      	lsls	r2, r2, #5
 800b326:	4293      	cmp	r3, r2
 800b328:	d068      	beq.n	800b3fc <HAL_TIM_ConfigClockSource+0x15c>
 800b32a:	2280      	movs	r2, #128	; 0x80
 800b32c:	0192      	lsls	r2, r2, #6
 800b32e:	4293      	cmp	r3, r2
 800b330:	d017      	beq.n	800b362 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800b332:	e064      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6818      	ldr	r0, [r3, #0]
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	6899      	ldr	r1, [r3, #8]
 800b33c:	683b      	ldr	r3, [r7, #0]
 800b33e:	685a      	ldr	r2, [r3, #4]
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	68db      	ldr	r3, [r3, #12]
 800b344:	f000 fa5e 	bl	800b804 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	689b      	ldr	r3, [r3, #8]
 800b34e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	2277      	movs	r2, #119	; 0x77
 800b354:	4313      	orrs	r3, r2
 800b356:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	68fa      	ldr	r2, [r7, #12]
 800b35e:	609a      	str	r2, [r3, #8]
      break;
 800b360:	e04d      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6818      	ldr	r0, [r3, #0]
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	6899      	ldr	r1, [r3, #8]
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	685a      	ldr	r2, [r3, #4]
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	68db      	ldr	r3, [r3, #12]
 800b372:	f000 fa47 	bl	800b804 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	689a      	ldr	r2, [r3, #8]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	2180      	movs	r1, #128	; 0x80
 800b382:	01c9      	lsls	r1, r1, #7
 800b384:	430a      	orrs	r2, r1
 800b386:	609a      	str	r2, [r3, #8]
      break;
 800b388:	e039      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6818      	ldr	r0, [r3, #0]
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	6859      	ldr	r1, [r3, #4]
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	68db      	ldr	r3, [r3, #12]
 800b396:	001a      	movs	r2, r3
 800b398:	f000 f9ba 	bl	800b710 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	2150      	movs	r1, #80	; 0x50
 800b3a2:	0018      	movs	r0, r3
 800b3a4:	f000 fa14 	bl	800b7d0 <TIM_ITRx_SetConfig>
      break;
 800b3a8:	e029      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6818      	ldr	r0, [r3, #0]
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	6859      	ldr	r1, [r3, #4]
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	68db      	ldr	r3, [r3, #12]
 800b3b6:	001a      	movs	r2, r3
 800b3b8:	f000 f9d8 	bl	800b76c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2160      	movs	r1, #96	; 0x60
 800b3c2:	0018      	movs	r0, r3
 800b3c4:	f000 fa04 	bl	800b7d0 <TIM_ITRx_SetConfig>
      break;
 800b3c8:	e019      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6818      	ldr	r0, [r3, #0]
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	6859      	ldr	r1, [r3, #4]
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	68db      	ldr	r3, [r3, #12]
 800b3d6:	001a      	movs	r2, r3
 800b3d8:	f000 f99a 	bl	800b710 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	2140      	movs	r1, #64	; 0x40
 800b3e2:	0018      	movs	r0, r3
 800b3e4:	f000 f9f4 	bl	800b7d0 <TIM_ITRx_SetConfig>
      break;
 800b3e8:	e009      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681a      	ldr	r2, [r3, #0]
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	0019      	movs	r1, r3
 800b3f4:	0010      	movs	r0, r2
 800b3f6:	f000 f9eb 	bl	800b7d0 <TIM_ITRx_SetConfig>
      break;
 800b3fa:	e000      	b.n	800b3fe <HAL_TIM_ConfigClockSource+0x15e>
      break;
 800b3fc:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2239      	movs	r2, #57	; 0x39
 800b402:	2101      	movs	r1, #1
 800b404:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2238      	movs	r2, #56	; 0x38
 800b40a:	2100      	movs	r1, #0
 800b40c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b40e:	2300      	movs	r3, #0
}
 800b410:	0018      	movs	r0, r3
 800b412:	46bd      	mov	sp, r7
 800b414:	b004      	add	sp, #16
 800b416:	bd80      	pop	{r7, pc}
 800b418:	ffff00ff 	.word	0xffff00ff

0800b41c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b082      	sub	sp, #8
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b424:	46c0      	nop			; (mov r8, r8)
 800b426:	46bd      	mov	sp, r7
 800b428:	b002      	add	sp, #8
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b082      	sub	sp, #8
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b434:	46c0      	nop			; (mov r8, r8)
 800b436:	46bd      	mov	sp, r7
 800b438:	b002      	add	sp, #8
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b082      	sub	sp, #8
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b444:	46c0      	nop			; (mov r8, r8)
 800b446:	46bd      	mov	sp, r7
 800b448:	b002      	add	sp, #8
 800b44a:	bd80      	pop	{r7, pc}

0800b44c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b084      	sub	sp, #16
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b45c:	687a      	ldr	r2, [r7, #4]
 800b45e:	2380      	movs	r3, #128	; 0x80
 800b460:	05db      	lsls	r3, r3, #23
 800b462:	429a      	cmp	r2, r3
 800b464:	d00b      	beq.n	800b47e <TIM_Base_SetConfig+0x32>
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	4a23      	ldr	r2, [pc, #140]	; (800b4f8 <TIM_Base_SetConfig+0xac>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d007      	beq.n	800b47e <TIM_Base_SetConfig+0x32>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	4a22      	ldr	r2, [pc, #136]	; (800b4fc <TIM_Base_SetConfig+0xb0>)
 800b472:	4293      	cmp	r3, r2
 800b474:	d003      	beq.n	800b47e <TIM_Base_SetConfig+0x32>
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	4a21      	ldr	r2, [pc, #132]	; (800b500 <TIM_Base_SetConfig+0xb4>)
 800b47a:	4293      	cmp	r3, r2
 800b47c:	d108      	bne.n	800b490 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2270      	movs	r2, #112	; 0x70
 800b482:	4393      	bics	r3, r2
 800b484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	68fa      	ldr	r2, [r7, #12]
 800b48c:	4313      	orrs	r3, r2
 800b48e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	2380      	movs	r3, #128	; 0x80
 800b494:	05db      	lsls	r3, r3, #23
 800b496:	429a      	cmp	r2, r3
 800b498:	d00b      	beq.n	800b4b2 <TIM_Base_SetConfig+0x66>
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	4a16      	ldr	r2, [pc, #88]	; (800b4f8 <TIM_Base_SetConfig+0xac>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d007      	beq.n	800b4b2 <TIM_Base_SetConfig+0x66>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	4a15      	ldr	r2, [pc, #84]	; (800b4fc <TIM_Base_SetConfig+0xb0>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d003      	beq.n	800b4b2 <TIM_Base_SetConfig+0x66>
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	4a14      	ldr	r2, [pc, #80]	; (800b500 <TIM_Base_SetConfig+0xb4>)
 800b4ae:	4293      	cmp	r3, r2
 800b4b0:	d108      	bne.n	800b4c4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	4a13      	ldr	r2, [pc, #76]	; (800b504 <TIM_Base_SetConfig+0xb8>)
 800b4b6:	4013      	ands	r3, r2
 800b4b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	68db      	ldr	r3, [r3, #12]
 800b4be:	68fa      	ldr	r2, [r7, #12]
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	2280      	movs	r2, #128	; 0x80
 800b4c8:	4393      	bics	r3, r2
 800b4ca:	001a      	movs	r2, r3
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	691b      	ldr	r3, [r3, #16]
 800b4d0:	4313      	orrs	r3, r2
 800b4d2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	68fa      	ldr	r2, [r7, #12]
 800b4d8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b4da:	683b      	ldr	r3, [r7, #0]
 800b4dc:	689a      	ldr	r2, [r3, #8]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	681a      	ldr	r2, [r3, #0]
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	615a      	str	r2, [r3, #20]
}
 800b4f0:	46c0      	nop			; (mov r8, r8)
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	b004      	add	sp, #16
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	40000400 	.word	0x40000400
 800b4fc:	40010800 	.word	0x40010800
 800b500:	40011400 	.word	0x40011400
 800b504:	fffffcff 	.word	0xfffffcff

0800b508 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b086      	sub	sp, #24
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
 800b510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6a1b      	ldr	r3, [r3, #32]
 800b516:	2201      	movs	r2, #1
 800b518:	4393      	bics	r3, r2
 800b51a:	001a      	movs	r2, r3
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6a1b      	ldr	r3, [r3, #32]
 800b524:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	685b      	ldr	r3, [r3, #4]
 800b52a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	699b      	ldr	r3, [r3, #24]
 800b530:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	2270      	movs	r2, #112	; 0x70
 800b536:	4393      	bics	r3, r2
 800b538:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	2203      	movs	r2, #3
 800b53e:	4393      	bics	r3, r2
 800b540:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	68fa      	ldr	r2, [r7, #12]
 800b548:	4313      	orrs	r3, r2
 800b54a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	2202      	movs	r2, #2
 800b550:	4393      	bics	r3, r2
 800b552:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	689b      	ldr	r3, [r3, #8]
 800b558:	697a      	ldr	r2, [r7, #20]
 800b55a:	4313      	orrs	r3, r2
 800b55c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	693a      	ldr	r2, [r7, #16]
 800b562:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	68fa      	ldr	r2, [r7, #12]
 800b568:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	685a      	ldr	r2, [r3, #4]
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	697a      	ldr	r2, [r7, #20]
 800b576:	621a      	str	r2, [r3, #32]
}
 800b578:	46c0      	nop			; (mov r8, r8)
 800b57a:	46bd      	mov	sp, r7
 800b57c:	b006      	add	sp, #24
 800b57e:	bd80      	pop	{r7, pc}

0800b580 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b086      	sub	sp, #24
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6a1b      	ldr	r3, [r3, #32]
 800b58e:	2210      	movs	r2, #16
 800b590:	4393      	bics	r3, r2
 800b592:	001a      	movs	r2, r3
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	6a1b      	ldr	r3, [r3, #32]
 800b59c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	685b      	ldr	r3, [r3, #4]
 800b5a2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	699b      	ldr	r3, [r3, #24]
 800b5a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	4a13      	ldr	r2, [pc, #76]	; (800b5fc <TIM_OC2_SetConfig+0x7c>)
 800b5ae:	4013      	ands	r3, r2
 800b5b0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	4a12      	ldr	r2, [pc, #72]	; (800b600 <TIM_OC2_SetConfig+0x80>)
 800b5b6:	4013      	ands	r3, r2
 800b5b8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	021b      	lsls	r3, r3, #8
 800b5c0:	68fa      	ldr	r2, [r7, #12]
 800b5c2:	4313      	orrs	r3, r2
 800b5c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	2220      	movs	r2, #32
 800b5ca:	4393      	bics	r3, r2
 800b5cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	689b      	ldr	r3, [r3, #8]
 800b5d2:	011b      	lsls	r3, r3, #4
 800b5d4:	697a      	ldr	r2, [r7, #20]
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	693a      	ldr	r2, [r7, #16]
 800b5de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	68fa      	ldr	r2, [r7, #12]
 800b5e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	685a      	ldr	r2, [r3, #4]
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	697a      	ldr	r2, [r7, #20]
 800b5f2:	621a      	str	r2, [r3, #32]
}
 800b5f4:	46c0      	nop			; (mov r8, r8)
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	b006      	add	sp, #24
 800b5fa:	bd80      	pop	{r7, pc}
 800b5fc:	ffff8fff 	.word	0xffff8fff
 800b600:	fffffcff 	.word	0xfffffcff

0800b604 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b086      	sub	sp, #24
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
 800b60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6a1b      	ldr	r3, [r3, #32]
 800b612:	4a1a      	ldr	r2, [pc, #104]	; (800b67c <TIM_OC3_SetConfig+0x78>)
 800b614:	401a      	ands	r2, r3
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6a1b      	ldr	r3, [r3, #32]
 800b61e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	685b      	ldr	r3, [r3, #4]
 800b624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	69db      	ldr	r3, [r3, #28]
 800b62a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	2270      	movs	r2, #112	; 0x70
 800b630:	4393      	bics	r3, r2
 800b632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	2203      	movs	r2, #3
 800b638:	4393      	bics	r3, r2
 800b63a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	68fa      	ldr	r2, [r7, #12]
 800b642:	4313      	orrs	r3, r2
 800b644:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b646:	697b      	ldr	r3, [r7, #20]
 800b648:	4a0d      	ldr	r2, [pc, #52]	; (800b680 <TIM_OC3_SetConfig+0x7c>)
 800b64a:	4013      	ands	r3, r2
 800b64c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	689b      	ldr	r3, [r3, #8]
 800b652:	021b      	lsls	r3, r3, #8
 800b654:	697a      	ldr	r2, [r7, #20]
 800b656:	4313      	orrs	r3, r2
 800b658:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	693a      	ldr	r2, [r7, #16]
 800b65e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	68fa      	ldr	r2, [r7, #12]
 800b664:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	685a      	ldr	r2, [r3, #4]
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	697a      	ldr	r2, [r7, #20]
 800b672:	621a      	str	r2, [r3, #32]
}
 800b674:	46c0      	nop			; (mov r8, r8)
 800b676:	46bd      	mov	sp, r7
 800b678:	b006      	add	sp, #24
 800b67a:	bd80      	pop	{r7, pc}
 800b67c:	fffffeff 	.word	0xfffffeff
 800b680:	fffffdff 	.word	0xfffffdff

0800b684 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b086      	sub	sp, #24
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
 800b68c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6a1b      	ldr	r3, [r3, #32]
 800b692:	4a1b      	ldr	r2, [pc, #108]	; (800b700 <TIM_OC4_SetConfig+0x7c>)
 800b694:	401a      	ands	r2, r3
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6a1b      	ldr	r3, [r3, #32]
 800b69e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	69db      	ldr	r3, [r3, #28]
 800b6aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	4a15      	ldr	r2, [pc, #84]	; (800b704 <TIM_OC4_SetConfig+0x80>)
 800b6b0:	4013      	ands	r3, r2
 800b6b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	4a14      	ldr	r2, [pc, #80]	; (800b708 <TIM_OC4_SetConfig+0x84>)
 800b6b8:	4013      	ands	r3, r2
 800b6ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	021b      	lsls	r3, r3, #8
 800b6c2:	68fa      	ldr	r2, [r7, #12]
 800b6c4:	4313      	orrs	r3, r2
 800b6c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	4a10      	ldr	r2, [pc, #64]	; (800b70c <TIM_OC4_SetConfig+0x88>)
 800b6cc:	4013      	ands	r3, r2
 800b6ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	031b      	lsls	r3, r3, #12
 800b6d6:	697a      	ldr	r2, [r7, #20]
 800b6d8:	4313      	orrs	r3, r2
 800b6da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	693a      	ldr	r2, [r7, #16]
 800b6e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	68fa      	ldr	r2, [r7, #12]
 800b6e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	685a      	ldr	r2, [r3, #4]
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	697a      	ldr	r2, [r7, #20]
 800b6f4:	621a      	str	r2, [r3, #32]
}
 800b6f6:	46c0      	nop			; (mov r8, r8)
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	b006      	add	sp, #24
 800b6fc:	bd80      	pop	{r7, pc}
 800b6fe:	46c0      	nop			; (mov r8, r8)
 800b700:	ffffefff 	.word	0xffffefff
 800b704:	ffff8fff 	.word	0xffff8fff
 800b708:	fffffcff 	.word	0xfffffcff
 800b70c:	ffffdfff 	.word	0xffffdfff

0800b710 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b086      	sub	sp, #24
 800b714:	af00      	add	r7, sp, #0
 800b716:	60f8      	str	r0, [r7, #12]
 800b718:	60b9      	str	r1, [r7, #8]
 800b71a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	6a1b      	ldr	r3, [r3, #32]
 800b720:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	6a1b      	ldr	r3, [r3, #32]
 800b726:	2201      	movs	r2, #1
 800b728:	4393      	bics	r3, r2
 800b72a:	001a      	movs	r2, r3
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	699b      	ldr	r3, [r3, #24]
 800b734:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b736:	693b      	ldr	r3, [r7, #16]
 800b738:	22f0      	movs	r2, #240	; 0xf0
 800b73a:	4393      	bics	r3, r2
 800b73c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	011b      	lsls	r3, r3, #4
 800b742:	693a      	ldr	r2, [r7, #16]
 800b744:	4313      	orrs	r3, r2
 800b746:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b748:	697b      	ldr	r3, [r7, #20]
 800b74a:	220a      	movs	r2, #10
 800b74c:	4393      	bics	r3, r2
 800b74e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b750:	697a      	ldr	r2, [r7, #20]
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	4313      	orrs	r3, r2
 800b756:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	693a      	ldr	r2, [r7, #16]
 800b75c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	697a      	ldr	r2, [r7, #20]
 800b762:	621a      	str	r2, [r3, #32]
}
 800b764:	46c0      	nop			; (mov r8, r8)
 800b766:	46bd      	mov	sp, r7
 800b768:	b006      	add	sp, #24
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b086      	sub	sp, #24
 800b770:	af00      	add	r7, sp, #0
 800b772:	60f8      	str	r0, [r7, #12]
 800b774:	60b9      	str	r1, [r7, #8]
 800b776:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	6a1b      	ldr	r3, [r3, #32]
 800b77c:	2210      	movs	r2, #16
 800b77e:	4393      	bics	r3, r2
 800b780:	001a      	movs	r2, r3
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	699b      	ldr	r3, [r3, #24]
 800b78a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	6a1b      	ldr	r3, [r3, #32]
 800b790:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	4a0d      	ldr	r2, [pc, #52]	; (800b7cc <TIM_TI2_ConfigInputStage+0x60>)
 800b796:	4013      	ands	r3, r2
 800b798:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	031b      	lsls	r3, r3, #12
 800b79e:	697a      	ldr	r2, [r7, #20]
 800b7a0:	4313      	orrs	r3, r2
 800b7a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	22a0      	movs	r2, #160	; 0xa0
 800b7a8:	4393      	bics	r3, r2
 800b7aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	011b      	lsls	r3, r3, #4
 800b7b0:	693a      	ldr	r2, [r7, #16]
 800b7b2:	4313      	orrs	r3, r2
 800b7b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	697a      	ldr	r2, [r7, #20]
 800b7ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	693a      	ldr	r2, [r7, #16]
 800b7c0:	621a      	str	r2, [r3, #32]
}
 800b7c2:	46c0      	nop			; (mov r8, r8)
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	b006      	add	sp, #24
 800b7c8:	bd80      	pop	{r7, pc}
 800b7ca:	46c0      	nop			; (mov r8, r8)
 800b7cc:	ffff0fff 	.word	0xffff0fff

0800b7d0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b084      	sub	sp, #16
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
 800b7d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	2270      	movs	r2, #112	; 0x70
 800b7e4:	4393      	bics	r3, r2
 800b7e6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b7e8:	683a      	ldr	r2, [r7, #0]
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	2207      	movs	r2, #7
 800b7f0:	4313      	orrs	r3, r2
 800b7f2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68fa      	ldr	r2, [r7, #12]
 800b7f8:	609a      	str	r2, [r3, #8]
}
 800b7fa:	46c0      	nop			; (mov r8, r8)
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	b004      	add	sp, #16
 800b800:	bd80      	pop	{r7, pc}
	...

0800b804 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b086      	sub	sp, #24
 800b808:	af00      	add	r7, sp, #0
 800b80a:	60f8      	str	r0, [r7, #12]
 800b80c:	60b9      	str	r1, [r7, #8]
 800b80e:	607a      	str	r2, [r7, #4]
 800b810:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	689b      	ldr	r3, [r3, #8]
 800b816:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b818:	697b      	ldr	r3, [r7, #20]
 800b81a:	4a09      	ldr	r2, [pc, #36]	; (800b840 <TIM_ETR_SetConfig+0x3c>)
 800b81c:	4013      	ands	r3, r2
 800b81e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	021a      	lsls	r2, r3, #8
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	431a      	orrs	r2, r3
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	4313      	orrs	r3, r2
 800b82c:	697a      	ldr	r2, [r7, #20]
 800b82e:	4313      	orrs	r3, r2
 800b830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	697a      	ldr	r2, [r7, #20]
 800b836:	609a      	str	r2, [r3, #8]
}
 800b838:	46c0      	nop			; (mov r8, r8)
 800b83a:	46bd      	mov	sp, r7
 800b83c:	b006      	add	sp, #24
 800b83e:	bd80      	pop	{r7, pc}
 800b840:	ffff00ff 	.word	0xffff00ff

0800b844 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b086      	sub	sp, #24
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60f8      	str	r0, [r7, #12]
 800b84c:	60b9      	str	r1, [r7, #8]
 800b84e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	221f      	movs	r2, #31
 800b854:	4013      	ands	r3, r2
 800b856:	2201      	movs	r2, #1
 800b858:	409a      	lsls	r2, r3
 800b85a:	0013      	movs	r3, r2
 800b85c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	6a1b      	ldr	r3, [r3, #32]
 800b862:	697a      	ldr	r2, [r7, #20]
 800b864:	43d2      	mvns	r2, r2
 800b866:	401a      	ands	r2, r3
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	6a1a      	ldr	r2, [r3, #32]
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	211f      	movs	r1, #31
 800b874:	400b      	ands	r3, r1
 800b876:	6879      	ldr	r1, [r7, #4]
 800b878:	4099      	lsls	r1, r3
 800b87a:	000b      	movs	r3, r1
 800b87c:	431a      	orrs	r2, r3
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	621a      	str	r2, [r3, #32]
}
 800b882:	46c0      	nop			; (mov r8, r8)
 800b884:	46bd      	mov	sp, r7
 800b886:	b006      	add	sp, #24
 800b888:	bd80      	pop	{r7, pc}

0800b88a <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b88a:	b580      	push	{r7, lr}
 800b88c:	b084      	sub	sp, #16
 800b88e:	af00      	add	r7, sp, #0
 800b890:	6078      	str	r0, [r7, #4]
 800b892:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2238      	movs	r2, #56	; 0x38
 800b898:	5c9b      	ldrb	r3, [r3, r2]
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	d101      	bne.n	800b8a2 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b89e:	2302      	movs	r3, #2
 800b8a0:	e032      	b.n	800b908 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2238      	movs	r2, #56	; 0x38
 800b8a6:	2101      	movs	r1, #1
 800b8a8:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2239      	movs	r2, #57	; 0x39
 800b8ae:	2102      	movs	r1, #2
 800b8b0:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	689b      	ldr	r3, [r3, #8]
 800b8c0:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	2270      	movs	r2, #112	; 0x70
 800b8c6:	4393      	bics	r3, r2
 800b8c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	68fa      	ldr	r2, [r7, #12]
 800b8d0:	4313      	orrs	r3, r2
 800b8d2:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800b8d4:	68bb      	ldr	r3, [r7, #8]
 800b8d6:	2280      	movs	r2, #128	; 0x80
 800b8d8:	4393      	bics	r3, r2
 800b8da:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	68ba      	ldr	r2, [r7, #8]
 800b8e2:	4313      	orrs	r3, r2
 800b8e4:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	68fa      	ldr	r2, [r7, #12]
 800b8ec:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	68ba      	ldr	r2, [r7, #8]
 800b8f4:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2239      	movs	r2, #57	; 0x39
 800b8fa:	2101      	movs	r1, #1
 800b8fc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2238      	movs	r2, #56	; 0x38
 800b902:	2100      	movs	r1, #0
 800b904:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b906:	2300      	movs	r3, #0
}
 800b908:	0018      	movs	r0, r3
 800b90a:	46bd      	mov	sp, r7
 800b90c:	b004      	add	sp, #16
 800b90e:	bd80      	pop	{r7, pc}

0800b910 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2238      	movs	r2, #56	; 0x38
 800b91e:	5c9b      	ldrb	r3, [r3, r2]
 800b920:	2b01      	cmp	r3, #1
 800b922:	d101      	bne.n	800b928 <HAL_TIMEx_RemapConfig+0x18>
 800b924:	2302      	movs	r3, #2
 800b926:	e00c      	b.n	800b942 <HAL_TIMEx_RemapConfig+0x32>
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2238      	movs	r2, #56	; 0x38
 800b92c:	2101      	movs	r1, #1
 800b92e:	5499      	strb	r1, [r3, r2]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	683a      	ldr	r2, [r7, #0]
 800b936:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2238      	movs	r2, #56	; 0x38
 800b93c:	2100      	movs	r1, #0
 800b93e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b940:	2300      	movs	r3, #0
}
 800b942:	0018      	movs	r0, r3
 800b944:	46bd      	mov	sp, r7
 800b946:	b002      	add	sp, #8
 800b948:	bd80      	pop	{r7, pc}
	...

0800b94c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b084      	sub	sp, #16
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b954:	4b09      	ldr	r3, [pc, #36]	; (800b97c <USB_DisableGlobalInt+0x30>)
 800b956:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2240      	movs	r2, #64	; 0x40
 800b95c:	5a9b      	ldrh	r3, [r3, r2]
 800b95e:	b29b      	uxth	r3, r3
 800b960:	68fa      	ldr	r2, [r7, #12]
 800b962:	b292      	uxth	r2, r2
 800b964:	43d2      	mvns	r2, r2
 800b966:	b292      	uxth	r2, r2
 800b968:	4013      	ands	r3, r2
 800b96a:	b299      	uxth	r1, r3
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2240      	movs	r2, #64	; 0x40
 800b970:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800b972:	2300      	movs	r3, #0
}
 800b974:	0018      	movs	r0, r3
 800b976:	46bd      	mov	sp, r7
 800b978:	b004      	add	sp, #16
 800b97a:	bd80      	pop	{r7, pc}
 800b97c:	0000bf80 	.word	0x0000bf80

0800b980 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b980:	b084      	sub	sp, #16
 800b982:	b590      	push	{r4, r7, lr}
 800b984:	46c6      	mov	lr, r8
 800b986:	b500      	push	{lr}
 800b988:	b082      	sub	sp, #8
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
 800b98e:	2004      	movs	r0, #4
 800b990:	2410      	movs	r4, #16
 800b992:	46a4      	mov	ip, r4
 800b994:	2408      	movs	r4, #8
 800b996:	46a0      	mov	r8, r4
 800b998:	44b8      	add	r8, r7
 800b99a:	44c4      	add	ip, r8
 800b99c:	4460      	add	r0, ip
 800b99e:	6001      	str	r1, [r0, #0]
 800b9a0:	6042      	str	r2, [r0, #4]
 800b9a2:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2240      	movs	r2, #64	; 0x40
 800b9a8:	2101      	movs	r1, #1
 800b9aa:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2240      	movs	r2, #64	; 0x40
 800b9b0:	2100      	movs	r1, #0
 800b9b2:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2244      	movs	r2, #68	; 0x44
 800b9b8:	2100      	movs	r1, #0
 800b9ba:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2250      	movs	r2, #80	; 0x50
 800b9c0:	2100      	movs	r1, #0
 800b9c2:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800b9c4:	2300      	movs	r3, #0
}
 800b9c6:	0018      	movs	r0, r3
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	b002      	add	sp, #8
 800b9cc:	bc04      	pop	{r2}
 800b9ce:	4690      	mov	r8, r2
 800b9d0:	bc90      	pop	{r4, r7}
 800b9d2:	bc08      	pop	{r3}
 800b9d4:	b004      	add	sp, #16
 800b9d6:	4718      	bx	r3

0800b9d8 <calloc>:
 800b9d8:	b510      	push	{r4, lr}
 800b9da:	4b03      	ldr	r3, [pc, #12]	; (800b9e8 <calloc+0x10>)
 800b9dc:	000a      	movs	r2, r1
 800b9de:	0001      	movs	r1, r0
 800b9e0:	6818      	ldr	r0, [r3, #0]
 800b9e2:	f000 f83e 	bl	800ba62 <_calloc_r>
 800b9e6:	bd10      	pop	{r4, pc}
 800b9e8:	20000074 	.word	0x20000074

0800b9ec <__errno>:
 800b9ec:	4b01      	ldr	r3, [pc, #4]	; (800b9f4 <__errno+0x8>)
 800b9ee:	6818      	ldr	r0, [r3, #0]
 800b9f0:	4770      	bx	lr
 800b9f2:	46c0      	nop			; (mov r8, r8)
 800b9f4:	20000074 	.word	0x20000074

0800b9f8 <__libc_init_array>:
 800b9f8:	b570      	push	{r4, r5, r6, lr}
 800b9fa:	2600      	movs	r6, #0
 800b9fc:	4d0c      	ldr	r5, [pc, #48]	; (800ba30 <__libc_init_array+0x38>)
 800b9fe:	4c0d      	ldr	r4, [pc, #52]	; (800ba34 <__libc_init_array+0x3c>)
 800ba00:	1b64      	subs	r4, r4, r5
 800ba02:	10a4      	asrs	r4, r4, #2
 800ba04:	42a6      	cmp	r6, r4
 800ba06:	d109      	bne.n	800ba1c <__libc_init_array+0x24>
 800ba08:	2600      	movs	r6, #0
 800ba0a:	f000 fc37 	bl	800c27c <_init>
 800ba0e:	4d0a      	ldr	r5, [pc, #40]	; (800ba38 <__libc_init_array+0x40>)
 800ba10:	4c0a      	ldr	r4, [pc, #40]	; (800ba3c <__libc_init_array+0x44>)
 800ba12:	1b64      	subs	r4, r4, r5
 800ba14:	10a4      	asrs	r4, r4, #2
 800ba16:	42a6      	cmp	r6, r4
 800ba18:	d105      	bne.n	800ba26 <__libc_init_array+0x2e>
 800ba1a:	bd70      	pop	{r4, r5, r6, pc}
 800ba1c:	00b3      	lsls	r3, r6, #2
 800ba1e:	58eb      	ldr	r3, [r5, r3]
 800ba20:	4798      	blx	r3
 800ba22:	3601      	adds	r6, #1
 800ba24:	e7ee      	b.n	800ba04 <__libc_init_array+0xc>
 800ba26:	00b3      	lsls	r3, r6, #2
 800ba28:	58eb      	ldr	r3, [r5, r3]
 800ba2a:	4798      	blx	r3
 800ba2c:	3601      	adds	r6, #1
 800ba2e:	e7f2      	b.n	800ba16 <__libc_init_array+0x1e>
 800ba30:	0800cef4 	.word	0x0800cef4
 800ba34:	0800cef4 	.word	0x0800cef4
 800ba38:	0800cef4 	.word	0x0800cef4
 800ba3c:	0800cef8 	.word	0x0800cef8

0800ba40 <memcpy>:
 800ba40:	2300      	movs	r3, #0
 800ba42:	b510      	push	{r4, lr}
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d100      	bne.n	800ba4a <memcpy+0xa>
 800ba48:	bd10      	pop	{r4, pc}
 800ba4a:	5ccc      	ldrb	r4, [r1, r3]
 800ba4c:	54c4      	strb	r4, [r0, r3]
 800ba4e:	3301      	adds	r3, #1
 800ba50:	e7f8      	b.n	800ba44 <memcpy+0x4>

0800ba52 <memset>:
 800ba52:	0003      	movs	r3, r0
 800ba54:	1812      	adds	r2, r2, r0
 800ba56:	4293      	cmp	r3, r2
 800ba58:	d100      	bne.n	800ba5c <memset+0xa>
 800ba5a:	4770      	bx	lr
 800ba5c:	7019      	strb	r1, [r3, #0]
 800ba5e:	3301      	adds	r3, #1
 800ba60:	e7f9      	b.n	800ba56 <memset+0x4>

0800ba62 <_calloc_r>:
 800ba62:	434a      	muls	r2, r1
 800ba64:	b570      	push	{r4, r5, r6, lr}
 800ba66:	0011      	movs	r1, r2
 800ba68:	0014      	movs	r4, r2
 800ba6a:	f000 f809 	bl	800ba80 <_malloc_r>
 800ba6e:	1e05      	subs	r5, r0, #0
 800ba70:	d003      	beq.n	800ba7a <_calloc_r+0x18>
 800ba72:	0022      	movs	r2, r4
 800ba74:	2100      	movs	r1, #0
 800ba76:	f7ff ffec 	bl	800ba52 <memset>
 800ba7a:	0028      	movs	r0, r5
 800ba7c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ba80 <_malloc_r>:
 800ba80:	2303      	movs	r3, #3
 800ba82:	b570      	push	{r4, r5, r6, lr}
 800ba84:	1ccd      	adds	r5, r1, #3
 800ba86:	439d      	bics	r5, r3
 800ba88:	3508      	adds	r5, #8
 800ba8a:	0006      	movs	r6, r0
 800ba8c:	2d0c      	cmp	r5, #12
 800ba8e:	d21e      	bcs.n	800bace <_malloc_r+0x4e>
 800ba90:	250c      	movs	r5, #12
 800ba92:	42a9      	cmp	r1, r5
 800ba94:	d81d      	bhi.n	800bad2 <_malloc_r+0x52>
 800ba96:	0030      	movs	r0, r6
 800ba98:	f000 f882 	bl	800bba0 <__malloc_lock>
 800ba9c:	4a25      	ldr	r2, [pc, #148]	; (800bb34 <_malloc_r+0xb4>)
 800ba9e:	6814      	ldr	r4, [r2, #0]
 800baa0:	0021      	movs	r1, r4
 800baa2:	2900      	cmp	r1, #0
 800baa4:	d119      	bne.n	800bada <_malloc_r+0x5a>
 800baa6:	4c24      	ldr	r4, [pc, #144]	; (800bb38 <_malloc_r+0xb8>)
 800baa8:	6823      	ldr	r3, [r4, #0]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d103      	bne.n	800bab6 <_malloc_r+0x36>
 800baae:	0030      	movs	r0, r6
 800bab0:	f000 f844 	bl	800bb3c <_sbrk_r>
 800bab4:	6020      	str	r0, [r4, #0]
 800bab6:	0029      	movs	r1, r5
 800bab8:	0030      	movs	r0, r6
 800baba:	f000 f83f 	bl	800bb3c <_sbrk_r>
 800babe:	1c43      	adds	r3, r0, #1
 800bac0:	d12b      	bne.n	800bb1a <_malloc_r+0x9a>
 800bac2:	230c      	movs	r3, #12
 800bac4:	0030      	movs	r0, r6
 800bac6:	6033      	str	r3, [r6, #0]
 800bac8:	f000 f86b 	bl	800bba2 <__malloc_unlock>
 800bacc:	e003      	b.n	800bad6 <_malloc_r+0x56>
 800bace:	2d00      	cmp	r5, #0
 800bad0:	dadf      	bge.n	800ba92 <_malloc_r+0x12>
 800bad2:	230c      	movs	r3, #12
 800bad4:	6033      	str	r3, [r6, #0]
 800bad6:	2000      	movs	r0, #0
 800bad8:	bd70      	pop	{r4, r5, r6, pc}
 800bada:	680b      	ldr	r3, [r1, #0]
 800badc:	1b5b      	subs	r3, r3, r5
 800bade:	d419      	bmi.n	800bb14 <_malloc_r+0x94>
 800bae0:	2b0b      	cmp	r3, #11
 800bae2:	d903      	bls.n	800baec <_malloc_r+0x6c>
 800bae4:	600b      	str	r3, [r1, #0]
 800bae6:	18cc      	adds	r4, r1, r3
 800bae8:	6025      	str	r5, [r4, #0]
 800baea:	e003      	b.n	800baf4 <_malloc_r+0x74>
 800baec:	684b      	ldr	r3, [r1, #4]
 800baee:	428c      	cmp	r4, r1
 800baf0:	d10d      	bne.n	800bb0e <_malloc_r+0x8e>
 800baf2:	6013      	str	r3, [r2, #0]
 800baf4:	0030      	movs	r0, r6
 800baf6:	f000 f854 	bl	800bba2 <__malloc_unlock>
 800bafa:	0020      	movs	r0, r4
 800bafc:	2207      	movs	r2, #7
 800bafe:	300b      	adds	r0, #11
 800bb00:	1d23      	adds	r3, r4, #4
 800bb02:	4390      	bics	r0, r2
 800bb04:	1ac3      	subs	r3, r0, r3
 800bb06:	d0e7      	beq.n	800bad8 <_malloc_r+0x58>
 800bb08:	425a      	negs	r2, r3
 800bb0a:	50e2      	str	r2, [r4, r3]
 800bb0c:	e7e4      	b.n	800bad8 <_malloc_r+0x58>
 800bb0e:	6063      	str	r3, [r4, #4]
 800bb10:	000c      	movs	r4, r1
 800bb12:	e7ef      	b.n	800baf4 <_malloc_r+0x74>
 800bb14:	000c      	movs	r4, r1
 800bb16:	6849      	ldr	r1, [r1, #4]
 800bb18:	e7c3      	b.n	800baa2 <_malloc_r+0x22>
 800bb1a:	2303      	movs	r3, #3
 800bb1c:	1cc4      	adds	r4, r0, #3
 800bb1e:	439c      	bics	r4, r3
 800bb20:	42a0      	cmp	r0, r4
 800bb22:	d0e1      	beq.n	800bae8 <_malloc_r+0x68>
 800bb24:	1a21      	subs	r1, r4, r0
 800bb26:	0030      	movs	r0, r6
 800bb28:	f000 f808 	bl	800bb3c <_sbrk_r>
 800bb2c:	1c43      	adds	r3, r0, #1
 800bb2e:	d1db      	bne.n	800bae8 <_malloc_r+0x68>
 800bb30:	e7c7      	b.n	800bac2 <_malloc_r+0x42>
 800bb32:	46c0      	nop			; (mov r8, r8)
 800bb34:	20000140 	.word	0x20000140
 800bb38:	20000144 	.word	0x20000144

0800bb3c <_sbrk_r>:
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	b570      	push	{r4, r5, r6, lr}
 800bb40:	4c06      	ldr	r4, [pc, #24]	; (800bb5c <_sbrk_r+0x20>)
 800bb42:	0005      	movs	r5, r0
 800bb44:	0008      	movs	r0, r1
 800bb46:	6023      	str	r3, [r4, #0]
 800bb48:	f7f8 ffa4 	bl	8004a94 <_sbrk>
 800bb4c:	1c43      	adds	r3, r0, #1
 800bb4e:	d103      	bne.n	800bb58 <_sbrk_r+0x1c>
 800bb50:	6823      	ldr	r3, [r4, #0]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d000      	beq.n	800bb58 <_sbrk_r+0x1c>
 800bb56:	602b      	str	r3, [r5, #0]
 800bb58:	bd70      	pop	{r4, r5, r6, pc}
 800bb5a:	46c0      	nop			; (mov r8, r8)
 800bb5c:	20000a94 	.word	0x20000a94

0800bb60 <siprintf>:
 800bb60:	b40e      	push	{r1, r2, r3}
 800bb62:	b500      	push	{lr}
 800bb64:	490b      	ldr	r1, [pc, #44]	; (800bb94 <siprintf+0x34>)
 800bb66:	b09c      	sub	sp, #112	; 0x70
 800bb68:	ab1d      	add	r3, sp, #116	; 0x74
 800bb6a:	9002      	str	r0, [sp, #8]
 800bb6c:	9006      	str	r0, [sp, #24]
 800bb6e:	9107      	str	r1, [sp, #28]
 800bb70:	9104      	str	r1, [sp, #16]
 800bb72:	4809      	ldr	r0, [pc, #36]	; (800bb98 <siprintf+0x38>)
 800bb74:	4909      	ldr	r1, [pc, #36]	; (800bb9c <siprintf+0x3c>)
 800bb76:	cb04      	ldmia	r3!, {r2}
 800bb78:	9105      	str	r1, [sp, #20]
 800bb7a:	6800      	ldr	r0, [r0, #0]
 800bb7c:	a902      	add	r1, sp, #8
 800bb7e:	9301      	str	r3, [sp, #4]
 800bb80:	f000 f872 	bl	800bc68 <_svfiprintf_r>
 800bb84:	2300      	movs	r3, #0
 800bb86:	9a02      	ldr	r2, [sp, #8]
 800bb88:	7013      	strb	r3, [r2, #0]
 800bb8a:	b01c      	add	sp, #112	; 0x70
 800bb8c:	bc08      	pop	{r3}
 800bb8e:	b003      	add	sp, #12
 800bb90:	4718      	bx	r3
 800bb92:	46c0      	nop			; (mov r8, r8)
 800bb94:	7fffffff 	.word	0x7fffffff
 800bb98:	20000074 	.word	0x20000074
 800bb9c:	ffff0208 	.word	0xffff0208

0800bba0 <__malloc_lock>:
 800bba0:	4770      	bx	lr

0800bba2 <__malloc_unlock>:
 800bba2:	4770      	bx	lr

0800bba4 <__ssputs_r>:
 800bba4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bba6:	688e      	ldr	r6, [r1, #8]
 800bba8:	b085      	sub	sp, #20
 800bbaa:	0007      	movs	r7, r0
 800bbac:	000c      	movs	r4, r1
 800bbae:	9203      	str	r2, [sp, #12]
 800bbb0:	9301      	str	r3, [sp, #4]
 800bbb2:	429e      	cmp	r6, r3
 800bbb4:	d83c      	bhi.n	800bc30 <__ssputs_r+0x8c>
 800bbb6:	2390      	movs	r3, #144	; 0x90
 800bbb8:	898a      	ldrh	r2, [r1, #12]
 800bbba:	00db      	lsls	r3, r3, #3
 800bbbc:	421a      	tst	r2, r3
 800bbbe:	d034      	beq.n	800bc2a <__ssputs_r+0x86>
 800bbc0:	2503      	movs	r5, #3
 800bbc2:	6909      	ldr	r1, [r1, #16]
 800bbc4:	6823      	ldr	r3, [r4, #0]
 800bbc6:	1a5b      	subs	r3, r3, r1
 800bbc8:	9302      	str	r3, [sp, #8]
 800bbca:	6963      	ldr	r3, [r4, #20]
 800bbcc:	9802      	ldr	r0, [sp, #8]
 800bbce:	435d      	muls	r5, r3
 800bbd0:	0feb      	lsrs	r3, r5, #31
 800bbd2:	195d      	adds	r5, r3, r5
 800bbd4:	9b01      	ldr	r3, [sp, #4]
 800bbd6:	106d      	asrs	r5, r5, #1
 800bbd8:	3301      	adds	r3, #1
 800bbda:	181b      	adds	r3, r3, r0
 800bbdc:	42ab      	cmp	r3, r5
 800bbde:	d900      	bls.n	800bbe2 <__ssputs_r+0x3e>
 800bbe0:	001d      	movs	r5, r3
 800bbe2:	0553      	lsls	r3, r2, #21
 800bbe4:	d532      	bpl.n	800bc4c <__ssputs_r+0xa8>
 800bbe6:	0029      	movs	r1, r5
 800bbe8:	0038      	movs	r0, r7
 800bbea:	f7ff ff49 	bl	800ba80 <_malloc_r>
 800bbee:	1e06      	subs	r6, r0, #0
 800bbf0:	d109      	bne.n	800bc06 <__ssputs_r+0x62>
 800bbf2:	230c      	movs	r3, #12
 800bbf4:	603b      	str	r3, [r7, #0]
 800bbf6:	2340      	movs	r3, #64	; 0x40
 800bbf8:	2001      	movs	r0, #1
 800bbfa:	89a2      	ldrh	r2, [r4, #12]
 800bbfc:	4240      	negs	r0, r0
 800bbfe:	4313      	orrs	r3, r2
 800bc00:	81a3      	strh	r3, [r4, #12]
 800bc02:	b005      	add	sp, #20
 800bc04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc06:	9a02      	ldr	r2, [sp, #8]
 800bc08:	6921      	ldr	r1, [r4, #16]
 800bc0a:	f7ff ff19 	bl	800ba40 <memcpy>
 800bc0e:	89a3      	ldrh	r3, [r4, #12]
 800bc10:	4a14      	ldr	r2, [pc, #80]	; (800bc64 <__ssputs_r+0xc0>)
 800bc12:	401a      	ands	r2, r3
 800bc14:	2380      	movs	r3, #128	; 0x80
 800bc16:	4313      	orrs	r3, r2
 800bc18:	81a3      	strh	r3, [r4, #12]
 800bc1a:	9b02      	ldr	r3, [sp, #8]
 800bc1c:	6126      	str	r6, [r4, #16]
 800bc1e:	18f6      	adds	r6, r6, r3
 800bc20:	6026      	str	r6, [r4, #0]
 800bc22:	6165      	str	r5, [r4, #20]
 800bc24:	9e01      	ldr	r6, [sp, #4]
 800bc26:	1aed      	subs	r5, r5, r3
 800bc28:	60a5      	str	r5, [r4, #8]
 800bc2a:	9b01      	ldr	r3, [sp, #4]
 800bc2c:	429e      	cmp	r6, r3
 800bc2e:	d900      	bls.n	800bc32 <__ssputs_r+0x8e>
 800bc30:	9e01      	ldr	r6, [sp, #4]
 800bc32:	0032      	movs	r2, r6
 800bc34:	9903      	ldr	r1, [sp, #12]
 800bc36:	6820      	ldr	r0, [r4, #0]
 800bc38:	f000 fa95 	bl	800c166 <memmove>
 800bc3c:	68a3      	ldr	r3, [r4, #8]
 800bc3e:	2000      	movs	r0, #0
 800bc40:	1b9b      	subs	r3, r3, r6
 800bc42:	60a3      	str	r3, [r4, #8]
 800bc44:	6823      	ldr	r3, [r4, #0]
 800bc46:	199e      	adds	r6, r3, r6
 800bc48:	6026      	str	r6, [r4, #0]
 800bc4a:	e7da      	b.n	800bc02 <__ssputs_r+0x5e>
 800bc4c:	002a      	movs	r2, r5
 800bc4e:	0038      	movs	r0, r7
 800bc50:	f000 fae6 	bl	800c220 <_realloc_r>
 800bc54:	1e06      	subs	r6, r0, #0
 800bc56:	d1e0      	bne.n	800bc1a <__ssputs_r+0x76>
 800bc58:	6921      	ldr	r1, [r4, #16]
 800bc5a:	0038      	movs	r0, r7
 800bc5c:	f000 fa96 	bl	800c18c <_free_r>
 800bc60:	e7c7      	b.n	800bbf2 <__ssputs_r+0x4e>
 800bc62:	46c0      	nop			; (mov r8, r8)
 800bc64:	fffffb7f 	.word	0xfffffb7f

0800bc68 <_svfiprintf_r>:
 800bc68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc6a:	b0a1      	sub	sp, #132	; 0x84
 800bc6c:	9003      	str	r0, [sp, #12]
 800bc6e:	001d      	movs	r5, r3
 800bc70:	898b      	ldrh	r3, [r1, #12]
 800bc72:	000f      	movs	r7, r1
 800bc74:	0016      	movs	r6, r2
 800bc76:	061b      	lsls	r3, r3, #24
 800bc78:	d511      	bpl.n	800bc9e <_svfiprintf_r+0x36>
 800bc7a:	690b      	ldr	r3, [r1, #16]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d10e      	bne.n	800bc9e <_svfiprintf_r+0x36>
 800bc80:	2140      	movs	r1, #64	; 0x40
 800bc82:	f7ff fefd 	bl	800ba80 <_malloc_r>
 800bc86:	6038      	str	r0, [r7, #0]
 800bc88:	6138      	str	r0, [r7, #16]
 800bc8a:	2800      	cmp	r0, #0
 800bc8c:	d105      	bne.n	800bc9a <_svfiprintf_r+0x32>
 800bc8e:	230c      	movs	r3, #12
 800bc90:	9a03      	ldr	r2, [sp, #12]
 800bc92:	3801      	subs	r0, #1
 800bc94:	6013      	str	r3, [r2, #0]
 800bc96:	b021      	add	sp, #132	; 0x84
 800bc98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc9a:	2340      	movs	r3, #64	; 0x40
 800bc9c:	617b      	str	r3, [r7, #20]
 800bc9e:	2300      	movs	r3, #0
 800bca0:	ac08      	add	r4, sp, #32
 800bca2:	6163      	str	r3, [r4, #20]
 800bca4:	3320      	adds	r3, #32
 800bca6:	7663      	strb	r3, [r4, #25]
 800bca8:	3310      	adds	r3, #16
 800bcaa:	76a3      	strb	r3, [r4, #26]
 800bcac:	9507      	str	r5, [sp, #28]
 800bcae:	0035      	movs	r5, r6
 800bcb0:	782b      	ldrb	r3, [r5, #0]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d001      	beq.n	800bcba <_svfiprintf_r+0x52>
 800bcb6:	2b25      	cmp	r3, #37	; 0x25
 800bcb8:	d146      	bne.n	800bd48 <_svfiprintf_r+0xe0>
 800bcba:	1bab      	subs	r3, r5, r6
 800bcbc:	9305      	str	r3, [sp, #20]
 800bcbe:	d00c      	beq.n	800bcda <_svfiprintf_r+0x72>
 800bcc0:	0032      	movs	r2, r6
 800bcc2:	0039      	movs	r1, r7
 800bcc4:	9803      	ldr	r0, [sp, #12]
 800bcc6:	f7ff ff6d 	bl	800bba4 <__ssputs_r>
 800bcca:	1c43      	adds	r3, r0, #1
 800bccc:	d100      	bne.n	800bcd0 <_svfiprintf_r+0x68>
 800bcce:	e0ae      	b.n	800be2e <_svfiprintf_r+0x1c6>
 800bcd0:	6962      	ldr	r2, [r4, #20]
 800bcd2:	9b05      	ldr	r3, [sp, #20]
 800bcd4:	4694      	mov	ip, r2
 800bcd6:	4463      	add	r3, ip
 800bcd8:	6163      	str	r3, [r4, #20]
 800bcda:	782b      	ldrb	r3, [r5, #0]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d100      	bne.n	800bce2 <_svfiprintf_r+0x7a>
 800bce0:	e0a5      	b.n	800be2e <_svfiprintf_r+0x1c6>
 800bce2:	2201      	movs	r2, #1
 800bce4:	2300      	movs	r3, #0
 800bce6:	4252      	negs	r2, r2
 800bce8:	6062      	str	r2, [r4, #4]
 800bcea:	a904      	add	r1, sp, #16
 800bcec:	3254      	adds	r2, #84	; 0x54
 800bcee:	1852      	adds	r2, r2, r1
 800bcf0:	1c6e      	adds	r6, r5, #1
 800bcf2:	6023      	str	r3, [r4, #0]
 800bcf4:	60e3      	str	r3, [r4, #12]
 800bcf6:	60a3      	str	r3, [r4, #8]
 800bcf8:	7013      	strb	r3, [r2, #0]
 800bcfa:	65a3      	str	r3, [r4, #88]	; 0x58
 800bcfc:	7831      	ldrb	r1, [r6, #0]
 800bcfe:	2205      	movs	r2, #5
 800bd00:	4853      	ldr	r0, [pc, #332]	; (800be50 <_svfiprintf_r+0x1e8>)
 800bd02:	f000 fa25 	bl	800c150 <memchr>
 800bd06:	1c75      	adds	r5, r6, #1
 800bd08:	2800      	cmp	r0, #0
 800bd0a:	d11f      	bne.n	800bd4c <_svfiprintf_r+0xe4>
 800bd0c:	6822      	ldr	r2, [r4, #0]
 800bd0e:	06d3      	lsls	r3, r2, #27
 800bd10:	d504      	bpl.n	800bd1c <_svfiprintf_r+0xb4>
 800bd12:	2353      	movs	r3, #83	; 0x53
 800bd14:	a904      	add	r1, sp, #16
 800bd16:	185b      	adds	r3, r3, r1
 800bd18:	2120      	movs	r1, #32
 800bd1a:	7019      	strb	r1, [r3, #0]
 800bd1c:	0713      	lsls	r3, r2, #28
 800bd1e:	d504      	bpl.n	800bd2a <_svfiprintf_r+0xc2>
 800bd20:	2353      	movs	r3, #83	; 0x53
 800bd22:	a904      	add	r1, sp, #16
 800bd24:	185b      	adds	r3, r3, r1
 800bd26:	212b      	movs	r1, #43	; 0x2b
 800bd28:	7019      	strb	r1, [r3, #0]
 800bd2a:	7833      	ldrb	r3, [r6, #0]
 800bd2c:	2b2a      	cmp	r3, #42	; 0x2a
 800bd2e:	d016      	beq.n	800bd5e <_svfiprintf_r+0xf6>
 800bd30:	0035      	movs	r5, r6
 800bd32:	2100      	movs	r1, #0
 800bd34:	200a      	movs	r0, #10
 800bd36:	68e3      	ldr	r3, [r4, #12]
 800bd38:	782a      	ldrb	r2, [r5, #0]
 800bd3a:	1c6e      	adds	r6, r5, #1
 800bd3c:	3a30      	subs	r2, #48	; 0x30
 800bd3e:	2a09      	cmp	r2, #9
 800bd40:	d94e      	bls.n	800bde0 <_svfiprintf_r+0x178>
 800bd42:	2900      	cmp	r1, #0
 800bd44:	d018      	beq.n	800bd78 <_svfiprintf_r+0x110>
 800bd46:	e010      	b.n	800bd6a <_svfiprintf_r+0x102>
 800bd48:	3501      	adds	r5, #1
 800bd4a:	e7b1      	b.n	800bcb0 <_svfiprintf_r+0x48>
 800bd4c:	4b40      	ldr	r3, [pc, #256]	; (800be50 <_svfiprintf_r+0x1e8>)
 800bd4e:	6822      	ldr	r2, [r4, #0]
 800bd50:	1ac0      	subs	r0, r0, r3
 800bd52:	2301      	movs	r3, #1
 800bd54:	4083      	lsls	r3, r0
 800bd56:	4313      	orrs	r3, r2
 800bd58:	6023      	str	r3, [r4, #0]
 800bd5a:	002e      	movs	r6, r5
 800bd5c:	e7ce      	b.n	800bcfc <_svfiprintf_r+0x94>
 800bd5e:	9b07      	ldr	r3, [sp, #28]
 800bd60:	1d19      	adds	r1, r3, #4
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	9107      	str	r1, [sp, #28]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	db01      	blt.n	800bd6e <_svfiprintf_r+0x106>
 800bd6a:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd6c:	e004      	b.n	800bd78 <_svfiprintf_r+0x110>
 800bd6e:	425b      	negs	r3, r3
 800bd70:	60e3      	str	r3, [r4, #12]
 800bd72:	2302      	movs	r3, #2
 800bd74:	4313      	orrs	r3, r2
 800bd76:	6023      	str	r3, [r4, #0]
 800bd78:	782b      	ldrb	r3, [r5, #0]
 800bd7a:	2b2e      	cmp	r3, #46	; 0x2e
 800bd7c:	d10a      	bne.n	800bd94 <_svfiprintf_r+0x12c>
 800bd7e:	786b      	ldrb	r3, [r5, #1]
 800bd80:	2b2a      	cmp	r3, #42	; 0x2a
 800bd82:	d135      	bne.n	800bdf0 <_svfiprintf_r+0x188>
 800bd84:	9b07      	ldr	r3, [sp, #28]
 800bd86:	3502      	adds	r5, #2
 800bd88:	1d1a      	adds	r2, r3, #4
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	9207      	str	r2, [sp, #28]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	db2b      	blt.n	800bdea <_svfiprintf_r+0x182>
 800bd92:	9309      	str	r3, [sp, #36]	; 0x24
 800bd94:	4e2f      	ldr	r6, [pc, #188]	; (800be54 <_svfiprintf_r+0x1ec>)
 800bd96:	7829      	ldrb	r1, [r5, #0]
 800bd98:	2203      	movs	r2, #3
 800bd9a:	0030      	movs	r0, r6
 800bd9c:	f000 f9d8 	bl	800c150 <memchr>
 800bda0:	2800      	cmp	r0, #0
 800bda2:	d006      	beq.n	800bdb2 <_svfiprintf_r+0x14a>
 800bda4:	2340      	movs	r3, #64	; 0x40
 800bda6:	1b80      	subs	r0, r0, r6
 800bda8:	4083      	lsls	r3, r0
 800bdaa:	6822      	ldr	r2, [r4, #0]
 800bdac:	3501      	adds	r5, #1
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	6023      	str	r3, [r4, #0]
 800bdb2:	7829      	ldrb	r1, [r5, #0]
 800bdb4:	2206      	movs	r2, #6
 800bdb6:	4828      	ldr	r0, [pc, #160]	; (800be58 <_svfiprintf_r+0x1f0>)
 800bdb8:	1c6e      	adds	r6, r5, #1
 800bdba:	7621      	strb	r1, [r4, #24]
 800bdbc:	f000 f9c8 	bl	800c150 <memchr>
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	d03c      	beq.n	800be3e <_svfiprintf_r+0x1d6>
 800bdc4:	4b25      	ldr	r3, [pc, #148]	; (800be5c <_svfiprintf_r+0x1f4>)
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d125      	bne.n	800be16 <_svfiprintf_r+0x1ae>
 800bdca:	2207      	movs	r2, #7
 800bdcc:	9b07      	ldr	r3, [sp, #28]
 800bdce:	3307      	adds	r3, #7
 800bdd0:	4393      	bics	r3, r2
 800bdd2:	3308      	adds	r3, #8
 800bdd4:	9307      	str	r3, [sp, #28]
 800bdd6:	6963      	ldr	r3, [r4, #20]
 800bdd8:	9a04      	ldr	r2, [sp, #16]
 800bdda:	189b      	adds	r3, r3, r2
 800bddc:	6163      	str	r3, [r4, #20]
 800bdde:	e766      	b.n	800bcae <_svfiprintf_r+0x46>
 800bde0:	4343      	muls	r3, r0
 800bde2:	2101      	movs	r1, #1
 800bde4:	189b      	adds	r3, r3, r2
 800bde6:	0035      	movs	r5, r6
 800bde8:	e7a6      	b.n	800bd38 <_svfiprintf_r+0xd0>
 800bdea:	2301      	movs	r3, #1
 800bdec:	425b      	negs	r3, r3
 800bdee:	e7d0      	b.n	800bd92 <_svfiprintf_r+0x12a>
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	200a      	movs	r0, #10
 800bdf4:	001a      	movs	r2, r3
 800bdf6:	3501      	adds	r5, #1
 800bdf8:	6063      	str	r3, [r4, #4]
 800bdfa:	7829      	ldrb	r1, [r5, #0]
 800bdfc:	1c6e      	adds	r6, r5, #1
 800bdfe:	3930      	subs	r1, #48	; 0x30
 800be00:	2909      	cmp	r1, #9
 800be02:	d903      	bls.n	800be0c <_svfiprintf_r+0x1a4>
 800be04:	2b00      	cmp	r3, #0
 800be06:	d0c5      	beq.n	800bd94 <_svfiprintf_r+0x12c>
 800be08:	9209      	str	r2, [sp, #36]	; 0x24
 800be0a:	e7c3      	b.n	800bd94 <_svfiprintf_r+0x12c>
 800be0c:	4342      	muls	r2, r0
 800be0e:	2301      	movs	r3, #1
 800be10:	1852      	adds	r2, r2, r1
 800be12:	0035      	movs	r5, r6
 800be14:	e7f1      	b.n	800bdfa <_svfiprintf_r+0x192>
 800be16:	ab07      	add	r3, sp, #28
 800be18:	9300      	str	r3, [sp, #0]
 800be1a:	003a      	movs	r2, r7
 800be1c:	4b10      	ldr	r3, [pc, #64]	; (800be60 <_svfiprintf_r+0x1f8>)
 800be1e:	0021      	movs	r1, r4
 800be20:	9803      	ldr	r0, [sp, #12]
 800be22:	e000      	b.n	800be26 <_svfiprintf_r+0x1be>
 800be24:	bf00      	nop
 800be26:	9004      	str	r0, [sp, #16]
 800be28:	9b04      	ldr	r3, [sp, #16]
 800be2a:	3301      	adds	r3, #1
 800be2c:	d1d3      	bne.n	800bdd6 <_svfiprintf_r+0x16e>
 800be2e:	89bb      	ldrh	r3, [r7, #12]
 800be30:	980d      	ldr	r0, [sp, #52]	; 0x34
 800be32:	065b      	lsls	r3, r3, #25
 800be34:	d400      	bmi.n	800be38 <_svfiprintf_r+0x1d0>
 800be36:	e72e      	b.n	800bc96 <_svfiprintf_r+0x2e>
 800be38:	2001      	movs	r0, #1
 800be3a:	4240      	negs	r0, r0
 800be3c:	e72b      	b.n	800bc96 <_svfiprintf_r+0x2e>
 800be3e:	ab07      	add	r3, sp, #28
 800be40:	9300      	str	r3, [sp, #0]
 800be42:	003a      	movs	r2, r7
 800be44:	4b06      	ldr	r3, [pc, #24]	; (800be60 <_svfiprintf_r+0x1f8>)
 800be46:	0021      	movs	r1, r4
 800be48:	9803      	ldr	r0, [sp, #12]
 800be4a:	f000 f879 	bl	800bf40 <_printf_i>
 800be4e:	e7ea      	b.n	800be26 <_svfiprintf_r+0x1be>
 800be50:	0800cec0 	.word	0x0800cec0
 800be54:	0800cec6 	.word	0x0800cec6
 800be58:	0800ceca 	.word	0x0800ceca
 800be5c:	00000000 	.word	0x00000000
 800be60:	0800bba5 	.word	0x0800bba5

0800be64 <_printf_common>:
 800be64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be66:	0015      	movs	r5, r2
 800be68:	9301      	str	r3, [sp, #4]
 800be6a:	688a      	ldr	r2, [r1, #8]
 800be6c:	690b      	ldr	r3, [r1, #16]
 800be6e:	9000      	str	r0, [sp, #0]
 800be70:	000c      	movs	r4, r1
 800be72:	4293      	cmp	r3, r2
 800be74:	da00      	bge.n	800be78 <_printf_common+0x14>
 800be76:	0013      	movs	r3, r2
 800be78:	0022      	movs	r2, r4
 800be7a:	602b      	str	r3, [r5, #0]
 800be7c:	3243      	adds	r2, #67	; 0x43
 800be7e:	7812      	ldrb	r2, [r2, #0]
 800be80:	2a00      	cmp	r2, #0
 800be82:	d001      	beq.n	800be88 <_printf_common+0x24>
 800be84:	3301      	adds	r3, #1
 800be86:	602b      	str	r3, [r5, #0]
 800be88:	6823      	ldr	r3, [r4, #0]
 800be8a:	069b      	lsls	r3, r3, #26
 800be8c:	d502      	bpl.n	800be94 <_printf_common+0x30>
 800be8e:	682b      	ldr	r3, [r5, #0]
 800be90:	3302      	adds	r3, #2
 800be92:	602b      	str	r3, [r5, #0]
 800be94:	2706      	movs	r7, #6
 800be96:	6823      	ldr	r3, [r4, #0]
 800be98:	401f      	ands	r7, r3
 800be9a:	d027      	beq.n	800beec <_printf_common+0x88>
 800be9c:	0023      	movs	r3, r4
 800be9e:	3343      	adds	r3, #67	; 0x43
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	1e5a      	subs	r2, r3, #1
 800bea4:	4193      	sbcs	r3, r2
 800bea6:	6822      	ldr	r2, [r4, #0]
 800bea8:	0692      	lsls	r2, r2, #26
 800beaa:	d430      	bmi.n	800bf0e <_printf_common+0xaa>
 800beac:	0022      	movs	r2, r4
 800beae:	9901      	ldr	r1, [sp, #4]
 800beb0:	3243      	adds	r2, #67	; 0x43
 800beb2:	9800      	ldr	r0, [sp, #0]
 800beb4:	9e08      	ldr	r6, [sp, #32]
 800beb6:	47b0      	blx	r6
 800beb8:	1c43      	adds	r3, r0, #1
 800beba:	d025      	beq.n	800bf08 <_printf_common+0xa4>
 800bebc:	2306      	movs	r3, #6
 800bebe:	6820      	ldr	r0, [r4, #0]
 800bec0:	682a      	ldr	r2, [r5, #0]
 800bec2:	68e1      	ldr	r1, [r4, #12]
 800bec4:	4003      	ands	r3, r0
 800bec6:	2500      	movs	r5, #0
 800bec8:	2b04      	cmp	r3, #4
 800beca:	d103      	bne.n	800bed4 <_printf_common+0x70>
 800becc:	1a8d      	subs	r5, r1, r2
 800bece:	43eb      	mvns	r3, r5
 800bed0:	17db      	asrs	r3, r3, #31
 800bed2:	401d      	ands	r5, r3
 800bed4:	68a3      	ldr	r3, [r4, #8]
 800bed6:	6922      	ldr	r2, [r4, #16]
 800bed8:	4293      	cmp	r3, r2
 800beda:	dd01      	ble.n	800bee0 <_printf_common+0x7c>
 800bedc:	1a9b      	subs	r3, r3, r2
 800bede:	18ed      	adds	r5, r5, r3
 800bee0:	2700      	movs	r7, #0
 800bee2:	42bd      	cmp	r5, r7
 800bee4:	d120      	bne.n	800bf28 <_printf_common+0xc4>
 800bee6:	2000      	movs	r0, #0
 800bee8:	e010      	b.n	800bf0c <_printf_common+0xa8>
 800beea:	3701      	adds	r7, #1
 800beec:	68e3      	ldr	r3, [r4, #12]
 800beee:	682a      	ldr	r2, [r5, #0]
 800bef0:	1a9b      	subs	r3, r3, r2
 800bef2:	42bb      	cmp	r3, r7
 800bef4:	ddd2      	ble.n	800be9c <_printf_common+0x38>
 800bef6:	0022      	movs	r2, r4
 800bef8:	2301      	movs	r3, #1
 800befa:	3219      	adds	r2, #25
 800befc:	9901      	ldr	r1, [sp, #4]
 800befe:	9800      	ldr	r0, [sp, #0]
 800bf00:	9e08      	ldr	r6, [sp, #32]
 800bf02:	47b0      	blx	r6
 800bf04:	1c43      	adds	r3, r0, #1
 800bf06:	d1f0      	bne.n	800beea <_printf_common+0x86>
 800bf08:	2001      	movs	r0, #1
 800bf0a:	4240      	negs	r0, r0
 800bf0c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bf0e:	2030      	movs	r0, #48	; 0x30
 800bf10:	18e1      	adds	r1, r4, r3
 800bf12:	3143      	adds	r1, #67	; 0x43
 800bf14:	7008      	strb	r0, [r1, #0]
 800bf16:	0021      	movs	r1, r4
 800bf18:	1c5a      	adds	r2, r3, #1
 800bf1a:	3145      	adds	r1, #69	; 0x45
 800bf1c:	7809      	ldrb	r1, [r1, #0]
 800bf1e:	18a2      	adds	r2, r4, r2
 800bf20:	3243      	adds	r2, #67	; 0x43
 800bf22:	3302      	adds	r3, #2
 800bf24:	7011      	strb	r1, [r2, #0]
 800bf26:	e7c1      	b.n	800beac <_printf_common+0x48>
 800bf28:	0022      	movs	r2, r4
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	321a      	adds	r2, #26
 800bf2e:	9901      	ldr	r1, [sp, #4]
 800bf30:	9800      	ldr	r0, [sp, #0]
 800bf32:	9e08      	ldr	r6, [sp, #32]
 800bf34:	47b0      	blx	r6
 800bf36:	1c43      	adds	r3, r0, #1
 800bf38:	d0e6      	beq.n	800bf08 <_printf_common+0xa4>
 800bf3a:	3701      	adds	r7, #1
 800bf3c:	e7d1      	b.n	800bee2 <_printf_common+0x7e>
	...

0800bf40 <_printf_i>:
 800bf40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf42:	b089      	sub	sp, #36	; 0x24
 800bf44:	9204      	str	r2, [sp, #16]
 800bf46:	000a      	movs	r2, r1
 800bf48:	3243      	adds	r2, #67	; 0x43
 800bf4a:	9305      	str	r3, [sp, #20]
 800bf4c:	9003      	str	r0, [sp, #12]
 800bf4e:	9202      	str	r2, [sp, #8]
 800bf50:	7e0a      	ldrb	r2, [r1, #24]
 800bf52:	000c      	movs	r4, r1
 800bf54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf56:	2a6e      	cmp	r2, #110	; 0x6e
 800bf58:	d100      	bne.n	800bf5c <_printf_i+0x1c>
 800bf5a:	e086      	b.n	800c06a <_printf_i+0x12a>
 800bf5c:	d81f      	bhi.n	800bf9e <_printf_i+0x5e>
 800bf5e:	2a63      	cmp	r2, #99	; 0x63
 800bf60:	d033      	beq.n	800bfca <_printf_i+0x8a>
 800bf62:	d808      	bhi.n	800bf76 <_printf_i+0x36>
 800bf64:	2a00      	cmp	r2, #0
 800bf66:	d100      	bne.n	800bf6a <_printf_i+0x2a>
 800bf68:	e08c      	b.n	800c084 <_printf_i+0x144>
 800bf6a:	2a58      	cmp	r2, #88	; 0x58
 800bf6c:	d04d      	beq.n	800c00a <_printf_i+0xca>
 800bf6e:	0025      	movs	r5, r4
 800bf70:	3542      	adds	r5, #66	; 0x42
 800bf72:	702a      	strb	r2, [r5, #0]
 800bf74:	e030      	b.n	800bfd8 <_printf_i+0x98>
 800bf76:	2a64      	cmp	r2, #100	; 0x64
 800bf78:	d001      	beq.n	800bf7e <_printf_i+0x3e>
 800bf7a:	2a69      	cmp	r2, #105	; 0x69
 800bf7c:	d1f7      	bne.n	800bf6e <_printf_i+0x2e>
 800bf7e:	6819      	ldr	r1, [r3, #0]
 800bf80:	6825      	ldr	r5, [r4, #0]
 800bf82:	1d0a      	adds	r2, r1, #4
 800bf84:	0628      	lsls	r0, r5, #24
 800bf86:	d529      	bpl.n	800bfdc <_printf_i+0x9c>
 800bf88:	6808      	ldr	r0, [r1, #0]
 800bf8a:	601a      	str	r2, [r3, #0]
 800bf8c:	2800      	cmp	r0, #0
 800bf8e:	da03      	bge.n	800bf98 <_printf_i+0x58>
 800bf90:	232d      	movs	r3, #45	; 0x2d
 800bf92:	9a02      	ldr	r2, [sp, #8]
 800bf94:	4240      	negs	r0, r0
 800bf96:	7013      	strb	r3, [r2, #0]
 800bf98:	4e6b      	ldr	r6, [pc, #428]	; (800c148 <_printf_i+0x208>)
 800bf9a:	270a      	movs	r7, #10
 800bf9c:	e04f      	b.n	800c03e <_printf_i+0xfe>
 800bf9e:	2a73      	cmp	r2, #115	; 0x73
 800bfa0:	d074      	beq.n	800c08c <_printf_i+0x14c>
 800bfa2:	d808      	bhi.n	800bfb6 <_printf_i+0x76>
 800bfa4:	2a6f      	cmp	r2, #111	; 0x6f
 800bfa6:	d01f      	beq.n	800bfe8 <_printf_i+0xa8>
 800bfa8:	2a70      	cmp	r2, #112	; 0x70
 800bfaa:	d1e0      	bne.n	800bf6e <_printf_i+0x2e>
 800bfac:	2220      	movs	r2, #32
 800bfae:	6809      	ldr	r1, [r1, #0]
 800bfb0:	430a      	orrs	r2, r1
 800bfb2:	6022      	str	r2, [r4, #0]
 800bfb4:	e003      	b.n	800bfbe <_printf_i+0x7e>
 800bfb6:	2a75      	cmp	r2, #117	; 0x75
 800bfb8:	d016      	beq.n	800bfe8 <_printf_i+0xa8>
 800bfba:	2a78      	cmp	r2, #120	; 0x78
 800bfbc:	d1d7      	bne.n	800bf6e <_printf_i+0x2e>
 800bfbe:	0022      	movs	r2, r4
 800bfc0:	2178      	movs	r1, #120	; 0x78
 800bfc2:	3245      	adds	r2, #69	; 0x45
 800bfc4:	7011      	strb	r1, [r2, #0]
 800bfc6:	4e61      	ldr	r6, [pc, #388]	; (800c14c <_printf_i+0x20c>)
 800bfc8:	e022      	b.n	800c010 <_printf_i+0xd0>
 800bfca:	0025      	movs	r5, r4
 800bfcc:	681a      	ldr	r2, [r3, #0]
 800bfce:	3542      	adds	r5, #66	; 0x42
 800bfd0:	1d11      	adds	r1, r2, #4
 800bfd2:	6019      	str	r1, [r3, #0]
 800bfd4:	6813      	ldr	r3, [r2, #0]
 800bfd6:	702b      	strb	r3, [r5, #0]
 800bfd8:	2301      	movs	r3, #1
 800bfda:	e065      	b.n	800c0a8 <_printf_i+0x168>
 800bfdc:	6808      	ldr	r0, [r1, #0]
 800bfde:	601a      	str	r2, [r3, #0]
 800bfe0:	0669      	lsls	r1, r5, #25
 800bfe2:	d5d3      	bpl.n	800bf8c <_printf_i+0x4c>
 800bfe4:	b200      	sxth	r0, r0
 800bfe6:	e7d1      	b.n	800bf8c <_printf_i+0x4c>
 800bfe8:	6819      	ldr	r1, [r3, #0]
 800bfea:	6825      	ldr	r5, [r4, #0]
 800bfec:	1d08      	adds	r0, r1, #4
 800bfee:	6018      	str	r0, [r3, #0]
 800bff0:	6808      	ldr	r0, [r1, #0]
 800bff2:	062e      	lsls	r6, r5, #24
 800bff4:	d505      	bpl.n	800c002 <_printf_i+0xc2>
 800bff6:	4e54      	ldr	r6, [pc, #336]	; (800c148 <_printf_i+0x208>)
 800bff8:	2708      	movs	r7, #8
 800bffa:	2a6f      	cmp	r2, #111	; 0x6f
 800bffc:	d01b      	beq.n	800c036 <_printf_i+0xf6>
 800bffe:	270a      	movs	r7, #10
 800c000:	e019      	b.n	800c036 <_printf_i+0xf6>
 800c002:	066d      	lsls	r5, r5, #25
 800c004:	d5f7      	bpl.n	800bff6 <_printf_i+0xb6>
 800c006:	b280      	uxth	r0, r0
 800c008:	e7f5      	b.n	800bff6 <_printf_i+0xb6>
 800c00a:	3145      	adds	r1, #69	; 0x45
 800c00c:	4e4e      	ldr	r6, [pc, #312]	; (800c148 <_printf_i+0x208>)
 800c00e:	700a      	strb	r2, [r1, #0]
 800c010:	6818      	ldr	r0, [r3, #0]
 800c012:	6822      	ldr	r2, [r4, #0]
 800c014:	1d01      	adds	r1, r0, #4
 800c016:	6800      	ldr	r0, [r0, #0]
 800c018:	6019      	str	r1, [r3, #0]
 800c01a:	0615      	lsls	r5, r2, #24
 800c01c:	d521      	bpl.n	800c062 <_printf_i+0x122>
 800c01e:	07d3      	lsls	r3, r2, #31
 800c020:	d502      	bpl.n	800c028 <_printf_i+0xe8>
 800c022:	2320      	movs	r3, #32
 800c024:	431a      	orrs	r2, r3
 800c026:	6022      	str	r2, [r4, #0]
 800c028:	2710      	movs	r7, #16
 800c02a:	2800      	cmp	r0, #0
 800c02c:	d103      	bne.n	800c036 <_printf_i+0xf6>
 800c02e:	2320      	movs	r3, #32
 800c030:	6822      	ldr	r2, [r4, #0]
 800c032:	439a      	bics	r2, r3
 800c034:	6022      	str	r2, [r4, #0]
 800c036:	0023      	movs	r3, r4
 800c038:	2200      	movs	r2, #0
 800c03a:	3343      	adds	r3, #67	; 0x43
 800c03c:	701a      	strb	r2, [r3, #0]
 800c03e:	6863      	ldr	r3, [r4, #4]
 800c040:	60a3      	str	r3, [r4, #8]
 800c042:	2b00      	cmp	r3, #0
 800c044:	db58      	blt.n	800c0f8 <_printf_i+0x1b8>
 800c046:	2204      	movs	r2, #4
 800c048:	6821      	ldr	r1, [r4, #0]
 800c04a:	4391      	bics	r1, r2
 800c04c:	6021      	str	r1, [r4, #0]
 800c04e:	2800      	cmp	r0, #0
 800c050:	d154      	bne.n	800c0fc <_printf_i+0x1bc>
 800c052:	9d02      	ldr	r5, [sp, #8]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d05a      	beq.n	800c10e <_printf_i+0x1ce>
 800c058:	0025      	movs	r5, r4
 800c05a:	7833      	ldrb	r3, [r6, #0]
 800c05c:	3542      	adds	r5, #66	; 0x42
 800c05e:	702b      	strb	r3, [r5, #0]
 800c060:	e055      	b.n	800c10e <_printf_i+0x1ce>
 800c062:	0655      	lsls	r5, r2, #25
 800c064:	d5db      	bpl.n	800c01e <_printf_i+0xde>
 800c066:	b280      	uxth	r0, r0
 800c068:	e7d9      	b.n	800c01e <_printf_i+0xde>
 800c06a:	681a      	ldr	r2, [r3, #0]
 800c06c:	680d      	ldr	r5, [r1, #0]
 800c06e:	1d10      	adds	r0, r2, #4
 800c070:	6949      	ldr	r1, [r1, #20]
 800c072:	6018      	str	r0, [r3, #0]
 800c074:	6813      	ldr	r3, [r2, #0]
 800c076:	062e      	lsls	r6, r5, #24
 800c078:	d501      	bpl.n	800c07e <_printf_i+0x13e>
 800c07a:	6019      	str	r1, [r3, #0]
 800c07c:	e002      	b.n	800c084 <_printf_i+0x144>
 800c07e:	066d      	lsls	r5, r5, #25
 800c080:	d5fb      	bpl.n	800c07a <_printf_i+0x13a>
 800c082:	8019      	strh	r1, [r3, #0]
 800c084:	2300      	movs	r3, #0
 800c086:	9d02      	ldr	r5, [sp, #8]
 800c088:	6123      	str	r3, [r4, #16]
 800c08a:	e04f      	b.n	800c12c <_printf_i+0x1ec>
 800c08c:	681a      	ldr	r2, [r3, #0]
 800c08e:	1d11      	adds	r1, r2, #4
 800c090:	6019      	str	r1, [r3, #0]
 800c092:	6815      	ldr	r5, [r2, #0]
 800c094:	2100      	movs	r1, #0
 800c096:	6862      	ldr	r2, [r4, #4]
 800c098:	0028      	movs	r0, r5
 800c09a:	f000 f859 	bl	800c150 <memchr>
 800c09e:	2800      	cmp	r0, #0
 800c0a0:	d001      	beq.n	800c0a6 <_printf_i+0x166>
 800c0a2:	1b40      	subs	r0, r0, r5
 800c0a4:	6060      	str	r0, [r4, #4]
 800c0a6:	6863      	ldr	r3, [r4, #4]
 800c0a8:	6123      	str	r3, [r4, #16]
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	9a02      	ldr	r2, [sp, #8]
 800c0ae:	7013      	strb	r3, [r2, #0]
 800c0b0:	e03c      	b.n	800c12c <_printf_i+0x1ec>
 800c0b2:	6923      	ldr	r3, [r4, #16]
 800c0b4:	002a      	movs	r2, r5
 800c0b6:	9904      	ldr	r1, [sp, #16]
 800c0b8:	9803      	ldr	r0, [sp, #12]
 800c0ba:	9d05      	ldr	r5, [sp, #20]
 800c0bc:	47a8      	blx	r5
 800c0be:	1c43      	adds	r3, r0, #1
 800c0c0:	d03e      	beq.n	800c140 <_printf_i+0x200>
 800c0c2:	6823      	ldr	r3, [r4, #0]
 800c0c4:	079b      	lsls	r3, r3, #30
 800c0c6:	d415      	bmi.n	800c0f4 <_printf_i+0x1b4>
 800c0c8:	9b07      	ldr	r3, [sp, #28]
 800c0ca:	68e0      	ldr	r0, [r4, #12]
 800c0cc:	4298      	cmp	r0, r3
 800c0ce:	da39      	bge.n	800c144 <_printf_i+0x204>
 800c0d0:	0018      	movs	r0, r3
 800c0d2:	e037      	b.n	800c144 <_printf_i+0x204>
 800c0d4:	0022      	movs	r2, r4
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	3219      	adds	r2, #25
 800c0da:	9904      	ldr	r1, [sp, #16]
 800c0dc:	9803      	ldr	r0, [sp, #12]
 800c0de:	9e05      	ldr	r6, [sp, #20]
 800c0e0:	47b0      	blx	r6
 800c0e2:	1c43      	adds	r3, r0, #1
 800c0e4:	d02c      	beq.n	800c140 <_printf_i+0x200>
 800c0e6:	3501      	adds	r5, #1
 800c0e8:	68e3      	ldr	r3, [r4, #12]
 800c0ea:	9a07      	ldr	r2, [sp, #28]
 800c0ec:	1a9b      	subs	r3, r3, r2
 800c0ee:	42ab      	cmp	r3, r5
 800c0f0:	dcf0      	bgt.n	800c0d4 <_printf_i+0x194>
 800c0f2:	e7e9      	b.n	800c0c8 <_printf_i+0x188>
 800c0f4:	2500      	movs	r5, #0
 800c0f6:	e7f7      	b.n	800c0e8 <_printf_i+0x1a8>
 800c0f8:	2800      	cmp	r0, #0
 800c0fa:	d0ad      	beq.n	800c058 <_printf_i+0x118>
 800c0fc:	9d02      	ldr	r5, [sp, #8]
 800c0fe:	0039      	movs	r1, r7
 800c100:	f7f4 f890 	bl	8000224 <__aeabi_uidivmod>
 800c104:	5c73      	ldrb	r3, [r6, r1]
 800c106:	3d01      	subs	r5, #1
 800c108:	702b      	strb	r3, [r5, #0]
 800c10a:	2800      	cmp	r0, #0
 800c10c:	d1f7      	bne.n	800c0fe <_printf_i+0x1be>
 800c10e:	2f08      	cmp	r7, #8
 800c110:	d109      	bne.n	800c126 <_printf_i+0x1e6>
 800c112:	6823      	ldr	r3, [r4, #0]
 800c114:	07db      	lsls	r3, r3, #31
 800c116:	d506      	bpl.n	800c126 <_printf_i+0x1e6>
 800c118:	6863      	ldr	r3, [r4, #4]
 800c11a:	6922      	ldr	r2, [r4, #16]
 800c11c:	4293      	cmp	r3, r2
 800c11e:	dc02      	bgt.n	800c126 <_printf_i+0x1e6>
 800c120:	2330      	movs	r3, #48	; 0x30
 800c122:	3d01      	subs	r5, #1
 800c124:	702b      	strb	r3, [r5, #0]
 800c126:	9b02      	ldr	r3, [sp, #8]
 800c128:	1b5b      	subs	r3, r3, r5
 800c12a:	6123      	str	r3, [r4, #16]
 800c12c:	9b05      	ldr	r3, [sp, #20]
 800c12e:	aa07      	add	r2, sp, #28
 800c130:	9300      	str	r3, [sp, #0]
 800c132:	0021      	movs	r1, r4
 800c134:	9b04      	ldr	r3, [sp, #16]
 800c136:	9803      	ldr	r0, [sp, #12]
 800c138:	f7ff fe94 	bl	800be64 <_printf_common>
 800c13c:	1c43      	adds	r3, r0, #1
 800c13e:	d1b8      	bne.n	800c0b2 <_printf_i+0x172>
 800c140:	2001      	movs	r0, #1
 800c142:	4240      	negs	r0, r0
 800c144:	b009      	add	sp, #36	; 0x24
 800c146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c148:	0800ced1 	.word	0x0800ced1
 800c14c:	0800cee2 	.word	0x0800cee2

0800c150 <memchr>:
 800c150:	b2c9      	uxtb	r1, r1
 800c152:	1882      	adds	r2, r0, r2
 800c154:	4290      	cmp	r0, r2
 800c156:	d101      	bne.n	800c15c <memchr+0xc>
 800c158:	2000      	movs	r0, #0
 800c15a:	4770      	bx	lr
 800c15c:	7803      	ldrb	r3, [r0, #0]
 800c15e:	428b      	cmp	r3, r1
 800c160:	d0fb      	beq.n	800c15a <memchr+0xa>
 800c162:	3001      	adds	r0, #1
 800c164:	e7f6      	b.n	800c154 <memchr+0x4>

0800c166 <memmove>:
 800c166:	b510      	push	{r4, lr}
 800c168:	4288      	cmp	r0, r1
 800c16a:	d902      	bls.n	800c172 <memmove+0xc>
 800c16c:	188b      	adds	r3, r1, r2
 800c16e:	4298      	cmp	r0, r3
 800c170:	d303      	bcc.n	800c17a <memmove+0x14>
 800c172:	2300      	movs	r3, #0
 800c174:	e007      	b.n	800c186 <memmove+0x20>
 800c176:	5c8b      	ldrb	r3, [r1, r2]
 800c178:	5483      	strb	r3, [r0, r2]
 800c17a:	3a01      	subs	r2, #1
 800c17c:	d2fb      	bcs.n	800c176 <memmove+0x10>
 800c17e:	bd10      	pop	{r4, pc}
 800c180:	5ccc      	ldrb	r4, [r1, r3]
 800c182:	54c4      	strb	r4, [r0, r3]
 800c184:	3301      	adds	r3, #1
 800c186:	429a      	cmp	r2, r3
 800c188:	d1fa      	bne.n	800c180 <memmove+0x1a>
 800c18a:	e7f8      	b.n	800c17e <memmove+0x18>

0800c18c <_free_r>:
 800c18c:	b570      	push	{r4, r5, r6, lr}
 800c18e:	0005      	movs	r5, r0
 800c190:	2900      	cmp	r1, #0
 800c192:	d010      	beq.n	800c1b6 <_free_r+0x2a>
 800c194:	1f0c      	subs	r4, r1, #4
 800c196:	6823      	ldr	r3, [r4, #0]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	da00      	bge.n	800c19e <_free_r+0x12>
 800c19c:	18e4      	adds	r4, r4, r3
 800c19e:	0028      	movs	r0, r5
 800c1a0:	f7ff fcfe 	bl	800bba0 <__malloc_lock>
 800c1a4:	4a1d      	ldr	r2, [pc, #116]	; (800c21c <_free_r+0x90>)
 800c1a6:	6813      	ldr	r3, [r2, #0]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d105      	bne.n	800c1b8 <_free_r+0x2c>
 800c1ac:	6063      	str	r3, [r4, #4]
 800c1ae:	6014      	str	r4, [r2, #0]
 800c1b0:	0028      	movs	r0, r5
 800c1b2:	f7ff fcf6 	bl	800bba2 <__malloc_unlock>
 800c1b6:	bd70      	pop	{r4, r5, r6, pc}
 800c1b8:	42a3      	cmp	r3, r4
 800c1ba:	d909      	bls.n	800c1d0 <_free_r+0x44>
 800c1bc:	6821      	ldr	r1, [r4, #0]
 800c1be:	1860      	adds	r0, r4, r1
 800c1c0:	4283      	cmp	r3, r0
 800c1c2:	d1f3      	bne.n	800c1ac <_free_r+0x20>
 800c1c4:	6818      	ldr	r0, [r3, #0]
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	1841      	adds	r1, r0, r1
 800c1ca:	6021      	str	r1, [r4, #0]
 800c1cc:	e7ee      	b.n	800c1ac <_free_r+0x20>
 800c1ce:	0013      	movs	r3, r2
 800c1d0:	685a      	ldr	r2, [r3, #4]
 800c1d2:	2a00      	cmp	r2, #0
 800c1d4:	d001      	beq.n	800c1da <_free_r+0x4e>
 800c1d6:	42a2      	cmp	r2, r4
 800c1d8:	d9f9      	bls.n	800c1ce <_free_r+0x42>
 800c1da:	6819      	ldr	r1, [r3, #0]
 800c1dc:	1858      	adds	r0, r3, r1
 800c1de:	42a0      	cmp	r0, r4
 800c1e0:	d10b      	bne.n	800c1fa <_free_r+0x6e>
 800c1e2:	6820      	ldr	r0, [r4, #0]
 800c1e4:	1809      	adds	r1, r1, r0
 800c1e6:	1858      	adds	r0, r3, r1
 800c1e8:	6019      	str	r1, [r3, #0]
 800c1ea:	4282      	cmp	r2, r0
 800c1ec:	d1e0      	bne.n	800c1b0 <_free_r+0x24>
 800c1ee:	6810      	ldr	r0, [r2, #0]
 800c1f0:	6852      	ldr	r2, [r2, #4]
 800c1f2:	1841      	adds	r1, r0, r1
 800c1f4:	6019      	str	r1, [r3, #0]
 800c1f6:	605a      	str	r2, [r3, #4]
 800c1f8:	e7da      	b.n	800c1b0 <_free_r+0x24>
 800c1fa:	42a0      	cmp	r0, r4
 800c1fc:	d902      	bls.n	800c204 <_free_r+0x78>
 800c1fe:	230c      	movs	r3, #12
 800c200:	602b      	str	r3, [r5, #0]
 800c202:	e7d5      	b.n	800c1b0 <_free_r+0x24>
 800c204:	6821      	ldr	r1, [r4, #0]
 800c206:	1860      	adds	r0, r4, r1
 800c208:	4282      	cmp	r2, r0
 800c20a:	d103      	bne.n	800c214 <_free_r+0x88>
 800c20c:	6810      	ldr	r0, [r2, #0]
 800c20e:	6852      	ldr	r2, [r2, #4]
 800c210:	1841      	adds	r1, r0, r1
 800c212:	6021      	str	r1, [r4, #0]
 800c214:	6062      	str	r2, [r4, #4]
 800c216:	605c      	str	r4, [r3, #4]
 800c218:	e7ca      	b.n	800c1b0 <_free_r+0x24>
 800c21a:	46c0      	nop			; (mov r8, r8)
 800c21c:	20000140 	.word	0x20000140

0800c220 <_realloc_r>:
 800c220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c222:	0007      	movs	r7, r0
 800c224:	000d      	movs	r5, r1
 800c226:	0016      	movs	r6, r2
 800c228:	2900      	cmp	r1, #0
 800c22a:	d105      	bne.n	800c238 <_realloc_r+0x18>
 800c22c:	0011      	movs	r1, r2
 800c22e:	f7ff fc27 	bl	800ba80 <_malloc_r>
 800c232:	0004      	movs	r4, r0
 800c234:	0020      	movs	r0, r4
 800c236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c238:	2a00      	cmp	r2, #0
 800c23a:	d103      	bne.n	800c244 <_realloc_r+0x24>
 800c23c:	f7ff ffa6 	bl	800c18c <_free_r>
 800c240:	0034      	movs	r4, r6
 800c242:	e7f7      	b.n	800c234 <_realloc_r+0x14>
 800c244:	f000 f812 	bl	800c26c <_malloc_usable_size_r>
 800c248:	002c      	movs	r4, r5
 800c24a:	42b0      	cmp	r0, r6
 800c24c:	d2f2      	bcs.n	800c234 <_realloc_r+0x14>
 800c24e:	0031      	movs	r1, r6
 800c250:	0038      	movs	r0, r7
 800c252:	f7ff fc15 	bl	800ba80 <_malloc_r>
 800c256:	1e04      	subs	r4, r0, #0
 800c258:	d0ec      	beq.n	800c234 <_realloc_r+0x14>
 800c25a:	0029      	movs	r1, r5
 800c25c:	0032      	movs	r2, r6
 800c25e:	f7ff fbef 	bl	800ba40 <memcpy>
 800c262:	0029      	movs	r1, r5
 800c264:	0038      	movs	r0, r7
 800c266:	f7ff ff91 	bl	800c18c <_free_r>
 800c26a:	e7e3      	b.n	800c234 <_realloc_r+0x14>

0800c26c <_malloc_usable_size_r>:
 800c26c:	1f0b      	subs	r3, r1, #4
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	1f18      	subs	r0, r3, #4
 800c272:	2b00      	cmp	r3, #0
 800c274:	da01      	bge.n	800c27a <_malloc_usable_size_r+0xe>
 800c276:	580b      	ldr	r3, [r1, r0]
 800c278:	18c0      	adds	r0, r0, r3
 800c27a:	4770      	bx	lr

0800c27c <_init>:
 800c27c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c27e:	46c0      	nop			; (mov r8, r8)
 800c280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c282:	bc08      	pop	{r3}
 800c284:	469e      	mov	lr, r3
 800c286:	4770      	bx	lr

0800c288 <_fini>:
 800c288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c28a:	46c0      	nop			; (mov r8, r8)
 800c28c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c28e:	bc08      	pop	{r3}
 800c290:	469e      	mov	lr, r3
 800c292:	4770      	bx	lr
