Afshin Abdollahi , Farzan Fallah , Massoud Pedram, A robust power gating structure and power mode transition strategy for MTCMOS design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.1, p.80-89, January 2007[doi>10.1109/TVLSI.2007.891093]
Kanak Agarwal , Kevin Nowka , Harmander Deogun , Dennis Sylvester, Power Gating with Multiple Sleep Modes, Proceedings of the 7th International Symposium on Quality Electronic Design, p.633-637, March 27-29, 2006[doi>10.1109/ISQED.2006.102]
Baniasadi, A. 9 Sept. 2005. Power-aware branch predictor update. IEE Proc. Compute. Digit. Tech. 152, 5, 585--595.
Branch Predictor Prediction: A Power-Aware Branch Predictor for High-Performance Processors, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.458, September 16-18, 2002
Swarup Bhunia , Nilanjan Banerjee , Qikai Chen , Hamid Mahmoodi , Kaushik Roy, A novel synthesis approach for active leakage power reduction using dynamic supply gating, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065705]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Andrea Calimera , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Design of a flexible reactivation cell for safe power-mode transition in power-gated circuits, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.9, p.1979-1993, September 2009[doi>10.1109/TCSI.2008.2010151]
Sung Woo Chung , Kevin Skadron, On-Demand Solution to Minimize I-Cache Leakage Energy with Maintaining Performance, IEEE Transactions on Computers, v.57 n.1, p.7-24, January 2008[doi>10.1109/TC.2007.70770]
Steven Dropsho , Volkan Kursun , David H. Albonesi , Sandhya Dwarkadas , Eby G. Friedman, Managing static leakage energy in microprocessor functional units, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Dave Ayers, Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.7, February 02-06, 2002
Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]
ITRS. International technology roadmap for semiconductor. http://public.itrs.net.
James Kao , Anantha Chandrakasan , Dimitri Antoniadis, Transistor sizing issues and tool for multi-threshold CMOS technology, Proceedings of the 34th annual Design Automation Conference, p.409-414, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266182]
Suhwan Kim , Stephen V. Kosonocky , Daniel R. Knebel, Understanding and minimizing ground bounce during mode transition of power gating structures, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871515]
Yongho Lee , Deog-Kyoon Jeong , Taewhan Kim, Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Fayez Mohamood , Michael B. Healy , Sung Kyu Lim , Hsien-Hsin S. Lee, A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 09-13, 2006[doi>10.1109/MICRO.2006.5]
Mondira Deb Pant , Pankaj Pant , D. Scott Wills , Vivek Tiwari, An architectural solution for the inductive noise problem due to clock-gating, Proceedings of the 1999 international symposium on Low power electronics and design, p.255-257, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313938]
Harmander Singh , Kanak Agarwal , Dennis Sylvester , Kevin J. Nowka, Enhanced leakage reduction techniques using intermediate strength power gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.11, p.1215-1224, November 2007[doi>10..1109/TVLSI.2007.904101]
Tarjan, D., Thoziyoor, S., and Jouppi, N. P. 2006. CACTI 4.0. Tech. rep. hpl-2006-86, HP Laboratories.
Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee, Compilation for compact power-gating controls, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.51-es, September 2007[doi>10.1145/1278349.1278364]
Yi-Ping You , Chingren Lee , Jenq Kuen Lee, Compilers for leakage power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.147-164, January 2006[doi>10.1145/1124713.1124723]
