Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\CS152B\Documents\m152b_fall2018\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "Lab3_new_xst.prj"
Verilog Include Directory          : {"C:\Users\CS152B\Documents\m152b_fall2018\pcores\" "C:\Digilent_Genesys_BSB_Support\lib\Digilent\pcores\" "C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc5vlx50tff1136-1
Output File Name                   : "../implementation/Lab3_new.ngc"

---- Source Options
Top Module Name                    : Lab3_new

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" in Library work.
Entity <Lab3_new> compiled.
Entity <Lab3_new> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Lab3_new> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Lab3_new> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'INTERRUPT_ACK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'MB_Halted' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'MB_Error' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'SLEEP' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'DBG_WAKEUP' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'LOCKSTEP_OUT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWADDR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWLEN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWBURST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWPROT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWQOS' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_AWVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_WDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_WSTRB' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_WLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_WVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_BREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARADDR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARLEN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARBURST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARPROT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARQOS' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_ARVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IP_RREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWADDR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWLEN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWBURST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWPROT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWQOS' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_AWVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_WDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_WSTRB' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_WLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_WVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_BREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARADDR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARLEN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARBURST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARPROT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARQOS' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_ARVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DP_RREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWADDR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWLEN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWBURST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWPROT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWQOS' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWUSER' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWDOMAIN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWSNOOP' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_AWBAR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_WDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_WSTRB' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_WLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_WVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_WUSER' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_BREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_WACK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARADDR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARLEN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARBURST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARPROT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARQOS' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARUSER' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARDOMAIN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARSNOOP' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ARBAR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_RREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_RACK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_ACREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_CRVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_CRRESP' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_CDVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_CDDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_IC_CDLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWADDR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWLEN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWBURST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWPROT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWQOS' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWUSER' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWDOMAIN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWSNOOP' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_AWBAR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_WDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_WSTRB' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_WLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_WVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_WUSER' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_BREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_WACK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARADDR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARLEN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARBURST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARPROT' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARQOS' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARUSER' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARDOMAIN' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARSNOOP' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ARBAR' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_RREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_RACK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_ACREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_CRVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_CRRESP' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_CDVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_CDDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M_AXI_DC_CDLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Instruction' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Valid_Instr' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_PC' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Reg_Write' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Reg_Addr' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_MSR_Reg' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_PID_Reg' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_New_Reg_Value' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Exception_Taken' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Exception_Kind' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Jump_Taken' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Delay_Slot' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Data_Address' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Data_Access' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Data_Read' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Data_Write' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Data_Write_Value' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Data_Byte_Enable' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_DCache_Req' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_DCache_Hit' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_DCache_Rdy' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_DCache_Read' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_ICache_Req' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_ICache_Hit' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_ICache_Rdy' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_OF_PipeRun' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_EX_PipeRun' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_MEM_PipeRun' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_MB_Halted' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'Trace_Jump_Hit' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL0_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL0_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL0_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL0_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL0_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL0_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL1_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL1_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL1_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL1_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL1_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL1_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL2_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL2_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL2_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL2_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL2_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL2_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL3_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL3_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL3_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL3_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL3_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL3_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL4_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL4_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL4_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL4_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL4_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL4_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL5_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL5_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL5_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL5_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL5_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL5_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL6_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL6_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL6_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL6_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL6_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL6_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL7_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL7_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL7_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL7_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL7_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL7_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL8_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL8_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL8_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL8_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL8_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL8_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL9_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL9_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL9_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL9_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL9_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL9_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL10_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL10_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL10_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL10_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL10_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL10_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL11_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL11_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL11_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL11_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL11_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL11_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL12_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL12_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL12_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL12_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL12_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL12_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL13_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL13_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL13_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL13_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL13_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL13_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL14_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL14_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL14_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL14_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL14_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL14_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL15_S_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL15_S_READ' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL15_M_CLK' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL15_M_WRITE' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL15_M_DATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'FSL15_M_CONTROL' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M0_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M0_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M0_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S0_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M1_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M1_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M1_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S1_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M2_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M2_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M2_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S2_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M3_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M3_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M3_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S3_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M4_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M4_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M4_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S4_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M5_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M5_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M5_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S5_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M6_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M6_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M6_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S6_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M7_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M7_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M7_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S7_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M8_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M8_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M8_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S8_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M9_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M9_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M9_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S9_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M10_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M10_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M10_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S10_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M11_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M11_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M11_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S11_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M12_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M12_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M12_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S12_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M13_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M13_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M13_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S13_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M14_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M14_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M14_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S14_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M15_AXIS_TLAST' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M15_AXIS_TDATA' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'M15_AXIS_TVALID' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 3954: Unconnected output port 'S15_AXIS_TREADY' of component 'Lab3_new_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_Rst' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'MPLB_Rst' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_dcrAck' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_dcrDBus' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SaddrAck' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SMRdErr' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SMWrErr' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SMBusy' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SrdBTerm' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SrdComp' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SrdDAck' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SrdDBus' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SrdWdAddr' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_Srearbitrate' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_Sssize' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_Swait' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SwrBTerm' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SwrComp' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'PLB_SwrDAck' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4598: Unconnected output port 'Bus_Error_Det' of component 'Lab3_new_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl1_DBus' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl1_Ready' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl1_Wait' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl1_UE' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl1_CE' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl2_DBus' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl2_Ready' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl2_Wait' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl2_UE' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl2_CE' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl3_DBus' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl3_Ready' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl3_Wait' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl3_UE' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Sl3_CE' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'Interrupt' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'UE' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'CE' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4757: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'Lab3_new_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl1_DBus' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl1_Ready' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl1_Wait' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl1_UE' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl1_CE' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl2_DBus' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl2_Ready' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl2_Wait' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl2_UE' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl2_CE' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl3_DBus' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl3_Ready' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl3_Wait' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl3_UE' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Sl3_CE' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'Interrupt' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'UE' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'CE' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 4876: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'Lab3_new_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5013: Unconnected output port 'IP2INTC_Irpt' of component 'Lab3_new_leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5013: Unconnected output port 'GPIO2_IO_O' of component 'Lab3_new_leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5013: Unconnected output port 'GPIO2_IO_T' of component 'Lab3_new_leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5066: Unconnected output port 'IP2INTC_Irpt' of component 'Lab3_new_push_buttons_7bit_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5066: Unconnected output port 'GPIO2_IO_O' of component 'Lab3_new_push_buttons_7bit_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5066: Unconnected output port 'GPIO2_IO_T' of component 'Lab3_new_push_buttons_7bit_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5119: Unconnected output port 'IP2INTC_Irpt' of component 'Lab3_new_dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5119: Unconnected output port 'GPIO2_IO_O' of component 'Lab3_new_dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5119: Unconnected output port 'GPIO2_IO_T' of component 'Lab3_new_dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH0_Access_Full' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH0_ReadData_Control' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH0_ReadData_Data' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH0_ReadData_Exists' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH1_Access_Full' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH1_ReadData_Control' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH1_ReadData_Data' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH1_ReadData_Exists' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH2_Access_Full' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH2_ReadData_Control' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH2_ReadData_Data' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH2_ReadData_Exists' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH3_Access_Full' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH3_ReadData_Control' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH3_ReadData_Data' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'MCH3_ReadData_Exists' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'Mem_QWEN' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'Mem_BEN' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'Mem_CE' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'Mem_ADV_LDN' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'Mem_LBON' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'Mem_CKEN' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5172: Unconnected output port 'Mem_RNW' of component 'Lab3_new_flash_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL0_B_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL0_B_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL0_B_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL0_B_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB0_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_Rx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_Tx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_RstOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_TX_D' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_TX_Rem' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_TX_SOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_TX_EOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_TX_SOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_TX_EOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM0_AddrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM0_RdFIFO_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM0_InitDone' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC0_Cmd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC0_Cmd_Idle' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC0_Wd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC0_Rd_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC0_Rd_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_cmd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_cmd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_wr_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_wr_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_wr_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_wr_underrun' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_wr_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_rd_data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_rd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_rd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_rd_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_rd_overflow' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB0_rd_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL1_B_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL1_B_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL1_B_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL1_B_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_Rx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_Tx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_RstOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_TX_D' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_TX_Rem' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_TX_SOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_TX_EOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_TX_SOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_TX_EOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM1_AddrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM1_RdFIFO_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM1_InitDone' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC1_Cmd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC1_Cmd_Idle' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC1_Wd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC1_Rd_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC1_Rd_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_cmd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_cmd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_wr_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_wr_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_wr_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_wr_underrun' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_wr_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_rd_data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_rd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_rd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_rd_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_rd_overflow' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB1_rd_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL2_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL2_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL2_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL2_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL2_B_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL2_B_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL2_B_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL2_B_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_Rx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_Tx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_RstOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_TX_D' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_TX_Rem' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_TX_SOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_TX_EOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_TX_SOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_TX_EOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM2_AddrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM2_RdFIFO_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM2_InitDone' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC2_Cmd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC2_Cmd_Idle' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC2_Wd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC2_Rd_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC2_Rd_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_cmd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_cmd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_wr_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_wr_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_wr_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_wr_underrun' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_wr_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_rd_data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_rd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_rd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_rd_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_rd_overflow' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB2_rd_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL3_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL3_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL3_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL3_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL3_B_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL3_B_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL3_B_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL3_B_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_Rx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_Tx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_RstOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_TX_D' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_TX_Rem' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_TX_SOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_TX_EOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_TX_SOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_TX_EOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM3_AddrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM3_RdFIFO_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM3_InitDone' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC3_Cmd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC3_Cmd_Idle' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC3_Wd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC3_Rd_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC3_Rd_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_cmd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_cmd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_wr_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_wr_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_wr_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_wr_underrun' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_wr_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_rd_data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_rd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_rd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_rd_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_rd_overflow' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB3_rd_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL4_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL4_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL4_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL4_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL4_B_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL4_B_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL4_B_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL4_B_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_Rx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_Tx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_RstOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_TX_D' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_TX_Rem' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_TX_SOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_TX_EOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_TX_SOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_TX_EOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM4_AddrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM4_RdFIFO_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM4_InitDone' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC4_Cmd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC4_Cmd_Idle' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC4_Wd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC4_Rd_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC4_Rd_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_cmd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_cmd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_wr_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_wr_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_wr_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_wr_underrun' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_wr_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_rd_data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_rd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_rd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_rd_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_rd_overflow' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB4_rd_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL5_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL5_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL5_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL5_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL5_B_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL5_B_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL5_B_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL5_B_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_Rx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_Tx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_RstOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_TX_D' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_TX_Rem' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_TX_SOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_TX_EOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_TX_SOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_TX_EOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM5_AddrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM5_RdFIFO_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM5_InitDone' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC5_Cmd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC5_Cmd_Idle' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC5_Wd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC5_Rd_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC5_Rd_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_cmd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_cmd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_wr_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_wr_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_wr_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_wr_underrun' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_wr_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_rd_data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_rd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_rd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_rd_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_rd_overflow' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB5_rd_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL6_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL6_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL6_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL6_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL6_B_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL6_B_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL6_B_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL6_B_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_Rx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_Tx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_RstOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_TX_D' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_TX_Rem' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_TX_SOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_TX_EOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_TX_SOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_TX_EOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM6_AddrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM6_RdFIFO_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM6_InitDone' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC6_Cmd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC6_Cmd_Idle' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC6_Wd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC6_Rd_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC6_Rd_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_cmd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_cmd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_wr_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_wr_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_wr_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_wr_underrun' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_wr_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_rd_data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_rd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_rd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_rd_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_rd_overflow' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB6_rd_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL7_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL7_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL7_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL7_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL7_B_M_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL7_B_S_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL7_B_S_Control' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'FSL7_B_S_Exists' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_Rx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_Tx_IntOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_RstOut' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_TX_D' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_TX_Rem' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_TX_SOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_TX_EOF' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_TX_SOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_TX_EOP' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM7_AddrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM7_RdFIFO_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PIM7_InitDone' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC7_Cmd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC7_Cmd_Idle' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC7_Wd_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC7_Rd_Data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC7_Rd_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_cmd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_cmd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_wr_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_wr_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_wr_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_wr_underrun' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_wr_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_rd_data' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_rd_full' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_rd_empty' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_rd_count' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_rd_overflow' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MCB7_rd_error' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_InitDone' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_ECC_Intr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_DCM_PSEN' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDRAM_Clk' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDRAM_CE' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDRAM_CS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDRAM_RAS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDRAM_CAS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDRAM_WE_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDRAM_BankAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDRAM_Addr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'SDRAM_DQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'SDRAM_DM' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_Clk' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_Clk_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_CE' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_CS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_RAS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_CAS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_WE_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_BankAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_Addr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'DDR_DQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_DM' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'DDR_DQS' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR_DQS_Div_O' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR2_DQS_Div_O' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_Clk' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_Clk_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_CE' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_CS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_ODT' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_RAS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_CAS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_WE_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_BankAddr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_Addr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'DDR3_DQ' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_DM' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'DDR3_Reset_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'DDR3_DQS' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'DDR3_DQS_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_addr' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_ba' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_ras_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_cas_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_we_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_cke' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_clk' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_clk_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'mcbx_dram_dq' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'mcbx_dram_dqs' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'mcbx_dram_dqs_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'mcbx_dram_udqs' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'mcbx_dram_udqs_n' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_udm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_ldm' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_odt' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected output port 'selfrefresh_mode' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'rzq' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 5266: Unconnected inout port 'zio' of component 'Lab3_new_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'baudoutN' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'ddis' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'dtrN' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'out1N' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'out2N' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'rtsN' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'rxrdyN' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'IP2INTC_Irpt' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'txrdyN' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7046: Unconnected output port 'xout' of component 'Lab3_new_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'baudoutN' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'ddis' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'dtrN' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'out1N' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'out2N' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'rtsN' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'rxrdyN' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'IP2INTC_Irpt' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'txrdyN' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7111: Unconnected output port 'xout' of component 'Lab3_new_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT4' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT5' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT6' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT7' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT8' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT9' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT10' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT11' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT12' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT13' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT14' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKOUT15' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'CLKFBOUT' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7176: Unconnected output port 'PSDONE' of component 'Lab3_new_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Interrupt' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'S_AXI_AWREADY' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'S_AXI_WREADY' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'S_AXI_BRESP' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'S_AXI_BVALID' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'S_AXI_ARREADY' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'S_AXI_RDATA' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'S_AXI_RRESP' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'S_AXI_RVALID' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_1' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_1' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_1' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_1' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_1' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_1' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_1' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_2' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_2' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_2' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_2' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_2' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_2' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_2' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_3' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_3' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_3' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_3' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_3' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_3' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_3' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_4' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_4' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_4' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_4' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_4' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_4' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_4' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_5' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_5' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_5' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_5' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_5' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_5' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_5' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_6' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_6' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_6' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_6' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_6' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_6' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_6' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_7' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_7' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_7' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_7' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_7' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_7' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_7' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_8' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_8' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_8' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_8' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_8' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_8' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_8' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_9' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_9' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_9' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_9' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_9' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_9' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_9' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_10' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_10' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_10' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_10' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_10' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_10' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_10' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_11' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_11' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_11' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_11' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_11' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_11' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_11' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_12' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_12' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_12' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_12' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_12' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_12' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_12' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_13' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_13' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_13' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_13' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_13' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_13' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_13' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_14' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_14' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_14' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_14' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_14' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_14' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_14' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_15' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_15' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_15' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_15' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_15' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_15' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_15' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_16' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_16' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_16' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_16' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_16' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_16' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_16' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_17' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_17' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_17' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_17' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_17' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_17' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_17' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_18' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_18' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_18' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_18' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_18' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_18' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_18' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_19' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_19' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_19' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_19' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_19' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_19' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_19' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_20' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_20' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_20' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_20' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_20' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_20' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_20' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_21' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_21' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_21' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_21' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_21' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_21' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_21' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_22' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_22' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_22' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_22' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_22' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_22' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_22' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_23' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_23' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_23' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_23' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_23' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_23' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_23' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_24' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_24' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_24' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_24' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_24' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_24' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_24' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_25' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_25' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_25' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_25' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_25' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_25' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_25' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_26' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_26' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_26' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_26' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_26' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_26' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_26' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_27' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_27' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_27' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_27' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_27' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_27' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_27' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_28' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_28' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_28' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_28' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_28' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_28' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_28' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_29' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_29' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_29' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_29' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_29' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_29' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_29' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_30' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_30' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_30' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_30' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_30' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_30' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_30' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Clk_31' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_TDI_31' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Reg_En_31' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Capture_31' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Shift_31' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Update_31' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Dbg_Rst_31' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'bscan_tdi' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'bscan_reset' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'bscan_shift' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'bscan_update' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'bscan_capture' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'bscan_sel1' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'bscan_drck1' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'bscan_ext_tdo' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Ext_JTAG_DRCK' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Ext_JTAG_RESET' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Ext_JTAG_SEL' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Ext_JTAG_SHIFT' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Ext_JTAG_UPDATE' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7205: Unconnected output port 'Ext_JTAG_TDI' of component 'Lab3_new_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7554: Unconnected output port 'RstcPPCresetcore_0' of component 'Lab3_new_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7554: Unconnected output port 'RstcPPCresetchip_0' of component 'Lab3_new_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7554: Unconnected output port 'RstcPPCresetsys_0' of component 'Lab3_new_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7554: Unconnected output port 'RstcPPCresetcore_1' of component 'Lab3_new_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7554: Unconnected output port 'RstcPPCresetchip_1' of component 'Lab3_new_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7554: Unconnected output port 'RstcPPCresetsys_1' of component 'Lab3_new_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7554: Unconnected output port 'Interconnect_aresetn' of component 'Lab3_new_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7554: Unconnected output port 'Peripheral_aresetn' of component 'Lab3_new_proc_sys_reset_0_wrapper'.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7580: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7588: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7596: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7604: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7612: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7620: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7628: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7636: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7644: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7652: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7660: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7668: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7676: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7684: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7692: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7700: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7708: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7716: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7724: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7732: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7740: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7748: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7756: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7764: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7772: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7780: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7788: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7796: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7804: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7812: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7820: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7828: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7836: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7844: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7852: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7860: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7868: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7876: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd" line 7884: Instantiating black box module <IOBUF>.
Entity <Lab3_new> analyzed. Unit <Lab3_new> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Lab3_new>.
    Related source file is "C:/Users/CS152B/Documents/m152b_fall2018/hdl/Lab3_new.vhd".
WARNING:Xst:646 - Signal <pgassign5<0:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign5<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Lab3_new> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/Lab3_new_microblaze_0_wrapper.ngc>.
Reading core <../implementation/Lab3_new_mb_plb_wrapper.ngc>.
Reading core <../implementation/Lab3_new_ilmb_wrapper.ngc>.
Reading core <../implementation/Lab3_new_dlmb_wrapper.ngc>.
Reading core <../implementation/Lab3_new_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/Lab3_new_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/Lab3_new_lmb_bram_wrapper.ngc>.
Reading core <../implementation/Lab3_new_leds_8bit_wrapper.ngc>.
Reading core <../implementation/Lab3_new_push_buttons_7bit_wrapper.ngc>.
Reading core <../implementation/Lab3_new_dip_switches_8bit_wrapper.ngc>.
Reading core <../implementation/Lab3_new_flash_wrapper.ngc>.
Reading core <../implementation/Lab3_new_ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/Lab3_new_rs232_uart_0_wrapper.ngc>.
Reading core <../implementation/Lab3_new_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/Lab3_new_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/Lab3_new_mdm_0_wrapper.ngc>.
Reading core <../implementation/Lab3_new_proc_sys_reset_0_wrapper.ngc>.
Loading core <Lab3_new_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <Lab3_new_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <Lab3_new_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <Lab3_new_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <Lab3_new_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <Lab3_new_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <Lab3_new_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <Lab3_new_leds_8bit_wrapper> for timing and area information for instance <LEDs_8Bit>.
Loading core <Lab3_new_push_buttons_7bit_wrapper> for timing and area information for instance <Push_Buttons_7Bit>.
Loading core <Lab3_new_dip_switches_8bit_wrapper> for timing and area information for instance <DIP_Switches_8Bit>.
Loading core <Lab3_new_flash_wrapper> for timing and area information for instance <FLASH>.
Loading core <Lab3_new_ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <Lab3_new_rs232_uart_0_wrapper> for timing and area information for instance <RS232_Uart_0>.
Loading core <Lab3_new_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <Lab3_new_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <Lab3_new_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <Lab3_new_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab3_new> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 9 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_7> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/Rst_topim_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 9 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_7> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/Rst_topim_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/Lab3_new.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 189

Cell Usage :
# BELS                             : 6742
#      BUF                         : 10
#      GND                         : 19
#      INV                         : 181
#      LUT1                        : 94
#      LUT2                        : 614
#      LUT3                        : 875
#      LUT4                        : 846
#      LUT5                        : 1224
#      LUT6                        : 1655
#      LUT6_2                      : 79
#      MULT_AND                    : 36
#      MUXCY                       : 260
#      MUXCY_L                     : 236
#      MUXF7                       : 254
#      OR2                         : 1
#      VCC                         : 14
#      XORCY                       : 344
# FlipFlops/Latches                : 7538
#      FD                          : 1318
#      FD_1                        : 11
#      FDC                         : 3
#      FDC_1                       : 5
#      FDCE                        : 32
#      FDCPE                       : 24
#      FDCPE_1                     : 8
#      FDDRRSE                     : 2
#      FDE                         : 849
#      FDE_1                       : 8
#      FDP                         : 13
#      FDR                         : 2181
#      FDR_1                       : 3
#      FDRE                        : 1719
#      FDRE_1                      : 1
#      FDRS                        : 109
#      FDRSE                       : 424
#      FDRSE_1                     : 136
#      FDS                         : 327
#      FDS_1                       : 2
#      FDSE                        : 153
#      IDDR_2CLK                   : 64
#      ODDR                        : 146
# RAMS                             : 122
#      RAM32M                      : 21
#      RAM32X1D                    : 68
#      RAMB16                      : 13
#      RAMB36_EXP                  : 20
# Shift Registers                  : 194
#      SRL16                       : 19
#      SRL16E                      : 66
#      SRLC16E                     : 92
#      SRLC32E                     : 17
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 179
#      IBUF                        : 4
#      IOBUF                       : 103
#      IOBUFDS                     : 8
#      OBUF                        : 62
#      OBUFDS                      : 2
# DSPs                             : 3
#      DSP48E                      : 3
# Others                           : 93
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 8
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            7506  out of  28800    26%  
 Number of Slice LUTs:                 5982  out of  28800    20%  
    Number used as Logic:              5568  out of  28800    19%  
    Number used as Memory:              414  out of   7680     5%  
       Number used as RAM:              220
       Number used as SRL:              194

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10623
   Number with an unused Flip Flop:    3117  out of  10623    29%  
   Number with an unused LUT:          4641  out of  10623    43%  
   Number of fully used LUT-FF pairs:  2865  out of  10623    26%  
   Number of unique control sets:       769

IO Utilization: 
 Number of IOs:                         189
 Number of bonded IOBs:                 189  out of    480    39%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of Block RAM/FIFO:               27  out of     60    45%  
    Number using Block RAM only:         27
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  
 Number of DSP48Es:                       3  out of     48     6%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                            | Clock buffer(FF name)                                                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                    | BUFG                                                                                                                          | 6290  |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                      | BUFG                                                                                                                          | 212   |
mdm_0/mdm_0/update1                                                                                                                                                                                                                     | BUFG                                                                                                                          | 43    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                    | BUFG                                                                                                                          | 316   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                                    | BUFG                                                                                                                          | 926   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                          | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                             | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)| 71    |
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                             | NONE(lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                         | 64    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                               | 23    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                          | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                   | 17    |
microblaze_0/M_AXI_IC_AWADDR<0>(microblaze_0/XST_GND:G)                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                | 16    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                           | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                            | 12    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                       | 2     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                       | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                     | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                            | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                       | 1     |
mdm_0/mdm_0/update1(mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:UPDATE)                                                                                                                                                                 | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)                                                                       | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)                                                              | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)                                                                     | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping1_INV_0:O)     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Wakeup)                                                                          | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)                                                                    | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)                                                                    | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.590ns (Maximum Frequency: 151.745MHz)
   Minimum input arrival time before clock: 2.750ns
   Maximum output required time after clock: 7.349ns
   Maximum combinational path delay: 1.397ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 6.392ns (frequency: 156.446MHz)
  Total number of paths / destination ports: 846049 / 15408
-------------------------------------------------------------------------
Delay:               6.392ns (Levels of Logic = 17)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (RAM)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 to DDR2_SDRAM/DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAL->DOA12    2   2.180   0.715  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_bits<19>)
     LUT6:I3->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_sel_1_and00001 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_sel<1>)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[1].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_chain<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_chain<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[3].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_chain<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[4].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_chain<5>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[5].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/carry_chain<6>)
     MUXCY_L:CI->LO        3   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_miss_without_parity)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_i)
     MUXCY_L:CI->LO        4   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.dcache_fsl_request_carry_and/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_request_part10)
     MUXCY_L:CI->LO        2   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.dcache_fsl_request_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_request)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.dcache_fsl_out_write_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_fsl_out_write_part10)
     MUXCY_L:CI->LO        8   0.148   1.107  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Old_XCL_Code.dcache_fsl_out_write_carry_and/Using_FPGA.MUXCY_I (DCACHE_FSL_OUT_WRITE)
     end scope: 'microblaze_0'
     begin scope: 'DDR2_SDRAM'
     LUT6:I0->O            2   0.094   1.074  DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/state_FSM_FFd1-In_SW1 (N166)
     LUT6:I0->O            1   0.094   0.000  DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a_or00001_G (N929)
     MUXF7:I1->O           1   0.254   0.000  DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a_or00001 (DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a_or0000)
     FD:D                     -0.018          DDR2_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_fsm_0/pi_wrfifo_push_a
    ----------------------------------------
    Total                      6.392ns (3.496ns logic, 2.896ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 312 / 260
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update1'
  Clock period: 6.590ns (frequency: 151.745MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               3.295ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      mdm_0/mdm_0/update1 falling
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.094   0.794  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            6   0.094   0.507  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N5)
     LUT5:I4->O           10   0.094   0.385  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00001 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Wakeup
    ----------------------------------------
    Total                      3.295ns (0.962ns logic, 2.333ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 3.708ns (frequency: 269.687MHz)
  Total number of paths / destination ports: 10474 / 1223
-------------------------------------------------------------------------
Delay:               3.708ns (Levels of Logic = 4)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_window_cnt_2 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_window_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   1.069  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r<2>)
     LUT6:I0->O            3   0.094   0.800  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190_SW0 (N589)
     LUT6:I2->O            6   0.094   0.507  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or)
     LUT6:I5->O            2   0.094   0.485  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_window_cnt_or00001 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_window_cnt_or0000)
     LUT5:I4->O            1   0.094   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_window_cnt_2_rstpot (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_window_cnt_2_rstpot)
     FD:D                     -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_window_cnt_2
    ----------------------------------------
    Total                      3.708ns (0.847ns logic, 2.861ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 119 / 99
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 299 / 299
-------------------------------------------------------------------------
Offset:              1.733ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'proc_sys_reset_0'
     INV:I->O              1   0.238   0.336  proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0 (proc_sys_reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.018          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.733ns (1.056ns logic, 0.677ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 196 / 129
-------------------------------------------------------------------------
Offset:              4.171ns (Levels of Logic = 3)
  Source:            RS232_Uart_0/RS232_Uart_0/XUART_I_1/UART16550_I_1/mcr_4 (FF)
  Destination:       fpga_0_RS232_Uart_0_sout_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: RS232_Uart_0/RS232_Uart_0/XUART_I_1/UART16550_I_1/mcr_4 to fpga_0_RS232_Uart_0_sout_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.471   0.818  RS232_Uart_0/XUART_I_1/UART16550_I_1/mcr_4 (RS232_Uart_0/XUART_I_1/UART16550_I_1/mcr<4>)
     LUT3:I0->O            1   0.094   0.336  RS232_Uart_0/XUART_I_1/UART16550_I_1/Sout1 (sout)
     end scope: 'RS232_Uart_0'
     OBUF:I->O                 2.452          fpga_0_RS232_Uart_0_sout_pin_OBUF (fpga_0_RS232_Uart_0_sout_pin)
    ----------------------------------------
    Total                      4.171ns (3.017ns logic, 1.154ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.471   0.471  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq)
    IODELAY:RST                0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 64 / 1
-------------------------------------------------------------------------
Offset:              5.925ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.094   0.794  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            6   0.094   1.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N5)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO801 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80)
     MUXF7:I1->O           1   0.254   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80_f7 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      5.925ns (1.442ns logic, 4.483ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 301 / 1
-------------------------------------------------------------------------
Offset:              7.349ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.889   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/tdo_config_word1<6>)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_6 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_6)
     MUXF7:I1->O           1   0.254   0.480  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_5_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_5_f7)
     LUT5:I4->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO352 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO352)
     MUXF7:I0->O           2   0.251   0.485  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO35_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO35)
     LUT6:I5->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO801 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80)
     MUXF7:I1->O           1   0.254   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80_f7 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      7.349ns (3.369ns logic, 3.980ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 203 / 203
-------------------------------------------------------------------------
Delay:               1.397ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.238   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.397ns (1.056ns logic, 0.341ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================


Total REAL time to Xst completion: 177.00 secs
Total CPU time to Xst completion: 176.29 secs
 
--> 

Total memory usage is 478872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1546 (   0 filtered)
Number of infos    :   32 (   0 filtered)

