23:18:31 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
23:18:36 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
23:22:33 INFO  : Refreshed build settings on project zedboard_ethernet_test
23:24:21 INFO  : Processor reset is completed for ps7_cortexa9_0
23:39:48 INFO  : Saving repository preferences.
23:39:48 INFO  : Reading in cores from local repositories: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
23:39:48 INFO  : Cleaning BSP projects in the workspace.
23:39:50 INFO  : Saving hardware specification preferences.
23:39:50 INFO  : Starting the monitor for source hardware specification changes.
23:39:50 INFO  : Saving repository preferences.
23:39:50 INFO  : Saving BSP preferences.
23:39:50 INFO  : Saving flash programming preferences.
23:42:45 INFO  : 'device_tree' is a board support package for an OS for which applications cannot be developed within SDK.
23:42:45 INFO  : You can configure and build project 'device_tree_bsp_0' within SDK at will, but have to export it into the appropriate third party environment to develop applications.
23:42:50 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
09:16:43 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:30:36 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
09:30:38 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
09:30:40 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
09:30:41 INFO  : Checking for hwspec changes in the project Z_system_wrapper_hw_platform_0.
09:30:45 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
09:33:13 INFO  : Processor reset is completed for ps7_cortexa9_0
09:35:52 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
09:36:17 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
09:36:43 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
09:38:10 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
09:40:36 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
09:41:30 INFO  : System reset is completed.
09:41:40 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
09:41:42 INFO  : ps7_init is completed.
09:41:42 INFO  : ps7_post_config is completed.
09:43:39 INFO  : Processor reset is completed for ps7_cortexa9_0
09:48:25 INFO  : No changes in MSS file content so not generating sources.
09:55:09 INFO  : Processor reset is completed for ps7_cortexa9_0
10:01:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:01:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:28 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
12:22:39 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
12:40:00 INFO  : Inferring section assignments and sizes from elf file: /root/base_zc706/base_zc706.sdk/zedboard_ethernet_test/Debug/zedboard_ethernet_test.elf
14:00:55 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
20:22:36 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
00:59:20 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
00:59:58 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
10:53:06 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
11:36:22 ERROR : SDK has detected that project Z_system_wrapper_hw_platform_0 has been deleted (or renamed).
This project was referenced by a BSP project, which will now fail to compile properly.

We recommend that you create a new BSP project pointing to a valid hardware project.
11:36:52 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:37:00 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
11:37:00 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:37:01 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
11:38:00 INFO  : 'device_tree' is a board support package for an OS for which applications cannot be developed within SDK.
11:38:00 INFO  : You can configure and build project 'device_tree_bsp_0' within SDK at will, but have to export it into the appropriate third party environment to develop applications.
11:38:04 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
11:42:18 ERROR :  [Hsi 55-1430] Driver Name is empty
11:45:11 ERROR :  [Hsi 55-1430] Driver Name is empty
11:47:15 ERROR :  [Hsi 55-1430] Driver Name is empty
11:48:33 ERROR :  [Hsi 55-1430] Driver Name is empty
11:49:46 ERROR :  [Hsi 55-1430] Driver Name is empty
14:12:35 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
14:47:41 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to claim JTAG Device 1 for debug. Check if it's
    in use by other client for debug


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:48:47 INFO  : System reset is completed.
14:48:57 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
14:48:59 INFO  : ps7_init is completed.
14:48:59 INFO  : ps7_post_config is completed.
15:00:48 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:08:03 INFO  : System reset is completed.
15:08:13 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:08:15 INFO  : ps7_init is completed.
15:08:15 INFO  : ps7_post_config is completed.
15:27:25 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:53:08 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
16:09:42 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
16:39:28 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
16:43:06 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
17:08:12 ERROR :  [Hsi 55-1430] Driver Name is empty
17:14:56 ERROR :  [Hsi 55-1430] Driver Name is empty
17:20:21 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
17:34:15 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
19:56:55 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
20:03:09 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
20:20:08 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
20:26:39 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
20:33:30 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
21:05:18 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
21:28:47 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:04:01 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:10:53 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:21:25 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:30:38 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:35:17 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:43:57 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:56:39 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
13:15:45 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
14:36:30 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
14:48:37 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
14:54:39 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:05:03 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:17:09 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
16:23:16 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
16:36:24 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
20:54:31 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
21:42:45 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
22:02:19 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
23:58:54 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
00:05:31 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
09:19:49 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to claim JTAG Device 1 for debug. Check if it's
    in use by other client for debug


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
09:21:47 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to claim JTAG Device 1 for debug. Check if it's
    in use by other client for debug


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
09:22:56 INFO  : System reset is completed.
09:23:06 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
09:23:10 INFO  : ps7_init is completed.
09:23:10 INFO  : ps7_post_config is completed.
09:27:50 INFO  : Refreshed build settings on project zedboard_lwip_test
09:28:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:28:21 INFO  : System reset is completed.
09:28:31 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
09:28:34 INFO  : ps7_init is completed.
09:28:35 INFO  : ps7_post_config is completed.
12:02:28 INFO  : System reset is completed.
12:02:38 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
12:02:46 INFO  : ps7_init is completed.
12:02:46 INFO  : ps7_post_config is completed.
12:04:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:04:10 INFO  : System reset is completed.
12:04:20 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
12:04:28 INFO  : ps7_init is completed.
12:04:28 INFO  : ps7_post_config is completed.
12:06:41 ERROR :  [Hsi 55-1430] Driver Name is empty
12:12:10 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
13:48:14 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
14:39:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1423692209000,  Project:1423127258000
14:39:34 INFO  : Project Z_system_wrapper_hw_platform_0's source hardware specification located at /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:39:37 INFO  : Copied contents of /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf into /Z_system_wrapper_hw_platform_0/system.hdf.
14:39:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:39:57 INFO  : 
14:39:58 INFO  : 
14:39:59 INFO  : 
14:40:00 INFO  : 
14:40:02 INFO  : Updating hardware inferred compiler options for zedboard_ethernet_test.
14:40:03 INFO  : Updating hardware inferred compiler options for zedboard_lwip_test.
14:40:03 INFO  : Updating hardware inferred compiler options for zynq_fsbl.
14:40:03 INFO  : Clearing existing target manager status.
14:40:03 INFO  : Closing and re-opening the MSS file of ther project device_tree_bsp_0
14:40:04 INFO  : Closing and re-opening the MSS file of ther project device_tree_bsp_0
14:40:04 INFO  : Closing and re-opening the MSS file of ther project device_tree_bsp_0
14:40:04 INFO  : Closing and re-opening the MSS file of ther project zedboard_ethernet_test_bsp
14:40:04 INFO  : Closing and re-opening the MSS file of ther project zedboard_ethernet_test_bsp
14:40:04 INFO  : Closing and re-opening the MSS file of ther project zedboard_ethernet_test_bsp
14:40:04 INFO  : Closing and re-opening the MSS file of ther project zedboard_ethernet_test_bsp
14:40:04 INFO  : Closing and re-opening the MSS file of ther project zedboard_ethernet_test_bsp
14:40:04 INFO  : Closing and re-opening the MSS file of ther project zedboard_lwip_test_bsp
14:40:04 INFO  : Closing and re-opening the MSS file of ther project zedboard_lwip_test_bsp
14:40:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:40:42 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to claim JTAG Device 1 for debug. Check if it's
    in use by other client for debug


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:41:04 INFO  : System reset is completed.
14:41:14 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
14:41:17 INFO  : ps7_init is completed.
14:41:17 INFO  : ps7_post_config is completed.
14:48:51 INFO  : System reset is completed.
14:49:01 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
14:49:05 INFO  : ps7_init is completed.
14:49:05 INFO  : ps7_post_config is completed.
14:50:02 INFO  : System reset is completed.
14:50:12 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
14:50:15 INFO  : ps7_init is completed.
14:50:15 INFO  : ps7_post_config is completed.
15:00:04 INFO  : System reset is completed.
15:00:13 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:00:18 INFO  : ps7_init is completed.
15:00:18 INFO  : ps7_post_config is completed.
15:06:12 INFO  : Refreshed build settings on project zedboard_lwip_test
15:06:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:06:36 INFO  : System reset is completed.
15:06:46 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:06:49 INFO  : ps7_init is completed.
15:06:49 INFO  : ps7_post_config is completed.
15:11:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:11:29 INFO  : System reset is completed.
15:11:39 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:11:42 INFO  : ps7_init is completed.
15:11:42 INFO  : ps7_post_config is completed.
15:17:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:17:10 INFO  : System reset is completed.
15:17:20 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:17:24 INFO  : ps7_init is completed.
15:17:24 INFO  : ps7_post_config is completed.
15:20:47 INFO  : System reset is completed.
15:20:56 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:21:01 INFO  : ps7_init is completed.
15:21:01 INFO  : ps7_post_config is completed.
15:24:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:24:09 INFO  : System reset is completed.
15:24:19 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
15:24:23 INFO  : ps7_init is completed.
15:24:23 INFO  : ps7_post_config is completed.
15:30:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:30:16 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:41 INFO  : Processor reset is completed for ps7_cortexa9_0
15:33:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:34:05 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:34:50 INFO  : Processor reset is completed for ps7_cortexa9_0
15:37:06 INFO  : Processor reset is completed for ps7_cortexa9_0
15:38:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:10:06 INFO  : Processor reset is completed for ps7_cortexa9_0
16:18:30 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
16:29:19 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
16:34:44 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
16:55:08 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
17:51:48 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
17:54:18 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
18:23:24 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
19:44:54 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
19:48:35 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
22:13:02 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
22:21:58 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
23:21:29 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
00:26:00 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:18:50 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:30:24 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
03:24:11 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
03:36:57 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
03:36:58 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
03:36:58 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
03:36:59 INFO  : Checking for hwspec changes in the project Z_system_wrapper_hw_platform_0.
03:37:02 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
03:38:49 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to claim JTAG Device 1 for debug. Check if it's
    in use by other client for debug


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
03:39:04 INFO  : System reset is completed.
03:39:15 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
03:39:17 INFO  : ps7_init is completed.
03:39:17 INFO  : ps7_post_config is completed.
03:45:55 INFO  : System reset is completed.
03:46:05 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
03:46:07 INFO  : ps7_init is completed.
03:46:08 INFO  : ps7_post_config is completed.
04:00:15 INFO  : System reset is completed.
04:00:25 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
04:00:27 INFO  : ps7_init is completed.
04:00:27 INFO  : ps7_post_config is completed.
07:06:51 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
08:40:31 INFO  : System reset is completed.
08:40:41 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
08:40:43 INFO  : ps7_init is completed.
08:40:43 INFO  : ps7_post_config is completed.
08:43:07 INFO  : Refreshed build settings on project zedboard_lwip_test
08:46:22 INFO  : Refreshed build settings on project zedboard_lwip_test
08:46:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:46:39 INFO  : System reset is completed.
08:46:49 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
08:46:51 INFO  : ps7_init is completed.
08:46:51 INFO  : ps7_post_config is completed.
08:50:04 INFO  : System reset is completed.
08:50:14 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
08:50:17 INFO  : ps7_init is completed.
08:50:17 INFO  : ps7_post_config is completed.
08:57:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:57:15 INFO  : System reset is completed.
08:57:25 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
08:57:27 INFO  : ps7_init is completed.
08:57:27 INFO  : ps7_post_config is completed.
09:17:08 INFO  : System reset is completed.
09:17:18 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
09:17:21 INFO  : ps7_init is completed.
09:17:21 INFO  : ps7_post_config is completed.
09:54:26 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
11:27:28 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
11:37:01 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
11:41:55 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
11:44:28 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
11:56:03 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
01:45:07 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
02:21:43 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
02:54:15 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
03:10:37 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
04:39:21 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
04:43:37 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
04:57:13 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
04:57:31 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
05:02:53 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
05:07:46 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
05:13:10 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
05:21:37 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
05:25:17 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
06:27:09 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
08:26:38 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
09:15:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1423762506000,  Project:1423692209000
09:15:38 INFO  : Project Z_system_wrapper_hw_platform_0's source hardware specification located at /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:15:40 INFO  : Copied contents of /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf into /Z_system_wrapper_hw_platform_0/system.hdf.
09:15:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:15:58 INFO  : 
09:15:59 INFO  : 
09:16:00 INFO  : 
09:16:01 INFO  : 
09:16:03 INFO  : Updating hardware inferred compiler options for zedboard_ethernet_test.
09:16:04 INFO  : Updating hardware inferred compiler options for zedboard_lwip_test.
09:16:04 INFO  : Updating hardware inferred compiler options for zynq_fsbl.
09:16:04 INFO  : Clearing existing target manager status.
09:16:04 INFO  : Closing and re-opening the MSS file of ther project device_tree_bsp_0
09:16:05 INFO  : Closing and re-opening the MSS file of ther project device_tree_bsp_0
09:16:05 INFO  : Closing and re-opening the MSS file of ther project zedboard_ethernet_test_bsp
09:16:05 INFO  : Closing and re-opening the MSS file of ther project zedboard_ethernet_test_bsp
09:16:05 INFO  : Closing and re-opening the MSS file of ther project zedboard_ethernet_test_bsp
09:16:05 INFO  : Closing and re-opening the MSS file of ther project zedboard_ethernet_test_bsp
09:32:39 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
11:50:30 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
12:51:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1423860491000,  Project:1423762506000
12:51:53 INFO  : Project Z_system_wrapper_hw_platform_0's source hardware specification located at /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:51:56 INFO  : Copied contents of /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf into /Z_system_wrapper_hw_platform_0/system.hdf.
12:52:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:52:15 INFO  : 
12:52:16 INFO  : 
12:52:17 INFO  : 
12:52:18 INFO  : 
12:52:20 INFO  : Updating hardware inferred compiler options for zedboard_ethernet_test.
12:52:21 INFO  : Updating hardware inferred compiler options for zedboard_lwip_test.
12:52:22 INFO  : Updating hardware inferred compiler options for zynq_fsbl.
12:52:22 INFO  : Clearing existing target manager status.
13:09:37 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
17:40:23 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
20:41:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1423888208000,  Project:1423860491000
20:41:45 INFO  : Project Z_system_wrapper_hw_platform_0's source hardware specification located at /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:41:48 INFO  : Copied contents of /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf into /Z_system_wrapper_hw_platform_0/system.hdf.
20:41:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:42:06 INFO  : 
20:42:08 INFO  : 
20:42:09 INFO  : 
20:42:10 INFO  : 
20:42:12 INFO  : Updating hardware inferred compiler options for zedboard_ethernet_test.
20:42:13 INFO  : Updating hardware inferred compiler options for zedboard_lwip_test.
20:42:13 INFO  : Updating hardware inferred compiler options for zynq_fsbl.
20:42:13 INFO  : Clearing existing target manager status.
22:21:26 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
22:23:20 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
22:28:59 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
22:31:13 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
22:43:07 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
22:51:44 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
23:00:29 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
23:18:54 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
23:19:40 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to claim JTAG Device 1 for debug. Check if it's
    in use by other client for debug


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:471)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
23:20:24 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
23:20:31 INFO  : ps7_init is completed.
23:20:31 INFO  : ps7_post_config is completed.
23:20:32 INFO  : Processor reset is completed for ps7_cortexa9_0
23:21:43 INFO  : Refreshed build settings on project zedboard_triniplex_switch
23:22:09 INFO  : Processor reset is completed for ps7_cortexa9_0
00:23:50 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
13:11:50 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:11:57 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
13:11:58 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:11:58 INFO  : Checking for hwspec changes in the project Z_system_wrapper_hw_platform_0.
13:11:59 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
13:12:12 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
13:20:21 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
13:20:22 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:20:22 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
13:20:22 INFO  : Checking for hwspec changes in the project Z_system_wrapper_hw_platform_0.
13:20:27 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
13:28:39 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
13:28:39 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:28:40 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
13:28:40 INFO  : Checking for hwspec changes in the project Z_system_wrapper_hw_platform_0.
13:28:44 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
13:35:32 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
13:35:33 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:35:33 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
13:35:33 INFO  : Checking for hwspec changes in the project Z_system_wrapper_hw_platform_0.
13:35:44 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
13:38:15 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
13:38:16 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.BindException: Address already in use
13:38:16 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
13:38:17 INFO  : Checking for hwspec changes in the project Z_system_wrapper_hw_platform_0.
13:38:17 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
13:38:28 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
13:45:20 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
13:45:21 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.BindException: Address already in use
13:45:21 WARN  : Unable to obtain port 2457 for use by XSDB Server, java.net.BindException: Address already in use
13:45:21 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2464
13:45:21 INFO  : Checking for hwspec changes in the project Z_system_wrapper_hw_platform_0.
13:45:21 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
13:45:26 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
15:50:01 INFO  : Processing command line option -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf.
15:50:01 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.BindException: Address already in use
15:50:01 WARN  : Unable to obtain port 2457 for use by XSDB Server, java.net.BindException: Address already in use
15:50:01 WARN  : Unable to obtain port 2464 for use by XSDB Server, java.net.BindException: Address already in use
15:50:01 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2471
15:50:02 INFO  : Checking for hwspec changes in the project Z_system_wrapper_hw_platform_0.
15:50:02 INFO  : Restoring local repository preferences: 
		 /root/zynq_linux_axiethernet_driver/device-tree-xlnx
15:50:02 ERROR :  [Hsi 55-1593] Current Hardware Design is not set.
15:50:06 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
03:12:16 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
03:15:36 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
03:18:05 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
03:25:08 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
03:43:22 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
04:07:59 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
05:35:35 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
05:46:19 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
06:00:12 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
06:06:31 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
06:57:01 INFO  : FPGA configured successfully with bitstream "/root/base_zc706/base_zc706.sdk/Z_system_wrapper_hw_platform_0/Z_system_wrapper.bit"
