#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 11 19:16:31 2025
# Process ID: 96420
# Current directory: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_util_vector_logic_0_0_synth_1
# Command line: vivado.exe -log system_util_vector_logic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_util_vector_logic_0_0.tcl
# Log file: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_util_vector_logic_0_0_synth_1/system_util_vector_logic_0_0.vds
# Journal file: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_util_vector_logic_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_util_vector_logic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'o:/Study/FPGA_prj/project_3_sim/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_util_vector_logic_0_0, cache-ID = 46312a13c8c56114.
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 19:16:36 2025...
