<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Feb 16 16:48:15 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "PIXCLK" 24.000000 MHz (3 errors)</FONT></A></LI>
</FONT>            1101 items scored, 3 timing errors detected.
Warning:   7.298MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz (0 errors)</A></LI>            522 items scored, 0 timing errors detected.
Report:  142.918MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "i_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "CLKOP" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  450.045MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "CLKOS" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  450.045MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_5' Target='right'><FONT COLOR=red>FREQUENCY NET "byte_clk" 75.000000 MHz (3 errors)</FONT></A></LI>
</FONT>            4096 items scored, 3 timing errors detected.
Warning:  55.841MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_6' Target='right'>Timing Rule Check(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_7' Target='right'>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (0 errors)</A></LI>            746 items scored, 0 timing errors detected.
Report:   93.738MHz is the maximum frequency for this preference.

Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "PIXCLK" 24.000000 MHz ;
            1101 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.815ns (weighted slack = -95.375ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               2.093ns  (19.5% logic, 80.5% route), 1 logic levels.

 Constraint Details:

      2.093ns physical path delay SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 41.667ns)
      1.667ns delay constraint less
     -0.189ns skew and
      0.000ns feedback compensation and
      3.578ns LSRREC_SET requirement (totaling -1.722ns) by 3.815ns

 Physical Path Details:

      Data path SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16B.CLK to     R21C16B.Q0 SLICE_328 (from w_CLK_100MHZ)
ROUTE        24     1.684     R21C16B.Q0 to EBR_R13C16.RST w_init (to PIXCLK)
                  --------
                    2.093   (19.5% logic, 80.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    3.791   (36.2% logic, 63.8% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to *R_R13C16.CLKW PIXCLK
                  --------
                    3.980   (34.5% logic, 65.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 3.640ns (weighted slack = -91.000ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               1.918ns  (21.3% logic, 78.7% route), 1 logic levels.

 Constraint Details:

      1.918ns physical path delay SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 41.667ns)
      1.667ns delay constraint less
     -0.189ns skew and
      0.000ns feedback compensation and
      3.578ns LSRREC_SET requirement (totaling -1.722ns) by 3.640ns

 Physical Path Details:

      Data path SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16B.CLK to     R21C16B.Q0 SLICE_328 (from w_CLK_100MHZ)
ROUTE        24     1.509     R21C16B.Q0 to EBR_R20C13.RST w_init (to PIXCLK)
                  --------
                    1.918   (21.3% logic, 78.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    3.791   (36.2% logic, 63.8% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to *R_R20C13.CLKW PIXCLK
                  --------
                    3.980   (34.5% logic, 65.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 3.296ns (weighted slack = -82.400ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               1.574ns  (26.0% logic, 74.0% route), 1 logic levels.

 Constraint Details:

      1.574ns physical path delay SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 41.667ns)
      1.667ns delay constraint less
     -0.189ns skew and
      0.000ns feedback compensation and
      3.578ns LSRREC_SET requirement (totaling -1.722ns) by 3.296ns

 Physical Path Details:

      Data path SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16B.CLK to     R21C16B.Q0 SLICE_328 (from w_CLK_100MHZ)
ROUTE        24     1.165     R21C16B.Q0 to EBR_R20C16.RST w_init (to PIXCLK)
                  --------
                    1.574   (26.0% logic, 74.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    3.791   (36.2% logic, 63.8% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to *R_R20C16.CLKW PIXCLK
                  --------
                    3.980   (34.5% logic, 65.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 30.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[10]  (to PIXCLK +)

   Delay:              10.923ns  (39.1% logic, 60.9% route), 11 logic levels.

 Constraint Details:

     10.923ns physical path delay genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_188 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 30.594ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C25B.CLK to      R9C25B.Q1 genblk1.u_colorbar_gen/SLICE_187 (from PIXCLK)
ROUTE         6     2.386      R9C25B.Q1 to     R10C24D.A0 genblk1.u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.452     R10C24D.A0 to     R10C24D.F0 genblk1.u_colorbar_gen/SLICE_396
ROUTE        10     1.568     R10C24D.F0 to     R10C25A.A1 genblk1.u_colorbar_gen/N_21
CTOF_DEL    ---     0.452     R10C25A.A1 to     R10C25A.F1 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     0.610     R10C25A.F1 to     R10C25A.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R10C25A.B0 to     R10C25A.F0 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     1.180     R10C25A.F0 to      R9C26A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905      R9C26A.B0 to     R9C26A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000     R9C26A.FCO to     R9C26B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146     R9C26B.FCI to     R9C26B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R9C26B.FCO to     R9C26C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146     R9C26C.FCI to     R9C26C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000     R9C26C.FCO to     R9C26D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146     R9C26D.FCI to     R9C26D.FCO genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.000     R9C26D.FCO to     R9C27A.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146     R9C27A.FCI to     R9C27A.FCO genblk1.u_colorbar_gen/SLICE_1
ROUTE         1     0.000     R9C27A.FCO to     R9C27B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569     R9C27B.FCI to      R9C27B.F1 genblk1.u_colorbar_gen/SLICE_0
ROUTE         1     0.904      R9C27B.F1 to      R9C25D.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452      R9C25D.B0 to      R9C25D.F0 genblk1.u_colorbar_gen/SLICE_188
ROUTE         1     0.000      R9C25D.F0 to     R9C25D.DI0 genblk1.u_colorbar_gen/un65_linecnt[10] (to PIXCLK)
                  --------
                   10.923   (39.1% logic, 60.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.939ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[6]  (to PIXCLK +)

   Delay:              10.578ns  (37.7% logic, 62.3% route), 9 logic levels.

 Constraint Details:

     10.578ns physical path delay genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_187 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 30.939ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C25B.CLK to      R9C25B.Q1 genblk1.u_colorbar_gen/SLICE_187 (from PIXCLK)
ROUTE         6     2.386      R9C25B.Q1 to     R10C24D.A0 genblk1.u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.452     R10C24D.A0 to     R10C24D.F0 genblk1.u_colorbar_gen/SLICE_396
ROUTE        10     1.568     R10C24D.F0 to     R10C25A.A1 genblk1.u_colorbar_gen/N_21
CTOF_DEL    ---     0.452     R10C25A.A1 to     R10C25A.F1 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     0.610     R10C25A.F1 to     R10C25A.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R10C25A.B0 to     R10C25A.F0 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     1.180     R10C25A.F0 to      R9C26A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905      R9C26A.B0 to     R9C26A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000     R9C26A.FCO to     R9C26B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146     R9C26B.FCI to     R9C26B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R9C26B.FCO to     R9C26C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146     R9C26C.FCI to     R9C26C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000     R9C26C.FCO to     R9C26D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569     R9C26D.FCI to      R9C26D.F1 genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.851      R9C26D.F1 to      R9C25B.A0 genblk1.u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452      R9C25B.A0 to      R9C25B.F0 genblk1.u_colorbar_gen/SLICE_187
ROUTE         1     0.000      R9C25B.F0 to     R9C25B.DI0 genblk1.u_colorbar_gen/un65_linecnt[6] (to PIXCLK)
                  --------
                   10.578   (37.7% logic, 62.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:              10.551ns  (39.1% logic, 60.9% route), 10 logic levels.

 Constraint Details:

     10.551ns physical path delay genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_187 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 30.966ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C25B.CLK to      R9C25B.Q1 genblk1.u_colorbar_gen/SLICE_187 (from PIXCLK)
ROUTE         6     2.386      R9C25B.Q1 to     R10C24D.A0 genblk1.u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.452     R10C24D.A0 to     R10C24D.F0 genblk1.u_colorbar_gen/SLICE_396
ROUTE        10     1.568     R10C24D.F0 to     R10C25A.A1 genblk1.u_colorbar_gen/N_21
CTOF_DEL    ---     0.452     R10C25A.A1 to     R10C25A.F1 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     0.610     R10C25A.F1 to     R10C25A.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R10C25A.B0 to     R10C25A.F0 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     1.180     R10C25A.F0 to      R9C26A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905      R9C26A.B0 to     R9C26A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000     R9C26A.FCO to     R9C26B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146     R9C26B.FCI to     R9C26B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R9C26B.FCO to     R9C26C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146     R9C26C.FCI to     R9C26C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000     R9C26C.FCO to     R9C26D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146     R9C26D.FCI to     R9C26D.FCO genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.000     R9C26D.FCO to     R9C27A.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569     R9C27A.FCI to      R9C27A.F1 genblk1.u_colorbar_gen/SLICE_1
ROUTE         1     0.678      R9C27A.F1 to      R9C25B.C1 genblk1.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452      R9C25B.C1 to      R9C25B.F1 genblk1.u_colorbar_gen/SLICE_187
ROUTE         1     0.000      R9C25B.F1 to     R9C25B.DI1 genblk1.u_colorbar_gen/un65_linecnt[8] (to PIXCLK)
                  --------
                   10.551   (39.1% logic, 60.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.054ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[4]  (to PIXCLK +)

   Delay:              10.463ns  (36.7% logic, 63.3% route), 8 logic levels.

 Constraint Details:

     10.463ns physical path delay genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_186 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.054ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C25B.CLK to      R9C25B.Q1 genblk1.u_colorbar_gen/SLICE_187 (from PIXCLK)
ROUTE         6     2.386      R9C25B.Q1 to     R10C24D.A0 genblk1.u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.452     R10C24D.A0 to     R10C24D.F0 genblk1.u_colorbar_gen/SLICE_396
ROUTE        10     1.568     R10C24D.F0 to     R10C25A.A1 genblk1.u_colorbar_gen/N_21
CTOF_DEL    ---     0.452     R10C25A.A1 to     R10C25A.F1 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     0.610     R10C25A.F1 to     R10C25A.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R10C25A.B0 to     R10C25A.F0 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     1.180     R10C25A.F0 to      R9C26A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905      R9C26A.B0 to     R9C26A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000     R9C26A.FCO to     R9C26B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146     R9C26B.FCI to     R9C26B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R9C26B.FCO to     R9C26C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOF1_DE  ---     0.569     R9C26C.FCI to      R9C26C.F1 genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.882      R9C26C.F1 to      R9C25A.B1 genblk1.u_colorbar_gen/un2_linecnt_cry_3_0_S1
CTOF_DEL    ---     0.452      R9C25A.B1 to      R9C25A.F1 genblk1.u_colorbar_gen/SLICE_186
ROUTE         1     0.000      R9C25A.F1 to     R9C25A.DI1 genblk1.u_colorbar_gen/un65_linecnt[4] (to PIXCLK)
                  --------
                   10.463   (36.7% logic, 63.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[3]  (to PIXCLK +)

   Delay:              10.402ns  (36.4% logic, 63.6% route), 8 logic levels.

 Constraint Details:

     10.402ns physical path delay genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_186 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.115ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C25B.CLK to      R9C25B.Q1 genblk1.u_colorbar_gen/SLICE_187 (from PIXCLK)
ROUTE         6     2.386      R9C25B.Q1 to     R10C24D.A0 genblk1.u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.452     R10C24D.A0 to     R10C24D.F0 genblk1.u_colorbar_gen/SLICE_396
ROUTE        10     1.568     R10C24D.F0 to     R10C25A.A1 genblk1.u_colorbar_gen/N_21
CTOF_DEL    ---     0.452     R10C25A.A1 to     R10C25A.F1 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     0.610     R10C25A.F1 to     R10C25A.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R10C25A.B0 to     R10C25A.F0 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     1.180     R10C25A.F0 to      R9C26A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905      R9C26A.B0 to     R9C26A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000     R9C26A.FCO to     R9C26B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146     R9C26B.FCI to     R9C26B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R9C26B.FCO to     R9C26C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOF0_DE  ---     0.517     R9C26C.FCI to      R9C26C.F0 genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.873      R9C26C.F0 to      R9C25A.A0 genblk1.u_colorbar_gen/un2_linecnt_cry_3_0_S0
CTOF_DEL    ---     0.452      R9C25A.A0 to      R9C25A.F0 genblk1.u_colorbar_gen/SLICE_186
ROUTE         1     0.000      R9C25A.F0 to     R9C25A.DI0 genblk1.u_colorbar_gen/un65_linecnt[3] (to PIXCLK)
                  --------
                   10.402   (36.4% logic, 63.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[1]  (to PIXCLK +)

   Delay:              10.287ns  (35.4% logic, 64.6% route), 7 logic levels.

 Constraint Details:

     10.287ns physical path delay genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_185 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.230ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C25B.CLK to      R9C25B.Q1 genblk1.u_colorbar_gen/SLICE_187 (from PIXCLK)
ROUTE         6     2.386      R9C25B.Q1 to     R10C24D.A0 genblk1.u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.452     R10C24D.A0 to     R10C24D.F0 genblk1.u_colorbar_gen/SLICE_396
ROUTE        10     1.568     R10C24D.F0 to     R10C25A.A1 genblk1.u_colorbar_gen/N_21
CTOF_DEL    ---     0.452     R10C25A.A1 to     R10C25A.F1 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     0.610     R10C25A.F1 to     R10C25A.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R10C25A.B0 to     R10C25A.F0 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     1.180     R10C25A.F0 to      R9C26A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905      R9C26A.B0 to     R9C26A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000     R9C26A.FCO to     R9C26B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOF0_DE  ---     0.517     R9C26B.FCI to      R9C26B.F0 genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.904      R9C26B.F0 to      R9C25C.B1 genblk1.u_colorbar_gen/un2_linecnt_cry_1_0_S0
CTOF_DEL    ---     0.452      R9C25C.B1 to      R9C25C.F1 genblk1.u_colorbar_gen/SLICE_185
ROUTE         1     0.000      R9C25C.F1 to     R9C25C.DI1 genblk1.u_colorbar_gen/un65_linecnt[1] (to PIXCLK)
                  --------
                   10.287   (35.4% logic, 64.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25C.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/linecnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[10]  (to PIXCLK +)

   Delay:              10.213ns  (41.9% logic, 58.1% route), 11 logic levels.

 Constraint Details:

     10.213ns physical path delay genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_188 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.304ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_187 to genblk1.u_colorbar_gen/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C25B.CLK to      R9C25B.Q0 genblk1.u_colorbar_gen/SLICE_187 (from PIXCLK)
ROUTE         3     1.676      R9C25B.Q0 to     R10C24D.B0 genblk1.u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R10C24D.B0 to     R10C24D.F0 genblk1.u_colorbar_gen/SLICE_396
ROUTE        10     1.568     R10C24D.F0 to     R10C25A.A1 genblk1.u_colorbar_gen/N_21
CTOF_DEL    ---     0.452     R10C25A.A1 to     R10C25A.F1 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     0.610     R10C25A.F1 to     R10C25A.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R10C25A.B0 to     R10C25A.F0 genblk1.u_colorbar_gen/SLICE_393
ROUTE         1     1.180     R10C25A.F0 to      R9C26A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905      R9C26A.B0 to     R9C26A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000     R9C26A.FCO to     R9C26B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146     R9C26B.FCI to     R9C26B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R9C26B.FCO to     R9C26C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146     R9C26C.FCI to     R9C26C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000     R9C26C.FCO to     R9C26D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146     R9C26D.FCI to     R9C26D.FCO genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.000     R9C26D.FCO to     R9C27A.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146     R9C27A.FCI to     R9C27A.FCO genblk1.u_colorbar_gen/SLICE_1
ROUTE         1     0.000     R9C27A.FCO to     R9C27B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569     R9C27B.FCI to      R9C27B.F1 genblk1.u_colorbar_gen/SLICE_0
ROUTE         1     0.904      R9C27B.F1 to      R9C25D.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452      R9C25D.B0 to      R9C25D.F0 genblk1.u_colorbar_gen/SLICE_188
ROUTE         1     0.000      R9C25D.F0 to     R9C25D.DI0 genblk1.u_colorbar_gen/un65_linecnt[10] (to PIXCLK)
                  --------
                   10.213   (41.9% logic, 58.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.729     RPLL.CLKOP to     R9C25D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   7.298MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            522 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[9]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/r_init  (to w_CLK_100MHZ +)

   Delay:               6.811ns  (32.6% logic, 67.4% route), 5 logic levels.

 Constraint Details:

      6.811ns physical path delay Comand/SLICE_39 to SLICE_328 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 9.814ns) by 3.003ns

 Physical Path Details:

      Data path Comand/SLICE_39 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C14B.CLK to     R11C14B.Q0 Comand/SLICE_39 (from w_CLK_100MHZ)
ROUTE         2     1.690     R11C14B.Q0 to     R12C14C.C0 Comand/idle_start[9]
CTOF_DEL    ---     0.452     R12C14C.C0 to     R12C14C.F0 Comand/SLICE_406
ROUTE         1     0.854     R12C14C.F0 to     R12C14C.A1 Comand/Start_sd8_13
CTOF_DEL    ---     0.452     R12C14C.A1 to     R12C14C.F1 Comand/SLICE_406
ROUTE         2     0.558     R12C14C.F1 to     R12C14D.D1 Comand/Start_sd8_1
CTOF_DEL    ---     0.452     R12C14D.D1 to     R12C14D.F1 Comand/SLICE_405
ROUTE         1     1.492     R12C14D.F1 to     R21C16B.D0 Comand/Start_sd8
CTOF_DEL    ---     0.452     R21C16B.D0 to     R21C16B.F0 SLICE_328
ROUTE         1     0.000     R21C16B.F0 to    R21C16B.DI0 Comand/N_770_0 (to w_CLK_100MHZ)
                  --------
                    6.811   (32.6% logic, 67.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C14B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.087ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[24]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/r_init  (to w_CLK_100MHZ +)

   Delay:               6.727ns  (33.0% logic, 67.0% route), 5 logic levels.

 Constraint Details:

      6.727ns physical path delay Comand/SLICE_40 to SLICE_328 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 9.814ns) by 3.087ns

 Physical Path Details:

      Data path Comand/SLICE_40 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C14A.CLK to     R11C14A.Q1 Comand/SLICE_40 (from w_CLK_100MHZ)
ROUTE         2     1.506     R11C14A.Q1 to     R11C16C.A1 Comand/idle_start[24]
CTOF_DEL    ---     0.452     R11C16C.A1 to     R11C16C.F1 SLICE_306
ROUTE         1     0.954     R11C16C.F1 to     R12C14C.C1 Comand/Start_sd8_14
CTOF_DEL    ---     0.452     R12C14C.C1 to     R12C14C.F1 Comand/SLICE_406
ROUTE         2     0.558     R12C14C.F1 to     R12C14D.D1 Comand/Start_sd8_1
CTOF_DEL    ---     0.452     R12C14D.D1 to     R12C14D.F1 Comand/SLICE_405
ROUTE         1     1.492     R12C14D.F1 to     R21C16B.D0 Comand/Start_sd8
CTOF_DEL    ---     0.452     R21C16B.D0 to     R21C16B.F0 SLICE_328
ROUTE         1     0.000     R21C16B.F0 to    R21C16B.DI0 Comand/N_770_0 (to w_CLK_100MHZ)
                  --------
                    6.727   (33.0% logic, 67.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C14A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.295ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[18]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/r_init  (to w_CLK_100MHZ +)

   Delay:               6.519ns  (34.0% logic, 66.0% route), 5 logic levels.

 Constraint Details:

      6.519ns physical path delay Comand/SLICE_35 to SLICE_328 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 9.814ns) by 3.295ns

 Physical Path Details:

      Data path Comand/SLICE_35 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C15B.CLK to     R11C15B.Q1 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         2     1.261     R11C15B.Q1 to     R12C15D.B0 Comand/idle_start[18]
CTOF_DEL    ---     0.452     R12C15D.B0 to     R12C15D.F0 Comand/SLICE_498
ROUTE         1     0.882     R12C15D.F0 to     R12C14A.B0 Comand/Start_sd8_6
CTOF_DEL    ---     0.452     R12C14A.B0 to     R12C14A.F0 Comand/SLICE_404
ROUTE         2     0.667     R12C14A.F0 to     R12C14D.C1 Comand/Start_sd8_20
CTOF_DEL    ---     0.452     R12C14D.C1 to     R12C14D.F1 Comand/SLICE_405
ROUTE         1     1.492     R12C14D.F1 to     R21C16B.D0 Comand/Start_sd8
CTOF_DEL    ---     0.452     R21C16B.D0 to     R21C16B.F0 SLICE_328
ROUTE         1     0.000     R21C16B.F0 to    R21C16B.DI0 Comand/N_770_0 (to w_CLK_100MHZ)
                  --------
                    6.519   (34.0% logic, 66.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C15B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.400ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[8]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/r_init  (to w_CLK_100MHZ +)

   Delay:               6.414ns  (34.6% logic, 65.4% route), 5 logic levels.

 Constraint Details:

      6.414ns physical path delay SLICE_485 to SLICE_328 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 9.814ns) by 3.400ns

 Physical Path Details:

      Data path SLICE_485 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C16A.CLK to     R10C16A.Q0 SLICE_485 (from w_CLK_100MHZ)
ROUTE         2     1.156     R10C16A.Q0 to     R12C15D.A0 Comand/idle_start[8]
CTOF_DEL    ---     0.452     R12C15D.A0 to     R12C15D.F0 Comand/SLICE_498
ROUTE         1     0.882     R12C15D.F0 to     R12C14A.B0 Comand/Start_sd8_6
CTOF_DEL    ---     0.452     R12C14A.B0 to     R12C14A.F0 Comand/SLICE_404
ROUTE         2     0.667     R12C14A.F0 to     R12C14D.C1 Comand/Start_sd8_20
CTOF_DEL    ---     0.452     R12C14D.C1 to     R12C14D.F1 Comand/SLICE_405
ROUTE         1     1.492     R12C14D.F1 to     R21C16B.D0 Comand/Start_sd8
CTOF_DEL    ---     0.452     R21C16B.D0 to     R21C16B.F0 SLICE_328
ROUTE         1     0.000     R21C16B.F0 to    R21C16B.DI0 Comand/N_770_0 (to w_CLK_100MHZ)
                  --------
                    6.414   (34.6% logic, 65.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R10C16A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[9]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[6]  (to w_CLK_100MHZ +)

   Delay:               6.206ns  (28.4% logic, 71.6% route), 4 logic levels.

 Constraint Details:

      6.206ns physical path delay Comand/SLICE_39 to Comand/SLICE_44 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.546ns

 Physical Path Details:

      Data path Comand/SLICE_39 to Comand/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C14B.CLK to     R11C14B.Q0 Comand/SLICE_39 (from w_CLK_100MHZ)
ROUTE         2     1.690     R11C14B.Q0 to     R12C14C.C0 Comand/idle_start[9]
CTOF_DEL    ---     0.452     R12C14C.C0 to     R12C14C.F0 Comand/SLICE_406
ROUTE         1     0.854     R12C14C.F0 to     R12C14C.A1 Comand/Start_sd8_13
CTOF_DEL    ---     0.452     R12C14C.A1 to     R12C14C.F1 Comand/SLICE_406
ROUTE         2     0.558     R12C14C.F1 to     R12C14A.D1 Comand/Start_sd8_1
CTOF_DEL    ---     0.452     R12C14A.D1 to     R12C14A.F1 Comand/SLICE_404
ROUTE         6     1.339     R12C14A.F1 to    R11C13A.LSR Comand/Start_sd8_12_RNIF51U1 (to w_CLK_100MHZ)
                  --------
                    6.206   (28.4% logic, 71.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C14B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C13A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[9]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[20]  (to w_CLK_100MHZ +)
                   FF                        Comand/idle_start[19]

   Delay:               6.206ns  (28.4% logic, 71.6% route), 4 logic levels.

 Constraint Details:

      6.206ns physical path delay Comand/SLICE_39 to Comand/SLICE_34 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.546ns

 Physical Path Details:

      Data path Comand/SLICE_39 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C14B.CLK to     R11C14B.Q0 Comand/SLICE_39 (from w_CLK_100MHZ)
ROUTE         2     1.690     R11C14B.Q0 to     R12C14C.C0 Comand/idle_start[9]
CTOF_DEL    ---     0.452     R12C14C.C0 to     R12C14C.F0 Comand/SLICE_406
ROUTE         1     0.854     R12C14C.F0 to     R12C14C.A1 Comand/Start_sd8_13
CTOF_DEL    ---     0.452     R12C14C.A1 to     R12C14C.F1 Comand/SLICE_406
ROUTE         2     0.558     R12C14C.F1 to     R12C14A.D1 Comand/Start_sd8_1
CTOF_DEL    ---     0.452     R12C14A.D1 to     R12C14A.F1 Comand/SLICE_404
ROUTE         6     1.339     R12C14A.F1 to    R11C15C.LSR Comand/Start_sd8_12_RNIF51U1 (to w_CLK_100MHZ)
                  --------
                    6.206   (28.4% logic, 71.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C14B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C15C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.595ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[11]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/r_init  (to w_CLK_100MHZ +)

   Delay:               6.219ns  (35.6% logic, 64.4% route), 5 logic levels.

 Constraint Details:

      6.219ns physical path delay Comand/SLICE_38 to SLICE_328 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 9.814ns) by 3.595ns

 Physical Path Details:

      Data path Comand/SLICE_38 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C14C.CLK to     R11C14C.Q0 Comand/SLICE_38 (from w_CLK_100MHZ)
ROUTE         2     1.187     R11C14C.Q0 to     R12C15D.B1 Comand/idle_start[11]
CTOF_DEL    ---     0.452     R12C15D.B1 to     R12C15D.F1 Comand/SLICE_498
ROUTE         1     0.656     R12C15D.F1 to     R12C14A.C0 Comand/Start_sd8_16
CTOF_DEL    ---     0.452     R12C14A.C0 to     R12C14A.F0 Comand/SLICE_404
ROUTE         2     0.667     R12C14A.F0 to     R12C14D.C1 Comand/Start_sd8_20
CTOF_DEL    ---     0.452     R12C14D.C1 to     R12C14D.F1 Comand/SLICE_405
ROUTE         1     1.492     R12C14D.F1 to     R21C16B.D0 Comand/Start_sd8
CTOF_DEL    ---     0.452     R21C16B.D0 to     R21C16B.F0 SLICE_328
ROUTE         1     0.000     R21C16B.F0 to    R21C16B.DI0 Comand/N_770_0 (to w_CLK_100MHZ)
                  --------
                    6.219   (35.6% logic, 64.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C14C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.626ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[23]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/r_init  (to w_CLK_100MHZ +)

   Delay:               6.188ns  (35.8% logic, 64.2% route), 5 logic levels.

 Constraint Details:

      6.188ns physical path delay Comand/SLICE_32 to SLICE_328 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 9.814ns) by 3.626ns

 Physical Path Details:

      Data path Comand/SLICE_32 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16A.CLK to     R11C16A.Q0 Comand/SLICE_32 (from w_CLK_100MHZ)
ROUTE         2     1.156     R11C16A.Q0 to     R12C15D.A1 Comand/idle_start[23]
CTOF_DEL    ---     0.452     R12C15D.A1 to     R12C15D.F1 Comand/SLICE_498
ROUTE         1     0.656     R12C15D.F1 to     R12C14A.C0 Comand/Start_sd8_16
CTOF_DEL    ---     0.452     R12C14A.C0 to     R12C14A.F0 Comand/SLICE_404
ROUTE         2     0.667     R12C14A.F0 to     R12C14D.C1 Comand/Start_sd8_20
CTOF_DEL    ---     0.452     R12C14D.C1 to     R12C14D.F1 Comand/SLICE_405
ROUTE         1     1.492     R12C14D.F1 to     R21C16B.D0 Comand/Start_sd8
CTOF_DEL    ---     0.452     R21C16B.D0 to     R21C16B.F0 SLICE_328
ROUTE         1     0.000     R21C16B.F0 to    R21C16B.DI0 Comand/N_770_0 (to w_CLK_100MHZ)
                  --------
                    6.188   (35.8% logic, 64.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C16A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.630ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[24]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[20]  (to w_CLK_100MHZ +)
                   FF                        Comand/idle_start[19]

   Delay:               6.122ns  (28.8% logic, 71.2% route), 4 logic levels.

 Constraint Details:

      6.122ns physical path delay Comand/SLICE_40 to Comand/SLICE_34 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.630ns

 Physical Path Details:

      Data path Comand/SLICE_40 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C14A.CLK to     R11C14A.Q1 Comand/SLICE_40 (from w_CLK_100MHZ)
ROUTE         2     1.506     R11C14A.Q1 to     R11C16C.A1 Comand/idle_start[24]
CTOF_DEL    ---     0.452     R11C16C.A1 to     R11C16C.F1 SLICE_306
ROUTE         1     0.954     R11C16C.F1 to     R12C14C.C1 Comand/Start_sd8_14
CTOF_DEL    ---     0.452     R12C14C.C1 to     R12C14C.F1 Comand/SLICE_406
ROUTE         2     0.558     R12C14C.F1 to     R12C14A.D1 Comand/Start_sd8_1
CTOF_DEL    ---     0.452     R12C14A.D1 to     R12C14A.F1 Comand/SLICE_404
ROUTE         6     1.339     R12C14A.F1 to    R11C15C.LSR Comand/Start_sd8_12_RNIF51U1 (to w_CLK_100MHZ)
                  --------
                    6.122   (28.8% logic, 71.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C14A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C15C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.630ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[24]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[6]  (to w_CLK_100MHZ +)

   Delay:               6.122ns  (28.8% logic, 71.2% route), 4 logic levels.

 Constraint Details:

      6.122ns physical path delay Comand/SLICE_40 to Comand/SLICE_44 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.630ns

 Physical Path Details:

      Data path Comand/SLICE_40 to Comand/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C14A.CLK to     R11C14A.Q1 Comand/SLICE_40 (from w_CLK_100MHZ)
ROUTE         2     1.506     R11C14A.Q1 to     R11C16C.A1 Comand/idle_start[24]
CTOF_DEL    ---     0.452     R11C16C.A1 to     R11C16C.F1 SLICE_306
ROUTE         1     0.954     R11C16C.F1 to     R12C14C.C1 Comand/Start_sd8_14
CTOF_DEL    ---     0.452     R12C14C.C1 to     R12C14C.F1 Comand/SLICE_406
ROUTE         2     0.558     R12C14C.F1 to     R12C14A.D1 Comand/Start_sd8_1
CTOF_DEL    ---     0.452     R12C14A.D1 to     R12C14A.F1 Comand/SLICE_404
ROUTE         6     1.339     R12C14A.F1 to    R11C13A.LSR Comand/Start_sd8_12_RNIF51U1 (to w_CLK_100MHZ)
                  --------
                    6.122   (28.8% logic, 71.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C14A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.729     RPLL.CLKOS to    R11C13A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  142.918MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           D0_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.144ns (weighted slack = -4.576ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0(ASIC)  (to byte_clk +)

   Delay:               2.093ns  (19.5% logic, 80.5% route), 1 logic levels.

 Constraint Details:

      2.093ns physical path delay SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 13.333ns)
      3.333ns delay constraint less
     -2.053ns skew and
      0.886ns feedback compensation and
      3.551ns LSRREC_SET requirement (totaling 0.949ns) by 1.144ns

 Physical Path Details:

      Data path SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16B.CLK to     R21C16B.Q0 SLICE_328 (from w_CLK_100MHZ)
ROUTE        24     1.684     R21C16B.Q0 to *_R13C16.RPRST w_init (to byte_clk)
                  --------
                    2.093   (19.5% logic, 80.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    3.791   (36.2% logic, 63.8% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.864    LPLL.CLKOS2 to *R_R13C16.CLKR byte_clk
                  --------
                    5.844   (23.5% logic, 76.5% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.969ns (weighted slack = -3.876ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to byte_clk +)

   Delay:               1.918ns  (21.3% logic, 78.7% route), 1 logic levels.

 Constraint Details:

      1.918ns physical path delay SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 13.333ns)
      3.333ns delay constraint less
     -2.053ns skew and
      0.886ns feedback compensation and
      3.551ns LSRREC_SET requirement (totaling 0.949ns) by 0.969ns

 Physical Path Details:

      Data path SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16B.CLK to     R21C16B.Q0 SLICE_328 (from w_CLK_100MHZ)
ROUTE        24     1.509     R21C16B.Q0 to *_R20C13.RPRST w_init (to byte_clk)
                  --------
                    1.918   (21.3% logic, 78.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    3.791   (36.2% logic, 63.8% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.864    LPLL.CLKOS2 to *R_R20C13.CLKR byte_clk
                  --------
                    5.844   (23.5% logic, 76.5% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.625ns (weighted slack = -2.500ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to byte_clk +)

   Delay:               1.574ns  (26.0% logic, 74.0% route), 1 logic levels.

 Constraint Details:

      1.574ns physical path delay SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 13.333ns)
      3.333ns delay constraint less
     -2.053ns skew and
      0.886ns feedback compensation and
      3.551ns LSRREC_SET requirement (totaling 0.949ns) by 0.625ns

 Physical Path Details:

      Data path SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16B.CLK to     R21C16B.Q0 SLICE_328 (from w_CLK_100MHZ)
ROUTE        24     1.165     R21C16B.Q0 to *_R20C16.RPRST w_init (to byte_clk)
                  --------
                    1.574   (26.0% logic, 74.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        16     1.693     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    3.791   (36.2% logic, 63.8% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.864    LPLL.CLKOS2 to *R_R20C16.CLKR byte_clk
                  --------
                    5.844   (23.5% logic, 76.5% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.793ns (weighted slack = 2.870ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/vsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               7.265ns  (30.5% logic, 69.5% route), 5 logic levels.

 Constraint Details:

      7.265ns physical path delay genblk1.u_colorbar_gen/SLICE_329 to u_BYTE_PACKETIZER/u_packetheader/SLICE_209 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
      8.329ns delay constraint less
     -1.864ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 9.058ns) by 1.793ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_329 to u_BYTE_PACKETIZER/u_packetheader/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C25B.CLK to     R10C25B.Q0 genblk1.u_colorbar_gen/SLICE_329 (from PIXCLK)
ROUTE         7     1.669     R10C25B.Q0 to     R12C21C.B1 w_vsync
CTOF_DEL    ---     0.452     R12C21C.B1 to     R12C21C.F1 SLICE_304
ROUTE         1     1.028     R12C21C.F1 to     R15C23A.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R15C23A.D0 to     R15C23A.F0 u_BYTE_PACKETIZER/SLICE_243
ROUTE         5     1.202     R15C23A.F0 to     R15C26C.B1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26C.B1 to     R15C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_209
ROUTE         1     0.579     R15C26C.F1 to     R15C26D.A0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R15C26D.A0 to     R15C26D.F0 u_BYTE_PACKETIZER/SLICE_429
ROUTE         1     0.570     R15C26D.F0 to     R15C26C.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    7.265   (30.5% logic, 69.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to genblk1.u_colorbar_gen/SLICE_329:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.729     RPLL.CLKOP to    R10C25B.CLK PIXCLK
                  --------
                    3.827   (35.9% logic, 64.1% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_packetheader/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C26C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.880ns (weighted slack = 3.009ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/hsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               7.178ns  (30.9% logic, 69.1% route), 5 logic levels.

 Constraint Details:

      7.178ns physical path delay genblk1.u_colorbar_gen/SLICE_327 to u_BYTE_PACKETIZER/u_packetheader/SLICE_209 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
      8.329ns delay constraint less
     -1.864ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 9.058ns) by 1.880ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_327 to u_BYTE_PACKETIZER/u_packetheader/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24C.CLK to     R12C24C.Q0 genblk1.u_colorbar_gen/SLICE_327 (from PIXCLK)
ROUTE         4     1.360     R12C24C.Q0 to     R15C22B.A1 w_hsync
CTOF_DEL    ---     0.452     R15C22B.A1 to     R15C22B.F1 u_BYTE_PACKETIZER/SLICE_477
ROUTE         3     1.250     R15C22B.F1 to     R15C23A.A0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R15C23A.A0 to     R15C23A.F0 u_BYTE_PACKETIZER/SLICE_243
ROUTE         5     1.202     R15C23A.F0 to     R15C26C.B1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26C.B1 to     R15C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_209
ROUTE         1     0.579     R15C26C.F1 to     R15C26D.A0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R15C26D.A0 to     R15C26D.F0 u_BYTE_PACKETIZER/SLICE_429
ROUTE         1     0.570     R15C26D.F0 to     R15C26C.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    7.178   (30.9% logic, 69.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to genblk1.u_colorbar_gen/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.729     RPLL.CLKOP to    R12C24C.CLK PIXCLK
                  --------
                    3.827   (35.9% logic, 64.1% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_packetheader/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C26C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[5]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.091ns  (40.4% logic, 59.6% route), 10 logic levels.

 Constraint Details:

     10.091ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_100 to u_BYTE_PACKETIZER/u_packetheader/SLICE_216 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 3.029ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_100 to u_BYTE_PACKETIZER/u_packetheader/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C24D.CLK to     R21C24D.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_100 (from byte_clk)
ROUTE         2     1.991     R21C24D.Q0 to     R19C24D.A0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[5]
C0TOFCO_DE  ---     0.905     R19C24D.A0 to    R19C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_91
ROUTE         1     0.000    R19C24D.FCO to    R19C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R19C25A.FCI to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_90
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_89
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R19C25C.FCI to    R19C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_88
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R19C25D.FCI to     R19C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     1.254     R19C25D.F0 to     R19C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C23D.B1 to     R19C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_439
ROUTE         1     0.384     R19C23D.F1 to     R19C23D.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C23D.C0 to     R19C23D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_439
ROUTE         1     1.129     R19C23D.F0 to     R18C26D.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C26D.C1 to     R18C26D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_214
ROUTE         2     0.686     R18C26D.F1 to     R16C26D.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R16C26D.C1 to     R16C26D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_216
ROUTE         1     0.570     R16C26D.F1 to     R16C26D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.091   (40.4% logic, 59.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.675    LPLL.CLKOS2 to    R21C24D.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R16C26D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.086ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.998ns  (44.0% logic, 56.0% route), 13 logic levels.

 Constraint Details:

      9.998ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_75 to u_BYTE_PACKETIZER/u_packetheader/SLICE_216 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.086ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_75 to u_BYTE_PACKETIZER/u_packetheader/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C25A.CLK to     R15C25A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_75 (from byte_clk)
ROUTE         6     1.579     R15C25A.Q1 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[1]
C1TOFCO_DE  ---     0.786     R19C24A.B1 to    R19C24A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_94
ROUTE         1     0.000    R19C24A.FCO to    R19C24B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R19C24B.FCI to    R19C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_93
ROUTE         1     0.000    R19C24B.FCO to    R19C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R19C24C.FCI to    R19C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_92
ROUTE         1     0.000    R19C24C.FCO to    R19C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R19C24D.FCI to    R19C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_91
ROUTE         1     0.000    R19C24D.FCO to    R19C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R19C25A.FCI to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_90
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_89
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R19C25C.FCI to    R19C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_88
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R19C25D.FCI to     R19C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     1.254     R19C25D.F0 to     R19C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C23D.B1 to     R19C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_439
ROUTE         1     0.384     R19C23D.F1 to     R19C23D.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C23D.C0 to     R19C23D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_439
ROUTE         1     1.129     R19C23D.F0 to     R18C26D.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C26D.C1 to     R18C26D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_214
ROUTE         2     0.686     R18C26D.F1 to     R16C26D.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R16C26D.C1 to     R16C26D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_216
ROUTE         1     0.570     R16C26D.F1 to     R16C26D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.998   (44.0% logic, 56.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C25A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R16C26D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[7]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.976ns  (39.4% logic, 60.6% route), 9 logic levels.

 Constraint Details:

      9.976ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_99 to u_BYTE_PACKETIZER/u_packetheader/SLICE_216 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 3.144ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_99 to u_BYTE_PACKETIZER/u_packetheader/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25A.CLK to     R21C25A.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_99 (from byte_clk)
ROUTE         2     2.022     R21C25A.Q0 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[7]
C0TOFCO_DE  ---     0.905     R19C25A.B0 to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_90
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_89
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R19C25C.FCI to    R19C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_88
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R19C25D.FCI to     R19C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     1.254     R19C25D.F0 to     R19C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C23D.B1 to     R19C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_439
ROUTE         1     0.384     R19C23D.F1 to     R19C23D.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C23D.C0 to     R19C23D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_439
ROUTE         1     1.129     R19C23D.F0 to     R18C26D.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R18C26D.C1 to     R18C26D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_214
ROUTE         2     0.686     R18C26D.F1 to     R16C26D.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R16C26D.C1 to     R16C26D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_216
ROUTE         1     0.570     R16C26D.F1 to     R16C26D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.976   (39.4% logic, 60.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.675    LPLL.CLKOS2 to    R21C25A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R16C26D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.031ns (weighted slack = 3.251ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/vsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               7.027ns  (31.5% logic, 68.5% route), 5 logic levels.

 Constraint Details:

      7.027ns physical path delay genblk1.u_colorbar_gen/SLICE_329 to u_BYTE_PACKETIZER/u_packetheader/SLICE_209 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
      8.329ns delay constraint less
     -1.864ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 9.058ns) by 2.031ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_329 to u_BYTE_PACKETIZER/u_packetheader/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C25B.CLK to     R10C25B.Q0 genblk1.u_colorbar_gen/SLICE_329 (from PIXCLK)
ROUTE         7     1.849     R10C25B.Q0 to     R15C23A.D1 w_vsync
CTOF_DEL    ---     0.452     R15C23A.D1 to     R15C23A.F1 u_BYTE_PACKETIZER/SLICE_243
ROUTE         1     0.610     R15C23A.F1 to     R15C23A.B0 u_BYTE_PACKETIZER/VSYNC_end
CTOF_DEL    ---     0.452     R15C23A.B0 to     R15C23A.F0 u_BYTE_PACKETIZER/SLICE_243
ROUTE         5     1.202     R15C23A.F0 to     R15C26C.B1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26C.B1 to     R15C26C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_209
ROUTE         1     0.579     R15C26C.F1 to     R15C26D.A0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R15C26D.A0 to     R15C26D.F0 u_BYTE_PACKETIZER/SLICE_429
ROUTE         1     0.570     R15C26D.F0 to     R15C26C.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    7.027   (31.5% logic, 68.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to genblk1.u_colorbar_gen/SLICE_329:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.729     RPLL.CLKOP to    R10C25B.CLK PIXCLK
                  --------
                    3.827   (35.9% logic, 64.1% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_packetheader/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C26C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[5]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[1]  (to byte_clk +)

   Delay:               9.889ns  (33.6% logic, 66.4% route), 8 logic levels.

 Constraint Details:

      9.889ns physical path delay u_DCS_ROM/SLICE_21 to u_DCS_ROM/SLICE_290 meets
     13.333ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.147ns) by 3.258ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_21 to u_DCS_ROM/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C13D.CLK to     R17C13D.Q0 u_DCS_ROM/SLICE_21 (from byte_clk)
ROUTE        67     2.012     R17C13D.Q0 to     R17C10D.C1 u_DCS_ROM/byte_cnt[5]
CTOOFX_DEL  ---     0.661     R17C10D.C1 to   R17C10D.OFX0 u_DCS_ROM/SLICE_383
ROUTE         1     0.000   R17C10D.OFX0 to    R17C10C.FXA u_DCS_ROM/current_data_20_5_0_0_f5a
FXTOOFX_DE  ---     0.223    R17C10C.FXA to   R17C10C.OFX1 u_DCS_ROM/SLICE_384
ROUTE         1     0.000   R17C10C.OFX1 to    R17C10B.FXA u_DCS_ROM/current_data_20_5_0_f5a
FXTOOFX_DE  ---     0.223    R17C10B.FXA to   R17C10B.OFX1 u_DCS_ROM/SLICE_385
ROUTE         1     1.252   R17C10B.OFX1 to     R18C12D.A1 u_DCS_ROM/current_data_20_5
CTOF_DEL    ---     0.452     R18C12D.A1 to     R18C12D.F1 u_DCS_ROM/SLICE_402
ROUTE         1     1.283     R18C12D.F1 to     R19C14A.B1 u_DCS_ROM/current_data_25mux_iv_1[0]
CTOF_DEL    ---     0.452     R19C14A.B1 to     R19C14A.F1 u_DCS_ROM/SLICE_179
ROUTE         2     0.552     R19C14A.F1 to     R19C14D.D0 u_DCS_ROM/current_data_2[5]
CTOF_DEL    ---     0.452     R19C14D.D0 to     R19C14D.F0 u_DCS_ROM/SLICE_399
ROUTE        12     1.466     R19C14D.F0 to     R21C11A.A1 u_DCS_ROM/un4_wait_cnt_6
CTOF_DEL    ---     0.452     R21C11A.A1 to     R21C11A.F1 u_DCS_ROM/SLICE_290
ROUTE         1     0.000     R21C11A.F1 to    R21C11A.DI1 u_DCS_ROM/wait_cnt_lm[1] (to byte_clk)
                  --------
                    9.889   (33.6% logic, 66.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R17C13D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.675    LPLL.CLKOS2 to    R21C11A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  55.841MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_6"></A>Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.698       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.401   (24.7% logic, 75.3% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.698       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.340   (28.2% logic, 71.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.544   (26.2% logic, 73.8% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.712   (29.1% logic, 70.9% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.698       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.401   (24.7% logic, 75.3% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.698       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.340   (28.2% logic, 71.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.544   (26.2% logic, 73.8% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.712   (29.1% logic, 70.9% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 1.254ns meets timing requirement of 6.691ns by 5.437ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.698       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.427   (24.6% logic, 75.4% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.698       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.517     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.169 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.173   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.973ns meets timing requirement of -6.576ns by 7.549ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.518   (26.3% logic, 73.7% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.543     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.189 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.545   (39.8% logic, 60.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_7"></A>Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.566ns  (21.0% logic, 79.0% route), 5 logic levels.

 Constraint Details:

     11.566ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 2.665ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     2.258     R11C19D.F0 to     R11C19B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C19B.D0 to     R11C19B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_120
ROUTE         1     1.393     R11C19B.F0 to     R10C18D.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_45
CTOOFX_DEL  ---     0.661     R10C18D.D0 to   R10C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_1/SLICE_345
ROUTE         1     1.180   R10C18D.OFX0 to      R7C18A.B1 w_byte_D1_a[6]
CTOF_DEL    ---     0.452      R7C18A.B1 to      R7C18A.F1 DataSPDT/SLICE_483
ROUTE         1     1.783      R7C18A.F1 to  IOL_T14A.TXD6 byte_D1_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.566   (21.0% logic, 79.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.699ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.532ns  (21.0% logic, 79.0% route), 5 logic levels.

 Constraint Details:

     11.532ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 2.699ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     2.258     R11C19D.F0 to     R11C19B.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C19B.D1 to     R11C19B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_120
ROUTE         1     1.292     R11C19B.F1 to     R12C18C.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_46
CTOOFX_DEL  ---     0.661     R12C18C.D0 to   R12C18C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_2/SLICE_344
ROUTE         1     0.659   R12C18C.OFX0 to     R12C18B.C1 w_byte_D1_a[7]
CTOF_DEL    ---     0.452     R12C18B.C1 to     R12C18B.F1 DataSPDT/SLICE_482
ROUTE         1     2.371     R12C18B.F1 to  IOL_T14A.TXD7 byte_D1_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.532   (21.0% logic, 79.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.364ns  (21.3% logic, 78.7% route), 5 logic levels.

 Constraint Details:

     11.364ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 2.867ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     2.168     R11C19D.F0 to     R11C19A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C19A.D0 to     R11C19A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_119
ROUTE         1     1.292     R11C19A.F0 to     R12C18A.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_43
CTOOFX_DEL  ---     0.661     R12C18A.D0 to   R12C18A.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_347
ROUTE         1     1.057   R12C18A.OFX0 to     R10C16A.C1 w_byte_D1_a[4]
CTOF_DEL    ---     0.452     R10C16A.C1 to     R10C16A.F1 SLICE_485
ROUTE         1     1.895     R10C16A.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.364   (21.3% logic, 78.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.470ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.761ns  (22.5% logic, 77.5% route), 5 logic levels.

 Constraint Details:

     10.761ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.470ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     1.683     R11C19D.F0 to      R8C21B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R8C21B.D0 to      R8C21B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_147
ROUTE         1     0.873      R8C21B.F0 to      R9C21D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_9
CTOOFX_DEL  ---     0.661      R9C21D.A0 to    R9C21D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_349
ROUTE         1     1.324    R9C21D.OFX0 to      R9C17A.A1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452      R9C17A.A1 to      R9C17A.F1 DataSPDT/SLICE_487
ROUTE         1     1.929      R9C17A.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.761   (22.5% logic, 77.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.644ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.587ns  (22.9% logic, 77.1% route), 5 logic levels.

 Constraint Details:

     10.587ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.644ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     1.425     R11C19D.F0 to     R10C19B.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R10C19B.D1 to     R10C19B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_108
ROUTE         1     1.180     R10C19B.F1 to     R12C18C.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_62
CTOOFX_DEL  ---     0.661     R12C18C.B1 to   R12C18C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_2/SLICE_344
ROUTE         1     0.659   R12C18C.OFX0 to     R12C18B.C1 w_byte_D1_a[7]
CTOF_DEL    ---     0.452     R12C18B.C1 to     R12C18B.F1 DataSPDT/SLICE_482
ROUTE         1     2.371     R12C18B.F1 to  IOL_T14A.TXD7 byte_D1_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.587   (22.9% logic, 77.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.690ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.541ns  (23.0% logic, 77.0% route), 5 logic levels.

 Constraint Details:

     10.541ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.690ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     1.497     R11C19D.F0 to      R8C20B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R8C20B.D0 to      R8C20B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_123
ROUTE         1     0.839      R8C20B.F0 to      R9C21D.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_41
CTOOFX_DEL  ---     0.661      R9C21D.D0 to    R9C21D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_349
ROUTE         1     1.324    R9C21D.OFX0 to      R9C17A.A1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452      R9C17A.A1 to      R9C17A.F1 DataSPDT/SLICE_487
ROUTE         1     1.929      R9C17A.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.541   (23.0% logic, 77.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.732ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.499ns  (23.1% logic, 76.9% route), 5 logic levels.

 Constraint Details:

     10.499ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.732ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     1.443     R11C19D.F0 to      R9C20B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R9C20B.D0 to      R9C20B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_135
ROUTE         1     0.851      R9C20B.F0 to      R9C21D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_25
CTOOFX_DEL  ---     0.661      R9C21D.A1 to    R9C21D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_349
ROUTE         1     1.324    R9C21D.OFX0 to      R9C17A.A1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452      R9C17A.A1 to      R9C17A.F1 DataSPDT/SLICE_487
ROUTE         1     1.929      R9C17A.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.499   (23.1% logic, 76.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.374ns  (23.4% logic, 76.6% route), 5 logic levels.

 Constraint Details:

     10.374ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.857ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     1.330     R11C19D.F0 to     R10C21B.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R10C21B.D1 to     R10C21B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_117
ROUTE         1     0.873     R10C21B.F1 to     R11C21D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_50
CTOOFX_DEL  ---     0.661     R11C21D.A1 to   R11C21D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_2/SLICE_356
ROUTE         1     1.703   R11C21D.OFX0 to      R7C19A.A0 w_byte_D0_a[3]
CTOF_DEL    ---     0.452      R7C19A.A0 to      R7C19A.F0 DataSPDT/SLICE_488
ROUTE         1     1.516      R7C19A.F0 to  IOL_T16A.TXD3 byte_D0_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.374   (23.4% logic, 76.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.891ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.340ns  (23.5% logic, 76.5% route), 5 logic levels.

 Constraint Details:

     10.340ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.891ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     1.330     R11C19D.F0 to     R10C20B.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R10C20B.D1 to     R10C20B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_105
ROUTE         1     0.839     R10C20B.F1 to     R11C21D.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_2
CTOOFX_DEL  ---     0.661     R11C21D.D0 to   R11C21D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_2/SLICE_356
ROUTE         1     1.703   R11C21D.OFX0 to      R7C19A.A0 w_byte_D0_a[3]
CTOF_DEL    ---     0.452      R7C19A.A0 to      R7C19A.F0 DataSPDT/SLICE_488
ROUTE         1     1.516      R7C19A.F0 to  IOL_T16A.TXD3 byte_D0_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.340   (23.5% logic, 76.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.948ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.283ns  (23.6% logic, 76.4% route), 5 logic levels.

 Constraint Details:

     10.283ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.948ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_65 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C20C.CLK to     R12C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_65 (from byte_clk)
ROUTE        20     2.526     R12C20C.Q0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R11C19D.C0 to     R11C19D.F0 SLICE_466
ROUTE        64     1.419     R11C19D.F0 to      R9C21B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_111
ROUTE         1     0.659      R9C21B.F0 to      R9C21D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_57
CTOOFX_DEL  ---     0.661      R9C21D.C1 to    R9C21D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_349
ROUTE         1     1.324    R9C21D.OFX0 to      R9C17A.A1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452      R9C17A.A1 to      R9C17A.F1 DataSPDT/SLICE_487
ROUTE         1     1.929      R9C17A.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.283   (23.6% logic, 76.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C20C.CLK byte_clk
                  --------
                    5.691   (24.1% logic, 75.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.726       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.753   (25.6% logic, 74.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:   93.738MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PIXCLK" 24.000000 MHz ;  |   24.000 MHz|    7.298 MHz|   1 *
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |  100.000 MHz|  142.918 MHz|   5  
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|   55.841 MHz|   1 *
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|   93.738 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=w_init">w_init</a>                                  |      24|       6|    100.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 9 clocks:

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 16
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 219
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 33
   Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 6  Score: 279727
Cumulative negative slack: 279727

Constraints cover 12625 paths, 9 nets, and 3906 connections (98.21% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Feb 16 16:48:15 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "PIXCLK" 24.000000 MHz (0 errors)</A></LI>            1101 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz (0 errors)</A></LI>            522 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "i_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "CLKOP" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "CLKOS" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>FREQUENCY NET "byte_clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (0 errors)</A></LI>            746 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>Timing Rule Check(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "PIXCLK" 24.000000 MHz ;
            1101 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.201ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[6]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.306ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.306ns physical path delay genblk1.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.201ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C15D.CLK to     R19C15D.Q1 genblk1.u_colorbar_gen/SLICE_15 (from PIXCLK)
ROUTE         2     0.173     R19C15D.Q1 to EBR_R20C13.DI6 w_pixdata[6] (to PIXCLK)
                  --------
                    0.306   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R19C15D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R20C13.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[4]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.343ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.343ns physical path delay genblk1.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.238ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C15C.CLK to     R19C15C.Q1 genblk1.u_colorbar_gen/SLICE_16 (from PIXCLK)
ROUTE         2     0.210     R19C15C.Q1 to EBR_R20C13.DI4 w_pixdata[4] (to PIXCLK)
                  --------
                    0.343   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R19C15C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R20C13.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[5]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.344ns  (38.7% logic, 61.3% route), 1 logic levels.

 Constraint Details:

      0.344ns physical path delay genblk1.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.239ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C15D.CLK to     R19C15D.Q0 genblk1.u_colorbar_gen/SLICE_15 (from PIXCLK)
ROUTE         2     0.211     R19C15D.Q0 to EBR_R20C13.DI5 w_pixdata[5] (to PIXCLK)
                  --------
                    0.344   (38.7% logic, 61.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R19C15D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R20C13.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.321ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[1]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.426ns  (31.2% logic, 68.8% route), 1 logic levels.

 Constraint Details:

      0.426ns physical path delay genblk1.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.321ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C15B.CLK to     R19C15B.Q0 genblk1.u_colorbar_gen/SLICE_17 (from PIXCLK)
ROUTE         2     0.293     R19C15B.Q0 to EBR_R20C13.DI1 w_pixdata[1] (to PIXCLK)
                  --------
                    0.426   (31.2% logic, 68.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R19C15B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R20C13.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.322ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[10]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.427ns  (31.1% logic, 68.9% route), 1 logic levels.

 Constraint Details:

      0.427ns physical path delay genblk1.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.322ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16B.CLK to     R19C16B.Q1 genblk1.u_colorbar_gen/SLICE_13 (from PIXCLK)
ROUTE         2     0.294     R19C16B.Q1 to EBR_R20C16.DI2 w_pixdata[10] (to PIXCLK)
                  --------
                    0.427   (31.1% logic, 68.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R19C16B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R20C16.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[9]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.453ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.453ns physical path delay genblk1.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.348ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16B.CLK to     R19C16B.Q0 genblk1.u_colorbar_gen/SLICE_13 (from PIXCLK)
ROUTE         2     0.320     R19C16B.Q0 to EBR_R20C16.DI1 w_pixdata[9] (to PIXCLK)
                  --------
                    0.453   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R19C16B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R20C16.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[3]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.454ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.454ns physical path delay genblk1.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.349ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C15C.CLK to     R19C15C.Q0 genblk1.u_colorbar_gen/SLICE_16 (from PIXCLK)
ROUTE         2     0.321     R19C15C.Q0 to EBR_R20C13.DI3 w_pixdata[3] (to PIXCLK)
                  --------
                    0.454   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R19C15C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R20C13.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[0]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.454ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.454ns physical path delay genblk1.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.349ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C15A.CLK to     R19C15A.Q1 genblk1.u_colorbar_gen/SLICE_18 (from PIXCLK)
ROUTE         2     0.321     R19C15A.Q1 to EBR_R20C13.DI0 w_pixdata[0] (to PIXCLK)
                  --------
                    0.454   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R19C15A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R20C13.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/pixcnt[2]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/pixcnt[2]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk1.u_colorbar_gen/SLICE_10 to genblk1.u_colorbar_gen/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_10 to genblk1.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C24B.CLK to     R11C24B.Q1 genblk1.u_colorbar_gen/SLICE_10 (from PIXCLK)
ROUTE         3     0.132     R11C24B.Q1 to     R11C24B.A1 genblk1.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.101     R11C24B.A1 to     R11C24B.F1 genblk1.u_colorbar_gen/SLICE_10
ROUTE         1     0.000     R11C24B.F1 to    R11C24B.DI1 genblk1.u_colorbar_gen/un7_pixcnt[2] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R11C24B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R11C24B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/linecnt[9]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk1.u_colorbar_gen/SLICE_0 to genblk1.u_colorbar_gen/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_0 to genblk1.u_colorbar_gen/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C27B.CLK to      R9C27B.Q0 genblk1.u_colorbar_gen/SLICE_0 (from PIXCLK)
ROUTE         5     0.132      R9C27B.Q0 to      R9C27B.A0 genblk1.u_colorbar_gen/linecnt[9]
CTOF_DEL    ---     0.101      R9C27B.A0 to      R9C27B.F0 genblk1.u_colorbar_gen/SLICE_0
ROUTE         1     0.000      R9C27B.F0 to     R9C27B.DI0 genblk1.u_colorbar_gen/un2_linecnt[9] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to     R9C27B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to     R9C27B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            522 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[22]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[22]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_33 to Comand/SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_33 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15D.CLK to     R11C15D.Q1 Comand/SLICE_33 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C15D.Q1 to     R11C15D.A1 Comand/idle_start[22]
CTOF_DEL    ---     0.101     R11C15D.A1 to     R11C15D.F1 Comand/SLICE_33
ROUTE         1     0.000     R11C15D.F1 to    R11C15D.DI1 Comand/idle_start_2[22] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[4]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[4]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_42 to Comand/SLICE_42 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_42 to Comand/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C13C.CLK to     R11C13C.Q1 Comand/SLICE_42 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C13C.Q1 to     R11C13C.A1 Comand/idle_start[4]
CTOF_DEL    ---     0.101     R11C13C.A1 to     R11C13C.F1 Comand/SLICE_42
ROUTE         1     0.000     R11C13C.F1 to    R11C13C.DI1 Comand/idle_start_2[4] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C13C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C13C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[10]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[10]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_39 to Comand/SLICE_39 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_39 to Comand/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14B.CLK to     R11C14B.Q1 Comand/SLICE_39 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C14B.Q1 to     R11C14B.A1 Comand/idle_start[10]
CTOF_DEL    ---     0.101     R11C14B.A1 to     R11C14B.F1 Comand/SLICE_39
ROUTE         1     0.000     R11C14B.F1 to    R11C14B.DI1 Comand/idle_start_2[10] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C14B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C14B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[17]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[17]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_35 to Comand/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_35 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15B.CLK to     R11C15B.Q0 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C15B.Q0 to     R11C15B.A0 Comand/idle_start[17]
CTOF_DEL    ---     0.101     R11C15B.A0 to     R11C15B.F0 Comand/SLICE_35
ROUTE         1     0.000     R11C15B.F0 to    R11C15B.DI0 Comand/idle_start_2[17] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[18]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[18]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_35 to Comand/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_35 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15B.CLK to     R11C15B.Q1 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C15B.Q1 to     R11C15B.A1 Comand/idle_start[18]
CTOF_DEL    ---     0.101     R11C15B.A1 to     R11C15B.F1 Comand/SLICE_35
ROUTE         1     0.000     R11C15B.F1 to    R11C15B.DI1 Comand/idle_start_2[18] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[2]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[2]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_43 to Comand/SLICE_43 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_43 to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C13B.CLK to     R11C13B.Q1 Comand/SLICE_43 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C13B.Q1 to     R11C13B.A1 Comand/idle_start[2]
CTOF_DEL    ---     0.101     R11C13B.A1 to     R11C13B.F1 Comand/SLICE_43
ROUTE         1     0.000     R11C13B.F1 to    R11C13B.DI1 Comand/idle_start_2[2] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C13B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C13B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[19]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[19]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_34 to Comand/SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_34 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15C.CLK to     R11C15C.Q0 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C15C.Q0 to     R11C15C.A0 Comand/idle_start[19]
CTOF_DEL    ---     0.101     R11C15C.A0 to     R11C15C.F0 Comand/SLICE_34
ROUTE         1     0.000     R11C15C.F0 to    R11C15C.DI0 Comand/idle_start_2[19] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[5]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[5]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_41 to Comand/SLICE_41 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_41 to Comand/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C13D.CLK to     R11C13D.Q0 Comand/SLICE_41 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C13D.Q0 to     R11C13D.A0 Comand/idle_start[5]
CTOF_DEL    ---     0.101     R11C13D.A0 to     R11C13D.F0 Comand/SLICE_41
ROUTE         1     0.000     R11C13D.F0 to    R11C13D.DI0 Comand/idle_start_2[5] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C13D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C13D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[16]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[16]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_36 to Comand/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_36 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15A.CLK to     R11C15A.Q1 Comand/SLICE_36 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C15A.Q1 to     R11C15A.A1 Comand/idle_start[16]
CTOF_DEL    ---     0.101     R11C15A.A1 to     R11C15A.F1 Comand/SLICE_36
ROUTE         1     0.000     R11C15A.F1 to    R11C15A.DI1 Comand/idle_start_2[16] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[15]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[15]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_36 to Comand/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_36 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C15A.CLK to     R11C15A.Q0 Comand/SLICE_36 (from w_CLK_100MHZ)
ROUTE         2     0.132     R11C15A.Q0 to     R11C15A.A0 Comand/idle_start[15]
CTOF_DEL    ---     0.101     R11C15A.A0 to     R11C15A.F0 Comand/SLICE_36
ROUTE         1     0.000     R11C15A.F0 to    R11C15A.DI0 Comand/idle_start_2[15] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.707     RPLL.CLKOS to    R11C15A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.004ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to byte_clk +)

   Delay:               0.472ns  (28.2% logic, 71.8% route), 1 logic levels.

 Constraint Details:

      0.472ns physical path delay SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 13.333ns)
     -0.041ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.824ns skew less
      0.315ns feedback compensation requirement (totaling 0.468ns) by 0.004ns

 Physical Path Details:

      Data path SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16B.CLK to     R21C16B.Q0 SLICE_328 (from w_CLK_100MHZ)
ROUTE        24     0.339     R21C16B.Q0 to *_R20C16.RPRST w_init (to byte_clk)
                  --------
                    0.472   (28.2% logic, 71.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        16     0.689     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    1.461   (33.0% logic, 67.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.752    LPLL.CLKOS2 to *R_R20C16.CLKR byte_clk
                  --------
                    2.285   (21.1% logic, 78.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to byte_clk +)

   Delay:               0.552ns  (24.1% logic, 75.9% route), 1 logic levels.

 Constraint Details:

      0.552ns physical path delay SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 13.333ns)
     -0.041ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.824ns skew less
      0.315ns feedback compensation requirement (totaling 0.468ns) by 0.084ns

 Physical Path Details:

      Data path SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16B.CLK to     R21C16B.Q0 SLICE_328 (from w_CLK_100MHZ)
ROUTE        24     0.419     R21C16B.Q0 to *_R20C13.RPRST w_init (to byte_clk)
                  --------
                    0.552   (24.1% logic, 75.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        16     0.689     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    1.461   (33.0% logic, 67.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.752    LPLL.CLKOS2 to *R_R20C13.CLKR byte_clk
                  --------
                    2.285   (21.1% logic, 78.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.137ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.268ns  (49.6% logic, 50.4% route), 2 logic levels.

 Constraint Details:

      0.268ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_492 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.137ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_492 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25D.CLK to     R18C25D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_492 (from byte_clk)
ROUTE         1     0.135     R18C25D.Q1 to     R18C24C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]
ZERO_DEL    ---     0.000     R18C24C.D1 to   R18C24C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2
ROUTE         1     0.000   R18C24C.WDO3 to    R18C24B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD3_INT (to byte_clk)
                  --------
                    0.268   (49.6% logic, 50.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R18C25D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R18C24B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[10]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.270ns  (49.3% logic, 50.7% route), 2 logic levels.

 Constraint Details:

      0.270ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_492 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.139ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_492 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25D.CLK to     R18C25D.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_492 (from byte_clk)
ROUTE         1     0.137     R18C25D.Q0 to     R18C24C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[10]
ZERO_DEL    ---     0.000     R18C24C.C1 to   R18C24C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2
ROUTE         1     0.000   R18C24C.WDO2 to    R18C24B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD2_INT (to byte_clk)
                  --------
                    0.270   (49.3% logic, 50.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R18C25D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R18C24B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/RAM1

   Delay:               0.273ns  (48.7% logic, 51.3% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay SLICE_300 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_129 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path SLICE_300 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22D.CLK to     R11C22D.Q1 SLICE_300 (from byte_clk)
ROUTE         4     0.140     R11C22D.Q1 to     R11C20C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][3]
ZERO_DEL    ---     0.000     R11C20C.D1 to   R11C20C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_127
ROUTE         1     0.000   R11C20C.WDO3 to    R11C20B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/WD3_INT (to byte_clk)
                  --------
                    0.273   (48.7% logic, 51.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C22D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C20B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/RAM1

   Delay:               0.273ns  (48.7% logic, 51.3% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay SLICE_300 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_141 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path SLICE_300 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22D.CLK to     R11C22D.Q1 SLICE_300 (from byte_clk)
ROUTE         4     0.140     R11C22D.Q1 to     R11C21C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][3]
ZERO_DEL    ---     0.000     R11C21C.D1 to   R11C21C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_139
ROUTE         1     0.000   R11C21C.WDO3 to    R11C21B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/WD3_INT (to byte_clk)
                  --------
                    0.273   (48.7% logic, 51.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C22D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C21B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.143ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/RAM1

   Delay:               0.274ns  (48.5% logic, 51.5% route), 2 logic levels.

 Constraint Details:

      0.274ns physical path delay SLICE_300 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_141 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.143ns

 Physical Path Details:

      Data path SLICE_300 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22D.CLK to     R11C22D.Q0 SLICE_300 (from byte_clk)
ROUTE         4     0.141     R11C22D.Q0 to     R11C21C.C1 u_LP_HS_DELAY_CNTRL/hold_data[0][2]
ZERO_DEL    ---     0.000     R11C21C.C1 to   R11C21C.WDO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_139
ROUTE         1     0.000   R11C21C.WDO2 to    R11C21B.WD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/WD2_INT (to byte_clk)
                  --------
                    0.274   (48.5% logic, 51.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C22D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C21B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.151ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0(ASIC)  (to byte_clk +)

   Delay:               0.619ns  (21.5% logic, 78.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 13.333ns)
     -0.041ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.824ns skew less
      0.315ns feedback compensation requirement (totaling 0.468ns) by 0.151ns

 Physical Path Details:

      Data path SLICE_328 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16B.CLK to     R21C16B.Q0 SLICE_328 (from w_CLK_100MHZ)
ROUTE        24     0.486     R21C16B.Q0 to *_R13C16.RPRST w_init (to byte_clk)
                  --------
                    0.619   (21.5% logic, 78.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        16     0.689     RPLL.CLKOS to    R21C16B.CLK w_CLK_100MHZ
                  --------
                    1.461   (33.0% logic, 67.0% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.752    LPLL.CLKOS2 to *R_R13C16.CLKR byte_clk
                  --------
                    2.285   (21.1% logic, 78.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/hsync  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[4]  (to byte_clk +)

   Delay:               0.595ns  (39.3% logic, 60.7% route), 2 logic levels.

 Constraint Details:

      0.595ns physical path delay genblk1.u_colorbar_gen/SLICE_327 to u_BYTE_PACKETIZER/SLICE_240 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.752ns skew less
      0.315ns feedback compensation requirement (totaling 0.424ns) by 0.171ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_327 to u_BYTE_PACKETIZER/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24C.CLK to     R12C24C.Q0 genblk1.u_colorbar_gen/SLICE_327 (from PIXCLK)
ROUTE         4     0.361     R12C24C.Q0 to     R15C23C.A0 w_hsync
CTOF_DEL    ---     0.101     R15C23C.A0 to     R15C23C.F0 u_BYTE_PACKETIZER/SLICE_240
ROUTE         1     0.000     R15C23C.F0 to    R15C23C.DI0 u_BYTE_PACKETIZER/data_type[4] (to byte_clk)
                  --------
                    0.595   (39.3% logic, 60.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to genblk1.u_colorbar_gen/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.707     RPLL.CLKOP to    R12C24C.CLK PIXCLK
                  --------
                    1.479   (32.6% logic, 67.4% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R15C23C.CLK byte_clk
                  --------
                    2.231   (21.6% logic, 78.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.204ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/lv  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/q_DE  (to byte_clk +)

   Delay:               0.622ns  (21.4% logic, 78.6% route), 1 logic levels.

 Constraint Details:

      0.622ns physical path delay genblk1.u_colorbar_gen/SLICE_325 to u_BYTE_PACKETIZER/SLICE_212 meets
      (delay constraint based on source clock period of 41.667ns and destination clock period of 13.333ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.752ns skew less
      0.315ns feedback compensation requirement (totaling 0.418ns) by 0.204ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_325 to u_BYTE_PACKETIZER/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24C.CLK to     R10C24C.Q0 genblk1.u_colorbar_gen/SLICE_325 (from PIXCLK)
ROUTE        19     0.489     R10C24C.Q0 to     R16C26A.M1 w_de (to byte_clk)
                  --------
                    0.622   (21.4% logic, 78.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to genblk1.u_colorbar_gen/SLICE_325:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.707     RPLL.CLKOP to    R10C24C.CLK PIXCLK
                  --------
                    1.479   (32.6% logic, 67.4% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R16C26A.CLK byte_clk
                  --------
                    2.231   (21.6% logic, 78.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_0

   Delay:               0.278ns  (47.8% logic, 52.2% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay SLICE_466 to SLICE_466 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.302ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C19D.CLK to     R11C19D.Q0 SLICE_466 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.145     R11C19D.Q0 to     R11C19D.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.278   (47.8% logic, 52.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_466 to SLICE_466 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C19D.CLK to     R11C19D.Q1 SLICE_466 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.152     R11C19D.Q1 to     R11C19D.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_446 to SLICE_446 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_446 to SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C19A.CLK to     R12C19A.Q1 SLICE_446 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R12C19A.Q1 to     R12C19A.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C19A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C19A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.421ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_2

   Delay:               0.397ns  (33.5% logic, 66.5% route), 1 logic levels.

 Constraint Details:

      0.397ns physical path delay SLICE_466 to SLICE_446 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.421ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C19D.CLK to     R11C19D.Q0 SLICE_466 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.264     R11C19D.Q0 to     R12C19A.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.397   (33.5% logic, 66.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C19A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.425ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.406ns  (32.8% logic, 67.2% route), 1 logic levels.

 Constraint Details:

      0.406ns physical path delay SLICE_466 to SLICE_446 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.425ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C19D.CLK to     R11C19D.Q0 SLICE_466 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.273     R11C19D.Q0 to     R12C19A.M1 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.406   (32.8% logic, 67.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C19A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.612ns  (21.7% logic, 78.3% route), 1 logic levels.

 Constraint Details:

      0.612ns physical path delay SLICE_446 to SLICE_466 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.631ns

 Physical Path Details:

      Data path SLICE_446 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C19A.CLK to     R12C19A.Q0 SLICE_446 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.479     R12C19A.Q0 to     R11C19D.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_1 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.612   (21.7% logic, 78.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C19A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C19D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.672ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.069ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      1.069ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_326 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.672ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_326 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18B.CLK to     R17C18B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_326 (from byte_clk)
ROUTE         1     0.416     R17C18B.Q0 to      R7C18A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R7C18A.D0 to      R7C18A.F0 DataSPDT/SLICE_483
ROUTE         4     0.419      R7C18A.F0 to  IOL_T21A.TXD0 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.069   (21.9% logic, 78.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C18B.CLK byte_clk
                  --------
                    2.231   (21.6% logic, 78.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.652   (23.1% logic, 76.9% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.672ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.069ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      1.069ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_326 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.672ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_326 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18B.CLK to     R17C18B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_326 (from byte_clk)
ROUTE         1     0.416     R17C18B.Q0 to      R7C18A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R7C18A.D0 to      R7C18A.F0 DataSPDT/SLICE_483
ROUTE         4     0.419      R7C18A.F0 to  IOL_T21A.TXD2 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.069   (21.9% logic, 78.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C18B.CLK byte_clk
                  --------
                    2.231   (21.6% logic, 78.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.652   (23.1% logic, 76.9% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.713ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/RAM0  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.110ns  (48.0% logic, 52.0% route), 3 logic levels.

 Constraint Details:

      1.110ns physical path delay u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_125 to D0_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.713ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_125 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R8C19A.WCK to      R8C19A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_125 (from byte_clk)
ROUTE         1     0.053      R8C19A.F1 to      R8C18D.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_36
CTOOFX_DEL  ---     0.156      R8C18D.D0 to    R8C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4_0/SLICE_354
ROUTE         1     0.135    R8C18D.OFX0 to      R8C16C.D0 w_byte_D0_a[5]
CTOF_DEL    ---     0.101      R8C16C.D0 to      R8C16C.F0 DataSPDT/mux_byte_D0/SLICE_490
ROUTE         1     0.389      R8C16C.F0 to  IOL_T16A.TXD5 byte_D0_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.110   (48.0% logic, 52.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to     R8C19A.WCK byte_clk
                  --------
                    2.231   (21.6% logic, 78.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.652   (23.1% logic, 76.9% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.789ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.186ns  (19.7% logic, 80.3% route), 2 logic levels.

 Constraint Details:

      1.186ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_326 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.789ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_326 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18B.CLK to     R17C18B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_326 (from byte_clk)
ROUTE         1     0.416     R17C18B.Q0 to      R7C18A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R7C18A.D0 to      R7C18A.F0 DataSPDT/SLICE_483
ROUTE         4     0.536      R7C18A.F0 to  IOL_T21A.TXD6 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.186   (19.7% logic, 80.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C18B.CLK byte_clk
                  --------
                    2.231   (21.6% logic, 78.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.652   (23.1% logic, 76.9% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_7"></A>Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.279       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.523   (24.1% logic, 75.9% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.279       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.755   (27.2% logic, 72.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.508   (24.1% logic, 75.9% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.886   (25.6% logic, 74.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.279       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.523   (24.1% logic, 75.9% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.279       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.755   (27.2% logic, 72.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.508   (24.1% logic, 75.9% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.886   (25.6% logic, 74.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of -0.054ns meets timing requirement of 6.653ns by 6.707ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.279       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.534   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.279       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.210     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.130 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.588   (50.7% logic, 49.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.222ns meets timing requirement of -6.625ns by 6.403ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.497   (24.2% logic, 75.8% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         T7.PAD to       T7.PADDI i_clk
ROUTE         1     0.290       T7.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.221     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.132 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.719   (48.4% logic, 51.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PIXCLK" 24.000000 MHz ;  |     0.000 ns|     0.201 ns|   1  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.004 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.302 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 9 clocks:

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 16
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 219
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 33
   Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 12625 paths, 9 nets, and 3906 connections (98.21% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 6 (setup), 0 (hold)
Score: 279727 (setup), 0 (hold)
Cumulative negative slack: 279727 (279727+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
