// Seed: 2775712019
module module_0 (
    output logic id_0
);
  always id_0 <= 'b0;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wire id_2,
    output wand id_3,
    input supply0 id_4,
    input wor id_5,
    output tri0 id_6,
    input tri1 id_7,
    output logic id_8,
    output tri0 id_9,
    input tri id_10,
    input tri0 id_11,
    input wand id_12,
    input wand id_13,
    input supply0 id_14,
    input wand id_15,
    output tri0 id_16,
    input supply0 id_17
);
  assign id_0 = id_4;
  module_0 modCall_1 (id_8);
  initial id_8 <= 1;
endmodule
