
Bai11_TongQuanI2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001060  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080011f4  080011f4  000021f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001214  08001214  00003004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001214  08001214  00003004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001214  08001214  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001214  08001214  00002214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001218  08001218  00002218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  0800121c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08001220  00003004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08001220  00003024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000342b  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000acf  00000000  00000000  0000645f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000460  00000000  00000000  00006f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001bf  00000000  00000000  00007390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010ed6  00000000  00000000  0000754f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000311a  00000000  00000000  00018425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0003e9cb  00000000  00000000  0001b53f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  00059f0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001248  00000000  00000000  00059fc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  0005b210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 000001c8  00000000  00000000  0005b28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080011dc 	.word	0x080011dc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	080011dc 	.word	0x080011dc

080001d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b16      	ldr	r3, [pc, #88]	@ (8000234 <SystemInit+0x60>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80001de:	4a15      	ldr	r2, [pc, #84]	@ (8000234 <SystemInit+0x60>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001e8:	4b13      	ldr	r3, [pc, #76]	@ (8000238 <SystemInit+0x64>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a12      	ldr	r2, [pc, #72]	@ (8000238 <SystemInit+0x64>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001f4:	4b10      	ldr	r3, [pc, #64]	@ (8000238 <SystemInit+0x64>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000238 <SystemInit+0x64>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000238 <SystemInit+0x64>)
 8000200:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8000204:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000208:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800020a:	4b0b      	ldr	r3, [pc, #44]	@ (8000238 <SystemInit+0x64>)
 800020c:	4a0b      	ldr	r2, [pc, #44]	@ (800023c <SystemInit+0x68>)
 800020e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000210:	4b09      	ldr	r3, [pc, #36]	@ (8000238 <SystemInit+0x64>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a08      	ldr	r2, [pc, #32]	@ (8000238 <SystemInit+0x64>)
 8000216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800021a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800021c:	4b06      	ldr	r3, [pc, #24]	@ (8000238 <SystemInit+0x64>)
 800021e:	2200      	movs	r2, #0
 8000220:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000222:	f000 f88f 	bl	8000344 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <SystemInit+0x60>)
 8000228:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800022c:	609a      	str	r2, [r3, #8]
#endif
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	e000ed00 	.word	0xe000ed00
 8000238:	40023800 	.word	0x40023800
 800023c:	24003010 	.word	0x24003010

08000240 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000240:	b480      	push	{r7}
 8000242:	b087      	sub	sp, #28
 8000244:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000246:	2300      	movs	r3, #0
 8000248:	613b      	str	r3, [r7, #16]
 800024a:	2300      	movs	r3, #0
 800024c:	617b      	str	r3, [r7, #20]
 800024e:	2302      	movs	r3, #2
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	2300      	movs	r3, #0
 8000254:	60bb      	str	r3, [r7, #8]
 8000256:	2302      	movs	r3, #2
 8000258:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800025a:	4b35      	ldr	r3, [pc, #212]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 800025c:	689b      	ldr	r3, [r3, #8]
 800025e:	f003 030c 	and.w	r3, r3, #12
 8000262:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000264:	693b      	ldr	r3, [r7, #16]
 8000266:	2b08      	cmp	r3, #8
 8000268:	d011      	beq.n	800028e <SystemCoreClockUpdate+0x4e>
 800026a:	693b      	ldr	r3, [r7, #16]
 800026c:	2b08      	cmp	r3, #8
 800026e:	d844      	bhi.n	80002fa <SystemCoreClockUpdate+0xba>
 8000270:	693b      	ldr	r3, [r7, #16]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d003      	beq.n	800027e <SystemCoreClockUpdate+0x3e>
 8000276:	693b      	ldr	r3, [r7, #16]
 8000278:	2b04      	cmp	r3, #4
 800027a:	d004      	beq.n	8000286 <SystemCoreClockUpdate+0x46>
 800027c:	e03d      	b.n	80002fa <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800027e:	4b2d      	ldr	r3, [pc, #180]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 8000280:	4a2d      	ldr	r2, [pc, #180]	@ (8000338 <SystemCoreClockUpdate+0xf8>)
 8000282:	601a      	str	r2, [r3, #0]
      break;
 8000284:	e03d      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000286:	4b2b      	ldr	r3, [pc, #172]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 8000288:	4a2c      	ldr	r2, [pc, #176]	@ (800033c <SystemCoreClockUpdate+0xfc>)
 800028a:	601a      	str	r2, [r3, #0]
      break;
 800028c:	e039      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800028e:	4b28      	ldr	r3, [pc, #160]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	0d9b      	lsrs	r3, r3, #22
 8000294:	f003 0301 	and.w	r3, r3, #1
 8000298:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800029a:	4b25      	ldr	r3, [pc, #148]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 800029c:	685b      	ldr	r3, [r3, #4]
 800029e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80002a2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80002a4:	68bb      	ldr	r3, [r7, #8]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d00c      	beq.n	80002c4 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002aa:	4a24      	ldr	r2, [pc, #144]	@ (800033c <SystemCoreClockUpdate+0xfc>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80002b2:	4a1f      	ldr	r2, [pc, #124]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 80002b4:	6852      	ldr	r2, [r2, #4]
 80002b6:	0992      	lsrs	r2, r2, #6
 80002b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002bc:	fb02 f303 	mul.w	r3, r2, r3
 80002c0:	617b      	str	r3, [r7, #20]
 80002c2:	e00b      	b.n	80002dc <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002c4:	4a1c      	ldr	r2, [pc, #112]	@ (8000338 <SystemCoreClockUpdate+0xf8>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80002cc:	4a18      	ldr	r2, [pc, #96]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 80002ce:	6852      	ldr	r2, [r2, #4]
 80002d0:	0992      	lsrs	r2, r2, #6
 80002d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002d6:	fb02 f303 	mul.w	r3, r2, r3
 80002da:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002dc:	4b14      	ldr	r3, [pc, #80]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	0c1b      	lsrs	r3, r3, #16
 80002e2:	f003 0303 	and.w	r3, r3, #3
 80002e6:	3301      	adds	r3, #1
 80002e8:	005b      	lsls	r3, r3, #1
 80002ea:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002ec:	697a      	ldr	r2, [r7, #20]
 80002ee:	68fb      	ldr	r3, [r7, #12]
 80002f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80002f4:	4a0f      	ldr	r2, [pc, #60]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 80002f6:	6013      	str	r3, [r2, #0]
      break;
 80002f8:	e003      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 80002fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000338 <SystemCoreClockUpdate+0xf8>)
 80002fe:	601a      	str	r2, [r3, #0]
      break;
 8000300:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000302:	4b0b      	ldr	r3, [pc, #44]	@ (8000330 <SystemCoreClockUpdate+0xf0>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	091b      	lsrs	r3, r3, #4
 8000308:	f003 030f 	and.w	r3, r3, #15
 800030c:	4a0c      	ldr	r2, [pc, #48]	@ (8000340 <SystemCoreClockUpdate+0x100>)
 800030e:	5cd3      	ldrb	r3, [r2, r3]
 8000310:	b2db      	uxtb	r3, r3
 8000312:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000314:	4b07      	ldr	r3, [pc, #28]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	693b      	ldr	r3, [r7, #16]
 800031a:	fa22 f303 	lsr.w	r3, r2, r3
 800031e:	4a05      	ldr	r2, [pc, #20]	@ (8000334 <SystemCoreClockUpdate+0xf4>)
 8000320:	6013      	str	r3, [r2, #0]
}
 8000322:	bf00      	nop
 8000324:	371c      	adds	r7, #28
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40023800 	.word	0x40023800
 8000334:	20000000 	.word	0x20000000
 8000338:	00f42400 	.word	0x00f42400
 800033c:	017d7840 	.word	0x017d7840
 8000340:	080011f4 	.word	0x080011f4

08000344 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000348:	4b23      	ldr	r3, [pc, #140]	@ (80003d8 <SetSysClock+0x94>)
 800034a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800034c:	4a22      	ldr	r2, [pc, #136]	@ (80003d8 <SetSysClock+0x94>)
 800034e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000352:	6413      	str	r3, [r2, #64]	@ 0x40
    PWR->CR |= PWR_CR_VOS;
 8000354:	4b21      	ldr	r3, [pc, #132]	@ (80003dc <SetSysClock+0x98>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a20      	ldr	r2, [pc, #128]	@ (80003dc <SetSysClock+0x98>)
 800035a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800035e:	6013      	str	r3, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000360:	4b1d      	ldr	r3, [pc, #116]	@ (80003d8 <SetSysClock+0x94>)
 8000362:	4a1d      	ldr	r2, [pc, #116]	@ (80003d8 <SetSysClock+0x94>)
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000368:	4b1b      	ldr	r3, [pc, #108]	@ (80003d8 <SetSysClock+0x94>)
 800036a:	4a1b      	ldr	r2, [pc, #108]	@ (80003d8 <SetSysClock+0x94>)
 800036c:	689b      	ldr	r3, [r3, #8]
 800036e:	6093      	str	r3, [r2, #8]
    
  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8000370:	4b19      	ldr	r3, [pc, #100]	@ (80003d8 <SetSysClock+0x94>)
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	4a18      	ldr	r2, [pc, #96]	@ (80003d8 <SetSysClock+0x94>)
 8000376:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800037a:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800037c:	4b16      	ldr	r3, [pc, #88]	@ (80003d8 <SetSysClock+0x94>)
 800037e:	4a18      	ldr	r2, [pc, #96]	@ (80003e0 <SetSysClock+0x9c>)
 8000380:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000382:	4b15      	ldr	r3, [pc, #84]	@ (80003d8 <SetSysClock+0x94>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	4a14      	ldr	r2, [pc, #80]	@ (80003d8 <SetSysClock+0x94>)
 8000388:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800038c:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800038e:	bf00      	nop
 8000390:	4b11      	ldr	r3, [pc, #68]	@ (80003d8 <SetSysClock+0x94>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0f9      	beq.n	8000390 <SetSysClock+0x4c>
  {
  }
   
  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 800039c:	4b11      	ldr	r3, [pc, #68]	@ (80003e4 <SetSysClock+0xa0>)
 800039e:	f240 6202 	movw	r2, #1538	@ 0x602
 80003a2:	601a      	str	r2, [r3, #0]

  /* Select the main PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003a4:	4b0c      	ldr	r3, [pc, #48]	@ (80003d8 <SetSysClock+0x94>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	4a0b      	ldr	r2, [pc, #44]	@ (80003d8 <SetSysClock+0x94>)
 80003aa:	f023 0303 	bic.w	r3, r3, #3
 80003ae:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003b0:	4b09      	ldr	r3, [pc, #36]	@ (80003d8 <SetSysClock+0x94>)
 80003b2:	689b      	ldr	r3, [r3, #8]
 80003b4:	4a08      	ldr	r2, [pc, #32]	@ (80003d8 <SetSysClock+0x94>)
 80003b6:	f043 0302 	orr.w	r3, r3, #2
 80003ba:	6093      	str	r3, [r2, #8]

  /* Wait till the main PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003bc:	bf00      	nop
 80003be:	4b06      	ldr	r3, [pc, #24]	@ (80003d8 <SetSysClock+0x94>)
 80003c0:	689b      	ldr	r3, [r3, #8]
 80003c2:	f003 030c 	and.w	r3, r3, #12
 80003c6:	2b08      	cmp	r3, #8
 80003c8:	d1f9      	bne.n	80003be <SetSysClock+0x7a>
}
 80003ca:	bf00      	nop
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	40023800 	.word	0x40023800
 80003dc:	40007000 	.word	0x40007000
 80003e0:	08015410 	.word	0x08015410
 80003e4:	40023c00 	.word	0x40023c00

080003e8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b089      	sub	sp, #36	@ 0x24
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80003f0:	2300      	movs	r3, #0
 80003f2:	61bb      	str	r3, [r7, #24]
 80003f4:	2300      	movs	r3, #0
 80003f6:	617b      	str	r3, [r7, #20]
 80003f8:	2300      	movs	r3, #0
 80003fa:	61fb      	str	r3, [r7, #28]
 80003fc:	2302      	movs	r3, #2
 80003fe:	613b      	str	r3, [r7, #16]
 8000400:	2300      	movs	r3, #0
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	2302      	movs	r3, #2
 8000406:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000408:	4b4a      	ldr	r3, [pc, #296]	@ (8000534 <RCC_GetClocksFreq+0x14c>)
 800040a:	689b      	ldr	r3, [r3, #8]
 800040c:	f003 030c 	and.w	r3, r3, #12
 8000410:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000412:	69bb      	ldr	r3, [r7, #24]
 8000414:	2b08      	cmp	r3, #8
 8000416:	d011      	beq.n	800043c <RCC_GetClocksFreq+0x54>
 8000418:	69bb      	ldr	r3, [r7, #24]
 800041a:	2b08      	cmp	r3, #8
 800041c:	d844      	bhi.n	80004a8 <RCC_GetClocksFreq+0xc0>
 800041e:	69bb      	ldr	r3, [r7, #24]
 8000420:	2b00      	cmp	r3, #0
 8000422:	d003      	beq.n	800042c <RCC_GetClocksFreq+0x44>
 8000424:	69bb      	ldr	r3, [r7, #24]
 8000426:	2b04      	cmp	r3, #4
 8000428:	d004      	beq.n	8000434 <RCC_GetClocksFreq+0x4c>
 800042a:	e03d      	b.n	80004a8 <RCC_GetClocksFreq+0xc0>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a42      	ldr	r2, [pc, #264]	@ (8000538 <RCC_GetClocksFreq+0x150>)
 8000430:	601a      	str	r2, [r3, #0]
    break;
 8000432:	e03d      	b.n	80004b0 <RCC_GetClocksFreq+0xc8>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	4a41      	ldr	r2, [pc, #260]	@ (800053c <RCC_GetClocksFreq+0x154>)
 8000438:	601a      	str	r2, [r3, #0]
    break;
 800043a:	e039      	b.n	80004b0 <RCC_GetClocksFreq+0xc8>
  case 0x08:  /* PLL P used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800043c:	4b3d      	ldr	r3, [pc, #244]	@ (8000534 <RCC_GetClocksFreq+0x14c>)
 800043e:	685b      	ldr	r3, [r3, #4]
 8000440:	0d9b      	lsrs	r3, r3, #22
 8000442:	f003 0301 	and.w	r3, r3, #1
 8000446:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000448:	4b3a      	ldr	r3, [pc, #232]	@ (8000534 <RCC_GetClocksFreq+0x14c>)
 800044a:	685b      	ldr	r3, [r3, #4]
 800044c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000450:	60bb      	str	r3, [r7, #8]

    if (pllsource != 0)
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	2b00      	cmp	r3, #0
 8000456:	d00c      	beq.n	8000472 <RCC_GetClocksFreq+0x8a>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000458:	4a38      	ldr	r2, [pc, #224]	@ (800053c <RCC_GetClocksFreq+0x154>)
 800045a:	68bb      	ldr	r3, [r7, #8]
 800045c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000460:	4a34      	ldr	r2, [pc, #208]	@ (8000534 <RCC_GetClocksFreq+0x14c>)
 8000462:	6852      	ldr	r2, [r2, #4]
 8000464:	0992      	lsrs	r2, r2, #6
 8000466:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800046a:	fb02 f303 	mul.w	r3, r2, r3
 800046e:	61fb      	str	r3, [r7, #28]
 8000470:	e00b      	b.n	800048a <RCC_GetClocksFreq+0xa2>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000472:	4a31      	ldr	r2, [pc, #196]	@ (8000538 <RCC_GetClocksFreq+0x150>)
 8000474:	68bb      	ldr	r3, [r7, #8]
 8000476:	fbb2 f3f3 	udiv	r3, r2, r3
 800047a:	4a2e      	ldr	r2, [pc, #184]	@ (8000534 <RCC_GetClocksFreq+0x14c>)
 800047c:	6852      	ldr	r2, [r2, #4]
 800047e:	0992      	lsrs	r2, r2, #6
 8000480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000484:	fb02 f303 	mul.w	r3, r2, r3
 8000488:	61fb      	str	r3, [r7, #28]
    }

    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800048a:	4b2a      	ldr	r3, [pc, #168]	@ (8000534 <RCC_GetClocksFreq+0x14c>)
 800048c:	685b      	ldr	r3, [r3, #4]
 800048e:	0c1b      	lsrs	r3, r3, #16
 8000490:	f003 0303 	and.w	r3, r3, #3
 8000494:	3301      	adds	r3, #1
 8000496:	005b      	lsls	r3, r3, #1
 8000498:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800049a:	69fa      	ldr	r2, [r7, #28]
 800049c:	693b      	ldr	r3, [r7, #16]
 800049e:	fbb2 f2f3 	udiv	r2, r2, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	601a      	str	r2, [r3, #0]
    break;
 80004a6:	e003      	b.n	80004b0 <RCC_GetClocksFreq+0xc8>
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	4a23      	ldr	r2, [pc, #140]	@ (8000538 <RCC_GetClocksFreq+0x150>)
 80004ac:	601a      	str	r2, [r3, #0]
    break;
 80004ae:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80004b0:	4b20      	ldr	r3, [pc, #128]	@ (8000534 <RCC_GetClocksFreq+0x14c>)
 80004b2:	689b      	ldr	r3, [r3, #8]
 80004b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80004b8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80004ba:	69bb      	ldr	r3, [r7, #24]
 80004bc:	091b      	lsrs	r3, r3, #4
 80004be:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80004c0:	4a1f      	ldr	r2, [pc, #124]	@ (8000540 <RCC_GetClocksFreq+0x158>)
 80004c2:	69bb      	ldr	r3, [r7, #24]
 80004c4:	4413      	add	r3, r2
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	40da      	lsrs	r2, r3
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80004d8:	4b16      	ldr	r3, [pc, #88]	@ (8000534 <RCC_GetClocksFreq+0x14c>)
 80004da:	689b      	ldr	r3, [r3, #8]
 80004dc:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80004e0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80004e2:	69bb      	ldr	r3, [r7, #24]
 80004e4:	0a9b      	lsrs	r3, r3, #10
 80004e6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80004e8:	4a15      	ldr	r2, [pc, #84]	@ (8000540 <RCC_GetClocksFreq+0x158>)
 80004ea:	69bb      	ldr	r3, [r7, #24]
 80004ec:	4413      	add	r3, r2
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	685a      	ldr	r2, [r3, #4]
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	40da      	lsrs	r2, r3
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000500:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <RCC_GetClocksFreq+0x14c>)
 8000502:	689b      	ldr	r3, [r3, #8]
 8000504:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8000508:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800050a:	69bb      	ldr	r3, [r7, #24]
 800050c:	0b5b      	lsrs	r3, r3, #13
 800050e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000510:	4a0b      	ldr	r2, [pc, #44]	@ (8000540 <RCC_GetClocksFreq+0x158>)
 8000512:	69bb      	ldr	r3, [r7, #24]
 8000514:	4413      	add	r3, r2
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	b2db      	uxtb	r3, r3
 800051a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	685a      	ldr	r2, [r3, #4]
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	40da      	lsrs	r2, r3
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	60da      	str	r2, [r3, #12]
}
 8000528:	bf00      	nop
 800052a:	3724      	adds	r7, #36	@ 0x24
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr
 8000534:	40023800 	.word	0x40023800
 8000538:	00f42400 	.word	0x00f42400
 800053c:	017d7840 	.word	0x017d7840
 8000540:	08001204 	.word	0x08001204

08000544 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000550:	78fb      	ldrb	r3, [r7, #3]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d006      	beq.n	8000564 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000556:	4b0a      	ldr	r3, [pc, #40]	@ (8000580 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000558:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800055a:	4909      	ldr	r1, [pc, #36]	@ (8000580 <RCC_AHB1PeriphClockCmd+0x3c>)
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	4313      	orrs	r3, r2
 8000560:	630b      	str	r3, [r1, #48]	@ 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000562:	e006      	b.n	8000572 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000564:	4b06      	ldr	r3, [pc, #24]	@ (8000580 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000566:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	43db      	mvns	r3, r3
 800056c:	4904      	ldr	r1, [pc, #16]	@ (8000580 <RCC_AHB1PeriphClockCmd+0x3c>)
 800056e:	4013      	ands	r3, r2
 8000570:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	40023800 	.word	0x40023800

08000584 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	460b      	mov	r3, r1
 800058e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000590:	78fb      	ldrb	r3, [r7, #3]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d006      	beq.n	80005a4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000596:	4b0a      	ldr	r3, [pc, #40]	@ (80005c0 <RCC_APB1PeriphClockCmd+0x3c>)
 8000598:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800059a:	4909      	ldr	r1, [pc, #36]	@ (80005c0 <RCC_APB1PeriphClockCmd+0x3c>)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4313      	orrs	r3, r2
 80005a0:	640b      	str	r3, [r1, #64]	@ 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80005a2:	e006      	b.n	80005b2 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80005a4:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <RCC_APB1PeriphClockCmd+0x3c>)
 80005a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	43db      	mvns	r3, r3
 80005ac:	4904      	ldr	r1, [pc, #16]	@ (80005c0 <RCC_APB1PeriphClockCmd+0x3c>)
 80005ae:	4013      	ands	r3, r2
 80005b0:	640b      	str	r3, [r1, #64]	@ 0x40
}
 80005b2:	bf00      	nop
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	40023800 	.word	0x40023800

080005c4 <main>:

/* Private variables ---------------------------------------------------------*/
uint8_t Data_Receive;

int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
	AppInitCommon();
 80005ca:	f000 f839 	bl	8000640 <AppInitCommon>

	while(1)
	{
	    if (GPIO_ReadInputDataBit(BUTTON_CFG_PORT, BUTTON_CFG_PIN) == Bit_RESET)
 80005ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005d2:	4818      	ldr	r0, [pc, #96]	@ (8000634 <main+0x70>)
 80005d4:	f000 fb06 	bl	8000be4 <GPIO_ReadInputDataBit>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d109      	bne.n	80005f2 <main+0x2e>
		{
			I2C_Start();
 80005de:	f000 f92d 	bl	800083c <I2C_Start>

			I2C_SendAddress(SERIAL_ADR);
 80005e2:	2002      	movs	r0, #2
 80005e4:	f000 f948 	bl	8000878 <I2C_SendAddress>

			I2C_TransmitData(DATA_RCV_VALID);
 80005e8:	2010      	movs	r0, #16
 80005ea:	f000 f961 	bl	80008b0 <I2C_TransmitData>

			I2C_Stop();
 80005ee:	f000 f97b 	bl	80008e8 <I2C_Stop>
		}

	    if (Data_Receive == DATA_RCV_VALID)
 80005f2:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <main+0x74>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b10      	cmp	r3, #16
 80005f8:	d1e9      	bne.n	80005ce <main+0xa>
	    {
	    	for (int i = 0; i < LED_NUM_OF_BLINK; i++)
 80005fa:	2300      	movs	r3, #0
 80005fc:	607b      	str	r3, [r7, #4]
 80005fe:	e012      	b.n	8000626 <main+0x62>
	    	{
	    		GPIO_SetBits(LED_IND_PORT, LED_IND_PIN);
 8000600:	2120      	movs	r1, #32
 8000602:	480e      	ldr	r0, [pc, #56]	@ (800063c <main+0x78>)
 8000604:	f000 fb08 	bl	8000c18 <GPIO_SetBits>
	    		Delay_ms(1000);
 8000608:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800060c:	f000 f9b0 	bl	8000970 <Delay_ms>
	    		GPIO_ResetBits(LED_IND_PORT, LED_IND_PIN);
 8000610:	2120      	movs	r1, #32
 8000612:	480a      	ldr	r0, [pc, #40]	@ (800063c <main+0x78>)
 8000614:	f000 fb0f 	bl	8000c36 <GPIO_ResetBits>
	    		Delay_ms(1000);
 8000618:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800061c:	f000 f9a8 	bl	8000970 <Delay_ms>
	    	for (int i = 0; i < LED_NUM_OF_BLINK; i++)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3301      	adds	r3, #1
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b04      	cmp	r3, #4
 800062a:	dde9      	ble.n	8000600 <main+0x3c>
	    	}
	    	Data_Receive = DATA_RCV_IDLE;
 800062c:	4b02      	ldr	r3, [pc, #8]	@ (8000638 <main+0x74>)
 800062e:	2200      	movs	r2, #0
 8000630:	701a      	strb	r2, [r3, #0]
	    if (GPIO_ReadInputDataBit(BUTTON_CFG_PORT, BUTTON_CFG_PIN) == Bit_RESET)
 8000632:	e7cc      	b.n	80005ce <main+0xa>
 8000634:	40020800 	.word	0x40020800
 8000638:	20000020 	.word	0x20000020
 800063c:	40020000 	.word	0x40020000

08000640 <AppInitCommon>:
 * @param  None
 * @retval None
 */
static
void AppInitCommon(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	// System clock 84MHz ------------------------------------------------------
	SystemCoreClockUpdate();
 8000644:	f7ff fdfc 	bl	8000240 <SystemCoreClockUpdate>

	// Initializes Button User -------------------------------------------------
	Button_Init();
 8000648:	f000 f822 	bl	8000690 <Button_Init>

	// Initializes Led ---------------------------------------------------------
	Led_Init();
 800064c:	f000 f806 	bl	800065c <Led_Init>

	// Initializes I2C3 Master -------------------------------------------------
	I2C_InitMaster();
 8000650:	f000 f89c 	bl	800078c <I2C_InitMaster>

	// Initializes I2C1 Slave --------------------------------------------------
	I2C_InitSlave();
 8000654:	f000 f838 	bl	80006c8 <I2C_InitSlave>
}
 8000658:	bf00      	nop
 800065a:	bd80      	pop	{r7, pc}

0800065c <Led_Init>:
 * @brief  Led_Init
 * @param  None
 * @retval None
 */
static void Led_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(LED_IND_GPIO_RCC, ENABLE);
 8000662:	2101      	movs	r1, #1
 8000664:	2001      	movs	r0, #1
 8000666:	f7ff ff6d 	bl	8000544 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = LED_IND_PIN;
 800066a:	2320      	movs	r3, #32
 800066c:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800066e:	2301      	movs	r3, #1
 8000670:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000672:	2302      	movs	r3, #2
 8000674:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000676:	2300      	movs	r3, #0
 8000678:	71bb      	strb	r3, [r7, #6]

	GPIO_Init(LED_IND_PORT, &GPIO_InitStructure);
 800067a:	463b      	mov	r3, r7
 800067c:	4619      	mov	r1, r3
 800067e:	4803      	ldr	r0, [pc, #12]	@ (800068c <Led_Init+0x30>)
 8000680:	f000 fa22 	bl	8000ac8 <GPIO_Init>
}
 8000684:	bf00      	nop
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	40020000 	.word	0x40020000

08000690 <Button_Init>:
 * @brief  Button_Init
 * @param  None
 * @retval None
 */
static void Button_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure ;

	RCC_AHB1PeriphClockCmd(BUTTON_CFG_GPIO_RCC, ENABLE);
 8000696:	2101      	movs	r1, #1
 8000698:	2004      	movs	r0, #4
 800069a:	f7ff ff53 	bl	8000544 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800069e:	2300      	movs	r3, #0
 80006a0:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80006a2:	2302      	movs	r3, #2
 80006a4:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80006a6:	2301      	movs	r3, #1
 80006a8:	71fb      	strb	r3, [r7, #7]

	GPIO_InitStructure.GPIO_Pin = BUTTON_CFG_PIN;
 80006aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006ae:	603b      	str	r3, [r7, #0]
	GPIO_Init(BUTTON_CFG_PORT, &GPIO_InitStructure);
 80006b0:	463b      	mov	r3, r7
 80006b2:	4619      	mov	r1, r3
 80006b4:	4803      	ldr	r0, [pc, #12]	@ (80006c4 <Button_Init+0x34>)
 80006b6:	f000 fa07 	bl	8000ac8 <GPIO_Init>
}
 80006ba:	bf00      	nop
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40020800 	.word	0x40020800

080006c8 <I2C_InitSlave>:
 * @brief  I2C_InitSlave
 * @param  None
 * @retval None
 */
static void I2C_InitSlave(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af00      	add	r7, sp, #0
	I2C_InitTypeDef I2C_InitStruct;
	GPIO_InitTypeDef GPIO_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct;

	// Initialize GPIO as open drain alternate function ------------------------
	RCC_APB1PeriphClockCmd(I2C_SLAVE_RCC, ENABLE);
 80006ce:	2101      	movs	r1, #1
 80006d0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80006d4:	f7ff ff56 	bl	8000584 <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(I2C_SLAVE_GPIO_RCC, ENABLE);
 80006d8:	2101      	movs	r1, #1
 80006da:	2002      	movs	r0, #2
 80006dc:	f7ff ff32 	bl	8000544 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80006e0:	2302      	movs	r3, #2
 80006e2:	733b      	strb	r3, [r7, #12]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 80006e4:	2302      	movs	r3, #2
 80006e6:	737b      	strb	r3, [r7, #13]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 80006e8:	2301      	movs	r3, #1
 80006ea:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStruct.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 80006ec:	2300      	movs	r3, #0
 80006ee:	73fb      	strb	r3, [r7, #15]

	GPIO_InitStruct.GPIO_Pin = SCL_SLAVE_PIN | SDA_SLAVE_PIN;
 80006f0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80006f4:	60bb      	str	r3, [r7, #8]
	GPIO_Init(I2C_SLAVE_PORT, &GPIO_InitStruct);
 80006f6:	f107 0308 	add.w	r3, r7, #8
 80006fa:	4619      	mov	r1, r3
 80006fc:	4820      	ldr	r0, [pc, #128]	@ (8000780 <I2C_InitSlave+0xb8>)
 80006fe:	f000 f9e3 	bl	8000ac8 <GPIO_Init>

	// Connect PB8 to I2C1_SCL -------------------------------------------------
	GPIO_PinAFConfig(I2C_SLAVE_PORT, GPIO_PinSource8, GPIO_AF_I2C1);
 8000702:	2204      	movs	r2, #4
 8000704:	2108      	movs	r1, #8
 8000706:	481e      	ldr	r0, [pc, #120]	@ (8000780 <I2C_InitSlave+0xb8>)
 8000708:	f000 faa4 	bl	8000c54 <GPIO_PinAFConfig>

	// Connect PB9 to I2C1_SDA -------------------------------------------------
	GPIO_PinAFConfig(I2C_SLAVE_PORT, GPIO_PinSource9, GPIO_AF_I2C1);
 800070c:	2204      	movs	r2, #4
 800070e:	2109      	movs	r1, #9
 8000710:	481b      	ldr	r0, [pc, #108]	@ (8000780 <I2C_InitSlave+0xb8>)
 8000712:	f000 fa9f 	bl	8000c54 <GPIO_PinAFConfig>

	// Initialize I2C1 ---------------------------------------------------------
	I2C_InitStruct.I2C_ClockSpeed = I2C_SPEED;
 8000716:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <I2C_InitSlave+0xbc>)
 8000718:	613b      	str	r3, [r7, #16]
	I2C_InitStruct.I2C_Mode = I2C_Mode_I2C;
 800071a:	2300      	movs	r3, #0
 800071c:	82bb      	strh	r3, [r7, #20]
	I2C_InitStruct.I2C_DutyCycle = I2C_DutyCycle_2;
 800071e:	f64b 73ff 	movw	r3, #49151	@ 0xbfff
 8000722:	82fb      	strh	r3, [r7, #22]
	I2C_InitStruct.I2C_OwnAddress1 = SERIAL_ADR;
 8000724:	2302      	movs	r3, #2
 8000726:	833b      	strh	r3, [r7, #24]
	I2C_InitStruct.I2C_Ack = I2C_Ack_Enable;
 8000728:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800072c:	837b      	strh	r3, [r7, #26]
	I2C_InitStruct.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800072e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000732:	83bb      	strh	r3, [r7, #28]

	I2C_Init(I2C_SLAVE_INSTANCE, &I2C_InitStruct);
 8000734:	f107 0310 	add.w	r3, r7, #16
 8000738:	4619      	mov	r1, r3
 800073a:	4813      	ldr	r0, [pc, #76]	@ (8000788 <I2C_InitSlave+0xc0>)
 800073c:	f000 fad4 	bl	8000ce8 <I2C_Init>
	I2C_Cmd(I2C_SLAVE_INSTANCE, ENABLE);
 8000740:	2101      	movs	r1, #1
 8000742:	4811      	ldr	r0, [pc, #68]	@ (8000788 <I2C_InitSlave+0xc0>)
 8000744:	f000 fb92 	bl	8000e6c <I2C_Cmd>

	// Configure interrupt -----------------------------------------------------
	I2C_ITConfig(I2C_SLAVE_INSTANCE, I2C_IT_EVT, ENABLE);
 8000748:	2201      	movs	r2, #1
 800074a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800074e:	480e      	ldr	r0, [pc, #56]	@ (8000788 <I2C_InitSlave+0xc0>)
 8000750:	f000 fc48 	bl	8000fe4 <I2C_ITConfig>
	I2C_ITConfig(I2C_SLAVE_INSTANCE, I2C_IT_BUF, ENABLE);
 8000754:	2201      	movs	r2, #1
 8000756:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800075a:	480b      	ldr	r0, [pc, #44]	@ (8000788 <I2C_InitSlave+0xc0>)
 800075c:	f000 fc42 	bl	8000fe4 <I2C_ITConfig>

	NVIC_InitStruct.NVIC_IRQChannel = I2C1_EV_IRQn;
 8000760:	231f      	movs	r3, #31
 8000762:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8000764:	2300      	movs	r3, #0
 8000766:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8000768:	2300      	movs	r3, #0
 800076a:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 800076c:	2301      	movs	r3, #1
 800076e:	71fb      	strb	r3, [r7, #7]

	NVIC_Init(&NVIC_InitStruct);
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	4618      	mov	r0, r3
 8000774:	f000 f946 	bl	8000a04 <NVIC_Init>
}
 8000778:	bf00      	nop
 800077a:	3720      	adds	r7, #32
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40020400 	.word	0x40020400
 8000784:	00061a80 	.word	0x00061a80
 8000788:	40005400 	.word	0x40005400

0800078c <I2C_InitMaster>:
 * @brief  I2C_InitMaster
 * @param  None
 * @retval None
 */
static void I2C_InitMaster(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
	I2C_InitTypeDef I2C_InitStruct;
	GPIO_InitTypeDef GPIO_InitStruct;

	// Initialize GPIO as open drain alternate function ------------------------
	//Enable the i2c
	RCC_APB1PeriphClockCmd(I2C_MASTER_RCC, ENABLE);
 8000792:	2101      	movs	r1, #1
 8000794:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8000798:	f7ff fef4 	bl	8000584 <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(I2C_MASTER_GPIO_RCC, ENABLE);
 800079c:	2101      	movs	r1, #1
 800079e:	2001      	movs	r0, #1
 80007a0:	f7ff fed0 	bl	8000544 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80007a4:	2101      	movs	r1, #1
 80007a6:	2004      	movs	r0, #4
 80007a8:	f7ff fecc 	bl	8000544 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80007ac:	2302      	movs	r3, #2
 80007ae:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 80007b0:	2302      	movs	r3, #2
 80007b2:	717b      	strb	r3, [r7, #5]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 80007b4:	2301      	movs	r3, #1
 80007b6:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd  = GPIO_PuPd_UP;
 80007b8:	2301      	movs	r3, #1
 80007ba:	71fb      	strb	r3, [r7, #7]

	GPIO_InitStruct.GPIO_Pin = SCL_MASTER_PIN;
 80007bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007c0:	603b      	str	r3, [r7, #0]
	GPIO_Init(I2C_MASTER_PORT, &GPIO_InitStruct);
 80007c2:	463b      	mov	r3, r7
 80007c4:	4619      	mov	r1, r3
 80007c6:	4819      	ldr	r0, [pc, #100]	@ (800082c <I2C_InitMaster+0xa0>)
 80007c8:	f000 f97e 	bl	8000ac8 <GPIO_Init>

	GPIO_InitStruct.GPIO_Pin = SDA_MASTER_PIN;
 80007cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007d0:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007d2:	463b      	mov	r3, r7
 80007d4:	4619      	mov	r1, r3
 80007d6:	4816      	ldr	r0, [pc, #88]	@ (8000830 <I2C_InitMaster+0xa4>)
 80007d8:	f000 f976 	bl	8000ac8 <GPIO_Init>

	// Connect PA8 to I2C3_SCL -------------------------------------------------
	GPIO_PinAFConfig(I2C_MASTER_PORT, GPIO_PinSource8, GPIO_AF_I2C3);
 80007dc:	2204      	movs	r2, #4
 80007de:	2108      	movs	r1, #8
 80007e0:	4812      	ldr	r0, [pc, #72]	@ (800082c <I2C_InitMaster+0xa0>)
 80007e2:	f000 fa37 	bl	8000c54 <GPIO_PinAFConfig>

	// Connect PB4 to I2C3_SDA -------------------------------------------------
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource9, GPIO_AF_I2C3);
 80007e6:	2204      	movs	r2, #4
 80007e8:	2109      	movs	r1, #9
 80007ea:	4811      	ldr	r0, [pc, #68]	@ (8000830 <I2C_InitMaster+0xa4>)
 80007ec:	f000 fa32 	bl	8000c54 <GPIO_PinAFConfig>

	// Initialize I2C3 ---------------------------------------------------------
	I2C_InitStruct.I2C_ClockSpeed = I2C_SPEED;
 80007f0:	4b10      	ldr	r3, [pc, #64]	@ (8000834 <I2C_InitMaster+0xa8>)
 80007f2:	60bb      	str	r3, [r7, #8]
	I2C_InitStruct.I2C_Mode = I2C_Mode_I2C;
 80007f4:	2300      	movs	r3, #0
 80007f6:	81bb      	strh	r3, [r7, #12]
	I2C_InitStruct.I2C_DutyCycle = I2C_DutyCycle_2;
 80007f8:	f64b 73ff 	movw	r3, #49151	@ 0xbfff
 80007fc:	81fb      	strh	r3, [r7, #14]
	I2C_InitStruct.I2C_OwnAddress1 = 0x00;
 80007fe:	2300      	movs	r3, #0
 8000800:	823b      	strh	r3, [r7, #16]
	I2C_InitStruct.I2C_Ack = I2C_Ack_Enable;
 8000802:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000806:	827b      	strh	r3, [r7, #18]
	I2C_InitStruct.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8000808:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800080c:	82bb      	strh	r3, [r7, #20]

	I2C_Init(I2C_MASTER_INSTANCE, &I2C_InitStruct);
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	4619      	mov	r1, r3
 8000814:	4808      	ldr	r0, [pc, #32]	@ (8000838 <I2C_InitMaster+0xac>)
 8000816:	f000 fa67 	bl	8000ce8 <I2C_Init>
	I2C_Cmd(I2C_MASTER_INSTANCE, ENABLE);
 800081a:	2101      	movs	r1, #1
 800081c:	4806      	ldr	r0, [pc, #24]	@ (8000838 <I2C_InitMaster+0xac>)
 800081e:	f000 fb25 	bl	8000e6c <I2C_Cmd>
}
 8000822:	bf00      	nop
 8000824:	3718      	adds	r7, #24
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40020000 	.word	0x40020000
 8000830:	40020800 	.word	0x40020800
 8000834:	00061a80 	.word	0x00061a80
 8000838:	40005c00 	.word	0x40005c00

0800083c <I2C_Start>:
 * @param  None
 * @retval None
 */
static
void I2C_Start(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
	// Wait until I2Cx is not busy anymore
	while (I2C_GetFlagStatus(I2C_MASTER_INSTANCE, I2C_FLAG_BUSY));
 8000840:	bf00      	nop
 8000842:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8000846:	480a      	ldr	r0, [pc, #40]	@ (8000870 <I2C_Start+0x34>)
 8000848:	f000 fc42 	bl	80010d0 <I2C_GetFlagStatus>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d1f7      	bne.n	8000842 <I2C_Start+0x6>

	// Generate start condition
	I2C_GenerateSTART(I2C_MASTER_INSTANCE, ENABLE);
 8000852:	2101      	movs	r1, #1
 8000854:	4806      	ldr	r0, [pc, #24]	@ (8000870 <I2C_Start+0x34>)
 8000856:	f000 fb29 	bl	8000eac <I2C_GenerateSTART>

	// Wait for I2C EV5.
	// It means that the start condition has been correctly released
	// on the I2C bus (the bus is free, no other devices is communicating))
	while (!I2C_CheckEvent(I2C_MASTER_INSTANCE, I2C_EVENT_MASTER_MODE_SELECT));
 800085a:	bf00      	nop
 800085c:	4905      	ldr	r1, [pc, #20]	@ (8000874 <I2C_Start+0x38>)
 800085e:	4804      	ldr	r0, [pc, #16]	@ (8000870 <I2C_Start+0x34>)
 8000860:	f000 fbe4 	bl	800102c <I2C_CheckEvent>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d0f8      	beq.n	800085c <I2C_Start+0x20>
}
 800086a:	bf00      	nop
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	40005c00 	.word	0x40005c00
 8000874:	00030001 	.word	0x00030001

08000878 <I2C_SendAddress>:

static
void I2C_SendAddress(uint8_t address) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
	I2C_Send7bitAddress(I2C_MASTER_INSTANCE, address, I2C_Direction_Transmitter);
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2200      	movs	r2, #0
 8000886:	4619      	mov	r1, r3
 8000888:	4807      	ldr	r0, [pc, #28]	@ (80008a8 <I2C_SendAddress+0x30>)
 800088a:	f000 fb4f 	bl	8000f2c <I2C_Send7bitAddress>

	while (!I2C_CheckEvent(I2C_MASTER_INSTANCE, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 800088e:	bf00      	nop
 8000890:	4906      	ldr	r1, [pc, #24]	@ (80008ac <I2C_SendAddress+0x34>)
 8000892:	4805      	ldr	r0, [pc, #20]	@ (80008a8 <I2C_SendAddress+0x30>)
 8000894:	f000 fbca 	bl	800102c <I2C_CheckEvent>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d0f8      	beq.n	8000890 <I2C_SendAddress+0x18>
}
 800089e:	bf00      	nop
 80008a0:	bf00      	nop
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40005c00 	.word	0x40005c00
 80008ac:	00070082 	.word	0x00070082

080008b0 <I2C_TransmitData>:
 * @param  data
 * @retval None
 */
static
void I2C_TransmitData(uint8_t data)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	71fb      	strb	r3, [r7, #7]
	// Send data byte
	I2C_SendData(I2C_MASTER_INSTANCE, data);
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	4619      	mov	r1, r3
 80008be:	4808      	ldr	r0, [pc, #32]	@ (80008e0 <I2C_TransmitData+0x30>)
 80008c0:	f000 fb72 	bl	8000fa8 <I2C_SendData>
	// Wait for I2C EV8_2.
	// It means that the data has been physically shifted out and
	// output on the bus)
	while (!I2C_CheckEvent(I2C_MASTER_INSTANCE, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 80008c4:	bf00      	nop
 80008c6:	4907      	ldr	r1, [pc, #28]	@ (80008e4 <I2C_TransmitData+0x34>)
 80008c8:	4805      	ldr	r0, [pc, #20]	@ (80008e0 <I2C_TransmitData+0x30>)
 80008ca:	f000 fbaf 	bl	800102c <I2C_CheckEvent>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d0f8      	beq.n	80008c6 <I2C_TransmitData+0x16>
}
 80008d4:	bf00      	nop
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40005c00 	.word	0x40005c00
 80008e4:	00070084 	.word	0x00070084

080008e8 <I2C_Stop>:
 * @param  None
 * @retval None
 */
static
void I2C_Stop(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
	// Generate I2C stop condition
	I2C_GenerateSTOP(I2C_MASTER_INSTANCE, ENABLE);
 80008ec:	2101      	movs	r1, #1
 80008ee:	4802      	ldr	r0, [pc, #8]	@ (80008f8 <I2C_Stop+0x10>)
 80008f0:	f000 fafc 	bl	8000eec <I2C_GenerateSTOP>
}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40005c00 	.word	0x40005c00

080008fc <I2C1_EV_IRQHandler>:
 * @brief  I2C1_EV_IRQHandler
 * @param  None
 * @retval None
 */
void I2C1_EV_IRQHandler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
	switch (I2C_GetLastEvent(I2C_SLAVE_INSTANCE))
 8000900:	4815      	ldr	r0, [pc, #84]	@ (8000958 <I2C1_EV_IRQHandler+0x5c>)
 8000902:	f000 fbc3 	bl	800108c <I2C_GetLastEvent>
 8000906:	4603      	mov	r3, r0
 8000908:	4a14      	ldr	r2, [pc, #80]	@ (800095c <I2C1_EV_IRQHandler+0x60>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d00c      	beq.n	8000928 <I2C1_EV_IRQHandler+0x2c>
 800090e:	4a13      	ldr	r2, [pc, #76]	@ (800095c <I2C1_EV_IRQHandler+0x60>)
 8000910:	4293      	cmp	r3, r2
 8000912:	d81a      	bhi.n	800094a <I2C1_EV_IRQHandler+0x4e>
 8000914:	2b10      	cmp	r3, #16
 8000916:	d013      	beq.n	8000940 <I2C1_EV_IRQHandler+0x44>
 8000918:	f1b3 1f02 	cmp.w	r3, #131074	@ 0x20002
 800091c:	d115      	bne.n	800094a <I2C1_EV_IRQHandler+0x4e>
	{
	    case I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED:
	    	// The address sent by the master matches the own address of the peripheral
	        I2C_ClearFlag(I2C_SLAVE_INSTANCE, I2C_FLAG_ADDR);
 800091e:	4910      	ldr	r1, [pc, #64]	@ (8000960 <I2C1_EV_IRQHandler+0x64>)
 8000920:	480d      	ldr	r0, [pc, #52]	@ (8000958 <I2C1_EV_IRQHandler+0x5c>)
 8000922:	f000 fc08 	bl	8001136 <I2C_ClearFlag>
	        break;
 8000926:	e011      	b.n	800094c <I2C1_EV_IRQHandler+0x50>

	    case I2C_EVENT_SLAVE_BYTE_RECEIVED:
	    	Data_Receive = I2C_ReceiveData(I2C_SLAVE_INSTANCE);
 8000928:	480b      	ldr	r0, [pc, #44]	@ (8000958 <I2C1_EV_IRQHandler+0x5c>)
 800092a:	f000 fb4d 	bl	8000fc8 <I2C_ReceiveData>
 800092e:	4603      	mov	r3, r0
 8000930:	461a      	mov	r2, r3
 8000932:	4b0c      	ldr	r3, [pc, #48]	@ (8000964 <I2C1_EV_IRQHandler+0x68>)
 8000934:	701a      	strb	r2, [r3, #0]
	        I2C_ClearFlag(I2C_SLAVE_INSTANCE, I2C_FLAG_RXNE);
 8000936:	490c      	ldr	r1, [pc, #48]	@ (8000968 <I2C1_EV_IRQHandler+0x6c>)
 8000938:	4807      	ldr	r0, [pc, #28]	@ (8000958 <I2C1_EV_IRQHandler+0x5c>)
 800093a:	f000 fbfc 	bl	8001136 <I2C_ClearFlag>
	        break;
 800093e:	e005      	b.n	800094c <I2C1_EV_IRQHandler+0x50>

	    case I2C_EVENT_SLAVE_STOP_DETECTED:
	    	// Disable bit stop I2C1
	    	I2C_AcknowledgeConfig(I2C_SLAVE_INSTANCE, ENABLE);
 8000940:	2101      	movs	r1, #1
 8000942:	4805      	ldr	r0, [pc, #20]	@ (8000958 <I2C1_EV_IRQHandler+0x5c>)
 8000944:	f000 fb10 	bl	8000f68 <I2C_AcknowledgeConfig>
            break;
 8000948:	e000      	b.n	800094c <I2C1_EV_IRQHandler+0x50>

	    default:
		    break;
 800094a:	bf00      	nop
    }

    I2C_ClearITPendingBit(I2C_SLAVE_INSTANCE, I2C_IT_RXNE);
 800094c:	4907      	ldr	r1, [pc, #28]	@ (800096c <I2C1_EV_IRQHandler+0x70>)
 800094e:	4802      	ldr	r0, [pc, #8]	@ (8000958 <I2C1_EV_IRQHandler+0x5c>)
 8000950:	f000 fc08 	bl	8001164 <I2C_ClearITPendingBit>
}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40005400 	.word	0x40005400
 800095c:	00020040 	.word	0x00020040
 8000960:	10000002 	.word	0x10000002
 8000964:	20000020 	.word	0x20000020
 8000968:	10000040 	.word	0x10000040
 800096c:	06000040 	.word	0x06000040

08000970 <Delay_ms>:
 * @param  None
 * @retval None
 */
static
void Delay_ms(uint32_t ms)
{
 8000970:	b480      	push	{r7}
 8000972:	b085      	sub	sp, #20
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
	uint32_t i, j;

	for (i = 0 ; i < ms ; i ++)
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	e00d      	b.n	800099a <Delay_ms+0x2a>
	{
		for (j = 0; j < 5000; j++) {;}
 800097e:	2300      	movs	r3, #0
 8000980:	60bb      	str	r3, [r7, #8]
 8000982:	e002      	b.n	800098a <Delay_ms+0x1a>
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	3301      	adds	r3, #1
 8000988:	60bb      	str	r3, [r7, #8]
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000990:	4293      	cmp	r3, r2
 8000992:	d9f7      	bls.n	8000984 <Delay_ms+0x14>
	for (i = 0 ; i < ms ; i ++)
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	3301      	adds	r3, #1
 8000998:	60fb      	str	r3, [r7, #12]
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	429a      	cmp	r2, r3
 80009a0:	d3ed      	bcc.n	800097e <Delay_ms+0xe>
	}
}
 80009a2:	bf00      	nop
 80009a4:	bf00      	nop
 80009a6:	3714      	adds	r7, #20
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009b0:	480d      	ldr	r0, [pc, #52]	@ (80009e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009b4:	f7ff fc0e 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009b8:	480c      	ldr	r0, [pc, #48]	@ (80009ec <LoopForever+0x6>)
  ldr r1, =_edata
 80009ba:	490d      	ldr	r1, [pc, #52]	@ (80009f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009bc:	4a0d      	ldr	r2, [pc, #52]	@ (80009f4 <LoopForever+0xe>)
  movs r3, #0
 80009be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009c0:	e002      	b.n	80009c8 <LoopCopyDataInit>

080009c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009c6:	3304      	adds	r3, #4

080009c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009cc:	d3f9      	bcc.n	80009c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ce:	4a0a      	ldr	r2, [pc, #40]	@ (80009f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009d0:	4c0a      	ldr	r4, [pc, #40]	@ (80009fc <LoopForever+0x16>)
  movs r3, #0
 80009d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009d4:	e001      	b.n	80009da <LoopFillZerobss>

080009d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009d8:	3204      	adds	r2, #4

080009da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009dc:	d3fb      	bcc.n	80009d6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80009de:	f000 fbd9 	bl	8001194 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80009e2:	f7ff fdef 	bl	80005c4 <main>

080009e6 <LoopForever>:

LoopForever:
  b LoopForever
 80009e6:	e7fe      	b.n	80009e6 <LoopForever>
  ldr   r0, =_estack
 80009e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80009ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80009f4:	0800121c 	.word	0x0800121c
  ldr r2, =_sbss
 80009f8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80009fc:	20000024 	.word	0x20000024

08000a00 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a00:	e7fe      	b.n	8000a00 <ADC_IRQHandler>
	...

08000a04 <NVIC_Init>:
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	73fb      	strb	r3, [r7, #15]
 8000a10:	2300      	movs	r3, #0
 8000a12:	73bb      	strb	r3, [r7, #14]
 8000a14:	230f      	movs	r3, #15
 8000a16:	737b      	strb	r3, [r7, #13]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	78db      	ldrb	r3, [r3, #3]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d039      	beq.n	8000a94 <NVIC_Init+0x90>
 8000a20:	4b27      	ldr	r3, [pc, #156]	@ (8000ac0 <NVIC_Init+0xbc>)
 8000a22:	68db      	ldr	r3, [r3, #12]
 8000a24:	43db      	mvns	r3, r3
 8000a26:	0a1b      	lsrs	r3, r3, #8
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	f003 0307 	and.w	r3, r3, #7
 8000a2e:	73fb      	strb	r3, [r7, #15]
 8000a30:	7bfb      	ldrb	r3, [r7, #15]
 8000a32:	f1c3 0304 	rsb	r3, r3, #4
 8000a36:	73bb      	strb	r3, [r7, #14]
 8000a38:	7b7a      	ldrb	r2, [r7, #13]
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
 8000a3c:	fa42 f303 	asr.w	r3, r2, r3
 8000a40:	737b      	strb	r3, [r7, #13]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	785b      	ldrb	r3, [r3, #1]
 8000a46:	461a      	mov	r2, r3
 8000a48:	7bbb      	ldrb	r3, [r7, #14]
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	73fb      	strb	r3, [r7, #15]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	789a      	ldrb	r2, [r3, #2]
 8000a54:	7b7b      	ldrb	r3, [r7, #13]
 8000a56:	4013      	ands	r3, r2
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	73fb      	strb	r3, [r7, #15]
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
 8000a62:	011b      	lsls	r3, r3, #4
 8000a64:	73fb      	strb	r3, [r7, #15]
 8000a66:	4a17      	ldr	r2, [pc, #92]	@ (8000ac4 <NVIC_Init+0xc0>)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	7bfa      	ldrb	r2, [r7, #15]
 8000a70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	f003 031f 	and.w	r3, r3, #31
 8000a7c:	4911      	ldr	r1, [pc, #68]	@ (8000ac4 <NVIC_Init+0xc0>)
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	7812      	ldrb	r2, [r2, #0]
 8000a82:	0952      	lsrs	r2, r2, #5
 8000a84:	b2d2      	uxtb	r2, r2
 8000a86:	4610      	mov	r0, r2
 8000a88:	2201      	movs	r2, #1
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
 8000a92:	e00f      	b.n	8000ab4 <NVIC_Init+0xb0>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	f003 031f 	and.w	r3, r3, #31
 8000a9c:	4909      	ldr	r1, [pc, #36]	@ (8000ac4 <NVIC_Init+0xc0>)
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	7812      	ldrb	r2, [r2, #0]
 8000aa2:	0952      	lsrs	r2, r2, #5
 8000aa4:	b2d2      	uxtb	r2, r2
 8000aa6:	4610      	mov	r0, r2
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	409a      	lsls	r2, r3
 8000aac:	f100 0320 	add.w	r3, r0, #32
 8000ab0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000ab4:	bf00      	nop
 8000ab6:	3714      	adds	r7, #20
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr
 8000ac0:	e000ed00 	.word	0xe000ed00
 8000ac4:	e000e100 	.word	0xe000e100

08000ac8 <GPIO_Init>:
 8000ac8:	b480      	push	{r7}
 8000aca:	b087      	sub	sp, #28
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	617b      	str	r3, [r7, #20]
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	613b      	str	r3, [r7, #16]
 8000ada:	2300      	movs	r3, #0
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	2300      	movs	r3, #0
 8000ae0:	617b      	str	r3, [r7, #20]
 8000ae2:	e076      	b.n	8000bd2 <GPIO_Init+0x10a>
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	613b      	str	r3, [r7, #16]
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	4013      	ands	r3, r2
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fa      	ldr	r2, [r7, #12]
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	429a      	cmp	r2, r3
 8000afe:	d165      	bne.n	8000bcc <GPIO_Init+0x104>
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	005b      	lsls	r3, r3, #1
 8000b08:	2103      	movs	r1, #3
 8000b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b0e:	43db      	mvns	r3, r3
 8000b10:	401a      	ands	r2, r3
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	791b      	ldrb	r3, [r3, #4]
 8000b1e:	4619      	mov	r1, r3
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	fa01 f303 	lsl.w	r3, r1, r3
 8000b28:	431a      	orrs	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	791b      	ldrb	r3, [r3, #4]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d003      	beq.n	8000b3e <GPIO_Init+0x76>
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	791b      	ldrb	r3, [r3, #4]
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d12e      	bne.n	8000b9c <GPIO_Init+0xd4>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	689a      	ldr	r2, [r3, #8]
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	2103      	movs	r1, #3
 8000b48:	fa01 f303 	lsl.w	r3, r1, r3
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	401a      	ands	r2, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	609a      	str	r2, [r3, #8]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	689a      	ldr	r2, [r3, #8]
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	795b      	ldrb	r3, [r3, #5]
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	fa01 f303 	lsl.w	r3, r1, r3
 8000b66:	431a      	orrs	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	685a      	ldr	r2, [r3, #4]
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	4619      	mov	r1, r3
 8000b76:	2301      	movs	r3, #1
 8000b78:	408b      	lsls	r3, r1
 8000b7a:	43db      	mvns	r3, r3
 8000b7c:	401a      	ands	r2, r3
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	683a      	ldr	r2, [r7, #0]
 8000b88:	7992      	ldrb	r2, [r2, #6]
 8000b8a:	4611      	mov	r1, r2
 8000b8c:	697a      	ldr	r2, [r7, #20]
 8000b8e:	b292      	uxth	r2, r2
 8000b90:	fa01 f202 	lsl.w	r2, r1, r2
 8000b94:	b292      	uxth	r2, r2
 8000b96:	431a      	orrs	r2, r3
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	68da      	ldr	r2, [r3, #12]
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	b29b      	uxth	r3, r3
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	2103      	movs	r1, #3
 8000ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bac:	43db      	mvns	r3, r3
 8000bae:	401a      	ands	r2, r3
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	60da      	str	r2, [r3, #12]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	68da      	ldr	r2, [r3, #12]
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	79db      	ldrb	r3, [r3, #7]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	005b      	lsls	r3, r3, #1
 8000bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc6:	431a      	orrs	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	60da      	str	r2, [r3, #12]
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	2b0f      	cmp	r3, #15
 8000bd6:	d985      	bls.n	8000ae4 <GPIO_Init+0x1c>
 8000bd8:	bf00      	nop
 8000bda:	371c      	adds	r7, #28
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <GPIO_ReadInputDataBit>:
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	460b      	mov	r3, r1
 8000bee:	807b      	strh	r3, [r7, #2]
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	73fb      	strb	r3, [r7, #15]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	691a      	ldr	r2, [r3, #16]
 8000bf8:	887b      	ldrh	r3, [r7, #2]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d002      	beq.n	8000c06 <GPIO_ReadInputDataBit+0x22>
 8000c00:	2301      	movs	r3, #1
 8000c02:	73fb      	strb	r3, [r7, #15]
 8000c04:	e001      	b.n	8000c0a <GPIO_ReadInputDataBit+0x26>
 8000c06:	2300      	movs	r3, #0
 8000c08:	73fb      	strb	r3, [r7, #15]
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <GPIO_SetBits>:
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	460b      	mov	r3, r1
 8000c22:	807b      	strh	r3, [r7, #2]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	887a      	ldrh	r2, [r7, #2]
 8000c28:	831a      	strh	r2, [r3, #24]
 8000c2a:	bf00      	nop
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <GPIO_ResetBits>:
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
 8000c3e:	460b      	mov	r3, r1
 8000c40:	807b      	strh	r3, [r7, #2]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	887a      	ldrh	r2, [r7, #2]
 8000c46:	835a      	strh	r2, [r3, #26]
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <GPIO_PinAFConfig>:
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	807b      	strh	r3, [r7, #2]
 8000c60:	4613      	mov	r3, r2
 8000c62:	707b      	strb	r3, [r7, #1]
 8000c64:	2300      	movs	r3, #0
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60bb      	str	r3, [r7, #8]
 8000c6c:	787a      	ldrb	r2, [r7, #1]
 8000c6e:	887b      	ldrh	r3, [r7, #2]
 8000c70:	f003 0307 	and.w	r3, r3, #7
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	887b      	ldrh	r3, [r7, #2]
 8000c7e:	08db      	lsrs	r3, r3, #3
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	461a      	mov	r2, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	3208      	adds	r2, #8
 8000c88:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c8c:	887b      	ldrh	r3, [r7, #2]
 8000c8e:	f003 0307 	and.w	r3, r3, #7
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	210f      	movs	r1, #15
 8000c96:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9a:	43db      	mvns	r3, r3
 8000c9c:	8879      	ldrh	r1, [r7, #2]
 8000c9e:	08c9      	lsrs	r1, r1, #3
 8000ca0:	b289      	uxth	r1, r1
 8000ca2:	4608      	mov	r0, r1
 8000ca4:	ea02 0103 	and.w	r1, r2, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f100 0208 	add.w	r2, r0, #8
 8000cae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000cb2:	887b      	ldrh	r3, [r7, #2]
 8000cb4:	08db      	lsrs	r3, r3, #3
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	461a      	mov	r2, r3
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	3208      	adds	r2, #8
 8000cbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cc2:	68fa      	ldr	r2, [r7, #12]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	887b      	ldrh	r3, [r7, #2]
 8000cca:	08db      	lsrs	r3, r3, #3
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	461a      	mov	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	3208      	adds	r2, #8
 8000cd4:	68b9      	ldr	r1, [r7, #8]
 8000cd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000cda:	bf00      	nop
 8000cdc:	3714      	adds	r7, #20
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
	...

08000ce8 <I2C_Init>:
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	@ 0x28
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000cfe:	4b57      	ldr	r3, [pc, #348]	@ (8000e5c <I2C_Init+0x174>)
 8000d00:	61fb      	str	r3, [r7, #28]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	889b      	ldrh	r3, [r3, #4]
 8000d06:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000d08:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d0a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d0e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000d10:	f107 030c 	add.w	r3, r7, #12
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff fb67 	bl	80003e8 <RCC_GetClocksFreq>
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	61fb      	str	r3, [r7, #28]
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	4a4f      	ldr	r2, [pc, #316]	@ (8000e60 <I2C_Init+0x178>)
 8000d22:	fba2 2303 	umull	r2, r3, r2, r3
 8000d26:	0c9b      	lsrs	r3, r3, #18
 8000d28:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000d2a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d2c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d36:	809a      	strh	r2, [r3, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	f023 0301 	bic.w	r3, r3, #1
 8000d42:	b29a      	uxth	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	801a      	strh	r2, [r3, #0]
 8000d48:	2300      	movs	r3, #0
 8000d4a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a44      	ldr	r2, [pc, #272]	@ (8000e64 <I2C_Init+0x17c>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d815      	bhi.n	8000d82 <I2C_Init+0x9a>
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	69fa      	ldr	r2, [r7, #28]
 8000d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d62:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000d64:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d66:	2b03      	cmp	r3, #3
 8000d68:	d801      	bhi.n	8000d6e <I2C_Init+0x86>
 8000d6a:	2304      	movs	r3, #4
 8000d6c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000d6e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d72:	4313      	orrs	r3, r2
 8000d74:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000d76:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000d78:	3301      	adds	r3, #1
 8000d7a:	b29a      	uxth	r2, r3
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	841a      	strh	r2, [r3, #32]
 8000d80:	e040      	b.n	8000e04 <I2C_Init+0x11c>
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	88db      	ldrh	r3, [r3, #6]
 8000d86:	f64b 72ff 	movw	r2, #49151	@ 0xbfff
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d109      	bne.n	8000da2 <I2C_Init+0xba>
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	4613      	mov	r3, r2
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	4413      	add	r3, r2
 8000d98:	69fa      	ldr	r2, [r7, #28]
 8000d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000da0:	e00e      	b.n	8000dc0 <I2C_Init+0xd8>
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	4613      	mov	r3, r2
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	4413      	add	r3, r2
 8000dac:	009a      	lsls	r2, r3, #2
 8000dae:	4413      	add	r3, r2
 8000db0:	69fa      	ldr	r2, [r7, #28]
 8000db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000db6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000db8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000dba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dbe:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000dc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000dc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d103      	bne.n	8000dd2 <I2C_Init+0xea>
 8000dca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000dcc:	f043 0301 	orr.w	r3, r3, #1
 8000dd0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000dd2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000dd4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000dde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000de2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000de4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000de6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000dea:	fb02 f303 	mul.w	r3, r2, r3
 8000dee:	4a1e      	ldr	r2, [pc, #120]	@ (8000e68 <I2C_Init+0x180>)
 8000df0:	fb82 1203 	smull	r1, r2, r2, r3
 8000df4:	1192      	asrs	r2, r2, #6
 8000df6:	17db      	asrs	r3, r3, #31
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	b29a      	uxth	r2, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	841a      	strh	r2, [r3, #32]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000e08:	839a      	strh	r2, [r3, #28]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	881b      	ldrh	r3, [r3, #0]
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	f043 0301 	orr.w	r3, r3, #1
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	801a      	strh	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	881b      	ldrh	r3, [r3, #0]
 8000e1e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000e20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e22:	f423 6381 	bic.w	r3, r3, #1032	@ 0x408
 8000e26:	f023 0302 	bic.w	r3, r3, #2
 8000e2a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	889a      	ldrh	r2, [r3, #4]
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	895b      	ldrh	r3, [r3, #10]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000e42:	801a      	strh	r2, [r3, #0]
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	899a      	ldrh	r2, [r3, #12]
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	891b      	ldrh	r3, [r3, #8]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	b29a      	uxth	r2, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	811a      	strh	r2, [r3, #8]
 8000e54:	bf00      	nop
 8000e56:	3728      	adds	r7, #40	@ 0x28
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	007a1200 	.word	0x007a1200
 8000e60:	431bde83 	.word	0x431bde83
 8000e64:	000186a0 	.word	0x000186a0
 8000e68:	10624dd3 	.word	0x10624dd3

08000e6c <I2C_Cmd>:
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	460b      	mov	r3, r1
 8000e76:	70fb      	strb	r3, [r7, #3]
 8000e78:	78fb      	ldrb	r3, [r7, #3]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d008      	beq.n	8000e90 <I2C_Cmd+0x24>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	881b      	ldrh	r3, [r3, #0]
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	b29a      	uxth	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	801a      	strh	r2, [r3, #0]
 8000e8e:	e007      	b.n	8000ea0 <I2C_Cmd+0x34>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	881b      	ldrh	r3, [r3, #0]
 8000e94:	b29b      	uxth	r3, r3
 8000e96:	f023 0301 	bic.w	r3, r3, #1
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	801a      	strh	r2, [r3, #0]
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <I2C_GenerateSTART>:
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	70fb      	strb	r3, [r7, #3]
 8000eb8:	78fb      	ldrb	r3, [r7, #3]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d008      	beq.n	8000ed0 <I2C_GenerateSTART+0x24>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	881b      	ldrh	r3, [r3, #0]
 8000ec2:	b29b      	uxth	r3, r3
 8000ec4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	801a      	strh	r2, [r3, #0]
 8000ece:	e007      	b.n	8000ee0 <I2C_GenerateSTART+0x34>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	881b      	ldrh	r3, [r3, #0]
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000eda:	b29a      	uxth	r2, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	801a      	strh	r2, [r3, #0]
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <I2C_GenerateSTOP>:
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	70fb      	strb	r3, [r7, #3]
 8000ef8:	78fb      	ldrb	r3, [r7, #3]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d008      	beq.n	8000f10 <I2C_GenerateSTOP+0x24>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	881b      	ldrh	r3, [r3, #0]
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f08:	b29a      	uxth	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	801a      	strh	r2, [r3, #0]
 8000f0e:	e007      	b.n	8000f20 <I2C_GenerateSTOP+0x34>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	881b      	ldrh	r3, [r3, #0]
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	801a      	strh	r2, [r3, #0]
 8000f20:	bf00      	nop
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <I2C_Send7bitAddress>:
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	460b      	mov	r3, r1
 8000f36:	70fb      	strb	r3, [r7, #3]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	70bb      	strb	r3, [r7, #2]
 8000f3c:	78bb      	ldrb	r3, [r7, #2]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d004      	beq.n	8000f4c <I2C_Send7bitAddress+0x20>
 8000f42:	78fb      	ldrb	r3, [r7, #3]
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	70fb      	strb	r3, [r7, #3]
 8000f4a:	e003      	b.n	8000f54 <I2C_Send7bitAddress+0x28>
 8000f4c:	78fb      	ldrb	r3, [r7, #3]
 8000f4e:	f023 0301 	bic.w	r3, r3, #1
 8000f52:	70fb      	strb	r3, [r7, #3]
 8000f54:	78fb      	ldrb	r3, [r7, #3]
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	821a      	strh	r2, [r3, #16]
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <I2C_AcknowledgeConfig>:
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	460b      	mov	r3, r1
 8000f72:	70fb      	strb	r3, [r7, #3]
 8000f74:	78fb      	ldrb	r3, [r7, #3]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d008      	beq.n	8000f8c <I2C_AcknowledgeConfig+0x24>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	801a      	strh	r2, [r3, #0]
 8000f8a:	e007      	b.n	8000f9c <I2C_AcknowledgeConfig+0x34>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	801a      	strh	r2, [r3, #0]
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <I2C_SendData>:
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	70fb      	strb	r3, [r7, #3]
 8000fb4:	78fb      	ldrb	r3, [r7, #3]
 8000fb6:	b29a      	uxth	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	821a      	strh	r2, [r3, #16]
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <I2C_ReceiveData>:
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	8a1b      	ldrh	r3, [r3, #16]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <I2C_ITConfig>:
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	460b      	mov	r3, r1
 8000fee:	807b      	strh	r3, [r7, #2]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	707b      	strb	r3, [r7, #1]
 8000ff4:	787b      	ldrb	r3, [r7, #1]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d008      	beq.n	800100c <I2C_ITConfig+0x28>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	889b      	ldrh	r3, [r3, #4]
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	887b      	ldrh	r3, [r7, #2]
 8001002:	4313      	orrs	r3, r2
 8001004:	b29a      	uxth	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	809a      	strh	r2, [r3, #4]
 800100a:	e009      	b.n	8001020 <I2C_ITConfig+0x3c>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	889b      	ldrh	r3, [r3, #4]
 8001010:	b29a      	uxth	r2, r3
 8001012:	887b      	ldrh	r3, [r7, #2]
 8001014:	43db      	mvns	r3, r3
 8001016:	b29b      	uxth	r3, r3
 8001018:	4013      	ands	r3, r2
 800101a:	b29a      	uxth	r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	809a      	strh	r2, [r3, #4]
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <I2C_CheckEvent>:
 800102c:	b480      	push	{r7}
 800102e:	b087      	sub	sp, #28
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
 8001036:	2300      	movs	r3, #0
 8001038:	613b      	str	r3, [r7, #16]
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	2300      	movs	r3, #0
 8001040:	60bb      	str	r3, [r7, #8]
 8001042:	2300      	movs	r3, #0
 8001044:	75fb      	strb	r3, [r7, #23]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	8a9b      	ldrh	r3, [r3, #20]
 800104a:	b29b      	uxth	r3, r3
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	8b1b      	ldrh	r3, [r3, #24]
 8001052:	b29b      	uxth	r3, r3
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	041b      	lsls	r3, r3, #16
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	4313      	orrs	r3, r2
 8001062:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	4013      	ands	r3, r2
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d102      	bne.n	800107a <I2C_CheckEvent+0x4e>
 8001074:	2301      	movs	r3, #1
 8001076:	75fb      	strb	r3, [r7, #23]
 8001078:	e001      	b.n	800107e <I2C_CheckEvent+0x52>
 800107a:	2300      	movs	r3, #0
 800107c:	75fb      	strb	r3, [r7, #23]
 800107e:	7dfb      	ldrb	r3, [r7, #23]
 8001080:	4618      	mov	r0, r3
 8001082:	371c      	adds	r7, #28
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <I2C_GetLastEvent>:
 800108c:	b480      	push	{r7}
 800108e:	b087      	sub	sp, #28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	2300      	movs	r3, #0
 8001096:	617b      	str	r3, [r7, #20]
 8001098:	2300      	movs	r3, #0
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	8a9b      	ldrh	r3, [r3, #20]
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	613b      	str	r3, [r7, #16]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	8b1b      	ldrh	r3, [r3, #24]
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	041b      	lsls	r3, r3, #16
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	4618      	mov	r0, r3
 80010c6:	371c      	adds	r7, #28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <I2C_GetFlagStatus>:
 80010d0:	b480      	push	{r7}
 80010d2:	b087      	sub	sp, #28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
 80010da:	2300      	movs	r3, #0
 80010dc:	75fb      	strb	r3, [r7, #23]
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	0f1b      	lsrs	r3, r3, #28
 80010ee:	613b      	str	r3, [r7, #16]
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80010f6:	603b      	str	r3, [r7, #0]
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <I2C_GetFlagStatus+0x36>
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	3314      	adds	r3, #20
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	e005      	b.n	8001112 <I2C_GetFlagStatus+0x42>
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	0c1b      	lsrs	r3, r3, #16
 800110a:	603b      	str	r3, [r7, #0]
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	3318      	adds	r3, #24
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	4013      	ands	r3, r2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d002      	beq.n	8001124 <I2C_GetFlagStatus+0x54>
 800111e:	2301      	movs	r3, #1
 8001120:	75fb      	strb	r3, [r7, #23]
 8001122:	e001      	b.n	8001128 <I2C_GetFlagStatus+0x58>
 8001124:	2300      	movs	r3, #0
 8001126:	75fb      	strb	r3, [r7, #23]
 8001128:	7dfb      	ldrb	r3, [r7, #23]
 800112a:	4618      	mov	r0, r3
 800112c:	371c      	adds	r7, #28
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <I2C_ClearFlag>:
 8001136:	b480      	push	{r7}
 8001138:	b085      	sub	sp, #20
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	6039      	str	r1, [r7, #0]
 8001140:	2300      	movs	r3, #0
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	b29b      	uxth	r3, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	b29a      	uxth	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	829a      	strh	r2, [r3, #20]
 8001158:	bf00      	nop
 800115a:	3714      	adds	r7, #20
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <I2C_ClearITPendingBit>:
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	b29b      	uxth	r3, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	b29a      	uxth	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	829a      	strh	r2, [r3, #20]
 8001186:	bf00      	nop
 8001188:	3714      	adds	r7, #20
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
	...

08001194 <__libc_init_array>:
 8001194:	b570      	push	{r4, r5, r6, lr}
 8001196:	4d0d      	ldr	r5, [pc, #52]	@ (80011cc <__libc_init_array+0x38>)
 8001198:	4c0d      	ldr	r4, [pc, #52]	@ (80011d0 <__libc_init_array+0x3c>)
 800119a:	1b64      	subs	r4, r4, r5
 800119c:	10a4      	asrs	r4, r4, #2
 800119e:	2600      	movs	r6, #0
 80011a0:	42a6      	cmp	r6, r4
 80011a2:	d109      	bne.n	80011b8 <__libc_init_array+0x24>
 80011a4:	4d0b      	ldr	r5, [pc, #44]	@ (80011d4 <__libc_init_array+0x40>)
 80011a6:	4c0c      	ldr	r4, [pc, #48]	@ (80011d8 <__libc_init_array+0x44>)
 80011a8:	f000 f818 	bl	80011dc <_init>
 80011ac:	1b64      	subs	r4, r4, r5
 80011ae:	10a4      	asrs	r4, r4, #2
 80011b0:	2600      	movs	r6, #0
 80011b2:	42a6      	cmp	r6, r4
 80011b4:	d105      	bne.n	80011c2 <__libc_init_array+0x2e>
 80011b6:	bd70      	pop	{r4, r5, r6, pc}
 80011b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80011bc:	4798      	blx	r3
 80011be:	3601      	adds	r6, #1
 80011c0:	e7ee      	b.n	80011a0 <__libc_init_array+0xc>
 80011c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80011c6:	4798      	blx	r3
 80011c8:	3601      	adds	r6, #1
 80011ca:	e7f2      	b.n	80011b2 <__libc_init_array+0x1e>
 80011cc:	08001214 	.word	0x08001214
 80011d0:	08001214 	.word	0x08001214
 80011d4:	08001214 	.word	0x08001214
 80011d8:	08001218 	.word	0x08001218

080011dc <_init>:
 80011dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011de:	bf00      	nop
 80011e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011e2:	bc08      	pop	{r3}
 80011e4:	469e      	mov	lr, r3
 80011e6:	4770      	bx	lr

080011e8 <_fini>:
 80011e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011ea:	bf00      	nop
 80011ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011ee:	bc08      	pop	{r3}
 80011f0:	469e      	mov	lr, r3
 80011f2:	4770      	bx	lr
