set_global_assignment -name IP_TOOL_NAME "ALTPLL"
set_global_assignment -name IP_TOOL_VERSION "18.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone IV E}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "pll_clock_gen_9MHz.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "pll_clock_gen_9MHz_inst.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "pll_clock_gen_9MHz.ppf"]
