<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Divide" solutionName="solution1" date="2020-05-18T11:05:27.080+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Divide" solutionName="solution1" date="2020-05-18T11:05:26.205+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set R_group [add_wave_group R(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/R_ap_vld -into $R_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/R -into $R_group -radix hex&#xD;&#xA;## set Q_group [add_wave_group Q(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/Q_ap_vld -into $Q_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/Q -into $Q_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set D_group [add_wave_group D(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/D -into $D_group -radix hex&#xD;&#xA;## set N_group [add_wave_group N(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/N -into $N_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_divide_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/LENGTH_N -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/LENGTH_D -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/LENGTH_Q -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/LENGTH_R -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_R_group [add_wave_group R(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/R_ap_vld -into $tb_R_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/R -into $tb_R_group -radix hex&#xD;&#xA;## set tb_Q_group [add_wave_group Q(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/Q_ap_vld -into $tb_Q_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/Q -into $tb_Q_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_D_group [add_wave_group D(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/D -into $tb_D_group -radix hex&#xD;&#xA;## set tb_N_group [add_wave_group N(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/N -into $tb_N_group -radix hex&#xD;&#xA;## save_wave_config divide.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 2 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 2 [100.00%] @ &quot;315000&quot;&#xD;&#xA;// RTL Simulation : 2 / 2 [100.00%] @ &quot;495000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 535 ns : File &quot;E:/Vivado/Divide/Divide/solution1/sim/verilog/divide.autotb.v&quot; Line 402&#xD;&#xA;## quit" projectName="Divide" solutionName="solution1" date="2020-05-18T11:10:09.698+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Divide" solutionName="solution1" date="2020-05-18T11:09:51.744+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Divide" solutionName="solution1" date="2020-05-18T11:09:51.059+0530" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set R_group [add_wave_group R(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/R_ap_vld -into $R_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/R -into $R_group -radix hex&#xD;&#xA;## set Q_group [add_wave_group Q(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/Q_ap_vld -into $Q_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/Q -into $Q_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set D_group [add_wave_group D(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/D -into $D_group -radix hex&#xD;&#xA;## set N_group [add_wave_group N(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/N -into $N_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_divide_top/AESL_inst_divide/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_divide_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/LENGTH_N -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/LENGTH_D -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/LENGTH_Q -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/LENGTH_R -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_R_group [add_wave_group R(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/R_ap_vld -into $tb_R_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/R -into $tb_R_group -radix hex&#xD;&#xA;## set tb_Q_group [add_wave_group Q(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/Q_ap_vld -into $tb_Q_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_divide_top/Q -into $tb_Q_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_D_group [add_wave_group D(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/D -into $tb_D_group -radix hex&#xD;&#xA;## set tb_N_group [add_wave_group N(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_divide_top/N -into $tb_N_group -radix hex&#xD;&#xA;## save_wave_config divide.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 2 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 2 [100.00%] @ &quot;315000&quot;&#xD;&#xA;// RTL Simulation : 2 / 2 [100.00%] @ &quot;495000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 535 ns : File &quot;E:/Vivado/Divide/Divide/solution1/sim/verilog/divide.autotb.v&quot; Line 402&#xD;&#xA;## quit" projectName="Divide" solutionName="solution1" date="2020-05-18T11:09:15.924+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Divide" solutionName="solution1" date="2020-05-18T11:08:24.529+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Divide" solutionName="solution1" date="2020-05-18T11:08:23.777+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
