STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Fri Jan 28 02:48:17 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Fri Jan 28 02:47:55 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "ABC Tool"  *}
      Ann {*      Collapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       4415 *}
      Ann {*   detected_by_simulation         DS      (2795) *}
      Ann {*   detected_by_implication        DI      (1620) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         17 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-blocked           UB         (4) *}
      Ann {*   undetectable-redundant         UR         (4) *}
      Ann {* ATPG untestable                  AU        773 *}
      Ann {*   atpg_untestable-not_detected   AN       (773) *}
      Ann {* Not detected                     ND          4 *}
      Ann {*   not-controlled                 NC         (4) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              5209 *}
      Ann {* test coverage                            85.03% *}
      Ann {* fault coverage                           84.76% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          23 *}
      Ann {*     #basic_scan patterns                    22 *}
      Ann {*     #fast_sequential patterns                1 *}
      Ann {*          # 2-cycle patterns                  1 *}
      Ann {*          # 1-load patterns                   1 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           1 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   } "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "occ_wclk/U2/Z" Pseudo; "occ_rclk/U2/Z" Pseudo;
   "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo;
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "test_si_1";
      ScanOut "test_so_1";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 153;
      ScanIn "test_si_2";
      ScanOut "test_so_2";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" 
      "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" 
      "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" 
      "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 24;
      ScanIn "test_si_3";
      ScanOut "test_so_3";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" 
      "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" 
      "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
}
PatternBurst "TM2_occ_bypass" {
   MacroDefs "TM2_occ_bypass";
   Procedures "TM2_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM2_occ_bypass" {
   PatternBurst "TM2_occ_bypass";
}
Procedures "TM2_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=1; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=0; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM2_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
}
MacroDefs "TM2_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=1; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=0; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=00110011; "test_si_1"=00110011; "test_si_2"=001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; 
      "test_si_3"=001100110011001100110011; }
   Call "multiclock_capture" { 
      "_pi"=100111011100101110000110011111000110001; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHH; "test_so_1"=LLHHLLHH; "test_so_2"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHL; 
      "test_so_3"=LLHHLLHHLLHHLLHHLLHHLLHH; "test_si"=01001010; "test_si_1"=11010101; 
      "test_si_2"=011110011111111001111111111111110111111111111111111111111111111101111111111111111011111111111111011111111111111111111111011111110111111111111111101011000; 
      "test_si_3"=011011100111100001001000; }
   Call "multiclock_capture" { 
      "_pi"=101110111000101100P0110011111P0P0110000; "_po"=LHHHHHHHHHHLHLHHLL; }
   "pattern 2": Call "load_unload" { 
      "test_so"=LHLLHLHL; "test_so_1"=HHLHLHLH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=HHLHHLLLHLLLLLLXHXLXLXLX; "test_si"=01010010; "test_si_1"=10000000; 
      "test_si_2"=001001111100100011111011101010101101101001010101001001001010101010010101001011010101010101010010101011010101101010100110110100101001011010101001101100110; 
      "test_si_3"=111111111011100110100001; }
   Call "multiclock_capture" { 
      "_pi"=11101010111P10P101000010001101P00110011; "_po"=LLHLHLLHLLHLLLHHLH; }
   "pattern 3": Call "load_unload" { 
      "test_so"=LHLHLLHL; "test_so_1"=HLLLLLLL; "test_so_2"=HLLLHLLLLLLLLHXXHLLLHLLLHLHLHLHLHHLHHLHLLHLHLHLHLLHLLHLLHLHLHLHLHLLHLHLHLLHLHHLHLHLHLHLHLHLHLLHLHLHLHHLHLHLHHLHLHLHLLHHLHHLHLLHLHLLHLHHLHLHLHLLHLLLLXHXLX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=10000110; "test_si_1"=00101110; 
      "test_si_2"=000000110001110000111010011001000010011100010011011001000011100100110101001000111111100101000111010100100011101100011101111010010000011100110100010001011; 
      "test_si_3"=000101010111111001110010; }
   Call "multiclock_capture" { 
      "_pi"=110010000000001101P110010110110P0110101; "_po"=HHHLLHLLHHHHHHLLLL; }
   "pattern 4": Call "load_unload" { 
      "test_so"=HLLLLHHL; "test_so_1"=LLHLHHHL; "test_so_2"=LLLLLLHHLLLHHHLLLLHHHLHLLHHLLHLLLLHLLHHHLLLHLLHHLHHLLHLLLLHHHLLHLLHHLHLHLLHLLLHHHHHHHLLHLHLLLHHHLHLHLLHLLLHHHLHHLLLHHHLHHHHLHLLHLLLLLHHHLLHHLHLLLHLLLHLHH; 
      "test_so_3"=LHLHHLLHLHHHHLLLHLHLLLLL; "test_si"=11101000; "test_si_1"=01110011; 
      "test_si_2"=001011100010011101011110101110110100001100010110010100101001110111111011111010010101010011001111001001000000001000110010001101010001101111100111101101000; 
      "test_si_3"=100011101101000110101100; }
   Call "multiclock_capture" { 
      "_pi"=100011011110101101P1010010001P0P0110111; "_po"=LLLHLHHLLLLHLHLLLH; }
   "pattern 5": Call "load_unload" { 
      "test_so"=HHHLHLLL; "test_so_1"=LHHHLLHH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=LHLHLLHLHHHLLLHXLXLXHXLX; "test_si"=01010011; "test_si_1"=11100011; 
      "test_si_2"=111111000010111101101111010111010010010110001011111010010100111011111101101101001110101000100111100100100000000101011001010110101100110100110011001110000; 
      "test_si_3"=000111111111001111100001; }
   Call "multiclock_capture" { 
      "_pi"=100110111100101100P010010010010P0110011; "_po"=LLLHLHHHHLHHLLLHHL; }
   "pattern 6": Call "load_unload" { 
      "test_so"=LHLHLLHH; "test_so_1"=HHHLLLHH; "test_so_2"=HHHHHHLLLLHLHHHHLHHLHHHHLHLHHHLHLLHLLHLHHLLLHLHHHHHLHLLHLHLLHHHLHHHHHHLHHLHHLHLLHHHLHLHLLLHLLHHHHLLHLLHLLLLLLLLHLHLHHLLHLHLHHLHLHHLLHHLHLLHHLLHHLLHHHLLLL; 
      "test_so_3"=LHLLLLLLLLLLLLHHHHLHLHHH; "test_si"=11001011; "test_si_1"=11101101; 
      "test_si_2"=001111111010100110110100001001110101001101011010010011010110011010111111011010101101110101110111000010001000111111001100011001000101101001100010101011100; 
      "test_si_3"=101001101110110011100010; }
   Call "multiclock_capture" { 
      "_pi"=10101010010P111100010100001111P00110100; "_po"=HLHHLHHHLLHLLHHHLH; }
   "pattern 7": Call "load_unload" { 
      "test_so"=HHLLHLHH; "test_so_1"=HHHLHHLH; "test_so_2"=LLLLLLLLLLLLLHLLHLLLLHLHLLHLLHHHLHLHLLHHLHLHHLHLLHLLHHLHLHHLLHHLHLHHHHHHLHHLHLHLHHLHHHLHLHHHLHHHLLLLHLLLHLLLHHHHHHLLHHLLLHHLLHLLLHLHHLHLLHHLLLHLHLHHLHHLH; 
      "test_so_3"=HLHLLHHLHHHLHHLLHHHLLLHL; "test_si"=10000011; "test_si_1"=11011110; 
      "test_si_2"=011000101110101001011010100100111010010100101101000010100101001110001111110100010010111010111111011000100000111110101000100101101001111110110010001001101; 
      "test_si_3"=001110010001101010011000; }
   Call "multiclock_capture" { 
      "_pi"=11010101100P111100001010010101P00110110; "_po"=LLHHHHHHHHLLHHHHLL; }
   "pattern 8": Call "load_unload" { 
      "test_so"=HLLLLLHH; "test_so_1"=HHLHHHHL; "test_so_2"=LHLHLLHHLLHLLHHHLHLHHLHLHLLHLLHHHLHLLHLHLLHLHHLHLLLLHLHLLHLHLLHHHLLLHHHHHHLHLLLHLLHLHHHLHLHHHHHHLHLLHLHLLLLLHHHHHLHLHLLLHLLHLHHLHLLHHHHHHLHHLLHLLHHLHHLHL; 
      "test_so_3"=LLHHHLLHLLLHHLHLHLLHHLLL; "test_si"=11100000; "test_si_1"=00010101; 
      "test_si_2"=110011101111100010101110000000001100101000001001111001011010100011100110100100001101111111110011101011000101100001101000100010101000011111100100000100001; 
      "test_si_3"=100011010101110100010100; }
   Call "multiclock_capture" { 
      "_pi"=10110100101P11P111P1011010111P000110010; "_po"=HHHHHLLHHLHLHHLLHH; }
   "pattern 9": Call "load_unload" { 
      "test_so"=HHHLLLLL; "test_so_1"=LLLHLHLH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=01000111; "test_si_1"=10101000; 
      "test_si_2"=100011010000001000010111100000000110010101000100101100101001010010110011110010001110111111111001100101101010110000110100010001011000001100110010000001010; 
      "test_si_3"=011110111001100110100110; }
   Call "multiclock_capture" { 
      "_pi"=111011010110101100001101000111PP0110101; "_po"=LLHLLHHLLHHLHLHHHL; }
   "pattern 10": Call "load_unload" { 
      "test_so"=LHLLLHHH; "test_so_1"=HLHLHLLL; "test_so_2"=LLLLLLLLLLLLLHXXLLLHLHHHHLLLLLLLLHHLLHLHLHLLLHLLHLHHLLHLLLLHLHHLHLHHLLHHHHLLHLLLHHHLHHHHHHHHHLLHHLLHLHHLHLHLHHLLLLHHLHLLLHLLLHLHHLLLLLHHLLHHLLHLLHHLXLXLX; 
      "test_so_3"=HHLLHHHHHLHLHLHXLXLXHXLX; "test_si"=10001110; "test_si_1"=01010100; 
      "test_si_2"=000110101110000110001011010000001011001000100010000110011100101000011001111001001111011100011101100010110001011001011010011000100000000100011001010001000; 
      "test_si_3"=101101100010100001011011; }
   Call "multiclock_capture" { 
      "_pi"=11010010111P01P110011010111111P00110100; "_po"=LLHHHLHLLLHHLHHLLH; }
   "pattern 11": Call "load_unload" { 
      "test_so"=LLLHHHLL; "test_so_1"=LHLHLHLL; "test_so_2"=LLHHLHLHHHLLLLXXLLLHLHHLHLLLLLLHLHHLLHLLLHLLLHLLLLHHLLHHHLLHLHLLLLHHLLHHHHLLHLLHHHHLHHHLLLHHHLHHLLLHLHHLLLHLHHLLHLHHLHLLHHLLLHLLLLLLLLHLLLHHLLHLHLLLXLXLX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=11111100; "test_si_1"=00000000; 
      "test_si_2"=101010010111111101000110011010010000000111001110001011000010010000101101010010100001001100100010110010001101010001010001101100001101100000110001000110010; 
      "test_si_3"=110010010111111100101110; }
   Call "multiclock_capture" { 
      "_pi"=10111000001P001111010011100001P00110111; "_po"=HHHHHHHLLHLLLHLLHH; }
   "pattern 12": Call "load_unload" { 
      "test_so"=HHHHHLLH; "test_so_1"=LLLLLLLL; "test_so_2"=LHLHLLHLHHHHHHHLHLLLHHLLHHLHLLHLLLLLLLHHHLLHHHLLLHLHHLLLLHLLHLLLLHLHHLHLHLLHLHLLLLHLLHHLLHLLLHLHHLLHLLLHHLHLHLLLHLHLLLHHLHHLLLLHHLHHLLLLLHHLLLHLLLHHLLHLH; 
      "test_so_3"=HHLLHLLHLHHHHHHHLLHLHHHL; "test_si"=00011010; "test_si_1"=00101010; 
      "test_si_2"=110011110011001000100000101111010001100000111000001101101001001100110111110111010010000101111101011010011011010111010100110110010111010011100101000011110; 
      "test_si_3"=000101000110001011101001; }
   Call "multiclock_capture" { 
      "_pi"=111011011000001110P0000101111P0P0110000; "_po"=LHLHLHLHHHHHLLLLHL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=LLLHHLHL; "test_so_1"=LHLHLHLL; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=LLHLHLLLHHLLLHLXHXLXLXHX; "test_si"=10110000; "test_si_1"=01010001; 
      "test_si_2"=100010011000000101010001000111101000110010011100110110110100100111011011011011101101000001111110011101000001101001101010101011000111101011110010011101101; 
      "test_si_3"=000010111011001000110110; }
   Call "multiclock_capture" { 
      "_pi"=110110110000101101000010111101PP0110000; "_po"=LLLLLHHLHHLHHHLLHL; }
   "pattern 14": Call "load_unload" { 
      "test_so"=HLHHLLLL; "test_so_1"=LHLHLLLH; "test_so_2"=HHHLHLHLLLHLLHXXLHLHLLLHLLLHHHHLHLLLHHLLHLLHHHLLHHLHHLHHLHLLHLLHHHLHHLHHLHHLHHHLHHLHLLLLLHHHHHHLLHHHLHLLLLLHHLHLHHHLHLLLHLHLHHLLLHHHHLHLHHHHLLHLHLHLXHXHX; 
      "test_so_3"=LHLLLHLHHHLLLLLXLXHXHXLX; "test_si"=00000100; "test_si_1"=10001000; 
      "test_si_2"=100000111000110101101011010001101001111011010001110011010010010110001100000011110000000001010011011101110101001011001001110101111010010111000100111110001; 
      "test_si_3"=111100001111101010111101; }
   Call "multiclock_capture" { 
      "_pi"=101010111100101101000011100101PP0110001; "_po"=LLHLLHHLHLHHLLHHHH; }
   "pattern 15": Call "load_unload" { 
      "test_so"=LLLLLHLL; "test_so_1"=HLLLHLLL; "test_so_2"=HHLLLHLLLLHLHHXXLHHLHLHHLHLLLHHLHLLHHHHLHHLHLLLHHHLLHHLHLLHLLHLHHLLLHHLLLLLLHHHHLLHHHLLLLHLHLLHHLHHHLHHHLHLHLLHLHHLLHLLHHHLHLHHHHLHLLHLHHHLLLHLLHLHHXLXHX; 
      "test_so_3"=HHLHLLLHLLLLHLLXLXHXHXHX; "test_si"=00001100; "test_si_1"=00010000; 
      "test_si_2"=000100101110111010110101001000110100111101101000111001101001001001000110100001110100000001101001001110110110100111100100111010111001001011100010111010110; 
      "test_si_3"=111000011110011110100111; }
   Call "multiclock_capture" { 
      "_pi"=110101111000011111P0011100111P0P0110000; "_po"=HLLHHHHLLLHLLLHLLH; }
   "pattern 16": Call "load_unload" { 
      "test_so"=LLLLHHLL; "test_so_1"=LLHLLLLL; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=HHLLLLHHHHLLHHHXLXLXHXHX; "test_si"=11111001; "test_si_1"=00001010; 
      "test_si_2"=101010011101001010011001100110000011111110101011100100110100100001000010101110111100100010011000000100000110101100001110011101000001000111001100100001111; 
      "test_si_3"=001001111101000111111011; }
   Call "multiclock_capture" { 
      "_pi"=10110010111P101111001000000001P00110100; "_po"=LHLLHHHHHHHLLHHLHL; }
   "pattern 17": Call "load_unload" { 
      "test_so"=HHHHLLHH; "test_so_1"=LLLLHLHL; "test_so_2"=LHLHLLHHHLHLLHLHLLHHLLHHLLHHLLLLLHHHHHHHLHLHLHHHLLHLLHHLHLLHLLLLHLLLLHLHLHHHLHHHHLLHLLLHLLHHLLLLLLHLLLLLHHLHLHHLLLLHHHLLHHHLHLLLLLHLLLHHHLLHHLLHLLLLHHHHL; 
      "test_so_3"=LLHLLHHHHHLHLLLHHHHHHLHH; "test_si"=00010111; "test_si_1"=00111111; 
      "test_si_2"=110101110111100011001111100001011100011101001010101010010110010111000000101001011000110001100000100001010110101011111011101110111001000000011011010101001; 
      "test_si_3"=111010011110100111001110; }
   Call "multiclock_capture" { 
      "_pi"=111110000000111100P101100111110P0110111; "_po"=LHHHHHLHLLLLHLHLHH; }
   "pattern 18": Call "load_unload" { 
      "test_so"=LLLHLHHH; "test_so_1"=LLHHHHHH; "test_so_2"=HHLHLHHHLHHHHLLLHHLLHHHHHLLLLHLHHHLLLHHHLHLLHLHLHLHLHLLHLHHLLHLHHHLLLLLLHLHLLHLHHLLLHHLLLHHLLLLLHLLLLHLHLHHLHLHLHHHHHLHHHLHHHLHHHLLHLLLLLLLHHLHHLHLHLHLLH; 
      "test_so_3"=HHLLLLLLLLLLLLHLHHLHHLLH; "test_si"=10101100; "test_si_1"=11111101; 
      "test_si_2"=101111101101001011100111110000100010001111100101010101001011001001100000100100101000011011110000000000101111010101111101100111011100100010001101111100010; 
      "test_si_3"=111100110001011101111001; }
   Call "multiclock_capture" { 
      "_pi"=111100000010111111P011001111110P0110000; "_po"=HHLLHLLLHLLHHHHHHH; }
   "pattern 19": Call "load_unload" { 
      "test_so"=HLHLHHLL; "test_so_1"=HHHHHLHL; "test_so_2"=HLHHHHHLHHLHLLHLHHHLLHHHHHLLLLHLLLHLLLHHHHHLLHLHLHLHLHLLHLHHLLHLLHHLLLLLHLLHLLHLHLLLLHHLHHHHLLLLLLLLLLHLHHHHLHLHLHHHHHLHHLLHHHLHHHLLHLLLHLLLHHLHHHHHLLLHL; 
      "test_so_3"=HHHLLHHLLLHLHHHLHHHHLLHL; "test_si"=01011101; "test_si_1"=11111010; 
      "test_si_2"=011111011111011110110011111000011101000110110010101010100001100110110000000010011000001110111000110000010111101011111110000011100110010011000110100001000; 
      "test_si_3"=100001101111110111110110; }
   Call "multiclock_capture" { 
      "_pi"=111000000110011111P110011111110P0110100; "_po"=HHHHHHHLLHHLHLLHLH; }
   "pattern 20": Call "load_unload" { 
      "test_so"=LHLHHHLH; "test_so_1"=HHHHLHLH; "test_so_2"=LHHHHHLHHHHHLHHHHLHHLLHHHHHLLLLHHHLHLLLHHLHHLLHLHLHLHLHLLLLHHLLHHLHHLLLLLLLLHLLHHLLLLLHHHLHHHLLLHHLLLLLHLHHHHLHLHHHHHHHLLLLLHHHLLHHLLHLLHHLLLHHLHLLLLHLLL; 
      "test_so_3"=LLLLHHLHHHHHHLHHHHHLHHLL; "test_si"=00111010; "test_si_1"=01110111; 
      "test_si_2"=111110110000111111011001111100000010100010011001110101011000110001011000110001000000000111011100101000001011110110111111100001111011001000100011011110000; 
      "test_si_3"=001011110111101011011101; }
   Call "multiclock_capture" { 
      "_pi"=11000000111P10P101010011111111P00110100; "_po"=LLHLLHLLLLLLLLHLHL; }
   "pattern 21": Call "load_unload" { 
      "test_so"=LLHHHLHL; "test_so_1"=LHHHLHHH; "test_so_2"=LLLLLLLLLLLLHHXXHHLHHLLHHHHHLLLLLLHLHLLLHLLHHLLHHHLHLHLHHLLLHHLLLHLHHLLLHHLLLHLLLLLLLLLHHHHHHLLHHLHLLLLLHLHHHHLHHLHHHHHHHLLLLHHHHLHHLLHLLLHLLLHHHHLHXLXLX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=11110100; "test_si_1"=11101011; 
      "test_si_2"=111001001110100110101100101110001101010011001100001010101000011010101100011000101000000000101110110100001101111011011111100000110101100111010001111010100; 
      "test_si_3"=011111100011011100110111; }
   Call "multiclock_capture" { 
      "_pi"=10000001110P111101000111101111P00110110; "_po"=HLLHHHHHHHLHHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 22": Call "load_unload" { 
      "test_so"=HHHHLHLL; "test_so_1"=HHHLHLHH; "test_so_2"=LLLLLLLLLLLLLHLHHLHLHHLLHLHHHLLLHHLHLHLLHHLLHHLLLLHLHLHLHLLLLHHLHLHHHHLLLHHLLLHLHLLLLLLLLLHLHHHLHHLHLLLLHHLHHHHLHHLHHHHHHLLLLLHHLHLHHLLHHHLHLLLHHLHHHHHLH; 
      "test_so_3"=LHHHHHHLLLHHLHHHLLHHLHHH; "test_si"=00100111; "test_si_1"=11011101; 
      "test_si_2"=100011010110100110111110010010111011100010000010010010001010001000101101000110110010010001001010011010010001010010001001000101000111000001101010101111011; 
      "test_si_3"=100111111110100011010010; }
   Call "multiclock_capture" { 
      "_pi"=1110011010000011100100110010010P0110001; }
   Call "multiclock_capture" { 
      "_pi"=100111111010101110001100010001P00110000; "_po"=LLLHHLLLHHHLHLHHHL; }
   Ann {* fast_sequential *}
   "end 22 unload": Call "load_unload" { 
      "test_so"=LHLLHHHL; "test_so_1"=HLHHHLHL; "test_so_2"=LLLHHLHLHHLHLLHHLHHHHHLLHLLHLHHHLHHHLLLHLLLLLHLLHLLHLLLHLHLLLHLLLHLHHLHLLLHHLHHLLHLLHLLLHLLHLHLLHHLHLLHLLLHLHLLHLLLHLLHLLLHLHLLLHHHLLLLLHHLHLHLHLHHHHLHHL; 
      "test_so_3"=LLHHHHHHHHLHLLLHHLHLLHLH; }
}

// Patterns reference 74 V statements, generating 3722 test cycles
