// Seed: 3593631033
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1.id_2 = 0;
  logic id_4;
  ;
  localparam id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  inout tri1 id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_2 #(
    parameter id_0 = 32'd57
) (
    output wor _id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4
    , id_16,
    output supply0 id_5,
    input supply0 id_6,
    output tri id_7,
    input wor id_8,
    input supply0 id_9,
    output wire id_10#(
        .id_17(1),
        .id_18(-1)
    ),
    input supply1 id_11,
    input tri1 id_12,
    output uwire id_13,
    output uwire id_14
);
  wire id_19, id_20, id_21;
  wire id_22[(  id_0  ) : 1];
  always begin : LABEL_0
    begin : LABEL_1
      id_18 = id_11;
    end
  end
  module_0 modCall_1 (
      id_22,
      id_20
  );
endmodule
