// Seed: 1419535577
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output tri module_0,
    input supply0 id_3,
    output tri0 id_4
);
  assign id_4 = 1;
  wire id_6, id_7;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    output wor id_2,
    output wor id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri0 id_6,
    output wand id_7,
    input wand id_8,
    output supply0 id_9,
    input wor id_10,
    input wor id_11,
    output supply0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri0 id_15,
    output supply0 id_16,
    input tri id_17,
    output tri0 id_18
    , id_22,
    output uwire id_19,
    input wire id_20
);
  module_0(
      id_14, id_10, id_2, id_8, id_9
  );
endmodule
