--IP Functional Simulation Model
--VERSION_BEGIN 14.0 cbx_mgl 2014:06:05:10:17:12:SJ cbx_simgen 2014:06:05:09:45:41:SJ  VERSION_END


-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

--synthesis_resources = lut 6 mux21 6 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux IS 
	 PORT 
	 ( 
		 clk	:	IN  STD_LOGIC;
		 reset	:	IN  STD_LOGIC;
		 sink0_channel	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 sink0_data	:	IN  STD_LOGIC_VECTOR (107 DOWNTO 0);
		 sink0_endofpacket	:	IN  STD_LOGIC;
		 sink0_ready	:	OUT  STD_LOGIC;
		 sink0_startofpacket	:	IN  STD_LOGIC;
		 sink0_valid	:	IN  STD_LOGIC;
		 sink1_channel	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 sink1_data	:	IN  STD_LOGIC_VECTOR (107 DOWNTO 0);
		 sink1_endofpacket	:	IN  STD_LOGIC;
		 sink1_ready	:	OUT  STD_LOGIC;
		 sink1_startofpacket	:	IN  STD_LOGIC;
		 sink1_valid	:	IN  STD_LOGIC;
		 src_channel	:	OUT  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 src_data	:	OUT  STD_LOGIC_VECTOR (107 DOWNTO 0);
		 src_endofpacket	:	OUT  STD_LOGIC;
		 src_ready	:	IN  STD_LOGIC;
		 src_startofpacket	:	OUT  STD_LOGIC;
		 src_valid	:	OUT  STD_LOGIC
	 ); 
 END mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux;

 ARCHITECTURE RTL OF mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_0_777q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_1_776q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_locked_0_19q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_locked_1_2q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_prev_request_0_10q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_prev_request_1_21q	:	STD_LOGIC := '0';
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_769m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_770m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_771m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_772m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_773m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_774m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_w2w3w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w726w735w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w734w742w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w728w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w730w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w737w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w733w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w2w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range674w675w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range681w682w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range687w688w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range693w694w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range699w700w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range705w706w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range711w712w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range717w718w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range29w30w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range626w627w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range632w633w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range638w639w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range644w645w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range650w651w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range656w657w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range662w663w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range668w669w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range90w91w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range96w97w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range102w103w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range108w109w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range114w115w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range120w121w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range126w127w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range132w133w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range138w139w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range144w145w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range36w37w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range150w151w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range156w157w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range162w163w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range168w169w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range174w175w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range180w181w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range186w187w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range192w193w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range198w199w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range204w205w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range42w43w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range210w211w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range216w217w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range222w223w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range228w229w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range234w235w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range240w241w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range246w247w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range252w253w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range258w259w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range264w265w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range48w49w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range270w271w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range276w277w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range282w283w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range288w289w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range294w295w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range300w301w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range306w307w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range312w313w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range318w319w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range324w325w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range54w55w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range330w331w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range336w337w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range342w343w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range348w349w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range354w355w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range360w361w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range366w367w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range372w373w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range378w379w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range384w385w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range60w61w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range390w391w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range396w397w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range402w403w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range408w409w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range414w415w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range420w421w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range426w427w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range432w433w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range438w439w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range444w445w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range66w67w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range450w451w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range456w457w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range4w5w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range464w465w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range470w471w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range476w477w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range482w483w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range488w489w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range494w495w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range500w501w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range72w73w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range506w507w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range512w513w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range518w519w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range524w525w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range530w531w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range536w537w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range542w543w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range548w549w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range554w555w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range560w561w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range78w79w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range566w567w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range572w573w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range578w579w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range584w585w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range590w591w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range596w597w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range602w603w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range608w609w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range614w615w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range620w621w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range84w85w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range676w677w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range683w684w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range689w690w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range695w696w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range701w702w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range707w708w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range713w714w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range719w720w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range31w32w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range628w629w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range634w635w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range640w641w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range646w647w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range652w653w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range658w659w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range664w665w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range670w671w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range92w93w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range98w99w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range104w105w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range110w111w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range116w117w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range122w123w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range128w129w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range134w135w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range140w141w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range146w147w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range38w39w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range152w153w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range158w159w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range164w165w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range170w171w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range176w177w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range182w183w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range188w189w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range194w195w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range200w201w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range206w207w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range44w45w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range212w213w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range218w219w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range224w225w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range230w231w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range236w237w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range242w243w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range248w249w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range254w255w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range260w261w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range266w267w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range50w51w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range272w273w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range278w279w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range284w285w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range290w291w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range296w297w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range302w303w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range308w309w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range314w315w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range320w321w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range326w327w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range56w57w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range332w333w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range338w339w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range344w345w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range350w351w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range356w357w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range362w363w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range368w369w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range374w375w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range380w381w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range386w387w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range62w63w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range392w393w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range398w399w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range404w405w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range410w411w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range416w417w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range422w423w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range428w429w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range434w435w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range440w441w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range446w447w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range68w69w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range452w453w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range458w459w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range6w7w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range466w467w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range472w473w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range478w479w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range484w485w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range490w491w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range496w497w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range502w503w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range74w75w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range508w509w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range514w515w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range520w521w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range526w527w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range532w533w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range538w539w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range544w545w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range550w551w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range556w557w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range562w563w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range80w81w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range568w569w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range574w575w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range580w581w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range586w587w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range592w593w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range598w599w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range604w605w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range610w611w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range616w617w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range622w623w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range86w87w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_reset1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w726w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w734w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range674w675w678w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range681w682w685w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range687w688w691w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range693w694w697w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range699w700w703w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range705w706w709w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range711w712w715w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range717w718w721w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range29w30w33w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range626w627w630w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range632w633w636w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range638w639w642w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range644w645w648w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range650w651w654w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range656w657w660w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range662w663w666w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range668w669w672w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range90w91w94w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range96w97w100w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range102w103w106w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range108w109w112w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range114w115w118w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range120w121w124w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range126w127w130w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range132w133w136w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range138w139w142w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range144w145w148w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range36w37w40w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range150w151w154w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range156w157w160w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range162w163w166w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range168w169w172w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range174w175w178w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range180w181w184w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range186w187w190w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range192w193w196w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range198w199w202w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range204w205w208w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range42w43w46w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range210w211w214w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range216w217w220w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range222w223w226w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range228w229w232w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range234w235w238w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range240w241w244w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range246w247w250w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range252w253w256w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range258w259w262w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range264w265w268w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range48w49w52w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range270w271w274w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range276w277w280w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range282w283w286w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range288w289w292w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range294w295w298w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range300w301w304w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range306w307w310w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range312w313w316w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range318w319w322w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range324w325w328w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range54w55w58w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range330w331w334w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range336w337w340w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range342w343w346w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range348w349w352w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range354w355w358w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range360w361w364w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range366w367w370w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range372w373w376w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range378w379w382w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range384w385w388w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range60w61w64w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range390w391w394w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range396w397w400w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range402w403w406w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range408w409w412w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range414w415w418w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range420w421w424w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range426w427w430w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range432w433w436w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range438w439w442w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range444w445w448w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range66w67w70w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range450w451w454w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range456w457w460w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range464w465w468w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range470w471w474w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range476w477w480w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range482w483w486w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range488w489w492w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range494w495w498w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range500w501w504w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range72w73w76w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range506w507w510w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range512w513w516w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range518w519w522w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range524w525w528w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range530w531w534w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range536w537w540w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range542w543w546w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range548w549w552w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range554w555w558w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range560w561w564w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range78w79w82w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range566w567w570w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range572w573w576w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range578w579w582w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range584w585w588w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range590w591w594w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range596w597w600w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range602w603w606w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range608w609w612w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range614w615w618w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range620w621w624w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range84w85w88w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w462w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w726w727w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w726w729w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w734w736w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w732w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_800_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_797_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_802_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_wideor0_768_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_0_24_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_1_25_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_0_268_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_106_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_224_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_update_grant_9_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_wideor1_31_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
	 SIGNAL  wire_w_sink0_channel_range674w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range681w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range687w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range693w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range699w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range705w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range711w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range717w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range29w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range626w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range632w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range638w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range644w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range650w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range656w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range662w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range668w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range90w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range96w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range102w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range108w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range114w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range120w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range126w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range132w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range138w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range144w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range36w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range150w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range156w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range162w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range168w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range174w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range180w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range186w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range192w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range198w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range204w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range42w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range210w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range216w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range222w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range228w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range234w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range240w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range246w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range252w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range258w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range264w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range48w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range270w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range276w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range282w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range288w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range294w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range300w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range306w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range312w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range318w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range324w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range54w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range330w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range336w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range342w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range348w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range354w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range360w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range366w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range372w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range378w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range384w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range60w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range390w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range396w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range402w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range408w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range414w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range420w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range426w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range432w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range438w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range444w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range66w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range450w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range456w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range4w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range464w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range470w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range476w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range482w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range488w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range494w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range500w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range72w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range506w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range512w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range518w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range524w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range530w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range536w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range542w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range548w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range554w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range560w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range78w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range566w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range572w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range578w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range584w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range590w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range596w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range602w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range608w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range614w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range620w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range84w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range676w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range683w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range689w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range695w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range701w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range707w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range713w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range719w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range31w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range628w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range634w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range640w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range646w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range652w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range658w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range664w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range670w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range92w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range98w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range104w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range110w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range116w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range122w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range128w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range134w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range140w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range146w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range38w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range152w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range158w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range164w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range170w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range176w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range182w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range188w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range194w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range200w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range206w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range44w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range212w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range218w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range224w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range230w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range236w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range242w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range248w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range254w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range260w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range266w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range50w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range272w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range278w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range284w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range290w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range296w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range302w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range308w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range314w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range320w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range326w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range56w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range332w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range338w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range344w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range350w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range356w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range362w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range368w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range374w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range380w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range386w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range62w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range392w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range398w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range404w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range410w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range416w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range422w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range428w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range434w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range440w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range446w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range68w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range452w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range458w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range6w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range466w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range472w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range478w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range484w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range490w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range496w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range502w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range74w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range508w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range514w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range520w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range526w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range532w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range538w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range544w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range550w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range556w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range562w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range80w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range568w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range574w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range580w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range586w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range592w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range598w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range604w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range610w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range616w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range622w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range86w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
 BEGIN

	wire_w_lg_w2w3w(0) <= wire_w2w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_0_268_dataout;
	wire_w_lg_w726w735w(0) <= wire_w726w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_802_dataout;
	wire_w_lg_w734w742w(0) <= wire_w734w(0) AND mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_1_776q;
	wire_w728w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_0_24_dataout AND wire_w_lg_w726w727w(0);
	wire_w730w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_0_24_dataout AND wire_w_lg_w726w729w(0);
	wire_w737w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_1_25_dataout AND wire_w_lg_w734w736w(0);
	wire_w733w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_1_25_dataout AND wire_w732w(0);
	wire_w2w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_wideor1_31_dataout AND src_ready;
	wire_w_lg_w_sink0_channel_range674w675w(0) <= wire_w_sink0_channel_range674w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_channel_range681w682w(0) <= wire_w_sink0_channel_range681w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_channel_range687w688w(0) <= wire_w_sink0_channel_range687w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_channel_range693w694w(0) <= wire_w_sink0_channel_range693w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_channel_range699w700w(0) <= wire_w_sink0_channel_range699w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_channel_range705w706w(0) <= wire_w_sink0_channel_range705w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_channel_range711w712w(0) <= wire_w_sink0_channel_range711w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_channel_range717w718w(0) <= wire_w_sink0_channel_range717w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range29w30w(0) <= wire_w_sink0_data_range29w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range626w627w(0) <= wire_w_sink0_data_range626w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range632w633w(0) <= wire_w_sink0_data_range632w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range638w639w(0) <= wire_w_sink0_data_range638w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range644w645w(0) <= wire_w_sink0_data_range644w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range650w651w(0) <= wire_w_sink0_data_range650w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range656w657w(0) <= wire_w_sink0_data_range656w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range662w663w(0) <= wire_w_sink0_data_range662w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range668w669w(0) <= wire_w_sink0_data_range668w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range90w91w(0) <= wire_w_sink0_data_range90w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range96w97w(0) <= wire_w_sink0_data_range96w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range102w103w(0) <= wire_w_sink0_data_range102w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range108w109w(0) <= wire_w_sink0_data_range108w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range114w115w(0) <= wire_w_sink0_data_range114w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range120w121w(0) <= wire_w_sink0_data_range120w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range126w127w(0) <= wire_w_sink0_data_range126w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range132w133w(0) <= wire_w_sink0_data_range132w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range138w139w(0) <= wire_w_sink0_data_range138w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range144w145w(0) <= wire_w_sink0_data_range144w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range36w37w(0) <= wire_w_sink0_data_range36w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range150w151w(0) <= wire_w_sink0_data_range150w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range156w157w(0) <= wire_w_sink0_data_range156w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range162w163w(0) <= wire_w_sink0_data_range162w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range168w169w(0) <= wire_w_sink0_data_range168w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range174w175w(0) <= wire_w_sink0_data_range174w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range180w181w(0) <= wire_w_sink0_data_range180w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range186w187w(0) <= wire_w_sink0_data_range186w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range192w193w(0) <= wire_w_sink0_data_range192w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range198w199w(0) <= wire_w_sink0_data_range198w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range204w205w(0) <= wire_w_sink0_data_range204w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range42w43w(0) <= wire_w_sink0_data_range42w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range210w211w(0) <= wire_w_sink0_data_range210w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range216w217w(0) <= wire_w_sink0_data_range216w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range222w223w(0) <= wire_w_sink0_data_range222w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range228w229w(0) <= wire_w_sink0_data_range228w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range234w235w(0) <= wire_w_sink0_data_range234w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range240w241w(0) <= wire_w_sink0_data_range240w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range246w247w(0) <= wire_w_sink0_data_range246w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range252w253w(0) <= wire_w_sink0_data_range252w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range258w259w(0) <= wire_w_sink0_data_range258w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range264w265w(0) <= wire_w_sink0_data_range264w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range48w49w(0) <= wire_w_sink0_data_range48w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range270w271w(0) <= wire_w_sink0_data_range270w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range276w277w(0) <= wire_w_sink0_data_range276w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range282w283w(0) <= wire_w_sink0_data_range282w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range288w289w(0) <= wire_w_sink0_data_range288w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range294w295w(0) <= wire_w_sink0_data_range294w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range300w301w(0) <= wire_w_sink0_data_range300w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range306w307w(0) <= wire_w_sink0_data_range306w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range312w313w(0) <= wire_w_sink0_data_range312w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range318w319w(0) <= wire_w_sink0_data_range318w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range324w325w(0) <= wire_w_sink0_data_range324w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range54w55w(0) <= wire_w_sink0_data_range54w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range330w331w(0) <= wire_w_sink0_data_range330w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range336w337w(0) <= wire_w_sink0_data_range336w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range342w343w(0) <= wire_w_sink0_data_range342w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range348w349w(0) <= wire_w_sink0_data_range348w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range354w355w(0) <= wire_w_sink0_data_range354w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range360w361w(0) <= wire_w_sink0_data_range360w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range366w367w(0) <= wire_w_sink0_data_range366w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range372w373w(0) <= wire_w_sink0_data_range372w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range378w379w(0) <= wire_w_sink0_data_range378w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range384w385w(0) <= wire_w_sink0_data_range384w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range60w61w(0) <= wire_w_sink0_data_range60w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range390w391w(0) <= wire_w_sink0_data_range390w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range396w397w(0) <= wire_w_sink0_data_range396w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range402w403w(0) <= wire_w_sink0_data_range402w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range408w409w(0) <= wire_w_sink0_data_range408w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range414w415w(0) <= wire_w_sink0_data_range414w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range420w421w(0) <= wire_w_sink0_data_range420w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range426w427w(0) <= wire_w_sink0_data_range426w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range432w433w(0) <= wire_w_sink0_data_range432w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range438w439w(0) <= wire_w_sink0_data_range438w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range444w445w(0) <= wire_w_sink0_data_range444w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range66w67w(0) <= wire_w_sink0_data_range66w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range450w451w(0) <= wire_w_sink0_data_range450w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range456w457w(0) <= wire_w_sink0_data_range456w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range4w5w(0) <= wire_w_sink0_data_range4w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range464w465w(0) <= wire_w_sink0_data_range464w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range470w471w(0) <= wire_w_sink0_data_range470w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range476w477w(0) <= wire_w_sink0_data_range476w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range482w483w(0) <= wire_w_sink0_data_range482w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range488w489w(0) <= wire_w_sink0_data_range488w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range494w495w(0) <= wire_w_sink0_data_range494w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range500w501w(0) <= wire_w_sink0_data_range500w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range72w73w(0) <= wire_w_sink0_data_range72w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range506w507w(0) <= wire_w_sink0_data_range506w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range512w513w(0) <= wire_w_sink0_data_range512w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range518w519w(0) <= wire_w_sink0_data_range518w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range524w525w(0) <= wire_w_sink0_data_range524w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range530w531w(0) <= wire_w_sink0_data_range530w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range536w537w(0) <= wire_w_sink0_data_range536w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range542w543w(0) <= wire_w_sink0_data_range542w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range548w549w(0) <= wire_w_sink0_data_range548w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range554w555w(0) <= wire_w_sink0_data_range554w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range560w561w(0) <= wire_w_sink0_data_range560w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range78w79w(0) <= wire_w_sink0_data_range78w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range566w567w(0) <= wire_w_sink0_data_range566w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range572w573w(0) <= wire_w_sink0_data_range572w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range578w579w(0) <= wire_w_sink0_data_range578w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range584w585w(0) <= wire_w_sink0_data_range584w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range590w591w(0) <= wire_w_sink0_data_range590w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range596w597w(0) <= wire_w_sink0_data_range596w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range602w603w(0) <= wire_w_sink0_data_range602w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range608w609w(0) <= wire_w_sink0_data_range608w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range614w615w(0) <= wire_w_sink0_data_range614w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range620w621w(0) <= wire_w_sink0_data_range620w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink0_data_range84w85w(0) <= wire_w_sink0_data_range84w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout;
	wire_w_lg_w_sink1_channel_range676w677w(0) <= wire_w_sink1_channel_range676w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_channel_range683w684w(0) <= wire_w_sink1_channel_range683w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_channel_range689w690w(0) <= wire_w_sink1_channel_range689w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_channel_range695w696w(0) <= wire_w_sink1_channel_range695w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_channel_range701w702w(0) <= wire_w_sink1_channel_range701w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_channel_range707w708w(0) <= wire_w_sink1_channel_range707w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_channel_range713w714w(0) <= wire_w_sink1_channel_range713w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_channel_range719w720w(0) <= wire_w_sink1_channel_range719w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range31w32w(0) <= wire_w_sink1_data_range31w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range628w629w(0) <= wire_w_sink1_data_range628w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range634w635w(0) <= wire_w_sink1_data_range634w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range640w641w(0) <= wire_w_sink1_data_range640w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range646w647w(0) <= wire_w_sink1_data_range646w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range652w653w(0) <= wire_w_sink1_data_range652w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range658w659w(0) <= wire_w_sink1_data_range658w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range664w665w(0) <= wire_w_sink1_data_range664w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range670w671w(0) <= wire_w_sink1_data_range670w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range92w93w(0) <= wire_w_sink1_data_range92w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range98w99w(0) <= wire_w_sink1_data_range98w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range104w105w(0) <= wire_w_sink1_data_range104w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range110w111w(0) <= wire_w_sink1_data_range110w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range116w117w(0) <= wire_w_sink1_data_range116w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range122w123w(0) <= wire_w_sink1_data_range122w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range128w129w(0) <= wire_w_sink1_data_range128w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range134w135w(0) <= wire_w_sink1_data_range134w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range140w141w(0) <= wire_w_sink1_data_range140w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range146w147w(0) <= wire_w_sink1_data_range146w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range38w39w(0) <= wire_w_sink1_data_range38w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range152w153w(0) <= wire_w_sink1_data_range152w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range158w159w(0) <= wire_w_sink1_data_range158w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range164w165w(0) <= wire_w_sink1_data_range164w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range170w171w(0) <= wire_w_sink1_data_range170w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range176w177w(0) <= wire_w_sink1_data_range176w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range182w183w(0) <= wire_w_sink1_data_range182w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range188w189w(0) <= wire_w_sink1_data_range188w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range194w195w(0) <= wire_w_sink1_data_range194w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range200w201w(0) <= wire_w_sink1_data_range200w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range206w207w(0) <= wire_w_sink1_data_range206w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range44w45w(0) <= wire_w_sink1_data_range44w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range212w213w(0) <= wire_w_sink1_data_range212w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range218w219w(0) <= wire_w_sink1_data_range218w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range224w225w(0) <= wire_w_sink1_data_range224w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range230w231w(0) <= wire_w_sink1_data_range230w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range236w237w(0) <= wire_w_sink1_data_range236w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range242w243w(0) <= wire_w_sink1_data_range242w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range248w249w(0) <= wire_w_sink1_data_range248w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range254w255w(0) <= wire_w_sink1_data_range254w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range260w261w(0) <= wire_w_sink1_data_range260w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range266w267w(0) <= wire_w_sink1_data_range266w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range50w51w(0) <= wire_w_sink1_data_range50w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range272w273w(0) <= wire_w_sink1_data_range272w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range278w279w(0) <= wire_w_sink1_data_range278w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range284w285w(0) <= wire_w_sink1_data_range284w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range290w291w(0) <= wire_w_sink1_data_range290w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range296w297w(0) <= wire_w_sink1_data_range296w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range302w303w(0) <= wire_w_sink1_data_range302w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range308w309w(0) <= wire_w_sink1_data_range308w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range314w315w(0) <= wire_w_sink1_data_range314w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range320w321w(0) <= wire_w_sink1_data_range320w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range326w327w(0) <= wire_w_sink1_data_range326w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range56w57w(0) <= wire_w_sink1_data_range56w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range332w333w(0) <= wire_w_sink1_data_range332w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range338w339w(0) <= wire_w_sink1_data_range338w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range344w345w(0) <= wire_w_sink1_data_range344w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range350w351w(0) <= wire_w_sink1_data_range350w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range356w357w(0) <= wire_w_sink1_data_range356w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range362w363w(0) <= wire_w_sink1_data_range362w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range368w369w(0) <= wire_w_sink1_data_range368w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range374w375w(0) <= wire_w_sink1_data_range374w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range380w381w(0) <= wire_w_sink1_data_range380w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range386w387w(0) <= wire_w_sink1_data_range386w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range62w63w(0) <= wire_w_sink1_data_range62w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range392w393w(0) <= wire_w_sink1_data_range392w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range398w399w(0) <= wire_w_sink1_data_range398w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range404w405w(0) <= wire_w_sink1_data_range404w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range410w411w(0) <= wire_w_sink1_data_range410w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range416w417w(0) <= wire_w_sink1_data_range416w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range422w423w(0) <= wire_w_sink1_data_range422w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range428w429w(0) <= wire_w_sink1_data_range428w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range434w435w(0) <= wire_w_sink1_data_range434w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range440w441w(0) <= wire_w_sink1_data_range440w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range446w447w(0) <= wire_w_sink1_data_range446w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range68w69w(0) <= wire_w_sink1_data_range68w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range452w453w(0) <= wire_w_sink1_data_range452w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range458w459w(0) <= wire_w_sink1_data_range458w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range6w7w(0) <= wire_w_sink1_data_range6w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range466w467w(0) <= wire_w_sink1_data_range466w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range472w473w(0) <= wire_w_sink1_data_range472w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range478w479w(0) <= wire_w_sink1_data_range478w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range484w485w(0) <= wire_w_sink1_data_range484w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range490w491w(0) <= wire_w_sink1_data_range490w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range496w497w(0) <= wire_w_sink1_data_range496w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range502w503w(0) <= wire_w_sink1_data_range502w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range74w75w(0) <= wire_w_sink1_data_range74w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range508w509w(0) <= wire_w_sink1_data_range508w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range514w515w(0) <= wire_w_sink1_data_range514w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range520w521w(0) <= wire_w_sink1_data_range520w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range526w527w(0) <= wire_w_sink1_data_range526w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range532w533w(0) <= wire_w_sink1_data_range532w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range538w539w(0) <= wire_w_sink1_data_range538w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range544w545w(0) <= wire_w_sink1_data_range544w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range550w551w(0) <= wire_w_sink1_data_range550w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range556w557w(0) <= wire_w_sink1_data_range556w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range562w563w(0) <= wire_w_sink1_data_range562w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range80w81w(0) <= wire_w_sink1_data_range80w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range568w569w(0) <= wire_w_sink1_data_range568w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range574w575w(0) <= wire_w_sink1_data_range574w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range580w581w(0) <= wire_w_sink1_data_range580w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range586w587w(0) <= wire_w_sink1_data_range586w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range592w593w(0) <= wire_w_sink1_data_range592w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range598w599w(0) <= wire_w_sink1_data_range598w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range604w605w(0) <= wire_w_sink1_data_range604w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range610w611w(0) <= wire_w_sink1_data_range610w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range616w617w(0) <= wire_w_sink1_data_range616w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range622w623w(0) <= wire_w_sink1_data_range622w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_w_sink1_data_range86w87w(0) <= wire_w_sink1_data_range86w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout;
	wire_w_lg_reset1w(0) <= NOT reset;
	wire_w726w(0) <= NOT s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_0_24_dataout;
	wire_w734w(0) <= NOT s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_1_25_dataout;
	wire_w_lg_w_lg_w_sink0_channel_range674w675w678w(0) <= wire_w_lg_w_sink0_channel_range674w675w(0) OR wire_w_lg_w_sink1_channel_range676w677w(0);
	wire_w_lg_w_lg_w_sink0_channel_range681w682w685w(0) <= wire_w_lg_w_sink0_channel_range681w682w(0) OR wire_w_lg_w_sink1_channel_range683w684w(0);
	wire_w_lg_w_lg_w_sink0_channel_range687w688w691w(0) <= wire_w_lg_w_sink0_channel_range687w688w(0) OR wire_w_lg_w_sink1_channel_range689w690w(0);
	wire_w_lg_w_lg_w_sink0_channel_range693w694w697w(0) <= wire_w_lg_w_sink0_channel_range693w694w(0) OR wire_w_lg_w_sink1_channel_range695w696w(0);
	wire_w_lg_w_lg_w_sink0_channel_range699w700w703w(0) <= wire_w_lg_w_sink0_channel_range699w700w(0) OR wire_w_lg_w_sink1_channel_range701w702w(0);
	wire_w_lg_w_lg_w_sink0_channel_range705w706w709w(0) <= wire_w_lg_w_sink0_channel_range705w706w(0) OR wire_w_lg_w_sink1_channel_range707w708w(0);
	wire_w_lg_w_lg_w_sink0_channel_range711w712w715w(0) <= wire_w_lg_w_sink0_channel_range711w712w(0) OR wire_w_lg_w_sink1_channel_range713w714w(0);
	wire_w_lg_w_lg_w_sink0_channel_range717w718w721w(0) <= wire_w_lg_w_sink0_channel_range717w718w(0) OR wire_w_lg_w_sink1_channel_range719w720w(0);
	wire_w_lg_w_lg_w_sink0_data_range29w30w33w(0) <= wire_w_lg_w_sink0_data_range29w30w(0) OR wire_w_lg_w_sink1_data_range31w32w(0);
	wire_w_lg_w_lg_w_sink0_data_range626w627w630w(0) <= wire_w_lg_w_sink0_data_range626w627w(0) OR wire_w_lg_w_sink1_data_range628w629w(0);
	wire_w_lg_w_lg_w_sink0_data_range632w633w636w(0) <= wire_w_lg_w_sink0_data_range632w633w(0) OR wire_w_lg_w_sink1_data_range634w635w(0);
	wire_w_lg_w_lg_w_sink0_data_range638w639w642w(0) <= wire_w_lg_w_sink0_data_range638w639w(0) OR wire_w_lg_w_sink1_data_range640w641w(0);
	wire_w_lg_w_lg_w_sink0_data_range644w645w648w(0) <= wire_w_lg_w_sink0_data_range644w645w(0) OR wire_w_lg_w_sink1_data_range646w647w(0);
	wire_w_lg_w_lg_w_sink0_data_range650w651w654w(0) <= wire_w_lg_w_sink0_data_range650w651w(0) OR wire_w_lg_w_sink1_data_range652w653w(0);
	wire_w_lg_w_lg_w_sink0_data_range656w657w660w(0) <= wire_w_lg_w_sink0_data_range656w657w(0) OR wire_w_lg_w_sink1_data_range658w659w(0);
	wire_w_lg_w_lg_w_sink0_data_range662w663w666w(0) <= wire_w_lg_w_sink0_data_range662w663w(0) OR wire_w_lg_w_sink1_data_range664w665w(0);
	wire_w_lg_w_lg_w_sink0_data_range668w669w672w(0) <= wire_w_lg_w_sink0_data_range668w669w(0) OR wire_w_lg_w_sink1_data_range670w671w(0);
	wire_w_lg_w_lg_w_sink0_data_range90w91w94w(0) <= wire_w_lg_w_sink0_data_range90w91w(0) OR wire_w_lg_w_sink1_data_range92w93w(0);
	wire_w_lg_w_lg_w_sink0_data_range96w97w100w(0) <= wire_w_lg_w_sink0_data_range96w97w(0) OR wire_w_lg_w_sink1_data_range98w99w(0);
	wire_w_lg_w_lg_w_sink0_data_range102w103w106w(0) <= wire_w_lg_w_sink0_data_range102w103w(0) OR wire_w_lg_w_sink1_data_range104w105w(0);
	wire_w_lg_w_lg_w_sink0_data_range108w109w112w(0) <= wire_w_lg_w_sink0_data_range108w109w(0) OR wire_w_lg_w_sink1_data_range110w111w(0);
	wire_w_lg_w_lg_w_sink0_data_range114w115w118w(0) <= wire_w_lg_w_sink0_data_range114w115w(0) OR wire_w_lg_w_sink1_data_range116w117w(0);
	wire_w_lg_w_lg_w_sink0_data_range120w121w124w(0) <= wire_w_lg_w_sink0_data_range120w121w(0) OR wire_w_lg_w_sink1_data_range122w123w(0);
	wire_w_lg_w_lg_w_sink0_data_range126w127w130w(0) <= wire_w_lg_w_sink0_data_range126w127w(0) OR wire_w_lg_w_sink1_data_range128w129w(0);
	wire_w_lg_w_lg_w_sink0_data_range132w133w136w(0) <= wire_w_lg_w_sink0_data_range132w133w(0) OR wire_w_lg_w_sink1_data_range134w135w(0);
	wire_w_lg_w_lg_w_sink0_data_range138w139w142w(0) <= wire_w_lg_w_sink0_data_range138w139w(0) OR wire_w_lg_w_sink1_data_range140w141w(0);
	wire_w_lg_w_lg_w_sink0_data_range144w145w148w(0) <= wire_w_lg_w_sink0_data_range144w145w(0) OR wire_w_lg_w_sink1_data_range146w147w(0);
	wire_w_lg_w_lg_w_sink0_data_range36w37w40w(0) <= wire_w_lg_w_sink0_data_range36w37w(0) OR wire_w_lg_w_sink1_data_range38w39w(0);
	wire_w_lg_w_lg_w_sink0_data_range150w151w154w(0) <= wire_w_lg_w_sink0_data_range150w151w(0) OR wire_w_lg_w_sink1_data_range152w153w(0);
	wire_w_lg_w_lg_w_sink0_data_range156w157w160w(0) <= wire_w_lg_w_sink0_data_range156w157w(0) OR wire_w_lg_w_sink1_data_range158w159w(0);
	wire_w_lg_w_lg_w_sink0_data_range162w163w166w(0) <= wire_w_lg_w_sink0_data_range162w163w(0) OR wire_w_lg_w_sink1_data_range164w165w(0);
	wire_w_lg_w_lg_w_sink0_data_range168w169w172w(0) <= wire_w_lg_w_sink0_data_range168w169w(0) OR wire_w_lg_w_sink1_data_range170w171w(0);
	wire_w_lg_w_lg_w_sink0_data_range174w175w178w(0) <= wire_w_lg_w_sink0_data_range174w175w(0) OR wire_w_lg_w_sink1_data_range176w177w(0);
	wire_w_lg_w_lg_w_sink0_data_range180w181w184w(0) <= wire_w_lg_w_sink0_data_range180w181w(0) OR wire_w_lg_w_sink1_data_range182w183w(0);
	wire_w_lg_w_lg_w_sink0_data_range186w187w190w(0) <= wire_w_lg_w_sink0_data_range186w187w(0) OR wire_w_lg_w_sink1_data_range188w189w(0);
	wire_w_lg_w_lg_w_sink0_data_range192w193w196w(0) <= wire_w_lg_w_sink0_data_range192w193w(0) OR wire_w_lg_w_sink1_data_range194w195w(0);
	wire_w_lg_w_lg_w_sink0_data_range198w199w202w(0) <= wire_w_lg_w_sink0_data_range198w199w(0) OR wire_w_lg_w_sink1_data_range200w201w(0);
	wire_w_lg_w_lg_w_sink0_data_range204w205w208w(0) <= wire_w_lg_w_sink0_data_range204w205w(0) OR wire_w_lg_w_sink1_data_range206w207w(0);
	wire_w_lg_w_lg_w_sink0_data_range42w43w46w(0) <= wire_w_lg_w_sink0_data_range42w43w(0) OR wire_w_lg_w_sink1_data_range44w45w(0);
	wire_w_lg_w_lg_w_sink0_data_range210w211w214w(0) <= wire_w_lg_w_sink0_data_range210w211w(0) OR wire_w_lg_w_sink1_data_range212w213w(0);
	wire_w_lg_w_lg_w_sink0_data_range216w217w220w(0) <= wire_w_lg_w_sink0_data_range216w217w(0) OR wire_w_lg_w_sink1_data_range218w219w(0);
	wire_w_lg_w_lg_w_sink0_data_range222w223w226w(0) <= wire_w_lg_w_sink0_data_range222w223w(0) OR wire_w_lg_w_sink1_data_range224w225w(0);
	wire_w_lg_w_lg_w_sink0_data_range228w229w232w(0) <= wire_w_lg_w_sink0_data_range228w229w(0) OR wire_w_lg_w_sink1_data_range230w231w(0);
	wire_w_lg_w_lg_w_sink0_data_range234w235w238w(0) <= wire_w_lg_w_sink0_data_range234w235w(0) OR wire_w_lg_w_sink1_data_range236w237w(0);
	wire_w_lg_w_lg_w_sink0_data_range240w241w244w(0) <= wire_w_lg_w_sink0_data_range240w241w(0) OR wire_w_lg_w_sink1_data_range242w243w(0);
	wire_w_lg_w_lg_w_sink0_data_range246w247w250w(0) <= wire_w_lg_w_sink0_data_range246w247w(0) OR wire_w_lg_w_sink1_data_range248w249w(0);
	wire_w_lg_w_lg_w_sink0_data_range252w253w256w(0) <= wire_w_lg_w_sink0_data_range252w253w(0) OR wire_w_lg_w_sink1_data_range254w255w(0);
	wire_w_lg_w_lg_w_sink0_data_range258w259w262w(0) <= wire_w_lg_w_sink0_data_range258w259w(0) OR wire_w_lg_w_sink1_data_range260w261w(0);
	wire_w_lg_w_lg_w_sink0_data_range264w265w268w(0) <= wire_w_lg_w_sink0_data_range264w265w(0) OR wire_w_lg_w_sink1_data_range266w267w(0);
	wire_w_lg_w_lg_w_sink0_data_range48w49w52w(0) <= wire_w_lg_w_sink0_data_range48w49w(0) OR wire_w_lg_w_sink1_data_range50w51w(0);
	wire_w_lg_w_lg_w_sink0_data_range270w271w274w(0) <= wire_w_lg_w_sink0_data_range270w271w(0) OR wire_w_lg_w_sink1_data_range272w273w(0);
	wire_w_lg_w_lg_w_sink0_data_range276w277w280w(0) <= wire_w_lg_w_sink0_data_range276w277w(0) OR wire_w_lg_w_sink1_data_range278w279w(0);
	wire_w_lg_w_lg_w_sink0_data_range282w283w286w(0) <= wire_w_lg_w_sink0_data_range282w283w(0) OR wire_w_lg_w_sink1_data_range284w285w(0);
	wire_w_lg_w_lg_w_sink0_data_range288w289w292w(0) <= wire_w_lg_w_sink0_data_range288w289w(0) OR wire_w_lg_w_sink1_data_range290w291w(0);
	wire_w_lg_w_lg_w_sink0_data_range294w295w298w(0) <= wire_w_lg_w_sink0_data_range294w295w(0) OR wire_w_lg_w_sink1_data_range296w297w(0);
	wire_w_lg_w_lg_w_sink0_data_range300w301w304w(0) <= wire_w_lg_w_sink0_data_range300w301w(0) OR wire_w_lg_w_sink1_data_range302w303w(0);
	wire_w_lg_w_lg_w_sink0_data_range306w307w310w(0) <= wire_w_lg_w_sink0_data_range306w307w(0) OR wire_w_lg_w_sink1_data_range308w309w(0);
	wire_w_lg_w_lg_w_sink0_data_range312w313w316w(0) <= wire_w_lg_w_sink0_data_range312w313w(0) OR wire_w_lg_w_sink1_data_range314w315w(0);
	wire_w_lg_w_lg_w_sink0_data_range318w319w322w(0) <= wire_w_lg_w_sink0_data_range318w319w(0) OR wire_w_lg_w_sink1_data_range320w321w(0);
	wire_w_lg_w_lg_w_sink0_data_range324w325w328w(0) <= wire_w_lg_w_sink0_data_range324w325w(0) OR wire_w_lg_w_sink1_data_range326w327w(0);
	wire_w_lg_w_lg_w_sink0_data_range54w55w58w(0) <= wire_w_lg_w_sink0_data_range54w55w(0) OR wire_w_lg_w_sink1_data_range56w57w(0);
	wire_w_lg_w_lg_w_sink0_data_range330w331w334w(0) <= wire_w_lg_w_sink0_data_range330w331w(0) OR wire_w_lg_w_sink1_data_range332w333w(0);
	wire_w_lg_w_lg_w_sink0_data_range336w337w340w(0) <= wire_w_lg_w_sink0_data_range336w337w(0) OR wire_w_lg_w_sink1_data_range338w339w(0);
	wire_w_lg_w_lg_w_sink0_data_range342w343w346w(0) <= wire_w_lg_w_sink0_data_range342w343w(0) OR wire_w_lg_w_sink1_data_range344w345w(0);
	wire_w_lg_w_lg_w_sink0_data_range348w349w352w(0) <= wire_w_lg_w_sink0_data_range348w349w(0) OR wire_w_lg_w_sink1_data_range350w351w(0);
	wire_w_lg_w_lg_w_sink0_data_range354w355w358w(0) <= wire_w_lg_w_sink0_data_range354w355w(0) OR wire_w_lg_w_sink1_data_range356w357w(0);
	wire_w_lg_w_lg_w_sink0_data_range360w361w364w(0) <= wire_w_lg_w_sink0_data_range360w361w(0) OR wire_w_lg_w_sink1_data_range362w363w(0);
	wire_w_lg_w_lg_w_sink0_data_range366w367w370w(0) <= wire_w_lg_w_sink0_data_range366w367w(0) OR wire_w_lg_w_sink1_data_range368w369w(0);
	wire_w_lg_w_lg_w_sink0_data_range372w373w376w(0) <= wire_w_lg_w_sink0_data_range372w373w(0) OR wire_w_lg_w_sink1_data_range374w375w(0);
	wire_w_lg_w_lg_w_sink0_data_range378w379w382w(0) <= wire_w_lg_w_sink0_data_range378w379w(0) OR wire_w_lg_w_sink1_data_range380w381w(0);
	wire_w_lg_w_lg_w_sink0_data_range384w385w388w(0) <= wire_w_lg_w_sink0_data_range384w385w(0) OR wire_w_lg_w_sink1_data_range386w387w(0);
	wire_w_lg_w_lg_w_sink0_data_range60w61w64w(0) <= wire_w_lg_w_sink0_data_range60w61w(0) OR wire_w_lg_w_sink1_data_range62w63w(0);
	wire_w_lg_w_lg_w_sink0_data_range390w391w394w(0) <= wire_w_lg_w_sink0_data_range390w391w(0) OR wire_w_lg_w_sink1_data_range392w393w(0);
	wire_w_lg_w_lg_w_sink0_data_range396w397w400w(0) <= wire_w_lg_w_sink0_data_range396w397w(0) OR wire_w_lg_w_sink1_data_range398w399w(0);
	wire_w_lg_w_lg_w_sink0_data_range402w403w406w(0) <= wire_w_lg_w_sink0_data_range402w403w(0) OR wire_w_lg_w_sink1_data_range404w405w(0);
	wire_w_lg_w_lg_w_sink0_data_range408w409w412w(0) <= wire_w_lg_w_sink0_data_range408w409w(0) OR wire_w_lg_w_sink1_data_range410w411w(0);
	wire_w_lg_w_lg_w_sink0_data_range414w415w418w(0) <= wire_w_lg_w_sink0_data_range414w415w(0) OR wire_w_lg_w_sink1_data_range416w417w(0);
	wire_w_lg_w_lg_w_sink0_data_range420w421w424w(0) <= wire_w_lg_w_sink0_data_range420w421w(0) OR wire_w_lg_w_sink1_data_range422w423w(0);
	wire_w_lg_w_lg_w_sink0_data_range426w427w430w(0) <= wire_w_lg_w_sink0_data_range426w427w(0) OR wire_w_lg_w_sink1_data_range428w429w(0);
	wire_w_lg_w_lg_w_sink0_data_range432w433w436w(0) <= wire_w_lg_w_sink0_data_range432w433w(0) OR wire_w_lg_w_sink1_data_range434w435w(0);
	wire_w_lg_w_lg_w_sink0_data_range438w439w442w(0) <= wire_w_lg_w_sink0_data_range438w439w(0) OR wire_w_lg_w_sink1_data_range440w441w(0);
	wire_w_lg_w_lg_w_sink0_data_range444w445w448w(0) <= wire_w_lg_w_sink0_data_range444w445w(0) OR wire_w_lg_w_sink1_data_range446w447w(0);
	wire_w_lg_w_lg_w_sink0_data_range66w67w70w(0) <= wire_w_lg_w_sink0_data_range66w67w(0) OR wire_w_lg_w_sink1_data_range68w69w(0);
	wire_w_lg_w_lg_w_sink0_data_range450w451w454w(0) <= wire_w_lg_w_sink0_data_range450w451w(0) OR wire_w_lg_w_sink1_data_range452w453w(0);
	wire_w_lg_w_lg_w_sink0_data_range456w457w460w(0) <= wire_w_lg_w_sink0_data_range456w457w(0) OR wire_w_lg_w_sink1_data_range458w459w(0);
	wire_w_lg_w_lg_w_sink0_data_range464w465w468w(0) <= wire_w_lg_w_sink0_data_range464w465w(0) OR wire_w_lg_w_sink1_data_range466w467w(0);
	wire_w_lg_w_lg_w_sink0_data_range470w471w474w(0) <= wire_w_lg_w_sink0_data_range470w471w(0) OR wire_w_lg_w_sink1_data_range472w473w(0);
	wire_w_lg_w_lg_w_sink0_data_range476w477w480w(0) <= wire_w_lg_w_sink0_data_range476w477w(0) OR wire_w_lg_w_sink1_data_range478w479w(0);
	wire_w_lg_w_lg_w_sink0_data_range482w483w486w(0) <= wire_w_lg_w_sink0_data_range482w483w(0) OR wire_w_lg_w_sink1_data_range484w485w(0);
	wire_w_lg_w_lg_w_sink0_data_range488w489w492w(0) <= wire_w_lg_w_sink0_data_range488w489w(0) OR wire_w_lg_w_sink1_data_range490w491w(0);
	wire_w_lg_w_lg_w_sink0_data_range494w495w498w(0) <= wire_w_lg_w_sink0_data_range494w495w(0) OR wire_w_lg_w_sink1_data_range496w497w(0);
	wire_w_lg_w_lg_w_sink0_data_range500w501w504w(0) <= wire_w_lg_w_sink0_data_range500w501w(0) OR wire_w_lg_w_sink1_data_range502w503w(0);
	wire_w_lg_w_lg_w_sink0_data_range72w73w76w(0) <= wire_w_lg_w_sink0_data_range72w73w(0) OR wire_w_lg_w_sink1_data_range74w75w(0);
	wire_w_lg_w_lg_w_sink0_data_range506w507w510w(0) <= wire_w_lg_w_sink0_data_range506w507w(0) OR wire_w_lg_w_sink1_data_range508w509w(0);
	wire_w_lg_w_lg_w_sink0_data_range512w513w516w(0) <= wire_w_lg_w_sink0_data_range512w513w(0) OR wire_w_lg_w_sink1_data_range514w515w(0);
	wire_w_lg_w_lg_w_sink0_data_range518w519w522w(0) <= wire_w_lg_w_sink0_data_range518w519w(0) OR wire_w_lg_w_sink1_data_range520w521w(0);
	wire_w_lg_w_lg_w_sink0_data_range524w525w528w(0) <= wire_w_lg_w_sink0_data_range524w525w(0) OR wire_w_lg_w_sink1_data_range526w527w(0);
	wire_w_lg_w_lg_w_sink0_data_range530w531w534w(0) <= wire_w_lg_w_sink0_data_range530w531w(0) OR wire_w_lg_w_sink1_data_range532w533w(0);
	wire_w_lg_w_lg_w_sink0_data_range536w537w540w(0) <= wire_w_lg_w_sink0_data_range536w537w(0) OR wire_w_lg_w_sink1_data_range538w539w(0);
	wire_w_lg_w_lg_w_sink0_data_range542w543w546w(0) <= wire_w_lg_w_sink0_data_range542w543w(0) OR wire_w_lg_w_sink1_data_range544w545w(0);
	wire_w_lg_w_lg_w_sink0_data_range548w549w552w(0) <= wire_w_lg_w_sink0_data_range548w549w(0) OR wire_w_lg_w_sink1_data_range550w551w(0);
	wire_w_lg_w_lg_w_sink0_data_range554w555w558w(0) <= wire_w_lg_w_sink0_data_range554w555w(0) OR wire_w_lg_w_sink1_data_range556w557w(0);
	wire_w_lg_w_lg_w_sink0_data_range560w561w564w(0) <= wire_w_lg_w_sink0_data_range560w561w(0) OR wire_w_lg_w_sink1_data_range562w563w(0);
	wire_w_lg_w_lg_w_sink0_data_range78w79w82w(0) <= wire_w_lg_w_sink0_data_range78w79w(0) OR wire_w_lg_w_sink1_data_range80w81w(0);
	wire_w_lg_w_lg_w_sink0_data_range566w567w570w(0) <= wire_w_lg_w_sink0_data_range566w567w(0) OR wire_w_lg_w_sink1_data_range568w569w(0);
	wire_w_lg_w_lg_w_sink0_data_range572w573w576w(0) <= wire_w_lg_w_sink0_data_range572w573w(0) OR wire_w_lg_w_sink1_data_range574w575w(0);
	wire_w_lg_w_lg_w_sink0_data_range578w579w582w(0) <= wire_w_lg_w_sink0_data_range578w579w(0) OR wire_w_lg_w_sink1_data_range580w581w(0);
	wire_w_lg_w_lg_w_sink0_data_range584w585w588w(0) <= wire_w_lg_w_sink0_data_range584w585w(0) OR wire_w_lg_w_sink1_data_range586w587w(0);
	wire_w_lg_w_lg_w_sink0_data_range590w591w594w(0) <= wire_w_lg_w_sink0_data_range590w591w(0) OR wire_w_lg_w_sink1_data_range592w593w(0);
	wire_w_lg_w_lg_w_sink0_data_range596w597w600w(0) <= wire_w_lg_w_sink0_data_range596w597w(0) OR wire_w_lg_w_sink1_data_range598w599w(0);
	wire_w_lg_w_lg_w_sink0_data_range602w603w606w(0) <= wire_w_lg_w_sink0_data_range602w603w(0) OR wire_w_lg_w_sink1_data_range604w605w(0);
	wire_w_lg_w_lg_w_sink0_data_range608w609w612w(0) <= wire_w_lg_w_sink0_data_range608w609w(0) OR wire_w_lg_w_sink1_data_range610w611w(0);
	wire_w_lg_w_lg_w_sink0_data_range614w615w618w(0) <= wire_w_lg_w_sink0_data_range614w615w(0) OR wire_w_lg_w_sink1_data_range616w617w(0);
	wire_w_lg_w_lg_w_sink0_data_range620w621w624w(0) <= wire_w_lg_w_sink0_data_range620w621w(0) OR wire_w_lg_w_sink1_data_range622w623w(0);
	wire_w_lg_w_lg_w_sink0_data_range84w85w88w(0) <= wire_w_lg_w_sink0_data_range84w85w(0) OR wire_w_lg_w_sink1_data_range86w87w(0);
	wire_w462w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_106_dataout OR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_224_dataout;
	wire_w_lg_w726w727w(0) <= wire_w726w(0) XOR mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_0_777q;
	wire_w_lg_w726w729w(0) <= wire_w726w(0) XOR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_802_dataout;
	wire_w_lg_w734w736w(0) <= wire_w734w(0) XOR wire_w_lg_w726w735w(0);
	wire_w732w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_797_dataout XOR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_800_dataout;
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_800_dataout <= (wire_w734w(0) XOR mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_1_776q);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_797_dataout <= (wire_w726w(0) AND mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_0_777q);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_802_dataout <= (wire_w_lg_w734w742w(0) OR (s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_797_dataout AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_800_dataout));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout <= (wire_w728w(0) OR wire_w730w(0));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout <= (wire_w733w(0) OR wire_w737w(0));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_wideor0_768_dataout <= (s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_0_24_dataout OR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_1_25_dataout);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_0_24_dataout <= (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_locked_0_19q OR (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_prev_request_0_10q OR sink0_valid));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_1_25_dataout <= (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_locked_1_2q OR (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_prev_request_1_21q OR sink1_valid));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_0_268_dataout <= ((sink0_endofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout) OR (sink1_endofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_106_dataout <= wire_w_lg_w_sink0_data_range4w5w(0);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_224_dataout <= wire_w_lg_w_sink1_data_range6w7w(0);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_update_grant_9_dataout <= (wire_w_lg_w2w3w(0) AND (NOT (wire_w_lg_w_sink0_data_range4w5w(0) OR wire_w_lg_w_sink1_data_range6w7w(0))));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_wideor1_31_dataout <= ((sink0_valid AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout) OR (sink1_valid AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout));
	s_wire_vcc <= '1';
	sink0_ready <= (src_ready AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout);
	sink1_ready <= (src_ready AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout);
	src_channel <= ( wire_w_lg_w_lg_w_sink0_channel_range717w718w721w & wire_w_lg_w_lg_w_sink0_channel_range711w712w715w & wire_w_lg_w_lg_w_sink0_channel_range705w706w709w & wire_w_lg_w_lg_w_sink0_channel_range699w700w703w & wire_w_lg_w_lg_w_sink0_channel_range693w694w697w & wire_w_lg_w_lg_w_sink0_channel_range687w688w691w & wire_w_lg_w_lg_w_sink0_channel_range681w682w685w & wire_w_lg_w_lg_w_sink0_channel_range674w675w678w);
	src_data <= ( wire_w_lg_w_lg_w_sink0_data_range668w669w672w & wire_w_lg_w_lg_w_sink0_data_range662w663w666w & wire_w_lg_w_lg_w_sink0_data_range656w657w660w & wire_w_lg_w_lg_w_sink0_data_range650w651w654w & wire_w_lg_w_lg_w_sink0_data_range644w645w648w & wire_w_lg_w_lg_w_sink0_data_range638w639w642w & wire_w_lg_w_lg_w_sink0_data_range632w633w636w & wire_w_lg_w_lg_w_sink0_data_range626w627w630w & wire_w_lg_w_lg_w_sink0_data_range620w621w624w & wire_w_lg_w_lg_w_sink0_data_range614w615w618w & wire_w_lg_w_lg_w_sink0_data_range608w609w612w & wire_w_lg_w_lg_w_sink0_data_range602w603w606w & wire_w_lg_w_lg_w_sink0_data_range596w597w600w & wire_w_lg_w_lg_w_sink0_data_range590w591w594w & wire_w_lg_w_lg_w_sink0_data_range584w585w588w & wire_w_lg_w_lg_w_sink0_data_range578w579w582w & wire_w_lg_w_lg_w_sink0_data_range572w573w576w & wire_w_lg_w_lg_w_sink0_data_range566w567w570w & wire_w_lg_w_lg_w_sink0_data_range560w561w564w & wire_w_lg_w_lg_w_sink0_data_range554w555w558w & wire_w_lg_w_lg_w_sink0_data_range548w549w552w & wire_w_lg_w_lg_w_sink0_data_range542w543w546w & wire_w_lg_w_lg_w_sink0_data_range536w537w540w & wire_w_lg_w_lg_w_sink0_data_range530w531w534w & wire_w_lg_w_lg_w_sink0_data_range524w525w528w & wire_w_lg_w_lg_w_sink0_data_range518w519w522w & wire_w_lg_w_lg_w_sink0_data_range512w513w516w & wire_w_lg_w_lg_w_sink0_data_range506w507w510w & wire_w_lg_w_lg_w_sink0_data_range500w501w504w & wire_w_lg_w_lg_w_sink0_data_range494w495w498w & wire_w_lg_w_lg_w_sink0_data_range488w489w492w & wire_w_lg_w_lg_w_sink0_data_range482w483w486w & wire_w_lg_w_lg_w_sink0_data_range476w477w480w & wire_w_lg_w_lg_w_sink0_data_range470w471w474w & wire_w_lg_w_lg_w_sink0_data_range464w465w468w & wire_w462w & wire_w_lg_w_lg_w_sink0_data_range456w457w460w & wire_w_lg_w_lg_w_sink0_data_range450w451w454w & wire_w_lg_w_lg_w_sink0_data_range444w445w448w & wire_w_lg_w_lg_w_sink0_data_range438w439w442w & wire_w_lg_w_lg_w_sink0_data_range432w433w436w & wire_w_lg_w_lg_w_sink0_data_range426w427w430w & wire_w_lg_w_lg_w_sink0_data_range420w421w424w & wire_w_lg_w_lg_w_sink0_data_range414w415w418w
 & wire_w_lg_w_lg_w_sink0_data_range408w409w412w & wire_w_lg_w_lg_w_sink0_data_range402w403w406w & wire_w_lg_w_lg_w_sink0_data_range396w397w400w & wire_w_lg_w_lg_w_sink0_data_range390w391w394w & wire_w_lg_w_lg_w_sink0_data_range384w385w388w & wire_w_lg_w_lg_w_sink0_data_range378w379w382w & wire_w_lg_w_lg_w_sink0_data_range372w373w376w & wire_w_lg_w_lg_w_sink0_data_range366w367w370w & wire_w_lg_w_lg_w_sink0_data_range360w361w364w & wire_w_lg_w_lg_w_sink0_data_range354w355w358w & wire_w_lg_w_lg_w_sink0_data_range348w349w352w & wire_w_lg_w_lg_w_sink0_data_range342w343w346w & wire_w_lg_w_lg_w_sink0_data_range336w337w340w & wire_w_lg_w_lg_w_sink0_data_range330w331w334w & wire_w_lg_w_lg_w_sink0_data_range324w325w328w & wire_w_lg_w_lg_w_sink0_data_range318w319w322w & wire_w_lg_w_lg_w_sink0_data_range312w313w316w & wire_w_lg_w_lg_w_sink0_data_range306w307w310w & wire_w_lg_w_lg_w_sink0_data_range300w301w304w & wire_w_lg_w_lg_w_sink0_data_range294w295w298w & wire_w_lg_w_lg_w_sink0_data_range288w289w292w & wire_w_lg_w_lg_w_sink0_data_range282w283w286w & wire_w_lg_w_lg_w_sink0_data_range276w277w280w & wire_w_lg_w_lg_w_sink0_data_range270w271w274w & wire_w_lg_w_lg_w_sink0_data_range264w265w268w & wire_w_lg_w_lg_w_sink0_data_range258w259w262w & wire_w_lg_w_lg_w_sink0_data_range252w253w256w & wire_w_lg_w_lg_w_sink0_data_range246w247w250w & wire_w_lg_w_lg_w_sink0_data_range240w241w244w & wire_w_lg_w_lg_w_sink0_data_range234w235w238w & wire_w_lg_w_lg_w_sink0_data_range228w229w232w & wire_w_lg_w_lg_w_sink0_data_range222w223w226w & wire_w_lg_w_lg_w_sink0_data_range216w217w220w & wire_w_lg_w_lg_w_sink0_data_range210w211w214w & wire_w_lg_w_lg_w_sink0_data_range204w205w208w & wire_w_lg_w_lg_w_sink0_data_range198w199w202w & wire_w_lg_w_lg_w_sink0_data_range192w193w196w & wire_w_lg_w_lg_w_sink0_data_range186w187w190w & wire_w_lg_w_lg_w_sink0_data_range180w181w184w & wire_w_lg_w_lg_w_sink0_data_range174w175w178w & wire_w_lg_w_lg_w_sink0_data_range168w169w172w & wire_w_lg_w_lg_w_sink0_data_range162w163w166w & wire_w_lg_w_lg_w_sink0_data_range156w157w160w
 & wire_w_lg_w_lg_w_sink0_data_range150w151w154w & wire_w_lg_w_lg_w_sink0_data_range144w145w148w & wire_w_lg_w_lg_w_sink0_data_range138w139w142w & wire_w_lg_w_lg_w_sink0_data_range132w133w136w & wire_w_lg_w_lg_w_sink0_data_range126w127w130w & wire_w_lg_w_lg_w_sink0_data_range120w121w124w & wire_w_lg_w_lg_w_sink0_data_range114w115w118w & wire_w_lg_w_lg_w_sink0_data_range108w109w112w & wire_w_lg_w_lg_w_sink0_data_range102w103w106w & wire_w_lg_w_lg_w_sink0_data_range96w97w100w & wire_w_lg_w_lg_w_sink0_data_range90w91w94w & wire_w_lg_w_lg_w_sink0_data_range84w85w88w & wire_w_lg_w_lg_w_sink0_data_range78w79w82w & wire_w_lg_w_lg_w_sink0_data_range72w73w76w & wire_w_lg_w_lg_w_sink0_data_range66w67w70w & wire_w_lg_w_lg_w_sink0_data_range60w61w64w & wire_w_lg_w_lg_w_sink0_data_range54w55w58w & wire_w_lg_w_lg_w_sink0_data_range48w49w52w & wire_w_lg_w_lg_w_sink0_data_range42w43w46w & wire_w_lg_w_lg_w_sink0_data_range36w37w40w & wire_w_lg_w_lg_w_sink0_data_range29w30w33w);
	src_endofpacket <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_0_268_dataout;
	src_startofpacket <= ((sink0_startofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout) OR (sink1_startofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout));
	src_valid <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_wideor1_31_dataout;
	wire_w_sink0_channel_range674w(0) <= sink0_channel(0);
	wire_w_sink0_channel_range681w(0) <= sink0_channel(1);
	wire_w_sink0_channel_range687w(0) <= sink0_channel(2);
	wire_w_sink0_channel_range693w(0) <= sink0_channel(3);
	wire_w_sink0_channel_range699w(0) <= sink0_channel(4);
	wire_w_sink0_channel_range705w(0) <= sink0_channel(5);
	wire_w_sink0_channel_range711w(0) <= sink0_channel(6);
	wire_w_sink0_channel_range717w(0) <= sink0_channel(7);
	wire_w_sink0_data_range29w(0) <= sink0_data(0);
	wire_w_sink0_data_range626w(0) <= sink0_data(100);
	wire_w_sink0_data_range632w(0) <= sink0_data(101);
	wire_w_sink0_data_range638w(0) <= sink0_data(102);
	wire_w_sink0_data_range644w(0) <= sink0_data(103);
	wire_w_sink0_data_range650w(0) <= sink0_data(104);
	wire_w_sink0_data_range656w(0) <= sink0_data(105);
	wire_w_sink0_data_range662w(0) <= sink0_data(106);
	wire_w_sink0_data_range668w(0) <= sink0_data(107);
	wire_w_sink0_data_range90w(0) <= sink0_data(10);
	wire_w_sink0_data_range96w(0) <= sink0_data(11);
	wire_w_sink0_data_range102w(0) <= sink0_data(12);
	wire_w_sink0_data_range108w(0) <= sink0_data(13);
	wire_w_sink0_data_range114w(0) <= sink0_data(14);
	wire_w_sink0_data_range120w(0) <= sink0_data(15);
	wire_w_sink0_data_range126w(0) <= sink0_data(16);
	wire_w_sink0_data_range132w(0) <= sink0_data(17);
	wire_w_sink0_data_range138w(0) <= sink0_data(18);
	wire_w_sink0_data_range144w(0) <= sink0_data(19);
	wire_w_sink0_data_range36w(0) <= sink0_data(1);
	wire_w_sink0_data_range150w(0) <= sink0_data(20);
	wire_w_sink0_data_range156w(0) <= sink0_data(21);
	wire_w_sink0_data_range162w(0) <= sink0_data(22);
	wire_w_sink0_data_range168w(0) <= sink0_data(23);
	wire_w_sink0_data_range174w(0) <= sink0_data(24);
	wire_w_sink0_data_range180w(0) <= sink0_data(25);
	wire_w_sink0_data_range186w(0) <= sink0_data(26);
	wire_w_sink0_data_range192w(0) <= sink0_data(27);
	wire_w_sink0_data_range198w(0) <= sink0_data(28);
	wire_w_sink0_data_range204w(0) <= sink0_data(29);
	wire_w_sink0_data_range42w(0) <= sink0_data(2);
	wire_w_sink0_data_range210w(0) <= sink0_data(30);
	wire_w_sink0_data_range216w(0) <= sink0_data(31);
	wire_w_sink0_data_range222w(0) <= sink0_data(32);
	wire_w_sink0_data_range228w(0) <= sink0_data(33);
	wire_w_sink0_data_range234w(0) <= sink0_data(34);
	wire_w_sink0_data_range240w(0) <= sink0_data(35);
	wire_w_sink0_data_range246w(0) <= sink0_data(36);
	wire_w_sink0_data_range252w(0) <= sink0_data(37);
	wire_w_sink0_data_range258w(0) <= sink0_data(38);
	wire_w_sink0_data_range264w(0) <= sink0_data(39);
	wire_w_sink0_data_range48w(0) <= sink0_data(3);
	wire_w_sink0_data_range270w(0) <= sink0_data(40);
	wire_w_sink0_data_range276w(0) <= sink0_data(41);
	wire_w_sink0_data_range282w(0) <= sink0_data(42);
	wire_w_sink0_data_range288w(0) <= sink0_data(43);
	wire_w_sink0_data_range294w(0) <= sink0_data(44);
	wire_w_sink0_data_range300w(0) <= sink0_data(45);
	wire_w_sink0_data_range306w(0) <= sink0_data(46);
	wire_w_sink0_data_range312w(0) <= sink0_data(47);
	wire_w_sink0_data_range318w(0) <= sink0_data(48);
	wire_w_sink0_data_range324w(0) <= sink0_data(49);
	wire_w_sink0_data_range54w(0) <= sink0_data(4);
	wire_w_sink0_data_range330w(0) <= sink0_data(50);
	wire_w_sink0_data_range336w(0) <= sink0_data(51);
	wire_w_sink0_data_range342w(0) <= sink0_data(52);
	wire_w_sink0_data_range348w(0) <= sink0_data(53);
	wire_w_sink0_data_range354w(0) <= sink0_data(54);
	wire_w_sink0_data_range360w(0) <= sink0_data(55);
	wire_w_sink0_data_range366w(0) <= sink0_data(56);
	wire_w_sink0_data_range372w(0) <= sink0_data(57);
	wire_w_sink0_data_range378w(0) <= sink0_data(58);
	wire_w_sink0_data_range384w(0) <= sink0_data(59);
	wire_w_sink0_data_range60w(0) <= sink0_data(5);
	wire_w_sink0_data_range390w(0) <= sink0_data(60);
	wire_w_sink0_data_range396w(0) <= sink0_data(61);
	wire_w_sink0_data_range402w(0) <= sink0_data(62);
	wire_w_sink0_data_range408w(0) <= sink0_data(63);
	wire_w_sink0_data_range414w(0) <= sink0_data(64);
	wire_w_sink0_data_range420w(0) <= sink0_data(65);
	wire_w_sink0_data_range426w(0) <= sink0_data(66);
	wire_w_sink0_data_range432w(0) <= sink0_data(67);
	wire_w_sink0_data_range438w(0) <= sink0_data(68);
	wire_w_sink0_data_range444w(0) <= sink0_data(69);
	wire_w_sink0_data_range66w(0) <= sink0_data(6);
	wire_w_sink0_data_range450w(0) <= sink0_data(70);
	wire_w_sink0_data_range456w(0) <= sink0_data(71);
	wire_w_sink0_data_range4w(0) <= sink0_data(72);
	wire_w_sink0_data_range464w(0) <= sink0_data(73);
	wire_w_sink0_data_range470w(0) <= sink0_data(74);
	wire_w_sink0_data_range476w(0) <= sink0_data(75);
	wire_w_sink0_data_range482w(0) <= sink0_data(76);
	wire_w_sink0_data_range488w(0) <= sink0_data(77);
	wire_w_sink0_data_range494w(0) <= sink0_data(78);
	wire_w_sink0_data_range500w(0) <= sink0_data(79);
	wire_w_sink0_data_range72w(0) <= sink0_data(7);
	wire_w_sink0_data_range506w(0) <= sink0_data(80);
	wire_w_sink0_data_range512w(0) <= sink0_data(81);
	wire_w_sink0_data_range518w(0) <= sink0_data(82);
	wire_w_sink0_data_range524w(0) <= sink0_data(83);
	wire_w_sink0_data_range530w(0) <= sink0_data(84);
	wire_w_sink0_data_range536w(0) <= sink0_data(85);
	wire_w_sink0_data_range542w(0) <= sink0_data(86);
	wire_w_sink0_data_range548w(0) <= sink0_data(87);
	wire_w_sink0_data_range554w(0) <= sink0_data(88);
	wire_w_sink0_data_range560w(0) <= sink0_data(89);
	wire_w_sink0_data_range78w(0) <= sink0_data(8);
	wire_w_sink0_data_range566w(0) <= sink0_data(90);
	wire_w_sink0_data_range572w(0) <= sink0_data(91);
	wire_w_sink0_data_range578w(0) <= sink0_data(92);
	wire_w_sink0_data_range584w(0) <= sink0_data(93);
	wire_w_sink0_data_range590w(0) <= sink0_data(94);
	wire_w_sink0_data_range596w(0) <= sink0_data(95);
	wire_w_sink0_data_range602w(0) <= sink0_data(96);
	wire_w_sink0_data_range608w(0) <= sink0_data(97);
	wire_w_sink0_data_range614w(0) <= sink0_data(98);
	wire_w_sink0_data_range620w(0) <= sink0_data(99);
	wire_w_sink0_data_range84w(0) <= sink0_data(9);
	wire_w_sink1_channel_range676w(0) <= sink1_channel(0);
	wire_w_sink1_channel_range683w(0) <= sink1_channel(1);
	wire_w_sink1_channel_range689w(0) <= sink1_channel(2);
	wire_w_sink1_channel_range695w(0) <= sink1_channel(3);
	wire_w_sink1_channel_range701w(0) <= sink1_channel(4);
	wire_w_sink1_channel_range707w(0) <= sink1_channel(5);
	wire_w_sink1_channel_range713w(0) <= sink1_channel(6);
	wire_w_sink1_channel_range719w(0) <= sink1_channel(7);
	wire_w_sink1_data_range31w(0) <= sink1_data(0);
	wire_w_sink1_data_range628w(0) <= sink1_data(100);
	wire_w_sink1_data_range634w(0) <= sink1_data(101);
	wire_w_sink1_data_range640w(0) <= sink1_data(102);
	wire_w_sink1_data_range646w(0) <= sink1_data(103);
	wire_w_sink1_data_range652w(0) <= sink1_data(104);
	wire_w_sink1_data_range658w(0) <= sink1_data(105);
	wire_w_sink1_data_range664w(0) <= sink1_data(106);
	wire_w_sink1_data_range670w(0) <= sink1_data(107);
	wire_w_sink1_data_range92w(0) <= sink1_data(10);
	wire_w_sink1_data_range98w(0) <= sink1_data(11);
	wire_w_sink1_data_range104w(0) <= sink1_data(12);
	wire_w_sink1_data_range110w(0) <= sink1_data(13);
	wire_w_sink1_data_range116w(0) <= sink1_data(14);
	wire_w_sink1_data_range122w(0) <= sink1_data(15);
	wire_w_sink1_data_range128w(0) <= sink1_data(16);
	wire_w_sink1_data_range134w(0) <= sink1_data(17);
	wire_w_sink1_data_range140w(0) <= sink1_data(18);
	wire_w_sink1_data_range146w(0) <= sink1_data(19);
	wire_w_sink1_data_range38w(0) <= sink1_data(1);
	wire_w_sink1_data_range152w(0) <= sink1_data(20);
	wire_w_sink1_data_range158w(0) <= sink1_data(21);
	wire_w_sink1_data_range164w(0) <= sink1_data(22);
	wire_w_sink1_data_range170w(0) <= sink1_data(23);
	wire_w_sink1_data_range176w(0) <= sink1_data(24);
	wire_w_sink1_data_range182w(0) <= sink1_data(25);
	wire_w_sink1_data_range188w(0) <= sink1_data(26);
	wire_w_sink1_data_range194w(0) <= sink1_data(27);
	wire_w_sink1_data_range200w(0) <= sink1_data(28);
	wire_w_sink1_data_range206w(0) <= sink1_data(29);
	wire_w_sink1_data_range44w(0) <= sink1_data(2);
	wire_w_sink1_data_range212w(0) <= sink1_data(30);
	wire_w_sink1_data_range218w(0) <= sink1_data(31);
	wire_w_sink1_data_range224w(0) <= sink1_data(32);
	wire_w_sink1_data_range230w(0) <= sink1_data(33);
	wire_w_sink1_data_range236w(0) <= sink1_data(34);
	wire_w_sink1_data_range242w(0) <= sink1_data(35);
	wire_w_sink1_data_range248w(0) <= sink1_data(36);
	wire_w_sink1_data_range254w(0) <= sink1_data(37);
	wire_w_sink1_data_range260w(0) <= sink1_data(38);
	wire_w_sink1_data_range266w(0) <= sink1_data(39);
	wire_w_sink1_data_range50w(0) <= sink1_data(3);
	wire_w_sink1_data_range272w(0) <= sink1_data(40);
	wire_w_sink1_data_range278w(0) <= sink1_data(41);
	wire_w_sink1_data_range284w(0) <= sink1_data(42);
	wire_w_sink1_data_range290w(0) <= sink1_data(43);
	wire_w_sink1_data_range296w(0) <= sink1_data(44);
	wire_w_sink1_data_range302w(0) <= sink1_data(45);
	wire_w_sink1_data_range308w(0) <= sink1_data(46);
	wire_w_sink1_data_range314w(0) <= sink1_data(47);
	wire_w_sink1_data_range320w(0) <= sink1_data(48);
	wire_w_sink1_data_range326w(0) <= sink1_data(49);
	wire_w_sink1_data_range56w(0) <= sink1_data(4);
	wire_w_sink1_data_range332w(0) <= sink1_data(50);
	wire_w_sink1_data_range338w(0) <= sink1_data(51);
	wire_w_sink1_data_range344w(0) <= sink1_data(52);
	wire_w_sink1_data_range350w(0) <= sink1_data(53);
	wire_w_sink1_data_range356w(0) <= sink1_data(54);
	wire_w_sink1_data_range362w(0) <= sink1_data(55);
	wire_w_sink1_data_range368w(0) <= sink1_data(56);
	wire_w_sink1_data_range374w(0) <= sink1_data(57);
	wire_w_sink1_data_range380w(0) <= sink1_data(58);
	wire_w_sink1_data_range386w(0) <= sink1_data(59);
	wire_w_sink1_data_range62w(0) <= sink1_data(5);
	wire_w_sink1_data_range392w(0) <= sink1_data(60);
	wire_w_sink1_data_range398w(0) <= sink1_data(61);
	wire_w_sink1_data_range404w(0) <= sink1_data(62);
	wire_w_sink1_data_range410w(0) <= sink1_data(63);
	wire_w_sink1_data_range416w(0) <= sink1_data(64);
	wire_w_sink1_data_range422w(0) <= sink1_data(65);
	wire_w_sink1_data_range428w(0) <= sink1_data(66);
	wire_w_sink1_data_range434w(0) <= sink1_data(67);
	wire_w_sink1_data_range440w(0) <= sink1_data(68);
	wire_w_sink1_data_range446w(0) <= sink1_data(69);
	wire_w_sink1_data_range68w(0) <= sink1_data(6);
	wire_w_sink1_data_range452w(0) <= sink1_data(70);
	wire_w_sink1_data_range458w(0) <= sink1_data(71);
	wire_w_sink1_data_range6w(0) <= sink1_data(72);
	wire_w_sink1_data_range466w(0) <= sink1_data(73);
	wire_w_sink1_data_range472w(0) <= sink1_data(74);
	wire_w_sink1_data_range478w(0) <= sink1_data(75);
	wire_w_sink1_data_range484w(0) <= sink1_data(76);
	wire_w_sink1_data_range490w(0) <= sink1_data(77);
	wire_w_sink1_data_range496w(0) <= sink1_data(78);
	wire_w_sink1_data_range502w(0) <= sink1_data(79);
	wire_w_sink1_data_range74w(0) <= sink1_data(7);
	wire_w_sink1_data_range508w(0) <= sink1_data(80);
	wire_w_sink1_data_range514w(0) <= sink1_data(81);
	wire_w_sink1_data_range520w(0) <= sink1_data(82);
	wire_w_sink1_data_range526w(0) <= sink1_data(83);
	wire_w_sink1_data_range532w(0) <= sink1_data(84);
	wire_w_sink1_data_range538w(0) <= sink1_data(85);
	wire_w_sink1_data_range544w(0) <= sink1_data(86);
	wire_w_sink1_data_range550w(0) <= sink1_data(87);
	wire_w_sink1_data_range556w(0) <= sink1_data(88);
	wire_w_sink1_data_range562w(0) <= sink1_data(89);
	wire_w_sink1_data_range80w(0) <= sink1_data(8);
	wire_w_sink1_data_range568w(0) <= sink1_data(90);
	wire_w_sink1_data_range574w(0) <= sink1_data(91);
	wire_w_sink1_data_range580w(0) <= sink1_data(92);
	wire_w_sink1_data_range586w(0) <= sink1_data(93);
	wire_w_sink1_data_range592w(0) <= sink1_data(94);
	wire_w_sink1_data_range598w(0) <= sink1_data(95);
	wire_w_sink1_data_range604w(0) <= sink1_data(96);
	wire_w_sink1_data_range610w(0) <= sink1_data(97);
	wire_w_sink1_data_range616w(0) <= sink1_data(98);
	wire_w_sink1_data_range622w(0) <= sink1_data(99);
	wire_w_sink1_data_range86w(0) <= sink1_data(9);
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_0_777q <= '1';
		ELSIF (clk = '1' AND clk'event) THEN
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_0_777q <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_774m_dataout;
		END IF;
		if (now = 0 ns) then
			mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_0_777q <= '1' after 1 ps;
		end if;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_1_776q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_locked_0_19q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_locked_1_2q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_prev_request_0_10q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_prev_request_1_21q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_1_776q <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_773m_dataout;
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_locked_0_19q <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_106_dataout;
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_locked_1_2q <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_src_payload_224_dataout;
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_prev_request_0_10q <= ((NOT (sink0_valid AND sink0_endofpacket)) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_0_24_dataout);
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_prev_request_1_21q <= ((NOT (sink1_valid AND sink1_endofpacket)) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_request_1_25_dataout);
		END IF;
	END PROCESS;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_769m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_wideor0_768_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_0_777q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_770m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_wideor0_768_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_1_776q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_771m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_1_767_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_wideor1_31_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_1_776q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_772m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_grant_0_766_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_wideor1_31_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_0_777q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_773m_dataout <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_769m_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_update_grant_9_dataout = '1'  ELSE wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_771m_dataout;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_774m_dataout <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_770m_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_update_grant_9_dataout = '1'  ELSE wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_altera_merlin_arbitrator_arb_top_priority_reg_772m_dataout;

 END RTL; --mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux
--synopsys translate_on
--VALID FILE
