{
    "code": "module TopModule (\n    input logic clk,   // Clock signal, 1-bit, active on rising edge.\n    input logic ar,    // Asynchronous reset signal, 1-bit, active high.\n    input logic d,     // Data input, 1-bit.\n    output logic q     // Data output, 1-bit.\n);\n\n    always_ff @(posedge clk or posedge ar) begin\n        if (ar) begin\n            q <= 1'b0; // Asynchronous reset to 0\n        end else begin\n            q <= d;    // Capture data on rising edge of clock\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}