Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun 24 11:38:23 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                 Logical Path                                                                 | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                Start Point Pin                |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
| Path #1   | 10.000      | 8.784      | 2.815(33%)  | 5.969(67%) | -0.285     | 0.835 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][27]/D |
| Path #2   | 10.000      | 8.766      | 2.815(33%)  | 5.951(67%) | -0.285     | 0.852 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][27]/D  |
| Path #3   | 10.000      | 6.250      | 1.304(21%)  | 4.946(79%) | -2.473     | 0.861 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][24]/CE |
| Path #4   | 10.000      | 8.758      | 2.815(33%)  | 5.943(67%) | -0.284     | 0.862 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[10][27]/D |
| Path #5   | 10.000      | 8.734      | 2.815(33%)  | 5.919(67%) | -0.286     | 0.864 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][27]/D  |
| Path #6   | 10.000      | 9.003      | 2.929(33%)  | 6.074(67%) | -0.035     | 0.868 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[2][31]/D  |
| Path #7   | 10.000      | 8.976      | 3.071(35%)  | 5.905(65%) | -0.036     | 0.871 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][29]/D |
| Path #8   | 10.000      | 8.747      | 2.815(33%)  | 5.932(67%) | -0.285     | 0.872 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][27]/D  |
| Path #9   | 10.000      | 6.232      | 1.304(21%)  | 4.928(79%) | -2.473     | 0.879 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][26]/CE |
| Path #10  | 10.000      | 8.748      | 2.815(33%)  | 5.933(67%) | -0.286     | 0.903 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][27]/D  |
| Path #11  | 10.000      | 8.959      | 3.071(35%)  | 5.888(65%) | -0.035     | 0.910 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][29]/D  |
| Path #12  | 10.000      | 8.959      | 3.071(35%)  | 5.888(65%) | -0.035     | 0.910 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][29]/D  |
| Path #13  | 10.000      | 6.197      | 1.304(22%)  | 4.893(78%) | -2.475     | 0.912 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][25]/CE |
| Path #14  | 10.000      | 6.197      | 1.304(22%)  | 4.893(78%) | -2.475     | 0.912 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][27]/CE |
| Path #15  | 10.000      | 8.679      | 2.737(32%)  | 5.942(68%) | -0.285     | 0.919 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][26]/D |
| Path #16  | 10.000      | 8.713      | 2.831(33%)  | 5.882(67%) | -0.284     | 0.925 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][28]/D  |
| Path #17  | 10.000      | 8.686      | 2.737(32%)  | 5.949(68%) | -0.285     | 0.927 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[2][26]/D  |
| Path #18  | 10.000      | 8.690      | 2.851(33%)  | 5.839(67%) | -0.284     | 0.933 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[10][30]/D |
| Path #19  | 10.000      | 8.715      | 2.815(33%)  | 5.900(67%) | -0.285     | 0.937 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[5][27]/D  |
| Path #20  | 10.000      | 6.339      | 1.304(21%)  | 5.035(79%) | -2.304     | 0.941 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][17]/CE |
| Path #21  | 10.000      | 6.339      | 1.304(21%)  | 5.035(79%) | -2.304     | 0.941 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][21]/CE |
| Path #22  | 10.000      | 6.339      | 1.304(21%)  | 5.035(79%) | -2.304     | 0.941 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][29]/CE |
| Path #23  | 10.000      | 8.695      | 2.737(32%)  | 5.958(68%) | -0.284     | 0.941 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][26]/D |
| Path #24  | 10.000      | 8.652      | 2.737(32%)  | 5.915(68%) | -0.285     | 0.946 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[6][26]/D  |
| Path #25  | 10.000      | 8.906      | 2.362(27%)  | 6.544(73%) | -0.044     | 0.948 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][5]/D   |
| Path #26  | 10.000      | 8.900      | 2.362(27%)  | 6.538(73%) | -0.044     | 0.953 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[2][5]/D   |
| Path #27  | 10.000      | 8.644      | 2.737(32%)  | 5.907(68%) | -0.284     | 0.956 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[10][26]/D |
| Path #28  | 10.000      | 8.658      | 2.617(31%)  | 6.041(69%) | -0.282     | 0.958 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(155)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][20]/D |
| Path #29  | 10.000      | 8.640      | 2.737(32%)  | 5.903(68%) | -0.284     | 0.960 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[13][26]/D |
| Path #30  | 10.000      | 8.653      | 2.737(32%)  | 5.916(68%) | -0.284     | 0.961 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][26]/D  |
| Path #31  | 10.000      | 8.890      | 2.596(30%)  | 6.294(70%) | -0.038     | 0.970 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][13]/D  |
| Path #32  | 10.000      | 8.870      | 2.362(27%)  | 6.508(73%) | -0.043     | 0.970 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[5][5]/D   |
| Path #33  | 10.000      | 8.886      | 2.362(27%)  | 6.524(73%) | -0.041     | 0.971 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][5]/D  |
| Path #34  | 10.000      | 8.625      | 2.815(33%)  | 5.810(67%) | -0.286     | 0.972 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[2][27]/D  |
| Path #35  | 10.000      | 8.861      | 2.362(27%)  | 6.499(73%) | -0.044     | 0.979 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[6][5]/D   |
| Path #36  | 10.000      | 8.881      | 3.071(35%)  | 5.810(65%) | -0.037     | 0.980 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][29]/D  |
| Path #37  | 10.000      | 8.635      | 2.737(32%)  | 5.898(68%) | -0.284     | 0.984 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[12][26]/D |
| Path #38  | 10.000      | 8.870      | 2.362(27%)  | 6.508(73%) | -0.043     | 0.984 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[13][5]/D  |
| Path #39  | 10.000      | 8.634      | 2.851(34%)  | 5.783(66%) | -0.285     | 0.985 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[7][30]/D  |
| Path #40  | 10.000      | 8.666      | 2.831(33%)  | 5.835(67%) | -0.285     | 0.986 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[5][28]/D  |
| Path #41  | 10.000      | 8.627      | 2.737(32%)  | 5.890(68%) | -0.284     | 0.987 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[15][26]/D |
| Path #42  | 10.000      | 8.608      | 2.815(33%)  | 5.793(67%) | -0.286     | 0.990 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][27]/D  |
| Path #43  | 10.000      | 8.608      | 2.815(33%)  | 5.793(67%) | -0.285     | 0.991 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[7][27]/D  |
| Path #44  | 10.000      | 8.608      | 2.737(32%)  | 5.871(68%) | -0.285     | 0.991 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][26]/D  |
| Path #45  | 10.000      | 8.642      | 2.737(32%)  | 5.905(68%) | -0.284     | 0.992 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][26]/D  |
| Path #46  | 10.000      | 8.624      | 2.815(33%)  | 5.809(67%) | -0.284     | 0.994 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][27]/D  |
| Path #47  | 10.000      | 8.609      | 2.831(33%)  | 5.778(67%) | -0.285     | 1.003 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][28]/D |
| Path #48  | 10.000      | 8.595      | 2.623(31%)  | 5.972(69%) | -0.283     | 1.006 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[5][22]/D  |
| Path #49  | 10.000      | 8.592      | 2.815(33%)  | 5.777(67%) | -0.285     | 1.007 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][27]/D |
| Path #50  | 10.000      | 6.272      | 1.304(21%)  | 4.968(79%) | -2.304     | 1.008 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][23]/CE |
| Path #51  | 10.000      | 8.855      | 2.929(34%)  | 5.926(66%) | -0.035     | 1.008 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[6][31]/D  |
| Path #52  | 10.000      | 8.603      | 2.833(33%)  | 5.770(67%) | -0.285     | 1.010 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][25]/D  |
| Path #53  | 10.000      | 8.598      | 2.831(33%)  | 5.767(67%) | -0.285     | 1.015 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[13][28]/D |
| Path #54  | 10.000      | 8.842      | 2.929(34%)  | 5.913(66%) | -0.036     | 1.020 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][31]/D  |
| Path #55  | 10.000      | 8.613      | 2.737(32%)  | 5.876(68%) | -0.285     | 1.022 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[5][26]/D  |
| Path #56  | 10.000      | 8.588      | 2.833(33%)  | 5.755(67%) | -0.285     | 1.025 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][25]/D |
| Path #57  | 10.000      | 8.835      | 3.071(35%)  | 5.764(65%) | -0.036     | 1.026 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][29]/D |
| Path #58  | 10.000      | 8.582      | 2.833(34%)  | 5.749(66%) | -0.285     | 1.031 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][25]/D  |
| Path #59  | 10.000      | 8.603      | 2.737(32%)  | 5.866(68%) | -0.286     | 1.031 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][26]/D  |
| Path #60  | 10.000      | 8.816      | 3.071(35%)  | 5.745(65%) | -0.036     | 1.031 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][29]/D |
| Path #61  | 10.000      | 8.816      | 3.071(35%)  | 5.745(65%) | -0.036     | 1.031 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][29]/D  |
| Path #62  | 10.000      | 8.569      | 2.623(31%)  | 5.946(69%) | -0.283     | 1.032 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][22]/D  |
| Path #63  | 10.000      | 8.568      | 2.831(34%)  | 5.737(66%) | -0.284     | 1.032 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[15][28]/D |
| Path #64  | 10.000      | 8.829      | 2.589(30%)  | 6.240(70%) | -0.035     | 1.034 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][17]/D  |
| Path #65  | 10.000      | 8.583      | 2.815(33%)  | 5.768(67%) | -0.285     | 1.035 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[6][27]/D  |
| Path #66  | 10.000      | 8.610      | 2.833(33%)  | 5.777(67%) | -0.286     | 1.038 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][25]/D  |
| Path #67  | 10.000      | 8.574      | 2.833(34%)  | 5.741(66%) | -0.285     | 1.039 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[7][25]/D  |
| Path #68  | 10.000      | 8.823      | 2.589(30%)  | 6.234(70%) | -0.035     | 1.040 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[2][17]/D  |
| Path #69  | 10.000      | 8.574      | 2.617(31%)  | 5.957(69%) | -0.283     | 1.041 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(155)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][20]/D |
| Path #70  | 10.000      | 8.554      | 2.737(32%)  | 5.817(68%) | -0.285     | 1.045 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][26]/D  |
| Path #71  | 10.000      | 8.821      | 3.071(35%)  | 5.750(65%) | -0.035     | 1.048 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][29]/D  |
| Path #72  | 10.000      | 8.821      | 3.071(35%)  | 5.750(65%) | -0.036     | 1.049 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][29]/D  |
| Path #73  | 10.000      | 8.557      | 2.831(34%)  | 5.726(66%) | -0.285     | 1.055 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[6][28]/D  |
| Path #74  | 10.000      | 6.219      | 1.304(21%)  | 4.915(79%) | -2.309     | 1.056 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][10]/CE |
| Path #75  | 10.000      | 8.554      | 2.833(34%)  | 5.720(66%) | -0.286     | 1.058 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][25]/D  |
| Path #76  | 10.000      | 8.533      | 2.851(34%)  | 5.682(66%) | -0.288     | 1.063 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[13][30]/D |
| Path #77  | 10.000      | 8.546      | 2.737(33%)  | 5.809(67%) | -0.284     | 1.067 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[7][26]/D  |
| Path #78  | 10.000      | 8.776      | 2.589(30%)  | 6.187(70%) | -0.036     | 1.072 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][17]/D  |
| Path #79  | 10.000      | 8.574      | 2.833(34%)  | 5.741(66%) | -0.285     | 1.075 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[5][25]/D  |
| Path #80  | 10.000      | 8.788      | 2.589(30%)  | 6.199(70%) | -0.035     | 1.075 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][17]/D  |
| Path #81  | 10.000      | 8.532      | 2.617(31%)  | 5.915(69%) | -0.283     | 1.083 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(155)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][20]/D  |
| Path #82  | 10.000      | 8.784      | 3.071(35%)  | 5.713(65%) | -0.036     | 1.084 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(155)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][29]/D  |
| Path #83  | 10.000      | 6.063      | 1.304(22%)  | 4.759(78%) | -2.473     | 1.084 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][20]/CE |
| Path #84  | 10.000      | 6.063      | 1.304(22%)  | 4.759(78%) | -2.473     | 1.084 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(42)-LUT6-(1)-LUT6-(1)-LUT6-(6)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[1][22]/CE |
| Path #85  | 10.000      | 8.529      | 2.833(34%)  | 5.696(66%) | -0.284     | 1.085 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[10][25]/D |
| Path #86  | 10.000      | 8.563      | 2.831(34%)  | 5.732(66%) | -0.285     | 1.085 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[7][28]/D  |
| Path #87  | 10.000      | 8.528      | 2.617(31%)  | 5.911(69%) | -0.283     | 1.086 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(155)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][20]/D |
| Path #88  | 10.000      | 8.763      | 2.362(27%)  | 6.401(73%) | -0.047     | 1.088 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][5]/D   |
| Path #89  | 10.000      | 8.772      | 2.589(30%)  | 6.183(70%) | -0.036     | 1.090 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][17]/D  |
| Path #90  | 10.000      | 8.777      | 2.583(30%)  | 6.194(70%) | -0.029     | 1.092 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][7]/D   |
| Path #91  | 10.000      | 8.523      | 2.617(31%)  | 5.906(69%) | -0.283     | 1.092 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(155)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][20]/D  |
| Path #92  | 10.000      | 8.522      | 2.617(31%)  | 5.905(69%) | -0.283     | 1.093 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(155)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][20]/D  |
| Path #93  | 10.000      | 8.757      | 2.362(27%)  | 6.395(73%) | -0.047     | 1.093 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][5]/D   |
| Path #94  | 10.000      | 8.515      | 2.617(31%)  | 5.898(69%) | -0.283     | 1.100 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(155)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][20]/D  |
| Path #95  | 10.000      | 8.485      | 2.617(31%)  | 5.868(69%) | -0.284     | 1.101 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(155)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 155         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][20]/D  |
| Path #96  | 10.000      | 8.746      | 2.929(34%)  | 5.817(66%) | -0.037     | 1.101 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][31]/D  |
| Path #97  | 10.000      | 8.754      | 2.362(27%)  | 6.392(73%) | -0.042     | 1.102 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][5]/D   |
| Path #98  | 10.000      | 8.546      | 2.737(33%)  | 5.809(67%) | -0.285     | 1.102 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][26]/D  |
| Path #99  | 10.000      | 8.763      | 2.596(30%)  | 6.167(70%) | -0.038     | 1.105 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][13]/D  |
| Path #100 | 10.000      | 8.776      | 2.929(34%)  | 5.847(66%) | -0.036     | 1.106 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(152)-LUT6-(1)-LUT6-(7)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 152         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][31]/D  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+----+-----+-----+-----+----+----+----+----+-----+----+----+----+----+
|  End Point Clock  | Requirement | 0 |  1 |  3  |  4  |  5  |  6 |  8 |  9 | 10 |  11 | 12 | 13 | 14 | 15 |
+-------------------+-------------+---+----+-----+-----+-----+----+----+----+----+-----+----+----+----+----+
| (none)            | 5.000ns     | 1 |  0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |   0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     | 0 | 11 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |   0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 0 |  0 | 116 | 179 | 210 | 32 | 16 | 48 | 64 | 144 | 64 | 48 | 50 | 17 |
+-------------------+-------------+---+----+-----+-----+-----+----+----+----+----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


