Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 25 19:26:29 2023
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   107 |
|    Minimum number of control sets                        |   107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   322 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   107 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |   101 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1975 |          587 |
| Yes          | No                    | No                     |            3033 |         1077 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+-----------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | XLXI_7/drdy_out          | LED[12]_i_1_n_0                   |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | get_tx/running_reg_1[0]  |                                   |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | get_tx/count             | get_tx/p_0_in                     |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG |                          |                                   |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | get_tx/shift[7]_i_1_n_0  |                                   |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | XLXI_7/drdy_out          |                                   |                6 |             14 |         2.33 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[175][15]_i_1_n_0    |                8 |             16 |         2.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[1][15]_i_1_n_0      |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[169][17]_i_1_n_0    |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[164][18]_i_1_n_0    |                7 |             16 |         2.29 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[20][19]_i_1_n_0     |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[12][18]_i_1_n_0     |                7 |             16 |         2.29 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[135][19]_i_1_n_0    |               10 |             16 |         1.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[139][17]_i_1_n_0    |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[174][15]_i_1_n_0    |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[3][16]_i_1_n_0      |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[172][16]_i_1_n_0    |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[37][17]_i_1_n_0     |                9 |             16 |         1.78 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[41][19]_i_1_n_0     |                7 |             16 |         2.29 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[7][17]_i_1_n_0      |                8 |             16 |         2.00 |
|  CLK_IBUF_BUFG |                          | ss0/p_0_out[0]                    |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[2][15]_i_1_n_0      |                8 |             16 |         2.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[173][16]_i_1_n_0    |                8 |             16 |         2.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[4][16]_i_1_n_0      |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG |                          | ss0/valid_in_reg_reg[1]_0         |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG | get_tx/E[0]              |                                   |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG |                          | get_tx/shift[7]_i_1_n_0           |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[156][19]_i_1_n_0    |                8 |             16 |         2.00 |
|  CLK_IBUF_BUFG | ss0/sel                  | ss0/delay_cnt_reg_6_sn_1          |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[5][17]_i_1_n_0      |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[170][17]_i_1_n_0    |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[171][17]_i_1_n_0    |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[10][18]_i_1_n_0     |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[45][21]_i_1_n_0     |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[160][19]_i_1_n_0    |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[6][17]_i_1_n_0      |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[166][18]_i_1_n_0    |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[16][19]_i_1_n_0     |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[29][20]_i_1_n_0     |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[147][20]_i_1_n_0    |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[148][20]_i_1_n_0    |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[14][19]_i_1_n_0     |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[165][18]_i_1_n_0    |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[40][19]_i_1_n_0     |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[168][18]_i_1_n_0    |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[151][20]_i_1_n_0    |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[150][20]_i_1_n_0    |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[158][19]_i_1_n_0    |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[9][18]_i_1_n_0      |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[152][20]_i_1_n_0    |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[11][18]_i_1_n_0     |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[8][18]_i_1_n_0      |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[18][19]_i_1_n_0     |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[140][18]_i_1_n_0    |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[167][18]_i_1_n_0    |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[26][20]_i_1_n_0     |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[24][20]_i_1_n_0     |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[162][19]_i_1_n_0    |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[25][20]_i_1_n_0     |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[28][20]_i_1_n_0     |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[36][18]_i_1_n_0     |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[145][20]_i_1_n_0    |                6 |             20 |         3.33 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[43][20]_i_1_n_0     |                6 |             20 |         3.33 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[157][19]_i_1_n_0    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[154][20]_i_1_n_0    |                6 |             20 |         3.33 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[159][19]_i_1_n_0    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[161][19]_i_1_n_0    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[163][19]_i_1_n_0    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[17][19]_i_1_n_0     |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[19][19]_i_1_n_0     |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[22][20]_i_1_n_0     |                6 |             20 |         3.33 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[143][19]_i_1_n_0    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[33][19]_i_1_n_0     |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[35][19]_i_1_n_0     |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[31][20]_i_1_n_0     |                6 |             20 |         3.33 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[34][19]_i_1_n_0     |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/RSTP                          |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[13][19]_i_1_n_0     |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[141][19]_i_1_n_0    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[142][19]_i_1_n_0    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[155][20]_i_1_n_0    |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[21][20]_i_1_n_0     |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[149][20]_i_1_n_0    |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[146][20]_i_1_n_0    |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[27][20]_i_1_n_0     |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[144][20]_i_1_n_0    |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[23][20]_i_1_n_0     |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[42][20]_i_1_n_0     |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[153][20]_i_1_n_0    |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[30][20]_i_1_n_0     |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[47][22]_i_1_n_0     |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[32][20]_i_1_n_0     |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[44][21]_i_1_n_0     |                6 |             22 |         3.67 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[46][21]_i_1_n_0     |                6 |             22 |         3.67 |
|  CLK_IBUF_BUFG |                          | ss0/conv_hldr[48][22]_i_1_n_0     |                6 |             23 |         3.83 |
|  CLK_IBUF_BUFG |                          | ss0/n_sum_10[31]                  |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG |                          | ss0/p_sum_6_small[30]_i_1_n_0     |               12 |             31 |         2.58 |
|  CLK_IBUF_BUFG |                          | ss0/p_sum_3_small[30]_i_1_n_0     |                9 |             31 |         3.44 |
|  CLK_IBUF_BUFG |                          | ss0/p_sum_4_small[30]_i_1_n_0     |                6 |             31 |         5.17 |
|  CLK_IBUF_BUFG |                          | ss0/p_sum_5_small[30]_i_1_n_0     |                6 |             31 |         5.17 |
|  CLK_IBUF_BUFG |                          | ss0/n_sum_5_small_reg[30]_i_1_n_4 |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG |                          | ss0/p_sum_1_small[30]_i_1_n_0     |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG |                          | ss0/n_sum_4_small[30]_i_1_n_0     |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG |                          | ss0/n_sum_2_small_reg[30]_i_1_n_4 |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG |                          | ss0/n_sum_3_small[30]_i_1_n_0     |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG |                          | ss0/p_sum_2_small[30]_i_1_n_0     |               11 |             31 |         2.82 |
|  CLK_IBUF_BUFG | ss0/delay_cnt_reg_6_sn_1 |                                   |             1062 |           2991 |         2.82 |
+----------------+--------------------------+-----------------------------------+------------------+----------------+--------------+


