{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 15:52:15 2021 " "Info: Processing started: Sun May 30 15:52:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetopsd -c projetopsd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetopsd -c projetopsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Info: Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdnomes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcdnomes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDNOMES-behavior " "Info: Found design unit 1: LCDNOMES-behavior" {  } { { "LCDNOMES.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/LCDNOMES.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCDNOMES " "Info: Found entity 1: LCDNOMES" {  } { { "LCDNOMES.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/LCDNOMES.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ze_controlador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ze_controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ze_controlador-controller " "Info: Found design unit 1: ze_controlador-controller" {  } { { "ze_controlador.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/ze_controlador.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ze_controlador " "Info: Found entity 1: ze_controlador" {  } { { "ze_controlador.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/ze_controlador.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_jumps.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contador_jumps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_jumps-behavior " "Info: Found design unit 1: contador_jumps-behavior" {  } { { "contador_jumps.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/contador_jumps.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador_jumps " "Info: Found entity 1: contador_jumps" {  } { { "contador_jumps.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/contador_jumps.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Info: Found entity 1: controlador" {  } { { "controlador.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/controlador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontroller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gamecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gamecontroller-behavior " "Info: Found design unit 1: gamecontroller-behavior" {  } { { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gamecontroller " "Info: Found entity 1: gamecontroller" {  } { { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmenu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mainmenu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmenu-behavior " "Info: Found design unit 1: mainmenu-behavior" {  } { { "mainmenu.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/mainmenu.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mainmenu " "Info: Found entity 1: mainmenu" {  } { { "mainmenu.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/mainmenu.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverscreen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gameoverscreen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameoverscreen-behavior " "Info: Found design unit 1: gameoverscreen-behavior" {  } { { "gameoverscreen.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gameoverscreen.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gameoverscreen " "Info: Found entity 1: gameoverscreen" {  } { { "gameoverscreen.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gameoverscreen.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jump_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump_controller-behavior " "Info: Found design unit 1: jump_controller-behavior" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jump_controller " "Info: Found entity 1: jump_controller" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom1-SYN " "Info: Found design unit 1: lpm_rom1-SYN" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom2-SYN " "Info: Found design unit 1: lpm_rom2-SYN" {  } { { "lpm_rom2.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom2 " "Info: Found entity 1: lpm_rom2" {  } { { "lpm_rom2.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom3-SYN " "Info: Found design unit 1: lpm_rom3-SYN" {  } { { "lpm_rom3.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom3 " "Info: Found entity 1: lpm_rom3" {  } { { "lpm_rom3.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom4-SYN " "Info: Found design unit 1: lpm_rom4-SYN" {  } { { "lpm_rom4.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom4 " "Info: Found entity 1: lpm_rom4" {  } { { "lpm_rom4.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_mux1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Info: Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_dff0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_dff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom5-SYN " "Info: Found design unit 1: lpm_rom5-SYN" {  } { { "lpm_rom5.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom5.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom5 " "Info: Found entity 1: lpm_rom5" {  } { { "lpm_rom5.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff0-SYN " "Info: Found design unit 1: lpm_ff0-SYN" {  } { { "lpm_ff0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_ff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "lpm_ff0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_ff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_controller.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file teste_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TESTE_CONTROLLER " "Info: Found entity 1: TESTE_CONTROLLER" {  } { { "TESTE_CONTROLLER.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/TESTE_CONTROLLER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Info: Found entity 1: projeto" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Info: Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:inst " "Info: Elaborating entity \"processor\" for hierarchy \"processor:inst\"" {  } { { "projeto.bdf" "inst" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { -8 392 624 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:inst\|datapath:inst1 " "Info: Elaborating entity \"datapath\" for hierarchy \"processor:inst\|datapath:inst1\"" {  } { { "processor.bdf" "inst1" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/processor.bdf" { { 32 704 920 256 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/deec_vga_sync.vhd 2 1 " "Warning: Using design file /altera/de2/deec_vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEEC_VGA_SYNC-a " "Info: Found design unit 1: DEEC_VGA_SYNC-a" {  } { { "deec_vga_sync.vhd" "" { Text "c:/altera/de2/deec_vga_sync.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DEEC_VGA_SYNC " "Info: Found entity 1: DEEC_VGA_SYNC" {  } { { "deec_vga_sync.vhd" "" { Text "c:/altera/de2/deec_vga_sync.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEEC_VGA_SYNC processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1 " "Info: Elaborating entity \"DEEC_VGA_SYNC\" for hierarchy \"processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\"" {  } { { "datapath.bdf" "inst1" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { { 1064 1920 2120 1256 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 processor:inst\|datapath:inst1\|lpm_mux1:inst12 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_mux1:inst12\"" {  } { { "datapath.bdf" "inst12" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { { 1096 1392 1544 1176 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX processor:inst\|datapath:inst1\|lpm_mux1:inst12\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_mux1:inst12\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "lpm_mux_component" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_mux1.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|datapath:inst1\|lpm_mux1:inst12\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"processor:inst\|datapath:inst1\|lpm_mux1:inst12\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_mux1.vhd" 131 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|datapath:inst1\|lpm_mux1:inst12\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"processor:inst\|datapath:inst1\|lpm_mux1:inst12\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Info: Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_mux1.vhd" 131 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j4e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j4e " "Info: Found entity 1: mux_j4e" {  } { { "db/mux_j4e.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/mux_j4e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j4e processor:inst\|datapath:inst1\|lpm_mux1:inst12\|LPM_MUX:lpm_mux_component\|mux_j4e:auto_generated " "Info: Elaborating entity \"mux_j4e\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_mux1:inst12\|LPM_MUX:lpm_mux_component\|mux_j4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_controller processor:inst\|datapath:inst1\|jump_controller:inst3 " "Info: Elaborating entity \"jump_controller\" for hierarchy \"processor:inst\|datapath:inst1\|jump_controller:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { { 704 1928 2088 896 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jump jump_controller.vhd(74) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(74): signal \"jump\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jump jump_controller.vhd(78) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(78): signal \"jump\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "difficulty jump_controller.vhd(83) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(83): signal \"difficulty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red jump_controller.vhd(103) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(103): signal \"red\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green jump_controller.vhd(104) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(104): signal \"green\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue jump_controller.vhd(105) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(105): signal \"blue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red jump_controller.vhd(122) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(122): signal \"red\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green jump_controller.vhd(123) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(123): signal \"green\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue jump_controller.vhd(124) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(124): signal \"blue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "difficulty jump_controller.vhd(145) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(145): signal \"difficulty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "turn_on jump_controller.vhd(167) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(167): signal \"turn_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restart jump_controller.vhd(183) " "Warning (10492): VHDL Process Statement warning at jump_controller.vhd(183): signal \"restart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R jump_controller.vhd(41) " "Warning (10631): VHDL Process Statement warning at jump_controller.vhd(41): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G jump_controller.vhd(41) " "Warning (10631): VHDL Process Statement warning at jump_controller.vhd(41): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B jump_controller.vhd(41) " "Warning (10631): VHDL Process Statement warning at jump_controller.vhd(41): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gameover jump_controller.vhd(41) " "Warning (10631): VHDL Process Statement warning at jump_controller.vhd(41): inferring latch(es) for signal or variable \"gameover\", which holds its previous value in one or more paths through the process" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hold jump_controller.vhd(41) " "Warning (10631): VHDL Process Statement warning at jump_controller.vhd(41): inferring latch(es) for signal or variable \"hold\", which holds its previous value in one or more paths through the process" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameover jump_controller.vhd(41) " "Info (10041): Inferred latch for \"gameover\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[0\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[1\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[2\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[3\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[4\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[5\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[6\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[7\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[8\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"B\[9\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[0\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[1\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[2\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[3\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[4\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[5\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[6\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[7\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[8\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[8\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[9\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"G\[9\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[0\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[1\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[2\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[3\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[4\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[5\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[6\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[7\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[8\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] jump_controller.vhd(41) " "Info (10041): Inferred latch for \"R\[9\]\" at jump_controller.vhd(41)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[0\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[0\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[1\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[1\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[2\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[2\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[3\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[3\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[4\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[4\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[5\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[5\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[6\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[6\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[7\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[7\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[8\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[8\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[9\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[9\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[10\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[10\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[11\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[11\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[12\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[12\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[13\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[13\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[14\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[14\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[15\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[15\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[16\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[16\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[17\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[17\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[18\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[18\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[19\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[19\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[20\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[20\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[21\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[21\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[22\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[22\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[23\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[23\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[24\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[24\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[25\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[25\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[26\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[26\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[27\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[27\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[28\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[28\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[29\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[29\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[30\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[30\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[31\] jump_controller.vhd(183) " "Info (10041): Inferred latch for \"hold\[31\]\" at jump_controller.vhd(183)" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom3 processor:inst\|datapath:inst1\|lpm_rom3:inst7 " "Info: Elaborating entity \"lpm_rom3\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_rom3:inst7\"" {  } { { "datapath.bdf" "inst7" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { { 688 1256 1416 768 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:inst\|datapath:inst1\|lpm_rom3:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_rom3:inst7\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom3.vhd" "altsyncram_component" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom3.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|datapath:inst1\|lpm_rom3:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"processor:inst\|datapath:inst1\|lpm_rom3:inst7\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom3.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom3.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|datapath:inst1\|lpm_rom3:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"processor:inst\|datapath:inst1\|lpm_rom3:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rgb.mif " "Info: Parameter \"init_file\" = \"rgb.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info: Parameter \"width_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom3.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom3.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ft61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft61 " "Info: Found entity 1: altsyncram_ft61" {  } { { "db/altsyncram_ft61.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/altsyncram_ft61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ft61 processor:inst\|datapath:inst1\|lpm_rom3:inst7\|altsyncram:altsyncram_component\|altsyncram_ft61:auto_generated " "Info: Elaborating entity \"altsyncram_ft61\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_rom3:inst7\|altsyncram:altsyncram_component\|altsyncram_ft61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverscreen processor:inst\|datapath:inst1\|gameoverscreen:inst10 " "Info: Elaborating entity \"gameoverscreen\" for hierarchy \"processor:inst\|datapath:inst1\|gameoverscreen:inst10\"" {  } { { "datapath.bdf" "inst10" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { { 448 2136 2280 608 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over gameoverscreen.vhd(36) " "Warning (10492): VHDL Process Statement warning at gameoverscreen.vhd(36): signal \"over\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gameoverscreen.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gameoverscreen.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red gameoverscreen.vhd(38) " "Warning (10492): VHDL Process Statement warning at gameoverscreen.vhd(38): signal \"red\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gameoverscreen.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gameoverscreen.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green gameoverscreen.vhd(39) " "Warning (10492): VHDL Process Statement warning at gameoverscreen.vhd(39): signal \"green\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gameoverscreen.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gameoverscreen.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue gameoverscreen.vhd(40) " "Warning (10492): VHDL Process Statement warning at gameoverscreen.vhd(40): signal \"blue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gameoverscreen.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gameoverscreen.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom4 processor:inst\|datapath:inst1\|lpm_rom4:inst2 " "Info: Elaborating entity \"lpm_rom4\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_rom4:inst2\"" {  } { { "datapath.bdf" "inst2" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { { 808 1248 1408 888 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:inst\|datapath:inst1\|lpm_rom4:inst2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_rom4:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom4.vhd" "altsyncram_component" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom4.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|datapath:inst1\|lpm_rom4:inst2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"processor:inst\|datapath:inst1\|lpm_rom4:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom4.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom4.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|datapath:inst1\|lpm_rom4:inst2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"processor:inst\|datapath:inst1\|lpm_rom4:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file gameover.mif " "Info: Parameter \"init_file\" = \"gameover.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info: Parameter \"width_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom4.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom4.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ae71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae71 " "Info: Found entity 1: altsyncram_ae71" {  } { { "db/altsyncram_ae71.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/altsyncram_ae71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ae71 processor:inst\|datapath:inst1\|lpm_rom4:inst2\|altsyncram:altsyncram_component\|altsyncram_ae71:auto_generated " "Info: Elaborating entity \"altsyncram_ae71\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_rom4:inst2\|altsyncram:altsyncram_component\|altsyncram_ae71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainmenu processor:inst\|datapath:inst1\|mainmenu:inst8 " "Info: Elaborating entity \"mainmenu\" for hierarchy \"processor:inst\|datapath:inst1\|mainmenu:inst8\"" {  } { { "datapath.bdf" "inst8" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { { 448 1752 1896 608 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "showmenu mainmenu.vhd(36) " "Warning (10492): VHDL Process Statement warning at mainmenu.vhd(36): signal \"showmenu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainmenu.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/mainmenu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red mainmenu.vhd(38) " "Warning (10492): VHDL Process Statement warning at mainmenu.vhd(38): signal \"red\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainmenu.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/mainmenu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green mainmenu.vhd(39) " "Warning (10492): VHDL Process Statement warning at mainmenu.vhd(39): signal \"green\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainmenu.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/mainmenu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue mainmenu.vhd(40) " "Warning (10492): VHDL Process Statement warning at mainmenu.vhd(40): signal \"blue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mainmenu.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/mainmenu.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom5 processor:inst\|datapath:inst1\|lpm_rom5:inst5 " "Info: Elaborating entity \"lpm_rom5\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_rom5:inst5\"" {  } { { "datapath.bdf" "inst5" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { { 936 1248 1408 1016 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:inst\|datapath:inst1\|lpm_rom5:inst5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_rom5:inst5\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom5.vhd" "altsyncram_component" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom5.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|datapath:inst1\|lpm_rom5:inst5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"processor:inst\|datapath:inst1\|lpm_rom5:inst5\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom5.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom5.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|datapath:inst1\|lpm_rom5:inst5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"processor:inst\|datapath:inst1\|lpm_rom5:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mainmenumif.mif " "Info: Parameter \"init_file\" = \"mainmenumif.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info: Parameter \"width_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom5.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_rom5.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ao71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ao71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ao71 " "Info: Found entity 1: altsyncram_ao71" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/altsyncram_ao71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ao71 processor:inst\|datapath:inst1\|lpm_rom5:inst5\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated " "Info: Elaborating entity \"altsyncram_ao71\" for hierarchy \"processor:inst\|datapath:inst1\|lpm_rom5:inst5\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_jumps processor:inst\|datapath:inst1\|contador_jumps:inst " "Info: Elaborating entity \"contador_jumps\" for hierarchy \"processor:inst\|datapath:inst1\|contador_jumps:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/datapath.bdf" { { 464 1152 1320 560 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador processor:inst\|controlador:inst " "Info: Elaborating entity \"controlador\" for hierarchy \"processor:inst\|controlador:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/processor.bdf" { { 32 160 376 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamecontroller processor:inst\|controlador:inst\|gamecontroller:inst19 " "Info: Elaborating entity \"gamecontroller\" for hierarchy \"processor:inst\|controlador:inst\|gamecontroller:inst19\"" {  } { { "controlador.bdf" "inst19" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/controlador.bdf" { { 8 304 480 168 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff0 processor:inst\|controlador:inst\|lpm_ff0:inst13 " "Info: Elaborating entity \"lpm_ff0\" for hierarchy \"processor:inst\|controlador:inst\|lpm_ff0:inst13\"" {  } { { "controlador.bdf" "inst13" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/controlador.bdf" { { 168 320 464 248 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff0.vhd" "lpm_ff_component" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_ff0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_ff0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff0.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/lpm_ff0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/clk_div.vhd 2 1 " "Warning: Using design file /altera/de2/clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavior " "Info: Found design unit 1: clk_div-Behavior" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div processor:inst\|clk_div:inst2 " "Info: Elaborating entity \"clk_div\" for hierarchy \"processor:inst\|clk_div:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/processor.bdf" { { 656 472 656 816 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDNOMES processor:inst\|LCDNOMES:inst3 " "Info: Elaborating entity \"LCDNOMES\" for hierarchy \"processor:inst\|LCDNOMES:inst3\"" {  } { { "processor.bdf" "inst3" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/processor.bdf" { { 376 112 256 504 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ze_controlador processor:inst\|LCDNOMES:inst3\|ze_controlador:dut " "Info: Elaborating entity \"ze_controlador\" for hierarchy \"processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\"" {  } { { "LCDNOMES.vhd" "dut" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/LCDNOMES.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/7seg_low_bright.bdf 1 1 " "Warning: Using design file /altera/de2/7seg_low_bright.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7seg_low_bright " "Info: Found entity 1: 7seg_low_bright" {  } { { "7seg_low_bright.bdf" "" { Schematic "c:/altera/de2/7seg_low_bright.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg_low_bright processor:inst\|7seg_low_bright:inst15 " "Info: Elaborating entity \"7seg_low_bright\" for hierarchy \"processor:inst\|7seg_low_bright:inst15\"" {  } { { "processor.bdf" "inst15" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/processor.bdf" { { 376 728 928 568 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/hex7seg_lb.vhd 2 1 " "Warning: Using design file /altera/de2/hex7seg_lb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_lb-a " "Info: Found design unit 1: hex7seg_lb-a" {  } { { "hex7seg_lb.vhd" "" { Text "c:/altera/de2/hex7seg_lb.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_lb " "Info: Found entity 1: hex7seg_lb" {  } { { "hex7seg_lb.vhd" "" { Text "c:/altera/de2/hex7seg_lb.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_lb processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst " "Info: Elaborating entity \"hex7seg_lb\" for hierarchy \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\"" {  } { { "7seg_low_bright.bdf" "inst" { Schematic "c:/altera/de2/7seg_low_bright.bdf" { { 40 296 472 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/bloco_virtual.bdf 1 1 " "Warning: Using design file /altera/de2/bloco_virtual.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_virtual " "Info: Found entity 1: bloco_virtual" {  } { { "bloco_virtual.bdf" "" { Schematic "c:/altera/de2/bloco_virtual.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_virtual bloco_virtual:inst15 " "Info: Elaborating entity \"bloco_virtual\" for hierarchy \"bloco_virtual:inst15\"" {  } { { "projeto.bdf" "inst15" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { -8 40 184 224 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant21.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant21-SYN " "Info: Found design unit 1: lpm_constant21-SYN" {  } { { "lpm_constant21.vhd" "" { Text "c:/altera/de2/lpm_constant21.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant21 " "Info: Found entity 1: lpm_constant21" {  } { { "lpm_constant21.vhd" "" { Text "c:/altera/de2/lpm_constant21.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant21 bloco_virtual:inst15\|lpm_constant21:inst29 " "Info: Elaborating entity \"lpm_constant21\" for hierarchy \"bloco_virtual:inst15\|lpm_constant21:inst29\"" {  } { { "bloco_virtual.bdf" "inst29" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -40 408 504 8 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant21.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant21.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant21.vhd" "" { Text "c:/altera/de2/lpm_constant21.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info: Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=key0 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=key0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant21.vhd" "" { Text "c:/altera/de2/lpm_constant21.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_7d8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_7d8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_7d8 " "Info: Found entity 1: lpm_constant_7d8" {  } { { "db/lpm_constant_7d8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_7d8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_7d8 bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag " "Info: Elaborating entity \"lpm_constant_7d8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_7d8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_7d8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_7d8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_7d8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 1 " "Info: Parameter \"CVALUE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1801812272 " "Info: Parameter \"NODE_NAME\" = \"1801812272\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_7d8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_7d8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"bloco_virtual:inst15\|lpm_constant21:inst29\|lpm_constant:lpm_constant_component\|lpm_constant_7d8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant20.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant20.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant20-SYN " "Info: Found design unit 1: lpm_constant20-SYN" {  } { { "lpm_constant20.vhd" "" { Text "c:/altera/de2/lpm_constant20.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant20 " "Info: Found entity 1: lpm_constant20" {  } { { "lpm_constant20.vhd" "" { Text "c:/altera/de2/lpm_constant20.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant20 bloco_virtual:inst15\|lpm_constant20:inst28 " "Info: Elaborating entity \"lpm_constant20\" for hierarchy \"bloco_virtual:inst15\|lpm_constant20:inst28\"" {  } { { "bloco_virtual.bdf" "inst28" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -104 736 832 -56 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant20.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant20.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant20.vhd" "" { Text "c:/altera/de2/lpm_constant20.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info: Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=key1 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=key1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant20.vhd" "" { Text "c:/altera/de2/lpm_constant20.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_8d8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_8d8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_8d8 " "Info: Found entity 1: lpm_constant_8d8" {  } { { "db/lpm_constant_8d8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_8d8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_8d8 bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag " "Info: Elaborating entity \"lpm_constant_8d8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_8d8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_8d8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_8d8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_8d8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 1 " "Info: Parameter \"CVALUE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1801812273 " "Info: Parameter \"NODE_NAME\" = \"1801812273\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_8d8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_8d8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"bloco_virtual:inst15\|lpm_constant20:inst28\|lpm_constant:lpm_constant_component\|lpm_constant_8d8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant19.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant19-SYN " "Info: Found design unit 1: lpm_constant19-SYN" {  } { { "lpm_constant19.vhd" "" { Text "c:/altera/de2/lpm_constant19.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant19 " "Info: Found entity 1: lpm_constant19" {  } { { "lpm_constant19.vhd" "" { Text "c:/altera/de2/lpm_constant19.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant19 bloco_virtual:inst15\|lpm_constant19:inst27 " "Info: Elaborating entity \"lpm_constant19\" for hierarchy \"bloco_virtual:inst15\|lpm_constant19:inst27\"" {  } { { "bloco_virtual.bdf" "inst27" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -160 736 832 -112 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant19.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant19.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant19.vhd" "" { Text "c:/altera/de2/lpm_constant19.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info: Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=key2 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=key2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant19.vhd" "" { Text "c:/altera/de2/lpm_constant19.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_9d8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_9d8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_9d8 " "Info: Found entity 1: lpm_constant_9d8" {  } { { "db/lpm_constant_9d8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_9d8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_9d8 bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\|lpm_constant_9d8:ag " "Info: Elaborating entity \"lpm_constant_9d8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\|lpm_constant_9d8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\|lpm_constant_9d8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\|lpm_constant_9d8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_9d8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_9d8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\|lpm_constant_9d8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\|lpm_constant_9d8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_9d8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_9d8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\|lpm_constant_9d8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant19:inst27\|lpm_constant:lpm_constant_component\|lpm_constant_9d8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 1 " "Info: Parameter \"CVALUE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1801812274 " "Info: Parameter \"NODE_NAME\" = \"1801812274\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_9d8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_9d8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant18.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant18-SYN " "Info: Found design unit 1: lpm_constant18-SYN" {  } { { "lpm_constant18.vhd" "" { Text "c:/altera/de2/lpm_constant18.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant18 " "Info: Found entity 1: lpm_constant18" {  } { { "lpm_constant18.vhd" "" { Text "c:/altera/de2/lpm_constant18.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant18 bloco_virtual:inst15\|lpm_constant18:inst26 " "Info: Elaborating entity \"lpm_constant18\" for hierarchy \"bloco_virtual:inst15\|lpm_constant18:inst26\"" {  } { { "bloco_virtual.bdf" "inst26" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -216 736 832 -168 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant18.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant18.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant18.vhd" "" { Text "c:/altera/de2/lpm_constant18.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info: Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=key3 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=key3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant18.vhd" "" { Text "c:/altera/de2/lpm_constant18.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ad8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_ad8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ad8 " "Info: Found entity 1: lpm_constant_ad8" {  } { { "db/lpm_constant_ad8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ad8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ad8 bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\|lpm_constant_ad8:ag " "Info: Elaborating entity \"lpm_constant_ad8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\|lpm_constant_ad8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\|lpm_constant_ad8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\|lpm_constant_ad8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ad8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ad8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\|lpm_constant_ad8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\|lpm_constant_ad8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ad8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ad8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\|lpm_constant_ad8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant18:inst26\|lpm_constant:lpm_constant_component\|lpm_constant_ad8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 1 " "Info: Parameter \"CVALUE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1801812275 " "Info: Parameter \"NODE_NAME\" = \"1801812275\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_ad8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ad8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant4.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant4-SYN " "Info: Found design unit 1: lpm_constant4-SYN" {  } { { "lpm_constant4.vhd" "" { Text "c:/altera/de2/lpm_constant4.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Info: Found entity 1: lpm_constant4" {  } { { "lpm_constant4.vhd" "" { Text "c:/altera/de2/lpm_constant4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant4 bloco_virtual:inst15\|lpm_constant4:inst3 " "Info: Elaborating entity \"lpm_constant4\" for hierarchy \"bloco_virtual:inst15\|lpm_constant4:inst3\"" {  } { { "bloco_virtual.bdf" "inst3" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -432 48 144 -384 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant4.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant4.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant4.vhd" "" { Text "c:/altera/de2/lpm_constant4.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw0 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant4.vhd" "" { Text "c:/altera/de2/lpm_constant4.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_7a8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_7a8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_7a8 " "Info: Found entity 1: lpm_constant_7a8" {  } { { "db/lpm_constant_7a8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_7a8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_7a8 bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag " "Info: Elaborating entity \"lpm_constant_7a8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_7a8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_7a8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_7a8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_7a8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937190912 " "Info: Parameter \"NODE_NAME\" = \"1937190912\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_7a8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_7a8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant3.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant3-SYN " "Info: Found design unit 1: lpm_constant3-SYN" {  } { { "lpm_constant3.vhd" "" { Text "c:/altera/de2/lpm_constant3.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Info: Found entity 1: lpm_constant3" {  } { { "lpm_constant3.vhd" "" { Text "c:/altera/de2/lpm_constant3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant3 bloco_virtual:inst15\|lpm_constant3:inst2 " "Info: Elaborating entity \"lpm_constant3\" for hierarchy \"bloco_virtual:inst15\|lpm_constant3:inst2\"" {  } { { "bloco_virtual.bdf" "inst2" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -376 48 144 -328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant3.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant3.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant3.vhd" "" { Text "c:/altera/de2/lpm_constant3.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw1 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant3.vhd" "" { Text "c:/altera/de2/lpm_constant3.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_8a8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_8a8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_8a8 " "Info: Found entity 1: lpm_constant_8a8" {  } { { "db/lpm_constant_8a8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_8a8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_8a8 bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\|lpm_constant_8a8:ag " "Info: Elaborating entity \"lpm_constant_8a8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\|lpm_constant_8a8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\|lpm_constant_8a8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\|lpm_constant_8a8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_8a8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_8a8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\|lpm_constant_8a8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\|lpm_constant_8a8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_8a8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_8a8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\|lpm_constant_8a8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant3:inst2\|lpm_constant:lpm_constant_component\|lpm_constant_8a8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191168 " "Info: Parameter \"NODE_NAME\" = \"1937191168\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_8a8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_8a8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant2.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Info: Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "c:/altera/de2/lpm_constant2.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Info: Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "c:/altera/de2/lpm_constant2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant2 bloco_virtual:inst15\|lpm_constant2:inst " "Info: Elaborating entity \"lpm_constant2\" for hierarchy \"bloco_virtual:inst15\|lpm_constant2:inst\"" {  } { { "bloco_virtual.bdf" "inst" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -320 48 144 -272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant2.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant2.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant2.vhd" "" { Text "c:/altera/de2/lpm_constant2.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw2 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant2.vhd" "" { Text "c:/altera/de2/lpm_constant2.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_9a8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_9a8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_9a8 " "Info: Found entity 1: lpm_constant_9a8" {  } { { "db/lpm_constant_9a8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_9a8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_9a8 bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\|lpm_constant_9a8:ag " "Info: Elaborating entity \"lpm_constant_9a8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\|lpm_constant_9a8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\|lpm_constant_9a8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\|lpm_constant_9a8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_9a8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_9a8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\|lpm_constant_9a8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\|lpm_constant_9a8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_9a8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_9a8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\|lpm_constant_9a8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant2:inst\|lpm_constant:lpm_constant_component\|lpm_constant_9a8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191424 " "Info: Parameter \"NODE_NAME\" = \"1937191424\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_9a8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_9a8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant1.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Info: Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "c:/altera/de2/lpm_constant1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info: Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "c:/altera/de2/lpm_constant1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 bloco_virtual:inst15\|lpm_constant1:inst1 " "Info: Elaborating entity \"lpm_constant1\" for hierarchy \"bloco_virtual:inst15\|lpm_constant1:inst1\"" {  } { { "bloco_virtual.bdf" "inst1" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -264 48 144 -216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant1.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant1.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant1.vhd" "" { Text "c:/altera/de2/lpm_constant1.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw3 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant1.vhd" "" { Text "c:/altera/de2/lpm_constant1.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_aa8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_aa8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_aa8 " "Info: Found entity 1: lpm_constant_aa8" {  } { { "db/lpm_constant_aa8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_aa8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_aa8 bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag " "Info: Elaborating entity \"lpm_constant_aa8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_aa8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_aa8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_aa8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_aa8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191680 " "Info: Parameter \"NODE_NAME\" = \"1937191680\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_aa8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_aa8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant5.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant5-SYN " "Info: Found design unit 1: lpm_constant5-SYN" {  } { { "lpm_constant5.vhd" "" { Text "c:/altera/de2/lpm_constant5.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant5 " "Info: Found entity 1: lpm_constant5" {  } { { "lpm_constant5.vhd" "" { Text "c:/altera/de2/lpm_constant5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant5 bloco_virtual:inst15\|lpm_constant5:inst4 " "Info: Elaborating entity \"lpm_constant5\" for hierarchy \"bloco_virtual:inst15\|lpm_constant5:inst4\"" {  } { { "bloco_virtual.bdf" "inst4" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -208 48 144 -160 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant5.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant5.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant5.vhd" "" { Text "c:/altera/de2/lpm_constant5.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw4 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant5.vhd" "" { Text "c:/altera/de2/lpm_constant5.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ba8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_ba8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ba8 " "Info: Found entity 1: lpm_constant_ba8" {  } { { "db/lpm_constant_ba8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ba8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ba8 bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\|lpm_constant_ba8:ag " "Info: Elaborating entity \"lpm_constant_ba8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\|lpm_constant_ba8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\|lpm_constant_ba8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\|lpm_constant_ba8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ba8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ba8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\|lpm_constant_ba8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\|lpm_constant_ba8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ba8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ba8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\|lpm_constant_ba8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant5:inst4\|lpm_constant:lpm_constant_component\|lpm_constant_ba8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191936 " "Info: Parameter \"NODE_NAME\" = \"1937191936\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_ba8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ba8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant7.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant7-SYN " "Info: Found design unit 1: lpm_constant7-SYN" {  } { { "lpm_constant7.vhd" "" { Text "c:/altera/de2/lpm_constant7.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant7 " "Info: Found entity 1: lpm_constant7" {  } { { "lpm_constant7.vhd" "" { Text "c:/altera/de2/lpm_constant7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant7 bloco_virtual:inst15\|lpm_constant7:inst8 " "Info: Elaborating entity \"lpm_constant7\" for hierarchy \"bloco_virtual:inst15\|lpm_constant7:inst8\"" {  } { { "bloco_virtual.bdf" "inst8" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -152 48 144 -104 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant7.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant7.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant7.vhd" "" { Text "c:/altera/de2/lpm_constant7.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw5 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant7.vhd" "" { Text "c:/altera/de2/lpm_constant7.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ca8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_ca8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ca8 " "Info: Found entity 1: lpm_constant_ca8" {  } { { "db/lpm_constant_ca8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ca8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ca8 bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\|lpm_constant_ca8:ag " "Info: Elaborating entity \"lpm_constant_ca8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\|lpm_constant_ca8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\|lpm_constant_ca8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\|lpm_constant_ca8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ca8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ca8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\|lpm_constant_ca8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\|lpm_constant_ca8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ca8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ca8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\|lpm_constant_ca8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant7:inst8\|lpm_constant:lpm_constant_component\|lpm_constant_ca8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937192192 " "Info: Parameter \"NODE_NAME\" = \"1937192192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_ca8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ca8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant6.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant6-SYN " "Info: Found design unit 1: lpm_constant6-SYN" {  } { { "lpm_constant6.vhd" "" { Text "c:/altera/de2/lpm_constant6.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant6 " "Info: Found entity 1: lpm_constant6" {  } { { "lpm_constant6.vhd" "" { Text "c:/altera/de2/lpm_constant6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant6 bloco_virtual:inst15\|lpm_constant6:inst6 " "Info: Elaborating entity \"lpm_constant6\" for hierarchy \"bloco_virtual:inst15\|lpm_constant6:inst6\"" {  } { { "bloco_virtual.bdf" "inst6" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -96 48 144 -48 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant6.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant6.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant6.vhd" "" { Text "c:/altera/de2/lpm_constant6.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw6 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant6.vhd" "" { Text "c:/altera/de2/lpm_constant6.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_da8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_da8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_da8 " "Info: Found entity 1: lpm_constant_da8" {  } { { "db/lpm_constant_da8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_da8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_da8 bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\|lpm_constant_da8:ag " "Info: Elaborating entity \"lpm_constant_da8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\|lpm_constant_da8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\|lpm_constant_da8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\|lpm_constant_da8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_da8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_da8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\|lpm_constant_da8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\|lpm_constant_da8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_da8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_da8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\|lpm_constant_da8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant6:inst6\|lpm_constant:lpm_constant_component\|lpm_constant_da8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937192448 " "Info: Parameter \"NODE_NAME\" = \"1937192448\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_da8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_da8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant8.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant8-SYN " "Info: Found design unit 1: lpm_constant8-SYN" {  } { { "lpm_constant8.vhd" "" { Text "c:/altera/de2/lpm_constant8.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant8 " "Info: Found entity 1: lpm_constant8" {  } { { "lpm_constant8.vhd" "" { Text "c:/altera/de2/lpm_constant8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant8 bloco_virtual:inst15\|lpm_constant8:inst9 " "Info: Elaborating entity \"lpm_constant8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant8:inst9\"" {  } { { "bloco_virtual.bdf" "inst9" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -432 408 504 -384 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant8.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant8.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant8.vhd" "" { Text "c:/altera/de2/lpm_constant8.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw7 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant8.vhd" "" { Text "c:/altera/de2/lpm_constant8.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ea8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_ea8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ea8 " "Info: Found entity 1: lpm_constant_ea8" {  } { { "db/lpm_constant_ea8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ea8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ea8 bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\|lpm_constant_ea8:ag " "Info: Elaborating entity \"lpm_constant_ea8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\|lpm_constant_ea8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\|lpm_constant_ea8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\|lpm_constant_ea8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ea8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ea8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\|lpm_constant_ea8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\|lpm_constant_ea8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ea8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ea8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\|lpm_constant_ea8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant8:inst9\|lpm_constant:lpm_constant_component\|lpm_constant_ea8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937192704 " "Info: Parameter \"NODE_NAME\" = \"1937192704\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_ea8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ea8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant9.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant9-SYN " "Info: Found design unit 1: lpm_constant9-SYN" {  } { { "lpm_constant9.vhd" "" { Text "c:/altera/de2/lpm_constant9.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant9 " "Info: Found entity 1: lpm_constant9" {  } { { "lpm_constant9.vhd" "" { Text "c:/altera/de2/lpm_constant9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant9 bloco_virtual:inst15\|lpm_constant9:inst10 " "Info: Elaborating entity \"lpm_constant9\" for hierarchy \"bloco_virtual:inst15\|lpm_constant9:inst10\"" {  } { { "bloco_virtual.bdf" "inst10" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -376 408 504 -328 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant9.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant9.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant9.vhd" "" { Text "c:/altera/de2/lpm_constant9.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw8 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant9.vhd" "" { Text "c:/altera/de2/lpm_constant9.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_fa8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_fa8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_fa8 " "Info: Found entity 1: lpm_constant_fa8" {  } { { "db/lpm_constant_fa8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_fa8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_fa8 bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\|lpm_constant_fa8:ag " "Info: Elaborating entity \"lpm_constant_fa8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\|lpm_constant_fa8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\|lpm_constant_fa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\|lpm_constant_fa8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_fa8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_fa8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\|lpm_constant_fa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\|lpm_constant_fa8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_fa8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_fa8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\|lpm_constant_fa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant9:inst10\|lpm_constant:lpm_constant_component\|lpm_constant_fa8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937192960 " "Info: Parameter \"NODE_NAME\" = \"1937192960\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_fa8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_fa8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant10.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant10-SYN " "Info: Found design unit 1: lpm_constant10-SYN" {  } { { "lpm_constant10.vhd" "" { Text "c:/altera/de2/lpm_constant10.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant10 " "Info: Found entity 1: lpm_constant10" {  } { { "lpm_constant10.vhd" "" { Text "c:/altera/de2/lpm_constant10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant10 bloco_virtual:inst15\|lpm_constant10:inst11 " "Info: Elaborating entity \"lpm_constant10\" for hierarchy \"bloco_virtual:inst15\|lpm_constant10:inst11\"" {  } { { "bloco_virtual.bdf" "inst11" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -320 408 504 -272 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant10.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant10.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant10.vhd" "" { Text "c:/altera/de2/lpm_constant10.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw9 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant10.vhd" "" { Text "c:/altera/de2/lpm_constant10.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ga8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_ga8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ga8 " "Info: Found entity 1: lpm_constant_ga8" {  } { { "db/lpm_constant_ga8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ga8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ga8 bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\|lpm_constant_ga8:ag " "Info: Elaborating entity \"lpm_constant_ga8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\|lpm_constant_ga8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\|lpm_constant_ga8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\|lpm_constant_ga8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ga8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ga8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\|lpm_constant_ga8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\|lpm_constant_ga8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ga8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ga8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\|lpm_constant_ga8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant10:inst11\|lpm_constant:lpm_constant_component\|lpm_constant_ga8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937193216 " "Info: Parameter \"NODE_NAME\" = \"1937193216\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_ga8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ga8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant0.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info: Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "c:/altera/de2/lpm_constant0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "c:/altera/de2/lpm_constant0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 bloco_virtual:inst15\|lpm_constant0:inst18 " "Info: Elaborating entity \"lpm_constant0\" for hierarchy \"bloco_virtual:inst15\|lpm_constant0:inst18\"" {  } { { "bloco_virtual.bdf" "inst18" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -264 408 504 -216 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.vhd" "" { Text "c:/altera/de2/lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw10 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant0.vhd" "" { Text "c:/altera/de2/lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ob8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_ob8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ob8 " "Info: Found entity 1: lpm_constant_ob8" {  } { { "db/lpm_constant_ob8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ob8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ob8 bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\|lpm_constant_ob8:ag " "Info: Elaborating entity \"lpm_constant_ob8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\|lpm_constant_ob8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\|lpm_constant_ob8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\|lpm_constant_ob8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ob8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ob8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\|lpm_constant_ob8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\|lpm_constant_ob8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ob8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ob8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\|lpm_constant_ob8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant0:inst18\|lpm_constant:lpm_constant_component\|lpm_constant_ob8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191216 " "Info: Parameter \"NODE_NAME\" = \"1937191216\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_ob8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ob8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant11.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant11-SYN " "Info: Found design unit 1: lpm_constant11-SYN" {  } { { "lpm_constant11.vhd" "" { Text "c:/altera/de2/lpm_constant11.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant11 " "Info: Found entity 1: lpm_constant11" {  } { { "lpm_constant11.vhd" "" { Text "c:/altera/de2/lpm_constant11.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant11 bloco_virtual:inst15\|lpm_constant11:inst19 " "Info: Elaborating entity \"lpm_constant11\" for hierarchy \"bloco_virtual:inst15\|lpm_constant11:inst19\"" {  } { { "bloco_virtual.bdf" "inst19" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -208 408 504 -160 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant11.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant11.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant11.vhd" "" { Text "c:/altera/de2/lpm_constant11.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw11 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant11.vhd" "" { Text "c:/altera/de2/lpm_constant11.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_pb8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_pb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_pb8 " "Info: Found entity 1: lpm_constant_pb8" {  } { { "db/lpm_constant_pb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_pb8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_pb8 bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\|lpm_constant_pb8:ag " "Info: Elaborating entity \"lpm_constant_pb8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\|lpm_constant_pb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\|lpm_constant_pb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\|lpm_constant_pb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_pb8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_pb8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\|lpm_constant_pb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\|lpm_constant_pb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_pb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_pb8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\|lpm_constant_pb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant11:inst19\|lpm_constant:lpm_constant_component\|lpm_constant_pb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191217 " "Info: Parameter \"NODE_NAME\" = \"1937191217\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_pb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_pb8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant12.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant12-SYN " "Info: Found design unit 1: lpm_constant12-SYN" {  } { { "lpm_constant12.vhd" "" { Text "c:/altera/de2/lpm_constant12.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant12 " "Info: Found entity 1: lpm_constant12" {  } { { "lpm_constant12.vhd" "" { Text "c:/altera/de2/lpm_constant12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant12 bloco_virtual:inst15\|lpm_constant12:inst20 " "Info: Elaborating entity \"lpm_constant12\" for hierarchy \"bloco_virtual:inst15\|lpm_constant12:inst20\"" {  } { { "bloco_virtual.bdf" "inst20" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -152 408 504 -104 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant12.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant12.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant12.vhd" "" { Text "c:/altera/de2/lpm_constant12.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw12 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant12.vhd" "" { Text "c:/altera/de2/lpm_constant12.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_qb8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_qb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_qb8 " "Info: Found entity 1: lpm_constant_qb8" {  } { { "db/lpm_constant_qb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_qb8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_qb8 bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\|lpm_constant_qb8:ag " "Info: Elaborating entity \"lpm_constant_qb8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\|lpm_constant_qb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\|lpm_constant_qb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\|lpm_constant_qb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_qb8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_qb8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\|lpm_constant_qb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\|lpm_constant_qb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_qb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_qb8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\|lpm_constant_qb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant12:inst20\|lpm_constant:lpm_constant_component\|lpm_constant_qb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191218 " "Info: Parameter \"NODE_NAME\" = \"1937191218\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_qb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_qb8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant13.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant13.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant13-SYN " "Info: Found design unit 1: lpm_constant13-SYN" {  } { { "lpm_constant13.vhd" "" { Text "c:/altera/de2/lpm_constant13.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant13 " "Info: Found entity 1: lpm_constant13" {  } { { "lpm_constant13.vhd" "" { Text "c:/altera/de2/lpm_constant13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant13 bloco_virtual:inst15\|lpm_constant13:inst21 " "Info: Elaborating entity \"lpm_constant13\" for hierarchy \"bloco_virtual:inst15\|lpm_constant13:inst21\"" {  } { { "bloco_virtual.bdf" "inst21" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -96 408 504 -48 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant13.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant13.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant13.vhd" "" { Text "c:/altera/de2/lpm_constant13.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw13 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant13.vhd" "" { Text "c:/altera/de2/lpm_constant13.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_rb8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_rb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_rb8 " "Info: Found entity 1: lpm_constant_rb8" {  } { { "db/lpm_constant_rb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_rb8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_rb8 bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\|lpm_constant_rb8:ag " "Info: Elaborating entity \"lpm_constant_rb8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\|lpm_constant_rb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\|lpm_constant_rb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\|lpm_constant_rb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rb8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_rb8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\|lpm_constant_rb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\|lpm_constant_rb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_rb8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\|lpm_constant_rb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant13:inst21\|lpm_constant:lpm_constant_component\|lpm_constant_rb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191219 " "Info: Parameter \"NODE_NAME\" = \"1937191219\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_rb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_rb8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant14.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant14.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant14-SYN " "Info: Found design unit 1: lpm_constant14-SYN" {  } { { "lpm_constant14.vhd" "" { Text "c:/altera/de2/lpm_constant14.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant14 " "Info: Found entity 1: lpm_constant14" {  } { { "lpm_constant14.vhd" "" { Text "c:/altera/de2/lpm_constant14.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant14 bloco_virtual:inst15\|lpm_constant14:inst22 " "Info: Elaborating entity \"lpm_constant14\" for hierarchy \"bloco_virtual:inst15\|lpm_constant14:inst22\"" {  } { { "bloco_virtual.bdf" "inst22" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -440 736 832 -392 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant14.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant14.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant14.vhd" "" { Text "c:/altera/de2/lpm_constant14.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw14 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant14.vhd" "" { Text "c:/altera/de2/lpm_constant14.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_sb8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_sb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_sb8 " "Info: Found entity 1: lpm_constant_sb8" {  } { { "db/lpm_constant_sb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_sb8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_sb8 bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\|lpm_constant_sb8:ag " "Info: Elaborating entity \"lpm_constant_sb8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\|lpm_constant_sb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\|lpm_constant_sb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\|lpm_constant_sb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_sb8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_sb8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\|lpm_constant_sb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\|lpm_constant_sb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_sb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_sb8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\|lpm_constant_sb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant14:inst22\|lpm_constant:lpm_constant_component\|lpm_constant_sb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191220 " "Info: Parameter \"NODE_NAME\" = \"1937191220\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_sb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_sb8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant15.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant15-SYN " "Info: Found design unit 1: lpm_constant15-SYN" {  } { { "lpm_constant15.vhd" "" { Text "c:/altera/de2/lpm_constant15.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant15 " "Info: Found entity 1: lpm_constant15" {  } { { "lpm_constant15.vhd" "" { Text "c:/altera/de2/lpm_constant15.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant15 bloco_virtual:inst15\|lpm_constant15:inst23 " "Info: Elaborating entity \"lpm_constant15\" for hierarchy \"bloco_virtual:inst15\|lpm_constant15:inst23\"" {  } { { "bloco_virtual.bdf" "inst23" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -384 736 832 -336 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant15.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant15.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant15.vhd" "" { Text "c:/altera/de2/lpm_constant15.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw15 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant15.vhd" "" { Text "c:/altera/de2/lpm_constant15.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_tb8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_tb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_tb8 " "Info: Found entity 1: lpm_constant_tb8" {  } { { "db/lpm_constant_tb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_tb8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_tb8 bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\|lpm_constant_tb8:ag " "Info: Elaborating entity \"lpm_constant_tb8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\|lpm_constant_tb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\|lpm_constant_tb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\|lpm_constant_tb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_tb8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_tb8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\|lpm_constant_tb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\|lpm_constant_tb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_tb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_tb8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\|lpm_constant_tb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant15:inst23\|lpm_constant:lpm_constant_component\|lpm_constant_tb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191221 " "Info: Parameter \"NODE_NAME\" = \"1937191221\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_tb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_tb8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant16.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant16-SYN " "Info: Found design unit 1: lpm_constant16-SYN" {  } { { "lpm_constant16.vhd" "" { Text "c:/altera/de2/lpm_constant16.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant16 " "Info: Found entity 1: lpm_constant16" {  } { { "lpm_constant16.vhd" "" { Text "c:/altera/de2/lpm_constant16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant16 bloco_virtual:inst15\|lpm_constant16:inst24 " "Info: Elaborating entity \"lpm_constant16\" for hierarchy \"bloco_virtual:inst15\|lpm_constant16:inst24\"" {  } { { "bloco_virtual.bdf" "inst24" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -328 736 832 -280 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant16.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant16.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant16.vhd" "" { Text "c:/altera/de2/lpm_constant16.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw16 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant16.vhd" "" { Text "c:/altera/de2/lpm_constant16.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ub8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_ub8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ub8 " "Info: Found entity 1: lpm_constant_ub8" {  } { { "db/lpm_constant_ub8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ub8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ub8 bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\|lpm_constant_ub8:ag " "Info: Elaborating entity \"lpm_constant_ub8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\|lpm_constant_ub8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\|lpm_constant_ub8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\|lpm_constant_ub8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ub8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ub8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\|lpm_constant_ub8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\|lpm_constant_ub8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ub8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ub8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\|lpm_constant_ub8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant16:inst24\|lpm_constant:lpm_constant_component\|lpm_constant_ub8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191222 " "Info: Parameter \"NODE_NAME\" = \"1937191222\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_ub8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_ub8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/de2/lpm_constant17.vhd 2 1 " "Warning: Using design file /altera/de2/lpm_constant17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant17-SYN " "Info: Found design unit 1: lpm_constant17-SYN" {  } { { "lpm_constant17.vhd" "" { Text "c:/altera/de2/lpm_constant17.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant17 " "Info: Found entity 1: lpm_constant17" {  } { { "lpm_constant17.vhd" "" { Text "c:/altera/de2/lpm_constant17.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant17 bloco_virtual:inst15\|lpm_constant17:inst25 " "Info: Elaborating entity \"lpm_constant17\" for hierarchy \"bloco_virtual:inst15\|lpm_constant17:inst25\"" {  } { { "bloco_virtual.bdf" "inst25" { Schematic "c:/altera/de2/bloco_virtual.bdf" { { -272 736 832 -224 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant17.vhd" "lpm_constant_component" { Text "c:/altera/de2/lpm_constant17.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant17.vhd" "" { Text "c:/altera/de2/lpm_constant17.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw17 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sw17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant17.vhd" "" { Text "c:/altera/de2/lpm_constant17.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_vb8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_vb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_vb8 " "Info: Found entity 1: lpm_constant_vb8" {  } { { "db/lpm_constant_vb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_vb8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_vb8 bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\|lpm_constant_vb8:ag " "Info: Elaborating entity \"lpm_constant_vb8\" for hierarchy \"bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\|lpm_constant_vb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\|lpm_constant_vb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\|lpm_constant_vb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_vb8.tdf" "mgl_prim1" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_vb8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\|lpm_constant_vb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\|lpm_constant_vb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_vb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_vb8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\|lpm_constant_vb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"bloco_virtual:inst15\|lpm_constant17:inst25\|lpm_constant:lpm_constant_component\|lpm_constant_vb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Info: Parameter \"CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1937191223 " "Info: Parameter \"NODE_NAME\" = \"1937191223\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Info: Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_vb8.tdf" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/db/lpm_constant_vb8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "processor:inst\|datapath:inst1\|jump_controller:inst3\|hold\[0\] processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover " "Info: Duplicate LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|hold\[0\]\" merged with LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover\"" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 183 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[4\] processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\] " "Info: Duplicate LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[4\]\" merged with LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\]\"" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[3\] processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\] " "Info: Duplicate LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[3\]\" merged with LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\]\"" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[2\] processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\] " "Info: Duplicate LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[2\]\" merged with LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\]\"" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[1\] processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\] " "Info: Duplicate LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[1\]\" merged with LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\]\"" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[0\] processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\] " "Info: Duplicate LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[0\]\" merged with LATCH primitive \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\]\"" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover " "Warning: Latch processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[31\]" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 176 624 800 192 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 192 624 800 208 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 224 624 800 240 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 256 624 800 272 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Warning (13410): Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 80 624 800 96 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Warning (13410): Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 80 624 800 96 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 80 624 800 96 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 80 624 800 96 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 80 624 800 96 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 80 624 800 96 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Warning (13410): Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 64 624 800 80 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Warning (13410): Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 64 624 800 80 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 64 624 800 80 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 69 " "Info: 69 registers lost all their fanouts during netlist optimizations. The first 69 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[5\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[4\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[3\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[2\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[1\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[0\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst7\|count_1Mhz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[5\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[4\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[3\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[2\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[1\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[0\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst6\|count_1Mhz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[5\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[4\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[3\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[2\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[1\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[0\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst5\|count_1Mhz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[5\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[4\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[3\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[2\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[1\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[0\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst4\|count_1Mhz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[5\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[4\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[3\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[2\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[1\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[0\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst3\|count_1Mhz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[5\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[4\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[3\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[2\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[1\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[0\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst2\|count_1Mhz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[5\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[4\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[3\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[2\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[1\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[0\] " "Info: Register \"processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst\|count_1Mhz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[5\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[6\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[7\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[8\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[9\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[10\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[11\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[12\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[13\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[14\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[15\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[16\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[17\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[18\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[19\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[20\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[21\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[22\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[23\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[24\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[25\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[26\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[27\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[28\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[29\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[30\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[31\] " "Info: Register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2624 " "Info: Implemented 2624 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Info: Implemented 120 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2463 " "Info: Implemented 2463 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Info: Implemented 36 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 15:52:22 2021 " "Info: Processing ended: Sun May 30 15:52:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 15:52:24 2021 " "Info: Processing started: Sun May 30 15:52:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetopsd -c projetopsd " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projetopsd -c projetopsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Info: Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetopsd EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"projetopsd\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 6426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 6427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 6428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\|t " "Info: Destination node processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\|t" {  } { { "deec_vga_sync.vhd" "" { Text "c:/altera/de2/deec_vga_sync.vhd" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|DEEC_VGA_SYNC:inst1|t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 1015 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_1KHz " "Info: Destination node processor:inst\|clk_div:inst2\|clock_1KHz" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_1Mhz_int " "Info: Destination node processor:inst\|clk_div:inst2\|clock_1Mhz_int" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1Mhz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock_50 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 240 376 392 408 "clock_50" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 1149 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\] " "Info: Destination node bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\]" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\] " "Info: Destination node bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\]" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 1884 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\|t  " "Info: Automatically promoted node processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\|t " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\|t~0 " "Info: Destination node processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\|t~0" {  } { { "deec_vga_sync.vhd" "" { Text "c:/altera/de2/deec_vga_sync.vhd" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|DEEC_VGA_SYNC:inst1|t~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 4187 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Info: Destination node VGA_CLK" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 144 624 800 160 "VGA_CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 1152 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "deec_vga_sync.vhd" "" { Text "c:/altera/de2/deec_vga_sync.vhd" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|DEEC_VGA_SYNC:inst1|t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 1015 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|clk_div:inst2\|clock_1KHz  " "Info: Automatically promoted node processor:inst\|clk_div:inst2\|clock_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[1\] " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[1\]" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 802 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[2\] " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[2\]" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 801 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[3\] " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[3\]" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 800 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[4\] " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[4\]" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 799 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[5\] " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[5\]" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 798 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[6\] " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[6\]" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 797 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[7\] " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[7\]" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 796 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[8\] " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[8\]" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 795 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover  " "Info: Automatically promoted node processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|controlador:inst\|gamecontroller:inst19\|n\[1\]~0 " "Info: Destination node processor:inst\|controlador:inst\|gamecontroller:inst19\|n\[1\]~0" {  } { { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|controlador:inst|gamecontroller:inst19|n[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 2482 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|controlador:inst\|gamecontroller:inst19\|n\[0\]~4 " "Info: Destination node processor:inst\|controlador:inst\|gamecontroller:inst19\|n\[0\]~4" {  } { { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|controlador:inst|gamecontroller:inst19|n[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 2486 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|comb~0 " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|comb~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 3437 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|rising\[31\]~6 " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|rising\[31\]~6" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|rising[31]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 3738 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[8\]~127 " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[8\]~127" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|counter[8]~127 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 3812 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]~0 " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]~0" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|salto[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 3959 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]~1 " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]~1" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|salto[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 3960 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|save\[31\]~0 " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|save\[31\]~0" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|save[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 4005 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 927 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 927 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG  " "Info: Automatically promoted node processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|controlador:inst\|gamecontroller:inst19\|n\[0\]~4 " "Info: Destination node processor:inst\|controlador:inst\|gamecontroller:inst19\|n\[0\]~4" {  } { { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|controlador:inst|gamecontroller:inst19|n[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 2486 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]~1 " "Info: Destination node processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]~1" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|salto[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 3960 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|controlador:inst|gamecontroller:inst19|JumpG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|clk_div:inst2\|clock_10Hz_int  " "Info: Automatically promoted node processor:inst\|clk_div:inst2\|clock_10Hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_10Hz_int~0 " "Info: Destination node processor:inst\|clk_div:inst2\|clock_10Hz_int~0" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_10Hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 3958 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_10Hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|clk_div:inst2\|clock_100hz_int  " "Info: Automatically promoted node processor:inst\|clk_div:inst2\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_10Hz_int " "Info: Destination node processor:inst\|clk_div:inst2\|clock_10Hz_int" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_10Hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_100hz_int~0 " "Info: Destination node processor:inst\|clk_div:inst2\|clock_100hz_int~0" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_100hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 4075 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_100hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|clk_div:inst2\|clock_100Khz_int  " "Info: Automatically promoted node processor:inst\|clk_div:inst2\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_10Khz_int " "Info: Destination node processor:inst\|clk_div:inst2\|clock_10Khz_int" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_10Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_100Khz_int~0 " "Info: Destination node processor:inst\|clk_div:inst2\|clock_100Khz_int~0" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_100Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 4107 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_100Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|clk_div:inst2\|clock_10Khz_int  " "Info: Automatically promoted node processor:inst\|clk_div:inst2\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_1Khz_int " "Info: Destination node processor:inst\|clk_div:inst2\|clock_1Khz_int" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_10Khz_int~0 " "Info: Destination node processor:inst\|clk_div:inst2\|clock_10Khz_int~0" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_10Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 4071 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_10Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|clk_div:inst2\|clock_1Khz_int  " "Info: Automatically promoted node processor:inst\|clk_div:inst2\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_1KHz " "Info: Destination node processor:inst\|clk_div:inst2\|clock_1KHz" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_1Khz_int~0 " "Info: Destination node processor:inst\|clk_div:inst2\|clock_1Khz_int~0" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 3954 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_100hz_int " "Info: Destination node processor:inst\|clk_div:inst2\|clock_100hz_int" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_100hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|clk_div:inst2\|clock_1Mhz_int  " "Info: Automatically promoted node processor:inst\|clk_div:inst2\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|clk_div:inst2\|clock_100Khz_int " "Info: Destination node processor:inst\|clk_div:inst2\|clock_100Khz_int" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_100Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1Mhz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 6416 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 1895 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|datapath:inst1\|jump_controller:inst3\|rising\[31\]~6  " "Info: Automatically promoted node processor:inst\|datapath:inst1\|jump_controller:inst3\|rising\[31\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|rising[31]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 3738 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 5947 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 5948 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 6417 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 4642 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:inst\|clk_div:inst2\|clock_1Hz  " "Info: Automatically promoted node processor:inst\|clk_div:inst2\|clock_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|inst5 " "Info: Destination node processor:inst\|inst5" {  } { { "processor.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/processor.bdf" { { -352 648 712 -272 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 1023 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|LCDNOMES:inst3\|lcd_bus\[9\]~5 " "Info: Destination node processor:inst\|LCDNOMES:inst3\|lcd_bus\[9\]~5" {  } { { "LCDNOMES.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/LCDNOMES.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|LCDNOMES:inst3|lcd_bus[9]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 2944 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~13 " "Info: Destination node processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~13" {  } { { "ze_controlador.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/ze_controlador.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|LCDNOMES:inst3|ze_controlador:dut|state~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 2949 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~14 " "Info: Destination node processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~14" {  } { { "ze_controlador.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/ze_controlador.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|LCDNOMES:inst3|ze_controlador:dut|state~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 2950 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~16 " "Info: Destination node processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~16" {  } { { "ze_controlador.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/ze_controlador.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|LCDNOMES:inst3|ze_controlador:dut|state~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 2986 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~17 " "Info: Destination node processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~17" {  } { { "ze_controlador.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/ze_controlador.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|LCDNOMES:inst3|ze_controlador:dut|state~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 2987 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|LCDNOMES:inst3\|lcd_enable~3 " "Info: Destination node processor:inst\|LCDNOMES:inst3\|lcd_enable~3" {  } { { "LCDNOMES.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/LCDNOMES.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|LCDNOMES:inst3|lcd_enable~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 4119 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~19 " "Info: Destination node processor:inst\|LCDNOMES:inst3\|ze_controlador:dut\|state~19" {  } { { "ze_controlador.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/ze_controlador.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|LCDNOMES:inst3|ze_controlador:dut|state~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 4120 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Warning: Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Warning: Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning: Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Warning: Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Warning: Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning: Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning: Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning: Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Warning: Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning: Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Warning: Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Warning: Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Warning: Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.862 ns register register " "Info: Estimated most critical path is register to register delay of 0.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:inst\|clk_div:inst2\|clock_1Hz_int 1 REG LAB_X19_Y21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y21; Fanout = 2; REG Node = 'processor:inst\|clk_div:inst2\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|clk_div:inst2|clock_1Hz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.084 ns) 0.862 ns processor:inst\|clk_div:inst2\|clock_1Hz 2 REG LAB_X18_Y21 9 " "Info: 2: + IC(0.778 ns) + CELL(0.084 ns) = 0.862 ns; Loc. = LAB_X18_Y21; Fanout = 9; REG Node = 'processor:inst\|clk_div:inst2\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { processor:inst|clk_div:inst2|clock_1Hz_int processor:inst|clk_div:inst2|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 9.74 % ) " "Info: Total cell delay = 0.084 ns ( 9.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.778 ns ( 90.26 % ) " "Info: Total interconnect delay = 0.778 ns ( 90.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { processor:inst|clk_div:inst2|clock_1Hz_int processor:inst|clk_div:inst2|clock_1Hz } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "119 " "Warning: Found 119 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projetopsd.fit.smsg " "Info: Generated suppressed messages file C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projetopsd.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 310 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 310 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 15:52:30 2021 " "Info: Processing ended: Sun May 30 15:52:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 15:52:31 2021 " "Info: Processing started: Sun May 30 15:52:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetopsd -c projetopsd " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projetopsd -c projetopsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 15:52:33 2021 " "Info: Processing ended: Sun May 30 15:52:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 15:52:34 2021 " "Info: Processing started: Sun May 30 15:52:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetopsd -c projetopsd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetopsd -c projetopsd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Info: Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|B\[9\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|B\[9\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|B\[8\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|B\[8\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|B\[7\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|B\[7\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|B\[6\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|B\[6\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[9\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[9\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[8\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[8\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[7\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[7\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[6\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[6\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[9\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[9\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[8\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[8\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[7\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[7\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[6\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[6\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[2\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[2\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[1\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[1\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[0\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|G\[0\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\] " "Warning: Node \"processor:inst\|datapath:inst1\|jump_controller:inst3\|R\[5\]\" is a latch" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50 " "Info: Assuming node \"clock_50\" is an undefined clock" {  } { { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 240 376 392 408 "clock_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "140 " "Warning: Found 140 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|clk_div:inst2\|clock_100hz_int " "Info: Detected ripple clock \"processor:inst\|clk_div:inst2\|clock_100hz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|clk_div:inst2\|clock_100hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|clk_div:inst2\|clock_10Hz_int " "Info: Detected ripple clock \"processor:inst\|clk_div:inst2\|clock_10Hz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|clk_div:inst2\|clock_10Hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\|t " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\|t\" as buffer" {  } { { "deec_vga_sync.vhd" "" { Text "c:/altera/de2/deec_vga_sync.vhd" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|DEEC_VGA_SYNC:inst1\|t" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[13\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[13\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[16\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[16\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[14\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[14\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[15\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[15\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[17\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[17\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[18\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[18\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[20\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[20\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[19\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[19\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[11\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[11\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[12\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[12\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[10\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[10\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[9\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[9\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[23\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[23\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[22\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[22\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[21\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[21\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[24\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[24\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[5\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[5\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[0\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[0\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[2\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[2\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[3\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[3\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[4\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[4\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[1\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[1\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~14 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~14\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~15 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~15\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~13 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~13\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~16 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~16\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[28\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[28\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[27\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[27\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[26\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[26\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[25\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[25\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[6\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[6\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[2\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[2\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[1\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[1\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[3\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[3\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[8\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[8\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[11\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[11\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[9\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[9\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[10\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[10\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[17\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[17\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[19\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[19\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[16\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[16\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[18\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[18\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[14\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[14\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[13\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[13\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[12\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[12\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[15\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[15\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[22\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[22\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[23\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[23\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[20\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[20\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[21\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[21\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[26\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[26\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[27\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[27\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[25\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[25\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[24\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[24\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[29\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[29\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[30\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[30\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~11 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~11\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[7\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[7\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[6\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[6\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~10 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~10\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[30\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[30\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~18 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~18\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[29\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[29\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[5\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[5\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[4\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[4\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[7\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[7\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~7 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~7\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~0 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~2 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~2\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~1 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~3 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~3\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[29\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[29\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[30\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[30\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[28\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[28\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~5 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~5\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[3\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[3\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[0\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[0\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[1\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[1\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[2\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[2\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[27\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[27\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[26\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[26\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[25\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[25\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[24\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[24\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[22\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[22\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[23\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[23\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[20\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[20\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[21\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[21\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[18\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[18\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[16\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[16\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[19\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[19\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[17\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[17\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[14\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[14\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[15\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[15\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[13\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[13\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[12\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[12\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[8\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[8\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[11\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[11\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[9\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[9\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[10\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[10\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[6\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[6\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[4\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[4\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[5\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[5\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[7\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[7\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\] " "Info: Detected ripple clock \"bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\]\" as buffer" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|clk_div:inst2\|clock_1Mhz_int " "Info: Detected ripple clock \"processor:inst\|clk_div:inst2\|clock_1Mhz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|clk_div:inst2\|clock_1Mhz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~0 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~0\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[8\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[8\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[31\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[31\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~12 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~12\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~19 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~19\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~8 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~8\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~6 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~6\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[31\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[31\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~2 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~2\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~8 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~8\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[28\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[28\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~6 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~6\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~5 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~5\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~3 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~3\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~2 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~2\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~1 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~1\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~0 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~0\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|controlador:inst\|gamecontroller:inst19\|TurnOn " "Info: Detected gated clock \"processor:inst\|controlador:inst\|gamecontroller:inst19\|TurnOn\" as buffer" {  } { { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|controlador:inst\|gamecontroller:inst19\|TurnOn" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|clk_div:inst2\|clock_100Khz_int " "Info: Detected ripple clock \"processor:inst\|clk_div:inst2\|clock_100Khz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|clk_div:inst2\|clock_100Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~20 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~20\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~9 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~9\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~7 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~7\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|Equal2~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[31\] " "Info: Detected ripple clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[31\]\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|clk_div:inst2\|clock_10Khz_int " "Info: Detected ripple clock \"processor:inst\|clk_div:inst2\|clock_10Khz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|clk_div:inst2\|clock_10Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~4 " "Info: Detected gated clock \"processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~4\" as buffer" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|clk_div:inst2\|clock_1Khz_int " "Info: Detected ripple clock \"processor:inst\|clk_div:inst2\|clock_1Khz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|clk_div:inst2\|clock_1Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|clk_div:inst2\|clock_1KHz " "Info: Detected ripple clock \"processor:inst\|clk_div:inst2\|clock_1KHz\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|clk_div:inst2\|clock_1KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\] " "Info: Detected ripple clock \"bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\]\" as buffer" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG " "Info: Detected gated clock \"processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG\" as buffer" {  } { { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[8\] register sld_hub:auto_hub\|tdo 81.25 MHz 12.308 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 81.25 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[8\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 12.308 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.940 ns + Longest register register " "Info: + Longest register to register delay is 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[8\] 1 REG LCFF_X33_Y17_N29 54 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N29; Fanout = 54; REG Node = 'sld_hub:auto_hub\|irsr_reg\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[8] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.437 ns) 2.263 ns sld_hub:auto_hub\|Mux16~0 2 COMB LCCOMB_X40_Y17_N6 1 " "Info: 2: + IC(1.826 ns) + CELL(0.437 ns) = 2.263 ns; Loc. = LCCOMB_X40_Y17_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|Mux16~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { sld_hub:auto_hub|irsr_reg[8] sld_hub:auto_hub|Mux16~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 991 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.275 ns) 3.462 ns sld_hub:auto_hub\|Mux16~1 3 COMB LCCOMB_X33_Y17_N4 1 " "Info: 3: + IC(0.924 ns) + CELL(0.275 ns) = 3.462 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|Mux16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { sld_hub:auto_hub|Mux16~0 sld_hub:auto_hub|Mux16~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 991 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 4.137 ns sld_hub:auto_hub\|Mux16~9 4 COMB LCCOMB_X33_Y17_N20 1 " "Info: 4: + IC(0.255 ns) + CELL(0.420 ns) = 4.137 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|Mux16~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { sld_hub:auto_hub|Mux16~1 sld_hub:auto_hub|Mux16~9 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 991 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 4.666 ns sld_hub:auto_hub\|tdo~4 5 COMB LCCOMB_X33_Y17_N0 1 " "Info: 5: + IC(0.254 ns) + CELL(0.275 ns) = 4.666 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { sld_hub:auto_hub|Mux16~9 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 5.062 ns sld_hub:auto_hub\|tdo~5 6 COMB LCCOMB_X33_Y17_N6 1 " "Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 5.062 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 5.457 ns sld_hub:auto_hub\|tdo~6 7 COMB LCCOMB_X33_Y17_N10 1 " "Info: 7: + IC(0.246 ns) + CELL(0.149 ns) = 5.457 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~6 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 5.856 ns sld_hub:auto_hub\|tdo~7 8 COMB LCCOMB_X33_Y17_N16 1 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 5.856 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.940 ns sld_hub:auto_hub\|tdo 9 REG LCFF_X33_Y17_N17 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.940 ns; Loc. = LCFF_X33_Y17_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.940 ns ( 32.66 % ) " "Info: Total cell delay = 1.940 ns ( 32.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 67.34 % ) " "Info: Total interconnect delay = 4.000 ns ( 67.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { sld_hub:auto_hub|irsr_reg[8] sld_hub:auto_hub|Mux16~0 sld_hub:auto_hub|Mux16~1 sld_hub:auto_hub|Mux16~9 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { sld_hub:auto_hub|irsr_reg[8] {} sld_hub:auto_hub|Mux16~0 {} sld_hub:auto_hub|Mux16~1 {} sld_hub:auto_hub|Mux16~9 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.826ns 0.924ns 0.255ns 0.254ns 0.246ns 0.246ns 0.249ns 0.000ns } { 0.000ns 0.437ns 0.275ns 0.420ns 0.275ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.426 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 3; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 721 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 721; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 4.426 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X33_Y17_N17 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 4.426 ns; Loc. = LCFF_X33_Y17_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.13 % ) " "Info: Total cell delay = 0.537 ns ( 12.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.889 ns ( 87.87 % ) " "Info: Total interconnect delay = 3.889 ns ( 87.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.426 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 3; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 721 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 721; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 4.426 ns sld_hub:auto_hub\|irsr_reg\[8\] 3 REG LCFF_X33_Y17_N29 54 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 4.426 ns; Loc. = LCFF_X33_Y17_N29; Fanout = 54; REG Node = 'sld_hub:auto_hub\|irsr_reg\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[8] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.13 % ) " "Info: Total cell delay = 0.537 ns ( 12.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.889 ns ( 87.87 % ) " "Info: Total interconnect delay = 3.889 ns ( 87.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[8] {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[8] {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { sld_hub:auto_hub|irsr_reg[8] sld_hub:auto_hub|Mux16~0 sld_hub:auto_hub|Mux16~1 sld_hub:auto_hub|Mux16~9 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { sld_hub:auto_hub|irsr_reg[8] {} sld_hub:auto_hub|Mux16~0 {} sld_hub:auto_hub|Mux16~1 {} sld_hub:auto_hub|Mux16~9 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.826ns 0.924ns 0.255ns 0.254ns 0.246ns 0.246ns 0.249ns 0.000ns } { 0.000ns 0.437ns 0.275ns 0.420ns 0.275ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[8] {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50 register processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover register processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[31\] 56.02 MHz 17.85 ns Internal " "Info: Clock \"clock_50\" has Internal fmax of 56.02 MHz between source register \"processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover\" and destination register \"processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[31\]\" (period= 17.85 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.809 ns + Longest register register " "Info: + Longest register to register delay is 1.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover 1 REG LCCOMB_X22_Y19_N18 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 9; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 0.416 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[8\]~127 2 COMB LCCOMB_X22_Y19_N12 34 " "Info: 2: + IC(0.266 ns) + CELL(0.150 ns) = 0.416 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 34; COMB Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[8\]~127'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover processor:inst|datapath:inst1|jump_controller:inst3|counter[8]~127 } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.660 ns) 1.809 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[31\] 3 REG LCFF_X22_Y22_N31 37 " "Info: 3: + IC(0.733 ns) + CELL(0.660 ns) = 1.809 ns; Loc. = LCFF_X22_Y22_N31; Fanout = 37; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { processor:inst|datapath:inst1|jump_controller:inst3|counter[8]~127 processor:inst|datapath:inst1|jump_controller:inst3|counter[31] } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.810 ns ( 44.78 % ) " "Info: Total cell delay = 0.810 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 55.22 % ) " "Info: Total interconnect delay = 0.999 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover processor:inst|datapath:inst1|jump_controller:inst3|counter[8]~127 processor:inst|datapath:inst1|jump_controller:inst3|counter[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.809 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover {} processor:inst|datapath:inst1|jump_controller:inst3|counter[8]~127 {} processor:inst|datapath:inst1|jump_controller:inst3|counter[31] {} } { 0.000ns 0.266ns 0.733ns } { 0.000ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.152 ns - Smallest " "Info: - Smallest clock skew is -7.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 4.334 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50\" to destination register is 4.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 240 376 392 408 "clock_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.787 ns) 3.083 ns processor:inst\|clk_div:inst2\|clock_1KHz 2 REG LCFF_X24_Y21_N1 66 " "Info: 2: + IC(1.297 ns) + CELL(0.787 ns) = 3.083 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 66; REG Node = 'processor:inst\|clk_div:inst2\|clock_1KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 4.334 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[31\] 3 REG LCFF_X22_Y22_N31 37 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 4.334 ns; Loc. = LCFF_X22_Y22_N31; Fanout = 37; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|counter\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { processor:inst|clk_div:inst2|clock_1KHz processor:inst|datapath:inst1|jump_controller:inst3|counter[31] } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.60 % ) " "Info: Total cell delay = 2.323 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 46.40 % ) " "Info: Total interconnect delay = 2.011 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|datapath:inst1|jump_controller:inst3|counter[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|datapath:inst1|jump_controller:inst3|counter[31] {} } { 0.000ns 0.000ns 1.297ns 0.714ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 11.486 ns - Longest register " "Info: - Longest clock path from clock \"clock_50\" to source register is 11.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 240 376 392 408 "clock_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.787 ns) 3.083 ns processor:inst\|clk_div:inst2\|clock_1KHz 2 REG LCFF_X24_Y21_N1 66 " "Info: 2: + IC(1.297 ns) + CELL(0.787 ns) = 3.083 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 66; REG Node = 'processor:inst\|clk_div:inst2\|clock_1KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.787 ns) 5.442 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[10\] 3 REG LCFF_X30_Y28_N21 7 " "Info: 3: + IC(1.572 ns) + CELL(0.787 ns) = 5.442 ns; Loc. = LCFF_X30_Y28_N21; Fanout = 7; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|counter2\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { processor:inst|clk_div:inst2|clock_1KHz processor:inst|datapath:inst1|jump_controller:inst3|counter2[10] } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.371 ns) 6.808 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~13 4 COMB LCCOMB_X29_Y27_N14 1 " "Info: 4: + IC(0.995 ns) + CELL(0.371 ns) = 6.808 ns; Loc. = LCCOMB_X29_Y27_N14; Fanout = 1; COMB Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { processor:inst|datapath:inst1|jump_controller:inst3|counter2[10] processor:inst|datapath:inst1|jump_controller:inst3|process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 7.449 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~17 5 COMB LCCOMB_X29_Y27_N4 1 " "Info: 5: + IC(0.248 ns) + CELL(0.393 ns) = 7.449 ns; Loc. = LCCOMB_X29_Y27_N4; Fanout = 1; COMB Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { processor:inst|datapath:inst1|jump_controller:inst3|process_0~13 processor:inst|datapath:inst1|jump_controller:inst3|process_0~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 7.978 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~19 6 COMB LCCOMB_X29_Y27_N16 2 " "Info: 6: + IC(0.254 ns) + CELL(0.275 ns) = 7.978 ns; Loc. = LCCOMB_X29_Y27_N16; Fanout = 2; COMB Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { processor:inst|datapath:inst1|jump_controller:inst3|process_0~17 processor:inst|datapath:inst1|jump_controller:inst3|process_0~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.406 ns) 9.650 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~20 7 COMB LCCOMB_X23_Y22_N10 2 " "Info: 7: + IC(1.266 ns) + CELL(0.406 ns) = 9.650 ns; Loc. = LCCOMB_X23_Y22_N10; Fanout = 2; COMB Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|process_0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { processor:inst|datapath:inst1|jump_controller:inst3|process_0~19 processor:inst|datapath:inst1|jump_controller:inst3|process_0~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 10.053 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~3 8 COMB LCCOMB_X23_Y22_N4 1 " "Info: 8: + IC(0.253 ns) + CELL(0.150 ns) = 10.053 ns; Loc. = LCCOMB_X23_Y22_N4; Fanout = 1; COMB Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { processor:inst|datapath:inst1|jump_controller:inst3|process_0~20 processor:inst|datapath:inst1|jump_controller:inst3|gameover~3 } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 10.941 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~4 9 COMB LCCOMB_X22_Y19_N4 1 " "Info: 9: + IC(0.738 ns) + CELL(0.150 ns) = 10.941 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 1; COMB Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover~3 processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 11.486 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover 10 REG LCCOMB_X22_Y19_N18 9 " "Info: 10: + IC(0.270 ns) + CELL(0.275 ns) = 11.486 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 9; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.593 ns ( 39.99 % ) " "Info: Total cell delay = 4.593 ns ( 39.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.893 ns ( 60.01 % ) " "Info: Total interconnect delay = 6.893 ns ( 60.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.486 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|datapath:inst1|jump_controller:inst3|counter2[10] processor:inst|datapath:inst1|jump_controller:inst3|process_0~13 processor:inst|datapath:inst1|jump_controller:inst3|process_0~17 processor:inst|datapath:inst1|jump_controller:inst3|process_0~19 processor:inst|datapath:inst1|jump_controller:inst3|process_0~20 processor:inst|datapath:inst1|jump_controller:inst3|gameover~3 processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.486 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|datapath:inst1|jump_controller:inst3|counter2[10] {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~13 {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~17 {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~19 {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~20 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover~3 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover {} } { 0.000ns 0.000ns 1.297ns 1.572ns 0.995ns 0.248ns 0.254ns 1.266ns 0.253ns 0.738ns 0.270ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.371ns 0.393ns 0.275ns 0.406ns 0.150ns 0.150ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|datapath:inst1|jump_controller:inst3|counter[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|datapath:inst1|jump_controller:inst3|counter[31] {} } { 0.000ns 0.000ns 1.297ns 0.714ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.486 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|datapath:inst1|jump_controller:inst3|counter2[10] processor:inst|datapath:inst1|jump_controller:inst3|process_0~13 processor:inst|datapath:inst1|jump_controller:inst3|process_0~17 processor:inst|datapath:inst1|jump_controller:inst3|process_0~19 processor:inst|datapath:inst1|jump_controller:inst3|process_0~20 processor:inst|datapath:inst1|jump_controller:inst3|gameover~3 processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.486 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|datapath:inst1|jump_controller:inst3|counter2[10] {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~13 {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~17 {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~19 {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~20 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover~3 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover {} } { 0.000ns 0.000ns 1.297ns 1.572ns 0.995ns 0.248ns 0.254ns 1.266ns 0.253ns 0.738ns 0.270ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.371ns 0.393ns 0.275ns 0.406ns 0.150ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 83 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover processor:inst|datapath:inst1|jump_controller:inst3|counter[8]~127 processor:inst|datapath:inst1|jump_controller:inst3|counter[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.809 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover {} processor:inst|datapath:inst1|jump_controller:inst3|counter[8]~127 {} processor:inst|datapath:inst1|jump_controller:inst3|counter[31] {} } { 0.000ns 0.266ns 0.733ns } { 0.000ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|datapath:inst1|jump_controller:inst3|counter[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.334 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|datapath:inst1|jump_controller:inst3|counter[31] {} } { 0.000ns 0.000ns 1.297ns 0.714ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.486 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|datapath:inst1|jump_controller:inst3|counter2[10] processor:inst|datapath:inst1|jump_controller:inst3|process_0~13 processor:inst|datapath:inst1|jump_controller:inst3|process_0~17 processor:inst|datapath:inst1|jump_controller:inst3|process_0~19 processor:inst|datapath:inst1|jump_controller:inst3|process_0~20 processor:inst|datapath:inst1|jump_controller:inst3|gameover~3 processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.486 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|datapath:inst1|jump_controller:inst3|counter2[10] {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~13 {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~17 {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~19 {} processor:inst|datapath:inst1|jump_controller:inst3|process_0~20 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover~3 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover {} } { 0.000ns 0.000ns 1.297ns 1.572ns 0.995ns 0.248ns 0.254ns 1.266ns 0.253ns 0.738ns 0.270ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.371ns 0.393ns 0.275ns 0.406ns 0.150ns 0.150ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "altera_internal_jtag~TCKUTAP 29 " "Warning: Circuit may not operate. Detected 29 non-operational path(s) clocked by clock \"altera_internal_jtag~TCKUTAP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\] altera_internal_jtag~TCKUTAP 3.115 ns " "Info: Found hold time violation between source  pin or register \"processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover\" and destination pin or register \"processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]\" for clock \"altera_internal_jtag~TCKUTAP\" (Hold time is 3.115 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.877 ns + Largest " "Info: + Largest clock skew is 3.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 12.254 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 12.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 3; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.316 ns) + CELL(0.787 ns) 4.103 ns bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\] 2 REG LCFF_X32_Y19_N31 4 " "Info: 2: + IC(3.316 ns) + CELL(0.787 ns) = 4.103 ns; Loc. = LCFF_X32_Y19_N31; Fanout = 4; REG Node = 'bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.967 ns) + CELL(0.150 ns) 7.220 ns processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG 3 COMB LCCOMB_X22_Y19_N14 3 " "Info: 3: + IC(2.967 ns) + CELL(0.150 ns) = 7.220 ns; Loc. = LCCOMB_X22_Y19_N14; Fanout = 3; COMB Node = 'processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|JumpG } "NODE_NAME" } } { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.477 ns) + CELL(0.000 ns) 10.697 ns processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG~clkctrl 4 COMB CLKCTRL_G6 6 " "Info: 4: + IC(3.477 ns) + CELL(0.000 ns) = 10.697 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl } "NODE_NAME" } } { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 12.254 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\] 5 REG LCFF_X22_Y19_N3 5 " "Info: 5: + IC(1.020 ns) + CELL(0.537 ns) = 12.254 ns; Loc. = LCFF_X22_Y19_N3; Fanout = 5; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|jump_controller:inst3|salto[0] } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 12.03 % ) " "Info: Total cell delay = 1.474 ns ( 12.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.780 ns ( 87.97 % ) " "Info: Total interconnect delay = 10.780 ns ( 87.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|jump_controller:inst3|salto[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { altera_internal_jtag~TCKUTAP {} bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl {} processor:inst|datapath:inst1|jump_controller:inst3|salto[0] {} } { 0.000ns 3.316ns 2.967ns 3.477ns 1.020ns } { 0.000ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 8.377 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 8.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 3; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.279 ns) + CELL(0.787 ns) 4.066 ns bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\] 2 REG LCFF_X25_Y19_N11 3 " "Info: 2: + IC(3.279 ns) + CELL(0.787 ns) = 4.066 ns; Loc. = LCFF_X25_Y19_N11; Fanout = 3; REG Node = 'bloco_virtual:inst15\|lpm_constant1:inst1\|lpm_constant:lpm_constant_component\|lpm_constant_aa8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.275 ns) 5.075 ns processor:inst\|controlador:inst\|gamecontroller:inst19\|TurnOn 3 COMB LCCOMB_X22_Y19_N26 32 " "Info: 3: + IC(0.734 ns) + CELL(0.275 ns) = 5.075 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 32; COMB Node = 'processor:inst\|controlador:inst\|gamecontroller:inst19\|TurnOn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|TurnOn } "NODE_NAME" } } { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.787 ns) 6.573 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[31\] 4 REG LCFF_X23_Y18_N31 4 " "Info: 4: + IC(0.711 ns) + CELL(0.787 ns) = 6.573 ns; Loc. = LCFF_X23_Y18_N31; Fanout = 4; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|aux\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { processor:inst|controlador:inst|gamecontroller:inst19|TurnOn processor:inst|datapath:inst1|jump_controller:inst3|aux[31] } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.398 ns) 7.832 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~4 5 COMB LCCOMB_X22_Y19_N4 1 " "Info: 5: + IC(0.861 ns) + CELL(0.398 ns) = 7.832 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 1; COMB Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { processor:inst|datapath:inst1|jump_controller:inst3|aux[31] processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 8.377 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover 6 REG LCCOMB_X22_Y19_N18 9 " "Info: 6: + IC(0.270 ns) + CELL(0.275 ns) = 8.377 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 9; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 30.11 % ) " "Info: Total cell delay = 2.522 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.855 ns ( 69.89 % ) " "Info: Total interconnect delay = 5.855 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.377 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|TurnOn processor:inst|datapath:inst1|jump_controller:inst3|aux[31] processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.377 ns" { altera_internal_jtag~TCKUTAP {} bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] {} processor:inst|controlador:inst|gamecontroller:inst19|TurnOn {} processor:inst|datapath:inst1|jump_controller:inst3|aux[31] {} processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover {} } { 0.000ns 3.279ns 0.734ns 0.711ns 0.861ns 0.270ns } { 0.000ns 0.787ns 0.275ns 0.787ns 0.398ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|jump_controller:inst3|salto[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { altera_internal_jtag~TCKUTAP {} bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl {} processor:inst|datapath:inst1|jump_controller:inst3|salto[0] {} } { 0.000ns 3.316ns 2.967ns 3.477ns 1.020ns } { 0.000ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.377 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|TurnOn processor:inst|datapath:inst1|jump_controller:inst3|aux[31] processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.377 ns" { altera_internal_jtag~TCKUTAP {} bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] {} processor:inst|controlador:inst|gamecontroller:inst19|TurnOn {} processor:inst|datapath:inst1|jump_controller:inst3|aux[31] {} processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover {} } { 0.000ns 3.279ns 0.734ns 0.711ns 0.861ns 0.270ns } { 0.000ns 0.787ns 0.275ns 0.787ns 0.398ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.028 ns - Shortest register register " "Info: - Shortest register to register delay is 1.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover 1 REG LCCOMB_X22_Y19_N18 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 9; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|gameover'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.438 ns) 0.944 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]~0 2 COMB LCCOMB_X22_Y19_N2 1 " "Info: 2: + IC(0.506 ns) + CELL(0.438 ns) = 0.944 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover processor:inst|datapath:inst1|jump_controller:inst3|salto[0]~0 } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.028 ns processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\] 3 REG LCFF_X22_Y19_N3 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.028 ns; Loc. = LCFF_X22_Y19_N3; Fanout = 5; REG Node = 'processor:inst\|datapath:inst1\|jump_controller:inst3\|salto\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { processor:inst|datapath:inst1|jump_controller:inst3|salto[0]~0 processor:inst|datapath:inst1|jump_controller:inst3|salto[0] } "NODE_NAME" } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 50.78 % ) " "Info: Total cell delay = 0.522 ns ( 50.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 49.22 % ) " "Info: Total interconnect delay = 0.506 ns ( 49.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover processor:inst|datapath:inst1|jump_controller:inst3|salto[0]~0 processor:inst|datapath:inst1|jump_controller:inst3|salto[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.028 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover {} processor:inst|datapath:inst1|jump_controller:inst3|salto[0]~0 {} processor:inst|datapath:inst1|jump_controller:inst3|salto[0] {} } { 0.000ns 0.506ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 31 -1 0 } } { "jump_controller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/jump_controller.vhd" 74 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|jump_controller:inst3|salto[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { altera_internal_jtag~TCKUTAP {} bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl {} processor:inst|datapath:inst1|jump_controller:inst3|salto[0] {} } { 0.000ns 3.316ns 2.967ns 3.477ns 1.020ns } { 0.000ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.377 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|TurnOn processor:inst|datapath:inst1|jump_controller:inst3|aux[31] processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 processor:inst|datapath:inst1|jump_controller:inst3|gameover } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.377 ns" { altera_internal_jtag~TCKUTAP {} bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] {} processor:inst|controlador:inst|gamecontroller:inst19|TurnOn {} processor:inst|datapath:inst1|jump_controller:inst3|aux[31] {} processor:inst|datapath:inst1|jump_controller:inst3|gameover~4 {} processor:inst|datapath:inst1|jump_controller:inst3|gameover {} } { 0.000ns 3.279ns 0.734ns 0.711ns 0.861ns 0.270ns } { 0.000ns 0.787ns 0.275ns 0.787ns 0.398ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover processor:inst|datapath:inst1|jump_controller:inst3|salto[0]~0 processor:inst|datapath:inst1|jump_controller:inst3|salto[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.028 ns" { processor:inst|datapath:inst1|jump_controller:inst3|gameover {} processor:inst|datapath:inst1|jump_controller:inst3|salto[0]~0 {} processor:inst|datapath:inst1|jump_controller:inst3|salto[0] {} } { 0.000ns 0.506ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\] processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[0\] clock_50 6.895 ns " "Info: Found hold time violation between source  pin or register \"processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination pin or register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[0\]\" for clock \"clock_50\" (Hold time is 6.895 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.601 ns + Largest " "Info: + Largest clock skew is 7.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 12.236 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to destination register is 12.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 240 376 392 408 "clock_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.787 ns) 3.083 ns processor:inst\|clk_div:inst2\|clock_1KHz 2 REG LCFF_X24_Y21_N1 66 " "Info: 2: + IC(1.297 ns) + CELL(0.787 ns) = 3.083 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 66; REG Node = 'processor:inst\|clk_div:inst2\|clock_1KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.787 ns) 4.885 ns processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X22_Y19_N9 16 " "Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 4.885 ns; Loc. = LCFF_X22_Y19_N9; Fanout = 16; REG Node = 'processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { processor:inst|clk_div:inst2|clock_1KHz processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.398 ns) 7.203 ns processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG 4 COMB LCCOMB_X22_Y19_N14 3 " "Info: 4: + IC(1.920 ns) + CELL(0.398 ns) = 7.203 ns; Loc. = LCCOMB_X22_Y19_N14; Fanout = 3; COMB Node = 'processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] processor:inst|controlador:inst|gamecontroller:inst19|JumpG } "NODE_NAME" } } { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.477 ns) + CELL(0.000 ns) 10.680 ns processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG~clkctrl 5 COMB CLKCTRL_G6 6 " "Info: 5: + IC(3.477 ns) + CELL(0.000 ns) = 10.680 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl } "NODE_NAME" } } { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 12.236 ns processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[0\] 6 REG LCFF_X21_Y19_N9 10 " "Info: 6: + IC(1.019 ns) + CELL(0.537 ns) = 12.236 ns; Loc. = LCFF_X21_Y19_N9; Fanout = 10; REG Node = 'processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|contador_jumps:inst|counter[0] } "NODE_NAME" } } { "contador_jumps.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/contador_jumps.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.508 ns ( 28.67 % ) " "Info: Total cell delay = 3.508 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.728 ns ( 71.33 % ) " "Info: Total interconnect delay = 8.728 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.236 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|contador_jumps:inst|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.236 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl {} processor:inst|datapath:inst1|contador_jumps:inst|counter[0] {} } { 0.000ns 0.000ns 1.297ns 1.015ns 1.920ns 3.477ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 4.635 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50\" to source register is 4.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clock_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 240 376 392 408 "clock_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.787 ns) 3.083 ns processor:inst\|clk_div:inst2\|clock_1KHz 2 REG LCFF_X24_Y21_N1 66 " "Info: 2: + IC(1.297 ns) + CELL(0.787 ns) = 3.083 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 66; REG Node = 'processor:inst\|clk_div:inst2\|clock_1KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/de2/clk_div.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 4.635 ns processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X22_Y19_N31 16 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 4.635 ns; Loc. = LCFF_X22_Y19_N31; Fanout = 16; REG Node = 'processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { processor:inst|clk_div:inst2|clock_1KHz processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 50.12 % ) " "Info: Total cell delay = 2.323 ns ( 50.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.312 ns ( 49.88 % ) " "Info: Total interconnect delay = 2.312 ns ( 49.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.635 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.297ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.236 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|contador_jumps:inst|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.236 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl {} processor:inst|datapath:inst1|contador_jumps:inst|counter[0] {} } { 0.000ns 0.000ns 1.297ns 1.015ns 1.920ns 3.477ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.635 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.297ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.722 ns - Shortest register register " "Info: - Shortest register to register delay is 0.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X22_Y19_N31 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y19_N31; Fanout = 16; REG Node = 'processor:inst\|controlador:inst\|lpm_ff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.150 ns) 0.638 ns processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[0\]~4 2 COMB LCCOMB_X21_Y19_N8 1 " "Info: 2: + IC(0.488 ns) + CELL(0.150 ns) = 0.638 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 1; COMB Node = 'processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] processor:inst|datapath:inst1|contador_jumps:inst|counter[0]~4 } "NODE_NAME" } } { "contador_jumps.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/contador_jumps.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.722 ns processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[0\] 3 REG LCFF_X21_Y19_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.722 ns; Loc. = LCFF_X21_Y19_N9; Fanout = 10; REG Node = 'processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { processor:inst|datapath:inst1|contador_jumps:inst|counter[0]~4 processor:inst|datapath:inst1|contador_jumps:inst|counter[0] } "NODE_NAME" } } { "contador_jumps.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/contador_jumps.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 32.41 % ) " "Info: Total cell delay = 0.234 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.488 ns ( 67.59 % ) " "Info: Total interconnect delay = 0.488 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] processor:inst|datapath:inst1|contador_jumps:inst|counter[0]~4 processor:inst|datapath:inst1|contador_jumps:inst|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.722 ns" { processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] {} processor:inst|datapath:inst1|contador_jumps:inst|counter[0]~4 {} processor:inst|datapath:inst1|contador_jumps:inst|counter[0] {} } { 0.000ns 0.488ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "contador_jumps.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/contador_jumps.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.236 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|contador_jumps:inst|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.236 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl {} processor:inst|datapath:inst1|contador_jumps:inst|counter[0] {} } { 0.000ns 0.000ns 1.297ns 1.015ns 1.920ns 3.477ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { clock_50 processor:inst|clk_div:inst2|clock_1KHz processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.635 ns" { clock_50 {} clock_50~combout {} processor:inst|clk_div:inst2|clock_1KHz {} processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.297ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] processor:inst|datapath:inst1|contador_jumps:inst|counter[0]~4 processor:inst|datapath:inst1|contador_jumps:inst|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.722 ns" { processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] {} processor:inst|datapath:inst1|contador_jumps:inst|counter[0]~4 {} processor:inst|datapath:inst1|contador_jumps:inst|counter[0] {} } { 0.000ns 0.488ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|irf_reg\[3\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.497 ns register " "Info: tsu for register \"sld_hub:auto_hub\|irf_reg\[3\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.497 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.960 ns + Longest pin register " "Info: + Longest pin to register delay is 7.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 35; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(0.419 ns) 3.374 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X34_Y19_N24 5 " "Info: 2: + IC(2.955 ns) + CELL(0.419 ns) = 3.374 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 5; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 3.919 ns sld_hub:auto_hub\|irf_reg\[1\]\[0\]~1 3 COMB LCCOMB_X34_Y19_N12 15 " "Info: 3: + IC(0.270 ns) + CELL(0.275 ns) = 3.919 ns; Loc. = LCCOMB_X34_Y19_N12; Fanout = 15; COMB Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.150 ns) 5.653 ns sld_hub:auto_hub\|irf_reg\[3\]\[0\]~23 4 COMB LCCOMB_X25_Y14_N4 8 " "Info: 4: + IC(1.584 ns) + CELL(0.150 ns) = 5.653 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 8; COMB Node = 'sld_hub:auto_hub\|irf_reg\[3\]\[0\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { sld_hub:auto_hub|irf_reg[1][0]~1 sld_hub:auto_hub|irf_reg[3][0]~23 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.660 ns) 7.960 ns sld_hub:auto_hub\|irf_reg\[3\]\[0\] 5 REG LCFF_X36_Y16_N25 4 " "Info: 5: + IC(1.647 ns) + CELL(0.660 ns) = 7.960 ns; Loc. = LCFF_X36_Y16_N25; Fanout = 4; REG Node = 'sld_hub:auto_hub\|irf_reg\[3\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sld_hub:auto_hub|irf_reg[3][0]~23 sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 18.89 % ) " "Info: Total cell delay = 1.504 ns ( 18.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.456 ns ( 81.11 % ) " "Info: Total interconnect delay = 6.456 ns ( 81.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.960 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~1 sld_hub:auto_hub|irf_reg[3][0]~23 sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.960 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~1 {} sld_hub:auto_hub|irf_reg[3][0]~23 {} sld_hub:auto_hub|irf_reg[3][0] {} } { 0.000ns 2.955ns 0.270ns 1.584ns 1.647ns } { 0.000ns 0.419ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.427 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 3; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 721 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 721; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 4.427 ns sld_hub:auto_hub\|irf_reg\[3\]\[0\] 3 REG LCFF_X36_Y16_N25 4 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 4.427 ns; Loc. = LCFF_X36_Y16_N25; Fanout = 4; REG Node = 'sld_hub:auto_hub\|irf_reg\[3\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.13 % ) " "Info: Total cell delay = 0.537 ns ( 12.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.890 ns ( 87.87 % ) " "Info: Total interconnect delay = 3.890 ns ( 87.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.427 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.427 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[3][0] {} } { 0.000ns 2.874ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.960 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~1 sld_hub:auto_hub|irf_reg[3][0]~23 sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.960 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~1 {} sld_hub:auto_hub|irf_reg[3][0]~23 {} sld_hub:auto_hub|irf_reg[3][0] {} } { 0.000ns 2.955ns 0.270ns 1.584ns 1.647ns } { 0.000ns 0.419ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.427 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.427 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[3][0] {} } { 0.000ns 2.874ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "altera_internal_jtag~TCKUTAP HEX1\[0\] processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[4\] 20.707 ns register " "Info: tco from clock \"altera_internal_jtag~TCKUTAP\" to destination pin \"HEX1\[0\]\" through register \"processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[4\]\" is 20.707 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 12.253 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 12.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 3; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.316 ns) + CELL(0.787 ns) 4.103 ns bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\] 2 REG LCFF_X32_Y19_N31 4 " "Info: 2: + IC(3.316 ns) + CELL(0.787 ns) = 4.103 ns; Loc. = LCFF_X32_Y19_N31; Fanout = 4; REG Node = 'bloco_virtual:inst15\|lpm_constant4:inst3\|lpm_constant:lpm_constant_component\|lpm_constant_7a8:ag\|sld_mod_ram_rom:mgl_prim1\|constant_update_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.967 ns) + CELL(0.150 ns) 7.220 ns processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG 3 COMB LCCOMB_X22_Y19_N14 3 " "Info: 3: + IC(2.967 ns) + CELL(0.150 ns) = 7.220 ns; Loc. = LCCOMB_X22_Y19_N14; Fanout = 3; COMB Node = 'processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|JumpG } "NODE_NAME" } } { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.477 ns) + CELL(0.000 ns) 10.697 ns processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG~clkctrl 4 COMB CLKCTRL_G6 6 " "Info: 4: + IC(3.477 ns) + CELL(0.000 ns) = 10.697 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'processor:inst\|controlador:inst\|gamecontroller:inst19\|JumpG~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl } "NODE_NAME" } } { "gamecontroller.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/gamecontroller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 12.253 ns processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[4\] 5 REG LCFF_X21_Y19_N27 2 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 12.253 ns; Loc. = LCFF_X21_Y19_N27; Fanout = 2; REG Node = 'processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|contador_jumps:inst|counter[4] } "NODE_NAME" } } { "contador_jumps.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/contador_jumps.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 12.03 % ) " "Info: Total cell delay = 1.474 ns ( 12.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.779 ns ( 87.97 % ) " "Info: Total interconnect delay = 10.779 ns ( 87.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.253 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|contador_jumps:inst|counter[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.253 ns" { altera_internal_jtag~TCKUTAP {} bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl {} processor:inst|datapath:inst1|contador_jumps:inst|counter[4] {} } { 0.000ns 3.316ns 2.967ns 3.477ns 1.019ns } { 0.000ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "contador_jumps.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/contador_jumps.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.204 ns + Longest register pin " "Info: + Longest register to pin delay is 8.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[4\] 1 REG LCFF_X21_Y19_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y19_N27; Fanout = 2; REG Node = 'processor:inst\|datapath:inst1\|contador_jumps:inst\|counter\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:inst|datapath:inst1|contador_jumps:inst|counter[4] } "NODE_NAME" } } { "contador_jumps.vhd" "" { Text "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/contador_jumps.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.245 ns) 0.739 ns processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst1\|HEX0\[5\] 2 COMB LCCOMB_X20_Y19_N10 4 " "Info: 2: + IC(0.494 ns) + CELL(0.245 ns) = 0.739 ns; Loc. = LCCOMB_X20_Y19_N10; Fanout = 4; COMB Node = 'processor:inst\|7seg_low_bright:inst15\|hex7seg_lb:inst1\|HEX0\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { processor:inst|datapath:inst1|contador_jumps:inst|counter[4] processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst1|HEX0[5] } "NODE_NAME" } } { "hex7seg_lb.vhd" "" { Text "c:/altera/de2/hex7seg_lb.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.676 ns) + CELL(2.789 ns) 8.204 ns HEX1\[0\] 3 PIN PIN_V20 0 " "Info: 3: + IC(4.676 ns) + CELL(2.789 ns) = 8.204 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'HEX1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.465 ns" { processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst1|HEX0[5] HEX1[0] } "NODE_NAME" } } { "projeto.bdf" "" { Schematic "C:/Users/josep/OneDrive/Ambiente de Trabalho/RafaUltraFinal/projeto/projeto.bdf" { { 192 624 800 208 "HEX1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.034 ns ( 36.98 % ) " "Info: Total cell delay = 3.034 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.170 ns ( 63.02 % ) " "Info: Total interconnect delay = 5.170 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.204 ns" { processor:inst|datapath:inst1|contador_jumps:inst|counter[4] processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst1|HEX0[5] HEX1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.204 ns" { processor:inst|datapath:inst1|contador_jumps:inst|counter[4] {} processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst1|HEX0[5] {} HEX1[0] {} } { 0.000ns 0.494ns 4.676ns } { 0.000ns 0.245ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.253 ns" { altera_internal_jtag~TCKUTAP bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] processor:inst|controlador:inst|gamecontroller:inst19|JumpG processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl processor:inst|datapath:inst1|contador_jumps:inst|counter[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.253 ns" { altera_internal_jtag~TCKUTAP {} bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0] {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG {} processor:inst|controlador:inst|gamecontroller:inst19|JumpG~clkctrl {} processor:inst|datapath:inst1|contador_jumps:inst|counter[4] {} } { 0.000ns 3.316ns 2.967ns 3.477ns 1.019ns } { 0.000ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.204 ns" { processor:inst|datapath:inst1|contador_jumps:inst|counter[4] processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst1|HEX0[5] HEX1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.204 ns" { processor:inst|datapath:inst1|contador_jumps:inst|counter[4] {} processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst1|HEX0[5] {} HEX1[0] {} } { 0.000ns 0.494ns 4.676ns } { 0.000ns 0.245ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[9\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.426 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[9\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.426 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.450 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 3; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 721 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 721; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 4.450 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[9\] 3 REG LCFF_X32_Y15_N9 2 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 4.450 ns; Loc. = LCFF_X32_Y15_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.07 % ) " "Info: Total cell delay = 0.537 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 87.93 % ) " "Info: Total interconnect delay = 3.913 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.450 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.874ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.290 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 35; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.935 ns) + CELL(0.271 ns) 3.206 ns sld_hub:auto_hub\|node_ena_proc~1 2 COMB LCCOMB_X32_Y15_N8 4 " "Info: 2: + IC(2.935 ns) + CELL(0.271 ns) = 3.206 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|node_ena_proc~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.206 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|node_ena_proc~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.290 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[9\] 3 REG LCFF_X32_Y15_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.290 ns; Loc. = LCFF_X32_Y15_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|node_ena_proc~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 10.79 % ) " "Info: Total cell delay = 0.355 ns ( 10.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.935 ns ( 89.21 % ) " "Info: Total interconnect delay = 2.935 ns ( 89.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.290 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|node_ena_proc~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.290 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|node_ena_proc~1 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.935ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.450 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.874ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.290 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|node_ena_proc~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.290 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|node_ena_proc~1 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.935ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 15:52:35 2021 " "Info: Processing ended: Sun May 30 15:52:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 402 s " "Info: Quartus II Full Compilation was successful. 0 errors, 402 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
