/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [9:0] _01_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [27:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [21:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [29:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_35z;
  wire [34:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_61z;
  wire [2:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [32:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_16z[2] | celloutsig_1_4z[0]);
  assign celloutsig_0_13z = ~(celloutsig_0_9z[4] | celloutsig_0_1z[3]);
  assign celloutsig_0_16z = ~(celloutsig_0_0z | celloutsig_0_15z);
  assign celloutsig_1_13z = ~celloutsig_1_10z;
  assign celloutsig_0_43z = ~((celloutsig_0_30z[3] | celloutsig_0_13z) & (celloutsig_0_10z[4] | celloutsig_0_30z[1]));
  assign celloutsig_0_6z = ~((celloutsig_0_3z[4] | celloutsig_0_4z) & (celloutsig_0_5z[1] | celloutsig_0_3z[5]));
  assign celloutsig_0_14z = ~((celloutsig_0_9z[7] | celloutsig_0_2z) & (celloutsig_0_13z | celloutsig_0_3z[0]));
  assign celloutsig_0_18z = ~((celloutsig_0_6z | celloutsig_0_12z[0]) & (celloutsig_0_14z | celloutsig_0_1z[4]));
  assign celloutsig_0_29z = ~((in_data[32] | celloutsig_0_24z[2]) & (celloutsig_0_17z[3] | celloutsig_0_18z));
  assign celloutsig_0_0z = in_data[95] | ~(in_data[63]);
  assign celloutsig_0_32z = celloutsig_0_1z[1] | ~(celloutsig_0_15z);
  assign celloutsig_0_40z = celloutsig_0_25z[9] | ~(celloutsig_0_31z[26]);
  assign celloutsig_1_0z = in_data[187:185] + in_data[171:169];
  assign celloutsig_1_2z = { in_data[138:131], celloutsig_1_0z } + in_data[170:160];
  assign celloutsig_1_11z = celloutsig_1_6z[10:1] + { celloutsig_1_8z[0], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z } + { celloutsig_0_1z[4:3], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_22z = { in_data[45:44], celloutsig_0_2z } + celloutsig_0_5z[3:1];
  assign celloutsig_0_25z = { celloutsig_0_7z[6:5], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_4z } + { celloutsig_0_17z[5:1], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_30z = { celloutsig_0_21z[4:1], celloutsig_0_19z } + { celloutsig_0_26z[5:0], celloutsig_0_29z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_36z[12:9];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_10z[9:4], celloutsig_0_4z, celloutsig_0_43z, celloutsig_0_16z, celloutsig_0_40z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_1z[4:1], celloutsig_0_6z } / { 1'h1, celloutsig_0_1z[3:1], celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_12z[15:6], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_11z } / { 1'h1, in_data[162:153], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_11z[9:1], in_data[96] };
  assign celloutsig_0_21z = { celloutsig_0_12z[5:1], celloutsig_0_6z } / { 1'h1, celloutsig_0_8z };
  assign celloutsig_0_4z = ! celloutsig_0_1z[2:0];
  assign celloutsig_1_5z = ! { in_data[174], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_45z = celloutsig_0_30z[3] & ~(celloutsig_0_40z);
  assign celloutsig_0_15z = celloutsig_0_11z[2] & ~(celloutsig_0_11z[23]);
  assign celloutsig_0_2z = celloutsig_0_1z[2] & ~(celloutsig_0_1z[1]);
  assign celloutsig_0_20z = celloutsig_0_3z[4] & ~(celloutsig_0_4z);
  assign celloutsig_0_36z = in_data[81:47] % { 1'h1, celloutsig_0_23z[5:4], celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_32z };
  assign celloutsig_0_35z = { celloutsig_0_21z[5], celloutsig_0_1z } % { 1'h1, celloutsig_0_26z[5:1] };
  assign celloutsig_1_1z = in_data[144:132] * in_data[173:161];
  assign celloutsig_1_4z = celloutsig_1_3z[2:0] * celloutsig_1_1z[2:0];
  assign celloutsig_0_12z = celloutsig_0_3z[6:1] * celloutsig_0_10z[5:0];
  assign celloutsig_0_23z = { celloutsig_0_11z[13:2], celloutsig_0_8z } * { celloutsig_0_12z[1:0], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_2z[0] ? { celloutsig_1_2z[10:4], celloutsig_1_0z } : in_data[166:157];
  assign celloutsig_0_26z = celloutsig_0_4z ? { celloutsig_0_12z[3:1], celloutsig_0_5z } : { celloutsig_0_10z[7:2], 1'h0 };
  assign celloutsig_1_10z = { celloutsig_1_2z[7:0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } !== in_data[139:126];
  assign celloutsig_0_31z = ~ { celloutsig_0_11z[11:8], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_25z };
  assign celloutsig_1_6z = ~ { celloutsig_1_2z[10:1], celloutsig_1_0z };
  assign celloutsig_0_1z = ~ { in_data[7:4], celloutsig_0_0z };
  assign celloutsig_0_19z = ~ in_data[15:13];
  assign celloutsig_0_3z = ~ { in_data[48:46], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_9z[0], celloutsig_1_3z, celloutsig_1_9z } | { celloutsig_1_2z[10:1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_8z[3:0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z } | { celloutsig_0_3z[7:2], celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[64:62], celloutsig_0_2z } >> { celloutsig_0_3z[5:4], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_8z = in_data[140:134] >> { celloutsig_1_1z[9], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_0z } >> celloutsig_1_1z[5:0];
  assign celloutsig_0_61z = { _01_[7:1], celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_43z, celloutsig_0_45z } ~^ { celloutsig_0_9z[8:3], celloutsig_0_16z, celloutsig_0_20z, _00_, celloutsig_0_20z };
  assign celloutsig_0_62z = celloutsig_0_8z[4:2] ~^ celloutsig_0_22z;
  assign celloutsig_1_16z = { in_data[168:164], celloutsig_1_5z, celloutsig_1_13z } ~^ celloutsig_1_1z[8:2];
  assign celloutsig_0_17z = { celloutsig_0_11z[23:8], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_0z } ~^ { celloutsig_0_8z[3:2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_10z[10:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z } ^ { celloutsig_0_9z[9:0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_7z[1:0], celloutsig_0_15z } ^ celloutsig_0_10z[11:9];
  assign { out_data[128:96], out_data[44:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z[31:0], celloutsig_0_61z, celloutsig_0_62z };
endmodule
