
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/sklansky/src/adder.v
Parsing SystemVerilog input from `/openlane/designs/sklansky/src/adder.v' to AST representation.
Storing AST representation for module `$abstract\adder'.
Storing AST representation for module `$abstract\dot'.
Storing AST representation for module `$abstract\G'.
Storing AST representation for module `$abstract\P'.
Storing AST representation for module `$abstract\carry'.
Storing AST representation for module `$abstract\sum'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Generating RTLIL representation for module `\adder'.

4.1. Analyzing design hierarchy..
Top module:  \adder

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\sum'.
Generating RTLIL representation for module `\sum'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\carry'.
Generating RTLIL representation for module `\carry'.

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dot'.
Generating RTLIL representation for module `\dot'.

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\P'.
Generating RTLIL representation for module `\P'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\G'.
Generating RTLIL representation for module `\G'.

4.7. Analyzing design hierarchy..
Top module:  \adder
Used module:     \sum
Used module:     \carry
Used module:     \dot
Used module:     \P
Used module:     \G

4.8. Analyzing design hierarchy..
Top module:  \adder
Used module:     \sum
Used module:     \carry
Used module:     \dot
Used module:     \P
Used module:     \G
Removing unused module `$abstract\sum'.
Removing unused module `$abstract\carry'.
Removing unused module `$abstract\P'.
Removing unused module `$abstract\G'.
Removing unused module `$abstract\dot'.
Removing unused module `$abstract\adder'.
Removed 6 unused modules.

5. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/sklansky/runs/auto_pnr/tmp/synthesis/hierarchy.dot'.
Dumping module adder to page 1.
Renaming module adder to adder.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \adder
Used module:     \sum
Used module:     \carry
Used module:     \dot
Used module:     \P
Used module:     \G

7.2. Analyzing design hierarchy..
Top module:  \adder
Used module:     \sum
Used module:     \carry
Used module:     \dot
Used module:     \P
Used module:     \G
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 50 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
Creating decoders for process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.

15. Executing PROC_DLATCH pass (convert process syncs to latches).

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\adder.\s1' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$11' with positive edge clock.
Creating register for signal `\adder.\s2' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$12' with positive edge clock.
Creating register for signal `\adder.\s3' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$13' with positive edge clock.
Creating register for signal `\adder.\s4' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$14' with positive edge clock.
Creating register for signal `\adder.\s5' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$15' with positive edge clock.
Creating register for signal `\adder.\s6' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$16' with positive edge clock.
Creating register for signal `\adder.\s7' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$17' with positive edge clock.
Creating register for signal `\adder.\s8' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$18' with positive edge clock.
Creating register for signal `\adder.\s9' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$19' with positive edge clock.
Creating register for signal `\adder.\s10' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$20' with positive edge clock.
Creating register for signal `\adder.\s11' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$21' with positive edge clock.
Creating register for signal `\adder.\s12' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$22' with positive edge clock.
Creating register for signal `\adder.\s13' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$23' with positive edge clock.
Creating register for signal `\adder.\s14' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$24' with positive edge clock.
Creating register for signal `\adder.\s15' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$25' with positive edge clock.
Creating register for signal `\adder.\s16' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$26' with positive edge clock.
Creating register for signal `\adder.\cout' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
  created $dff cell `$procdff$27' with positive edge clock.
Creating register for signal `\adder.\reg_a1' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$28' with positive edge clock.
Creating register for signal `\adder.\reg_a2' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$29' with positive edge clock.
Creating register for signal `\adder.\reg_a3' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$30' with positive edge clock.
Creating register for signal `\adder.\reg_a4' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$31' with positive edge clock.
Creating register for signal `\adder.\reg_a5' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$32' with positive edge clock.
Creating register for signal `\adder.\reg_a6' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$33' with positive edge clock.
Creating register for signal `\adder.\reg_a7' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$34' with positive edge clock.
Creating register for signal `\adder.\reg_a8' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$35' with positive edge clock.
Creating register for signal `\adder.\reg_a9' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$36' with positive edge clock.
Creating register for signal `\adder.\reg_a10' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$37' with positive edge clock.
Creating register for signal `\adder.\reg_a11' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\adder.\reg_a12' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\adder.\reg_a13' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\adder.\reg_a14' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\adder.\reg_a15' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\adder.\reg_a16' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\adder.\reg_b1' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\adder.\reg_b2' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\adder.\reg_b3' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\adder.\reg_b4' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\adder.\reg_b5' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\adder.\reg_b6' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\adder.\reg_b7' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$50' with positive edge clock.
Creating register for signal `\adder.\reg_b8' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$51' with positive edge clock.
Creating register for signal `\adder.\reg_b9' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$52' with positive edge clock.
Creating register for signal `\adder.\reg_b10' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$53' with positive edge clock.
Creating register for signal `\adder.\reg_b11' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$54' with positive edge clock.
Creating register for signal `\adder.\reg_b12' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$55' with positive edge clock.
Creating register for signal `\adder.\reg_b13' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$56' with positive edge clock.
Creating register for signal `\adder.\reg_b14' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$57' with positive edge clock.
Creating register for signal `\adder.\reg_b15' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$58' with positive edge clock.
Creating register for signal `\adder.\reg_b16' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$59' with positive edge clock.
Creating register for signal `\adder.\reg_cin' using process `\adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
  created $dff cell `$procdff$60' with positive edge clock.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `adder.$proc$/openlane/designs/sklansky/src/adder.v:862$2'.
Removing empty process `adder.$proc$/openlane/designs/sklansky/src/adder.v:142$1'.
Cleaned up 0 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module adder...
Checking module P...
Checking module dot...
Checking module carry...
Checking module sum...
Checking module G...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.
Optimizing module P.
Optimizing module dot.
Optimizing module carry.
Optimizing module sum.
Optimizing module G.

21. Executing FLATTEN pass (flatten design).
Deleting now unused module P.
Deleting now unused module dot.
Deleting now unused module carry.
Deleting now unused module sum.
Deleting now unused module G.
<suppressed ~78 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 142 unused wires.
<suppressed ~1 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

24.9. Finished OPT passes. (There is nothing left to do.)

25. Executing FSM pass (extract and optimize FSM).

25.1. Executing FSM_DETECT pass (finding FSMs in design).

25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

26.9. Finished OPT passes. (There is nothing left to do.)

27. Executing WREDUCE pass (reducing word size of cells).

28. Executing PEEPOPT pass (run peephole optimizers).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

30. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module adder:
  created 0 $alu and 0 $macc cells.

31. Executing SHARE pass (SAT-based resource sharing).

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

32.9. Finished OPT passes. (There is nothing left to do.)

33. Executing MEMORY pass.

33.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

33.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

33.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

33.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

33.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

33.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

33.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

33.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

33.10. Executing MEMORY_COLLECT pass (generating $mem cells).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

35.3. Executing OPT_DFF pass (perform DFF optimizations).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

35.5. Finished fast OPT passes.

36. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

37.6. Executing OPT_SHARE pass.

37.7. Executing OPT_DFF pass (perform DFF optimizations).

37.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

37.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

37.10. Finished OPT passes. (There is nothing left to do.)

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~245 debug messages>

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

39.5. Finished fast OPT passes.

40. Executing ABC pass (technology mapping using ABC).

40.1. Extracting gate netlist of module `\adder' to `<abc-temp-dir>/input.blif'..
Extracted 122 gates and 155 wires to a netlist network with 33 inputs and 17 outputs.

40.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

40.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:              NAND cells:       15
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        7
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               NOR cells:       16
ABC RESULTS:            ANDNOT cells:       45
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      105
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       17
Removing temp directory.

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

41.3. Executing OPT_DFF pass (perform DFF optimizations).

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 80 unused wires.
<suppressed ~1 debug messages>

41.5. Finished fast OPT passes.

42. Executing HIERARCHY pass (managing design hierarchy).

42.1. Analyzing design hierarchy..
Top module:  \adder

42.2. Analyzing design hierarchy..
Top module:  \adder
Removed 0 unused modules.

43. Printing statistics.

=== adder ===

   Number of wires:                573
   Number of wire bits:            573
   Number of public wires:         468
   Number of public wire bits:     468
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                172
     $_ANDNOT_                      45
     $_AND_                          4
     $_DFF_P_                       50
     $_NAND_                        15
     $_NOR_                         16
     $_ORNOT_                        3
     $_OR_                           7
     $_XNOR_                        15
     $_XOR_                         17

44. Executing CHECK pass (checking for obvious problems).
Checking module adder...
Found and reported 0 problems.

45. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/sklansky/runs/auto_pnr/tmp/synthesis/post_techmap.dot'.
Dumping module adder to page 1.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder.

47.9. Finished OPT passes. (There is nothing left to do.)

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 367 unused wires.
<suppressed ~367 debug messages>

49. Printing statistics.

=== adder ===

   Number of wires:                206
   Number of wire bits:            206
   Number of public wires:         101
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                172
     $_ANDNOT_                      45
     $_AND_                          4
     $_DFF_P_                       50
     $_NAND_                        15
     $_NOR_                         16
     $_ORNOT_                        3
     $_OR_                           7
     $_XNOR_                        15
     $_XOR_                         17

mapping tbuf

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing TECHMAP pass (map to technology primitives).

52.1. Executing Verilog-2005 frontend: /volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

52.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

53. Executing SIMPLEMAP pass (map simple cells to gate primitives).

54. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

54.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\adder':
  mapped 50 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

55. Printing statistics.

=== adder ===

   Number of wires:                206
   Number of wire bits:            206
   Number of public wires:         101
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                172
     $_ANDNOT_                      45
     $_AND_                          4
     $_NAND_                        15
     $_NOR_                         16
     $_ORNOT_                        3
     $_OR_                           7
     $_XNOR_                        15
     $_XOR_                         17
     sky130_fd_sc_hd__dfxtp_2       50

[INFO]: USING STRATEGY AREA 0

56. Executing ABC pass (technology mapping using ABC).

56.1. Extracting gate netlist of module `\adder' to `/tmp/yosys-abc-EzVnDm/input.blif'..
Extracted 122 gates and 155 wires to a netlist network with 33 inputs and 17 outputs.

56.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-EzVnDm/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-EzVnDm/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-EzVnDm/input.blif 
ABC: + read_lib -w /openlane/designs/sklansky/runs/auto_pnr/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.02 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/sklansky/runs/auto_pnr/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.04 sec
ABC: Memory =    9.54 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/sklansky/runs/auto_pnr/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/sklansky/runs/auto_pnr/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 2600.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 2600.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 2600.0 
ABC: Current delay (2295.07 ps) does not exceed the target delay (2600.00 ps). Upsizing is not performed.
ABC: + dnsize -D 2600.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     80 (  3.8 %)   Cap = 11.1 ff (  0.3 %)   Area =      650.62 ( 97.5 %)   Delay =  2335.67 ps  ( 15.0 %)               
ABC: Path  0 --      22 : 0    2 pi                        A =   0.00  Df =  11.1   -6.8 ps  S =  21.5 ps  Cin =  0.0 ff  Cout =   3.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      72 : 2    2 sky130_fd_sc_hd__and2_2   A =   7.51  Df = 176.0  -36.9 ps  S =  44.8 ps  Cin =  1.5 ff  Cout =   4.3 ff  Cmax = 303.0 ff  G =  275  
ABC: Path  2 --      74 : 2    3 sky130_fd_sc_hd__or2b_2   A =   8.76  Df = 493.2 -214.9 ps  S =  77.6 ps  Cin =  1.6 ff  Cout =  12.3 ff  Cmax = 312.2 ff  G =  743  
ABC: Path  3 --      76 : 3    2 sky130_fd_sc_hd__nor3b_2  A =  12.51  Df = 724.8 -232.0 ps  S = 218.7 ps  Cin =  3.4 ff  Cout =   9.7 ff  Cmax =  93.4 ff  G =  273  
ABC: Path  4 --      82 : 3    3 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =1070.5 -248.1 ps  S = 133.4 ps  Cin =  4.6 ff  Cout =   7.8 ff  Cmax = 128.2 ff  G =  161  
ABC: Path  5 --      88 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =1519.9 -288.2 ps  S = 125.2 ps  Cin =  1.5 ff  Cout =   9.2 ff  Cmax = 310.4 ff  G =  587  
ABC: Path  6 --      93 : 4    3 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =1788.2 -486.8 ps  S = 193.9 ps  Cin =  4.4 ff  Cout =   6.0 ff  Cmax =  88.8 ff  G =  131  
ABC: Path  7 --      99 : 5    1 sky130_fd_sc_hd__o32a_2   A =  11.26  Df =1962.0 -292.0 ps  S =  49.6 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 300.3 ff  G =   74  
ABC: Path  8 --     100 : 1    2 sky130_fd_sc_hd__buf_2    A =   5.00  Df =2168.6 -309.3 ps  S = 192.4 ps  Cin =  1.7 ff  Cout =  38.5 ff  Cmax = 315.9 ff  G = 2214  
ABC: Path  9 --     130 : 3    1 sky130_fd_sc_hd__a21boi_2 A =  11.26  Df =2335.7  -99.5 ps  S = 411.9 ps  Cin =  3.6 ff  Cout =  33.4 ff  Cmax = 129.1 ff  G =  930  
ABC: Start-point = pi21 (\x12.A).  End-point = po16 (\x78.S).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   33/   17  lat =    0  nd =    80  edge =    221  area =650.77  delay = 9.00  lev = 9
ABC: + write_blif /tmp/yosys-abc-EzVnDm/output.blif 

56.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:        internal signals:      105
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       17
Removing temp directory.

57. Executing SETUNDEF pass (replace undef values with defined constants).

58. Executing HILOMAP pass (mapping to constant drivers).

59. Executing SPLITNETS pass (splitting up multi-bit signals).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 155 unused wires.
<suppressed ~1 debug messages>

61. Executing INSBUF pass (insert buffer cells for connected wires).

62. Executing CHECK pass (checking for obvious problems).
Checking module adder...
Found and reported 0 problems.

63. Printing statistics.

=== adder ===

   Number of wires:                164
   Number of wire bits:            164
   Number of public wires:         101
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2         4
     sky130_fd_sc_hd__a21oi_2        7
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a22o_2         1
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       2
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__dfxtp_2       50
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__nand2_2       14
     sky130_fd_sc_hd__nor2_2        11
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21a_2         4
     sky130_fd_sc_hd__o21ai_2        3
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o221a_2        3
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__or2_2          5
     sky130_fd_sc_hd__or2b_2         1
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4_2          2

   Chip area for module '\adder': 1714.144000

64. Executing Verilog backend.
Dumping module `\adder'.

65. Executing JSON backend.

End of script. Logfile hash: abfcdbd70e, CPU: user 0.26s system 0.02s, MEM: 42.38 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 31% 2x abc (0 sec), 22% 2x read_liberty (0 sec), ...
