// Seed: 133065462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_6;
  wire  id_7;
  id_8(
      id_6, id_2, 1, id_1, id_1
  );
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output wor id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5,
    output tri0 id_6,
    output logic id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11
);
  wire id_13, id_14;
  wor id_15, id_16;
  wire id_17;
  assign id_15 = id_9;
  wire id_18;
  id_19(
      id_9
  );
  always $display;
  wire id_20;
  always id_7 <= 1;
  wand id_21 = 1;
  wire id_22;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_20,
      id_18,
      id_18
  );
endmodule
