
*** Running vivado
    with args -log CISC24HW_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CISC24HW_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CISC24HW_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:10:45 . Memory (MB): peak = 316.125 ; gain = 83.027
Command: synth_design -top CISC24HW_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 436.020 ; gain = 106.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CISC24HW_wrapper' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'CISC24HW' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:14' bound to instance 'CISC24HW_i' of component 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-3491] module 'CISC24HW_ALUMuxB_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:5' bound to instance 'ALUMuxB_0' of component 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:746]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_ALU_Shift_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:5' bound to instance 'ALU_Shift_Unit_0' of component 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:754]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_AMAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:5' bound to instance 'AMAMux_0' of component 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:761]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_AccumReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:5' bound to instance 'AccumReg_0' of component 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:767]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_Arith_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:5' bound to instance 'Arith_Unit_0' of component 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:775]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_BranchUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:5' bound to instance 'BranchUnit_0' of component 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:784]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_DecodeUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:5' bound to instance 'DecodeUnit_0' of component 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:797]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_Demux1to2_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:5' bound to instance 'Demux1to2_0' of component 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:812]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_DynamicMux_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:5' bound to instance 'DynamicMux_1' of component 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:819]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_ExecReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:5' bound to instance 'ExecReg_0' of component 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:825]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_FSMController_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:5' bound to instance 'FSMController_0' of component 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:835]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:57]
INFO: [Synth 8-3491] module 'CISC24HW_InterruptHandler_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:5' bound to instance 'InterruptHandler_0' of component 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:884]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_Logic_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:5' bound to instance 'Logic_Unit_0' of component 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:898]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_MUXALU_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:5' bound to instance 'MUXALU_0' of component 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:906]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_MemDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:5' bound to instance 'MemDebugMux_0' of component 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:921]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Multiplier_VHDL_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:5' bound to instance 'Multiplier_VHDL_0' of component 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:929]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:5' bound to instance 'Mux2to1_0' of component 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:936]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:5' bound to instance 'Mux2to1_1' of component 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:943]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:5' bound to instance 'Mux2to1_2' of component 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:950]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux4to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:5' bound to instance 'Mux4to1_0' of component 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:959]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCAddressMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:5' bound to instance 'PCAddressMux_0' of component 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:968]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCounter_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:5' bound to instance 'PCounter_0' of component 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:977]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:5' bound to instance 'RamAddAMux_0' of component 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:988]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddBMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:5' bound to instance 'RamAddBMux_0' of component 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:998]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamDataMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:5' bound to instance 'RamDataMux_0' of component 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1007]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_RegDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:5' bound to instance 'RegDebugMux_0' of component 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_RegSelMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:5' bound to instance 'RegSelMux_0' of component 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RegisterBank_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:5' bound to instance 'RegisterBank_0' of component 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_ScanToAscii_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:5' bound to instance 'ScanToAscii_0' of component 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_clockdivider18_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:5' bound to instance 'clockdivider18_0' of component 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_debugmux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:5' bound to instance 'debugmux_0' of component 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_decoder_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'CISC24HW_divider_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:5' bound to instance 'divider_0' of component 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1106]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_ps2Controller_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:5' bound to instance 'ps2Controller_0' of component 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1116]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_shiftregister_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:5' bound to instance 'shiftregister_0' of component 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_xlconcat_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_4' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:5' bound to instance 'xlslice_10' of component 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1155]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_5' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:5' bound to instance 'xlslice_11' of component 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_12_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:5' bound to instance 'xlslice_12' of component 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1165]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_2_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_3_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_6' of component 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:5' bound to instance 'xlslice_7' of component 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1185]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_2' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:5' bound to instance 'xlslice_8' of component 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_3' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:5' bound to instance 'xlslice_9' of component 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:13]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_A_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:713]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_B_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:714]
WARNING: [Synth 8-3848] Net NLW_MemDebugMux_0_DinReg_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:712]
WARNING: [Synth 8-3848] Net NLW_RamAddAMux_0_Immed8_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:715]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW_wrapper' (2#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 489.496 ; gain = 160.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 489.496 ; gain = 160.063
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-19400-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CISC24HW_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CISC24HW_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 814.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.395 ; gain = 484.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.395 ; gain = 484.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CISC24HW_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALUMuxB_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALU_Shift_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AMAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AccumReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Arith_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/BranchUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DecodeUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Demux1to2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DynamicMux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ExecReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/FSMController_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/InterruptHandler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Logic_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MUXALU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MemDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Multiplier_VHDL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux4to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCAddressMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCounter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddBMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamDataMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegSelMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegisterBank_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ScanToAscii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/clockdivider18_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/debugmux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ps2Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/shiftregister_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.395 ; gain = 484.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.395 ; gain = 484.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 814.395 ; gain = 484.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 814.395 ; gain = 484.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 814.395 ; gain = 484.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 817.527 ; gain = 488.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RamAddAMux_0 has unconnected pin Immed8[9]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 817.527 ; gain = 488.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 817.527 ; gain = 488.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 817.527 ; gain = 488.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 817.527 ; gain = 488.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 817.527 ; gain = 488.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 817.527 ; gain = 488.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |CISC24HW_ALUMuxB_0_0          |         1|
|2     |CISC24HW_ALU_Shift_Unit_0_0   |         1|
|3     |CISC24HW_AMAMux_0_0           |         1|
|4     |CISC24HW_AccumReg_0_0         |         1|
|5     |CISC24HW_Arith_Unit_0_0       |         1|
|6     |CISC24HW_BranchUnit_0_0       |         1|
|7     |CISC24HW_DecodeUnit_0_0       |         1|
|8     |CISC24HW_Demux1to2_0_0        |         1|
|9     |CISC24HW_DynamicMux_1_0       |         1|
|10    |CISC24HW_ExecReg_0_0          |         1|
|11    |CISC24HW_FSMController_0_0    |         1|
|12    |CISC24HW_InterruptHandler_0_0 |         1|
|13    |CISC24HW_Logic_Unit_0_0       |         1|
|14    |CISC24HW_MUXALU_0_0           |         1|
|15    |CISC24HW_MemDebugMux_0_0      |         1|
|16    |CISC24HW_Multiplier_VHDL_0_0  |         1|
|17    |CISC24HW_Mux2to1_0_0          |         1|
|18    |CISC24HW_Mux2to1_1_0          |         1|
|19    |CISC24HW_Mux2to1_0_1          |         1|
|20    |CISC24HW_Mux4to1_0_0          |         1|
|21    |CISC24HW_PCAddressMux_0_0     |         1|
|22    |CISC24HW_PCounter_0_0         |         1|
|23    |CISC24HW_RamAddAMux_0_0       |         1|
|24    |CISC24HW_RamAddBMux_0_0       |         1|
|25    |CISC24HW_RamDataMux_0_0       |         1|
|26    |CISC24HW_RegDebugMux_0_0      |         1|
|27    |CISC24HW_RegSelMux_0_0        |         1|
|28    |CISC24HW_RegisterBank_0_0     |         1|
|29    |CISC24HW_ScanToAscii_0_0      |         1|
|30    |CISC24HW_blk_mem_gen_0_0      |         1|
|31    |CISC24HW_blk_mem_gen_1_0      |         1|
|32    |CISC24HW_clockdivider18_0_0   |         1|
|33    |CISC24HW_debugmux_0_0         |         1|
|34    |CISC24HW_decoder_0_0          |         1|
|35    |CISC24HW_divider_0_0          |         1|
|36    |CISC24HW_ps2Controller_0_0    |         1|
|37    |CISC24HW_shiftregister_0_0    |         1|
|38    |CISC24HW_xlconcat_0_0         |         1|
|39    |CISC24HW_xlslice_0_0          |         1|
|40    |CISC24HW_xlslice_1_0          |         1|
|41    |CISC24HW_xlslice_6_4          |         1|
|42    |CISC24HW_xlslice_6_5          |         1|
|43    |CISC24HW_xlslice_12_0         |         1|
|44    |CISC24HW_xlslice_2_0          |         1|
|45    |CISC24HW_xlslice_3_0          |         1|
|46    |CISC24HW_xlslice_6_0          |         1|
|47    |CISC24HW_xlslice_6_1          |         1|
|48    |CISC24HW_xlslice_6_2          |         1|
|49    |CISC24HW_xlslice_6_3          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |CISC24HW_ALUMuxB_0_0_bbox_0           |     1|
|2     |CISC24HW_ALU_Shift_Unit_0_0_bbox_1    |     1|
|3     |CISC24HW_AMAMux_0_0_bbox_2            |     1|
|4     |CISC24HW_AccumReg_0_0_bbox_3          |     1|
|5     |CISC24HW_Arith_Unit_0_0_bbox_4        |     1|
|6     |CISC24HW_BranchUnit_0_0_bbox_5        |     1|
|7     |CISC24HW_DecodeUnit_0_0_bbox_6        |     1|
|8     |CISC24HW_Demux1to2_0_0_bbox_7         |     1|
|9     |CISC24HW_DynamicMux_1_0_bbox_8        |     1|
|10    |CISC24HW_ExecReg_0_0_bbox_9           |     1|
|11    |CISC24HW_FSMController_0_0_bbox_10    |     1|
|12    |CISC24HW_InterruptHandler_0_0_bbox_11 |     1|
|13    |CISC24HW_Logic_Unit_0_0_bbox_12       |     1|
|14    |CISC24HW_MUXALU_0_0_bbox_13           |     1|
|15    |CISC24HW_MemDebugMux_0_0_bbox_14      |     1|
|16    |CISC24HW_Multiplier_VHDL_0_0_bbox_15  |     1|
|17    |CISC24HW_Mux2to1_0_0_bbox_16          |     1|
|18    |CISC24HW_Mux2to1_0_1_bbox_18          |     1|
|19    |CISC24HW_Mux2to1_1_0_bbox_17          |     1|
|20    |CISC24HW_Mux4to1_0_0_bbox_19          |     1|
|21    |CISC24HW_PCAddressMux_0_0_bbox_20     |     1|
|22    |CISC24HW_PCounter_0_0_bbox_21         |     1|
|23    |CISC24HW_RamAddAMux_0_0_bbox_22       |     1|
|24    |CISC24HW_RamAddBMux_0_0_bbox_23       |     1|
|25    |CISC24HW_RamDataMux_0_0_bbox_24       |     1|
|26    |CISC24HW_RegDebugMux_0_0_bbox_25      |     1|
|27    |CISC24HW_RegSelMux_0_0_bbox_26        |     1|
|28    |CISC24HW_RegisterBank_0_0_bbox_27     |     1|
|29    |CISC24HW_ScanToAscii_0_0_bbox_28      |     1|
|30    |CISC24HW_blk_mem_gen_0_0_bbox_29      |     1|
|31    |CISC24HW_blk_mem_gen_1_0_bbox_30      |     1|
|32    |CISC24HW_clockdivider18_0_0_bbox_31   |     1|
|33    |CISC24HW_debugmux_0_0_bbox_32         |     1|
|34    |CISC24HW_decoder_0_0_bbox_33          |     1|
|35    |CISC24HW_divider_0_0_bbox_34          |     1|
|36    |CISC24HW_ps2Controller_0_0_bbox_35    |     1|
|37    |CISC24HW_shiftregister_0_0_bbox_36    |     1|
|38    |CISC24HW_xlconcat_0_0_bbox_37         |     1|
|39    |CISC24HW_xlslice_0_0_bbox_38          |     1|
|40    |CISC24HW_xlslice_12_0_bbox_42         |     1|
|41    |CISC24HW_xlslice_1_0_bbox_39          |     1|
|42    |CISC24HW_xlslice_2_0_bbox_43          |     1|
|43    |CISC24HW_xlslice_3_0_bbox_44          |     1|
|44    |CISC24HW_xlslice_6_0_bbox_45          |     1|
|45    |CISC24HW_xlslice_6_1_bbox_46          |     1|
|46    |CISC24HW_xlslice_6_2_bbox_47          |     1|
|47    |CISC24HW_xlslice_6_3_bbox_48          |     1|
|48    |CISC24HW_xlslice_6_4_bbox_40          |     1|
|49    |CISC24HW_xlslice_6_5_bbox_41          |     1|
|50    |IBUF                                  |    19|
|51    |OBUF                                  |    20|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   951|
|2     |  CISC24HW_i |CISC24HW |   912|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 817.527 ; gain = 488.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 50 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 817.527 ; gain = 163.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 817.527 ; gain = 488.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 4 Warnings, 50 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 830.816 ; gain = 514.555
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/CISC24HW_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CISC24HW_wrapper_utilization_synth.rpt -pb CISC24HW_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 831.215 ; gain = 0.023
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 15:59:49 2018...

*** Running vivado
    with args -log CISC24HW_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CISC24HW_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CISC24HW_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:10:46 . Memory (MB): peak = 314.953 ; gain = 81.809
Command: synth_design -top CISC24HW_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 434.121 ; gain = 105.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CISC24HW_wrapper' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'CISC24HW' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:14' bound to instance 'CISC24HW_i' of component 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-3491] module 'CISC24HW_ALUMuxB_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:5' bound to instance 'ALUMuxB_0' of component 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:746]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_ALU_Shift_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:5' bound to instance 'ALU_Shift_Unit_0' of component 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:754]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_AMAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:5' bound to instance 'AMAMux_0' of component 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:761]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_AccumReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:5' bound to instance 'AccumReg_0' of component 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:767]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_Arith_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:5' bound to instance 'Arith_Unit_0' of component 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:775]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_BranchUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:5' bound to instance 'BranchUnit_0' of component 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:784]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_DecodeUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:5' bound to instance 'DecodeUnit_0' of component 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:797]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_Demux1to2_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:5' bound to instance 'Demux1to2_0' of component 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:812]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_DynamicMux_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:5' bound to instance 'DynamicMux_1' of component 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:819]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_ExecReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:5' bound to instance 'ExecReg_0' of component 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:825]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_FSMController_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:5' bound to instance 'FSMController_0' of component 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:835]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:57]
INFO: [Synth 8-3491] module 'CISC24HW_InterruptHandler_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:5' bound to instance 'InterruptHandler_0' of component 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:884]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_Logic_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:5' bound to instance 'Logic_Unit_0' of component 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:898]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_MUXALU_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:5' bound to instance 'MUXALU_0' of component 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:906]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_MemDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:5' bound to instance 'MemDebugMux_0' of component 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:921]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Multiplier_VHDL_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:5' bound to instance 'Multiplier_VHDL_0' of component 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:929]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:5' bound to instance 'Mux2to1_0' of component 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:936]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:5' bound to instance 'Mux2to1_1' of component 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:943]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:5' bound to instance 'Mux2to1_2' of component 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:950]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux4to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:5' bound to instance 'Mux4to1_0' of component 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:959]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCAddressMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:5' bound to instance 'PCAddressMux_0' of component 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:968]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCounter_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:5' bound to instance 'PCounter_0' of component 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:977]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:5' bound to instance 'RamAddAMux_0' of component 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:988]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddBMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:5' bound to instance 'RamAddBMux_0' of component 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:998]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamDataMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:5' bound to instance 'RamDataMux_0' of component 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1007]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_RegDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:5' bound to instance 'RegDebugMux_0' of component 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_RegSelMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:5' bound to instance 'RegSelMux_0' of component 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RegisterBank_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:5' bound to instance 'RegisterBank_0' of component 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_ScanToAscii_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:5' bound to instance 'ScanToAscii_0' of component 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_clockdivider18_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:5' bound to instance 'clockdivider18_0' of component 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_debugmux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:5' bound to instance 'debugmux_0' of component 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_decoder_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'CISC24HW_divider_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:5' bound to instance 'divider_0' of component 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1106]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_ps2Controller_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:5' bound to instance 'ps2Controller_0' of component 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1116]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_shiftregister_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:5' bound to instance 'shiftregister_0' of component 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_xlconcat_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_4' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:5' bound to instance 'xlslice_10' of component 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1155]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_5' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:5' bound to instance 'xlslice_11' of component 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_12_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:5' bound to instance 'xlslice_12' of component 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1165]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_2_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_3_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_6' of component 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:5' bound to instance 'xlslice_7' of component 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1185]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_2' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:5' bound to instance 'xlslice_8' of component 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_3' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:5' bound to instance 'xlslice_9' of component 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:13]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_A_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:713]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_B_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:714]
WARNING: [Synth 8-3848] Net NLW_MemDebugMux_0_DinReg_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:712]
WARNING: [Synth 8-3848] Net NLW_RamAddAMux_0_Immed8_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:715]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW_wrapper' (2#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 487.617 ; gain = 159.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 487.617 ; gain = 159.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-16480-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CISC24HW_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CISC24HW_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 813.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 813.785 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 813.785 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CISC24HW_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALUMuxB_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALU_Shift_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AMAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AccumReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Arith_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/BranchUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DecodeUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Demux1to2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DynamicMux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ExecReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/FSMController_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/InterruptHandler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Logic_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MUXALU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MemDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Multiplier_VHDL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux4to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCAddressMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCounter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddBMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamDataMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegSelMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegisterBank_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ScanToAscii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/clockdivider18_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/debugmux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ps2Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/shiftregister_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 813.785 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 813.785 ; gain = 485.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 813.785 ; gain = 485.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 813.785 ; gain = 485.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 813.785 ; gain = 485.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 815.691 ; gain = 487.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RamAddAMux_0 has unconnected pin Immed8[9]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.691 ; gain = 487.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.691 ; gain = 487.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.691 ; gain = 487.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.691 ; gain = 487.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.691 ; gain = 487.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.691 ; gain = 487.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |CISC24HW_ALUMuxB_0_0          |         1|
|2     |CISC24HW_ALU_Shift_Unit_0_0   |         1|
|3     |CISC24HW_AMAMux_0_0           |         1|
|4     |CISC24HW_AccumReg_0_0         |         1|
|5     |CISC24HW_Arith_Unit_0_0       |         1|
|6     |CISC24HW_BranchUnit_0_0       |         1|
|7     |CISC24HW_DecodeUnit_0_0       |         1|
|8     |CISC24HW_Demux1to2_0_0        |         1|
|9     |CISC24HW_DynamicMux_1_0       |         1|
|10    |CISC24HW_ExecReg_0_0          |         1|
|11    |CISC24HW_FSMController_0_0    |         1|
|12    |CISC24HW_InterruptHandler_0_0 |         1|
|13    |CISC24HW_Logic_Unit_0_0       |         1|
|14    |CISC24HW_MUXALU_0_0           |         1|
|15    |CISC24HW_MemDebugMux_0_0      |         1|
|16    |CISC24HW_Multiplier_VHDL_0_0  |         1|
|17    |CISC24HW_Mux2to1_0_0          |         1|
|18    |CISC24HW_Mux2to1_1_0          |         1|
|19    |CISC24HW_Mux2to1_0_1          |         1|
|20    |CISC24HW_Mux4to1_0_0          |         1|
|21    |CISC24HW_PCAddressMux_0_0     |         1|
|22    |CISC24HW_PCounter_0_0         |         1|
|23    |CISC24HW_RamAddAMux_0_0       |         1|
|24    |CISC24HW_RamAddBMux_0_0       |         1|
|25    |CISC24HW_RamDataMux_0_0       |         1|
|26    |CISC24HW_RegDebugMux_0_0      |         1|
|27    |CISC24HW_RegSelMux_0_0        |         1|
|28    |CISC24HW_RegisterBank_0_0     |         1|
|29    |CISC24HW_ScanToAscii_0_0      |         1|
|30    |CISC24HW_blk_mem_gen_0_0      |         1|
|31    |CISC24HW_blk_mem_gen_1_0      |         1|
|32    |CISC24HW_clockdivider18_0_0   |         1|
|33    |CISC24HW_debugmux_0_0         |         1|
|34    |CISC24HW_decoder_0_0          |         1|
|35    |CISC24HW_divider_0_0          |         1|
|36    |CISC24HW_ps2Controller_0_0    |         1|
|37    |CISC24HW_shiftregister_0_0    |         1|
|38    |CISC24HW_xlconcat_0_0         |         1|
|39    |CISC24HW_xlslice_0_0          |         1|
|40    |CISC24HW_xlslice_1_0          |         1|
|41    |CISC24HW_xlslice_6_4          |         1|
|42    |CISC24HW_xlslice_6_5          |         1|
|43    |CISC24HW_xlslice_12_0         |         1|
|44    |CISC24HW_xlslice_2_0          |         1|
|45    |CISC24HW_xlslice_3_0          |         1|
|46    |CISC24HW_xlslice_6_0          |         1|
|47    |CISC24HW_xlslice_6_1          |         1|
|48    |CISC24HW_xlslice_6_2          |         1|
|49    |CISC24HW_xlslice_6_3          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |CISC24HW_ALUMuxB_0_0_bbox_0           |     1|
|2     |CISC24HW_ALU_Shift_Unit_0_0_bbox_1    |     1|
|3     |CISC24HW_AMAMux_0_0_bbox_2            |     1|
|4     |CISC24HW_AccumReg_0_0_bbox_3          |     1|
|5     |CISC24HW_Arith_Unit_0_0_bbox_4        |     1|
|6     |CISC24HW_BranchUnit_0_0_bbox_5        |     1|
|7     |CISC24HW_DecodeUnit_0_0_bbox_6        |     1|
|8     |CISC24HW_Demux1to2_0_0_bbox_7         |     1|
|9     |CISC24HW_DynamicMux_1_0_bbox_8        |     1|
|10    |CISC24HW_ExecReg_0_0_bbox_9           |     1|
|11    |CISC24HW_FSMController_0_0_bbox_10    |     1|
|12    |CISC24HW_InterruptHandler_0_0_bbox_11 |     1|
|13    |CISC24HW_Logic_Unit_0_0_bbox_12       |     1|
|14    |CISC24HW_MUXALU_0_0_bbox_13           |     1|
|15    |CISC24HW_MemDebugMux_0_0_bbox_14      |     1|
|16    |CISC24HW_Multiplier_VHDL_0_0_bbox_15  |     1|
|17    |CISC24HW_Mux2to1_0_0_bbox_16          |     1|
|18    |CISC24HW_Mux2to1_0_1_bbox_18          |     1|
|19    |CISC24HW_Mux2to1_1_0_bbox_17          |     1|
|20    |CISC24HW_Mux4to1_0_0_bbox_19          |     1|
|21    |CISC24HW_PCAddressMux_0_0_bbox_20     |     1|
|22    |CISC24HW_PCounter_0_0_bbox_21         |     1|
|23    |CISC24HW_RamAddAMux_0_0_bbox_22       |     1|
|24    |CISC24HW_RamAddBMux_0_0_bbox_23       |     1|
|25    |CISC24HW_RamDataMux_0_0_bbox_24       |     1|
|26    |CISC24HW_RegDebugMux_0_0_bbox_25      |     1|
|27    |CISC24HW_RegSelMux_0_0_bbox_26        |     1|
|28    |CISC24HW_RegisterBank_0_0_bbox_27     |     1|
|29    |CISC24HW_ScanToAscii_0_0_bbox_28      |     1|
|30    |CISC24HW_blk_mem_gen_0_0_bbox_29      |     1|
|31    |CISC24HW_blk_mem_gen_1_0_bbox_30      |     1|
|32    |CISC24HW_clockdivider18_0_0_bbox_31   |     1|
|33    |CISC24HW_debugmux_0_0_bbox_32         |     1|
|34    |CISC24HW_decoder_0_0_bbox_33          |     1|
|35    |CISC24HW_divider_0_0_bbox_34          |     1|
|36    |CISC24HW_ps2Controller_0_0_bbox_35    |     1|
|37    |CISC24HW_shiftregister_0_0_bbox_36    |     1|
|38    |CISC24HW_xlconcat_0_0_bbox_37         |     1|
|39    |CISC24HW_xlslice_0_0_bbox_38          |     1|
|40    |CISC24HW_xlslice_12_0_bbox_42         |     1|
|41    |CISC24HW_xlslice_1_0_bbox_39          |     1|
|42    |CISC24HW_xlslice_2_0_bbox_43          |     1|
|43    |CISC24HW_xlslice_3_0_bbox_44          |     1|
|44    |CISC24HW_xlslice_6_0_bbox_45          |     1|
|45    |CISC24HW_xlslice_6_1_bbox_46          |     1|
|46    |CISC24HW_xlslice_6_2_bbox_47          |     1|
|47    |CISC24HW_xlslice_6_3_bbox_48          |     1|
|48    |CISC24HW_xlslice_6_4_bbox_40          |     1|
|49    |CISC24HW_xlslice_6_5_bbox_41          |     1|
|50    |IBUF                                  |    19|
|51    |OBUF                                  |    20|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   951|
|2     |  CISC24HW_i |CISC24HW |   912|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.691 ; gain = 487.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 50 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 815.691 ; gain = 161.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.691 ; gain = 487.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 4 Warnings, 50 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:06 . Memory (MB): peak = 827.590 ; gain = 512.426
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/CISC24HW_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CISC24HW_wrapper_utilization_synth.rpt -pb CISC24HW_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 827.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 16:42:06 2018...

*** Running vivado
    with args -log CISC24HW_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CISC24HW_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CISC24HW_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:10:45 . Memory (MB): peak = 316.074 ; gain = 82.785
Command: synth_design -top CISC24HW_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 435.895 ; gain = 106.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CISC24HW_wrapper' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'CISC24HW' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:14' bound to instance 'CISC24HW_i' of component 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-3491] module 'CISC24HW_ALUMuxB_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:5' bound to instance 'ALUMuxB_0' of component 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:746]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_ALU_Shift_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:5' bound to instance 'ALU_Shift_Unit_0' of component 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:754]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_AMAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:5' bound to instance 'AMAMux_0' of component 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:761]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_AccumReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:5' bound to instance 'AccumReg_0' of component 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:767]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_Arith_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:5' bound to instance 'Arith_Unit_0' of component 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:775]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_BranchUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:5' bound to instance 'BranchUnit_0' of component 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:784]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_DecodeUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:5' bound to instance 'DecodeUnit_0' of component 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:797]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_Demux1to2_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:5' bound to instance 'Demux1to2_0' of component 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:812]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_DynamicMux_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:5' bound to instance 'DynamicMux_1' of component 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:819]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_ExecReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:5' bound to instance 'ExecReg_0' of component 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:825]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_FSMController_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:5' bound to instance 'FSMController_0' of component 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:835]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:57]
INFO: [Synth 8-3491] module 'CISC24HW_InterruptHandler_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:5' bound to instance 'InterruptHandler_0' of component 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:884]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_Logic_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:5' bound to instance 'Logic_Unit_0' of component 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:898]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_MUXALU_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:5' bound to instance 'MUXALU_0' of component 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:906]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_MemDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:5' bound to instance 'MemDebugMux_0' of component 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:921]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Multiplier_VHDL_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:5' bound to instance 'Multiplier_VHDL_0' of component 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:929]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:5' bound to instance 'Mux2to1_0' of component 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:936]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:5' bound to instance 'Mux2to1_1' of component 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:943]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:5' bound to instance 'Mux2to1_2' of component 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:950]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux4to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:5' bound to instance 'Mux4to1_0' of component 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:959]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCAddressMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:5' bound to instance 'PCAddressMux_0' of component 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:968]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCounter_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:5' bound to instance 'PCounter_0' of component 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:977]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:5' bound to instance 'RamAddAMux_0' of component 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:988]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddBMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:5' bound to instance 'RamAddBMux_0' of component 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:998]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamDataMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:5' bound to instance 'RamDataMux_0' of component 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1007]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_RegDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:5' bound to instance 'RegDebugMux_0' of component 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_RegSelMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:5' bound to instance 'RegSelMux_0' of component 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RegisterBank_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:5' bound to instance 'RegisterBank_0' of component 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_ScanToAscii_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:5' bound to instance 'ScanToAscii_0' of component 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_clockdivider18_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:5' bound to instance 'clockdivider18_0' of component 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_debugmux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:5' bound to instance 'debugmux_0' of component 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_decoder_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'CISC24HW_divider_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:5' bound to instance 'divider_0' of component 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1106]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_ps2Controller_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:5' bound to instance 'ps2Controller_0' of component 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1116]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_shiftregister_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:5' bound to instance 'shiftregister_0' of component 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_xlconcat_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_4' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:5' bound to instance 'xlslice_10' of component 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1155]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_5' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:5' bound to instance 'xlslice_11' of component 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_12_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:5' bound to instance 'xlslice_12' of component 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1165]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_2_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_3_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_6' of component 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:5' bound to instance 'xlslice_7' of component 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1185]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_2' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:5' bound to instance 'xlslice_8' of component 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_3' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:5' bound to instance 'xlslice_9' of component 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:13]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_A_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:713]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_B_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:714]
WARNING: [Synth 8-3848] Net NLW_MemDebugMux_0_DinReg_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:712]
WARNING: [Synth 8-3848] Net NLW_RamAddAMux_0_Immed8_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:715]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW_wrapper' (2#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 489.648 ; gain = 160.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 489.648 ; gain = 160.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-9560-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CISC24HW_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CISC24HW_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 813.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 813.488 ; gain = 483.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 813.488 ; gain = 483.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CISC24HW_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALUMuxB_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALU_Shift_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AMAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AccumReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Arith_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/BranchUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DecodeUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Demux1to2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DynamicMux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ExecReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/FSMController_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/InterruptHandler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Logic_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MUXALU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MemDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Multiplier_VHDL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux4to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCAddressMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCounter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddBMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamDataMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegSelMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegisterBank_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ScanToAscii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/clockdivider18_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/debugmux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ps2Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/shiftregister_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 813.488 ; gain = 483.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 813.488 ; gain = 483.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 813.488 ; gain = 483.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 813.488 ; gain = 483.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 813.488 ; gain = 483.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 816.219 ; gain = 486.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RamAddAMux_0 has unconnected pin Immed8[9]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 816.219 ; gain = 486.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 816.219 ; gain = 486.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 816.219 ; gain = 486.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 816.219 ; gain = 486.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 816.219 ; gain = 486.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 816.219 ; gain = 486.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |CISC24HW_ALUMuxB_0_0          |         1|
|2     |CISC24HW_ALU_Shift_Unit_0_0   |         1|
|3     |CISC24HW_AMAMux_0_0           |         1|
|4     |CISC24HW_AccumReg_0_0         |         1|
|5     |CISC24HW_Arith_Unit_0_0       |         1|
|6     |CISC24HW_BranchUnit_0_0       |         1|
|7     |CISC24HW_DecodeUnit_0_0       |         1|
|8     |CISC24HW_Demux1to2_0_0        |         1|
|9     |CISC24HW_DynamicMux_1_0       |         1|
|10    |CISC24HW_ExecReg_0_0          |         1|
|11    |CISC24HW_FSMController_0_0    |         1|
|12    |CISC24HW_InterruptHandler_0_0 |         1|
|13    |CISC24HW_Logic_Unit_0_0       |         1|
|14    |CISC24HW_MUXALU_0_0           |         1|
|15    |CISC24HW_MemDebugMux_0_0      |         1|
|16    |CISC24HW_Multiplier_VHDL_0_0  |         1|
|17    |CISC24HW_Mux2to1_0_0          |         1|
|18    |CISC24HW_Mux2to1_1_0          |         1|
|19    |CISC24HW_Mux2to1_0_1          |         1|
|20    |CISC24HW_Mux4to1_0_0          |         1|
|21    |CISC24HW_PCAddressMux_0_0     |         1|
|22    |CISC24HW_PCounter_0_0         |         1|
|23    |CISC24HW_RamAddAMux_0_0       |         1|
|24    |CISC24HW_RamAddBMux_0_0       |         1|
|25    |CISC24HW_RamDataMux_0_0       |         1|
|26    |CISC24HW_RegDebugMux_0_0      |         1|
|27    |CISC24HW_RegSelMux_0_0        |         1|
|28    |CISC24HW_RegisterBank_0_0     |         1|
|29    |CISC24HW_ScanToAscii_0_0      |         1|
|30    |CISC24HW_blk_mem_gen_0_0      |         1|
|31    |CISC24HW_blk_mem_gen_1_0      |         1|
|32    |CISC24HW_clockdivider18_0_0   |         1|
|33    |CISC24HW_debugmux_0_0         |         1|
|34    |CISC24HW_decoder_0_0          |         1|
|35    |CISC24HW_divider_0_0          |         1|
|36    |CISC24HW_ps2Controller_0_0    |         1|
|37    |CISC24HW_shiftregister_0_0    |         1|
|38    |CISC24HW_xlconcat_0_0         |         1|
|39    |CISC24HW_xlslice_0_0          |         1|
|40    |CISC24HW_xlslice_1_0          |         1|
|41    |CISC24HW_xlslice_6_4          |         1|
|42    |CISC24HW_xlslice_6_5          |         1|
|43    |CISC24HW_xlslice_12_0         |         1|
|44    |CISC24HW_xlslice_2_0          |         1|
|45    |CISC24HW_xlslice_3_0          |         1|
|46    |CISC24HW_xlslice_6_0          |         1|
|47    |CISC24HW_xlslice_6_1          |         1|
|48    |CISC24HW_xlslice_6_2          |         1|
|49    |CISC24HW_xlslice_6_3          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |CISC24HW_ALUMuxB_0_0_bbox_0           |     1|
|2     |CISC24HW_ALU_Shift_Unit_0_0_bbox_1    |     1|
|3     |CISC24HW_AMAMux_0_0_bbox_2            |     1|
|4     |CISC24HW_AccumReg_0_0_bbox_3          |     1|
|5     |CISC24HW_Arith_Unit_0_0_bbox_4        |     1|
|6     |CISC24HW_BranchUnit_0_0_bbox_5        |     1|
|7     |CISC24HW_DecodeUnit_0_0_bbox_6        |     1|
|8     |CISC24HW_Demux1to2_0_0_bbox_7         |     1|
|9     |CISC24HW_DynamicMux_1_0_bbox_8        |     1|
|10    |CISC24HW_ExecReg_0_0_bbox_9           |     1|
|11    |CISC24HW_FSMController_0_0_bbox_10    |     1|
|12    |CISC24HW_InterruptHandler_0_0_bbox_11 |     1|
|13    |CISC24HW_Logic_Unit_0_0_bbox_12       |     1|
|14    |CISC24HW_MUXALU_0_0_bbox_13           |     1|
|15    |CISC24HW_MemDebugMux_0_0_bbox_14      |     1|
|16    |CISC24HW_Multiplier_VHDL_0_0_bbox_15  |     1|
|17    |CISC24HW_Mux2to1_0_0_bbox_16          |     1|
|18    |CISC24HW_Mux2to1_0_1_bbox_18          |     1|
|19    |CISC24HW_Mux2to1_1_0_bbox_17          |     1|
|20    |CISC24HW_Mux4to1_0_0_bbox_19          |     1|
|21    |CISC24HW_PCAddressMux_0_0_bbox_20     |     1|
|22    |CISC24HW_PCounter_0_0_bbox_21         |     1|
|23    |CISC24HW_RamAddAMux_0_0_bbox_22       |     1|
|24    |CISC24HW_RamAddBMux_0_0_bbox_23       |     1|
|25    |CISC24HW_RamDataMux_0_0_bbox_24       |     1|
|26    |CISC24HW_RegDebugMux_0_0_bbox_25      |     1|
|27    |CISC24HW_RegSelMux_0_0_bbox_26        |     1|
|28    |CISC24HW_RegisterBank_0_0_bbox_27     |     1|
|29    |CISC24HW_ScanToAscii_0_0_bbox_28      |     1|
|30    |CISC24HW_blk_mem_gen_0_0_bbox_29      |     1|
|31    |CISC24HW_blk_mem_gen_1_0_bbox_30      |     1|
|32    |CISC24HW_clockdivider18_0_0_bbox_31   |     1|
|33    |CISC24HW_debugmux_0_0_bbox_32         |     1|
|34    |CISC24HW_decoder_0_0_bbox_33          |     1|
|35    |CISC24HW_divider_0_0_bbox_34          |     1|
|36    |CISC24HW_ps2Controller_0_0_bbox_35    |     1|
|37    |CISC24HW_shiftregister_0_0_bbox_36    |     1|
|38    |CISC24HW_xlconcat_0_0_bbox_37         |     1|
|39    |CISC24HW_xlslice_0_0_bbox_38          |     1|
|40    |CISC24HW_xlslice_12_0_bbox_42         |     1|
|41    |CISC24HW_xlslice_1_0_bbox_39          |     1|
|42    |CISC24HW_xlslice_2_0_bbox_43          |     1|
|43    |CISC24HW_xlslice_3_0_bbox_44          |     1|
|44    |CISC24HW_xlslice_6_0_bbox_45          |     1|
|45    |CISC24HW_xlslice_6_1_bbox_46          |     1|
|46    |CISC24HW_xlslice_6_2_bbox_47          |     1|
|47    |CISC24HW_xlslice_6_3_bbox_48          |     1|
|48    |CISC24HW_xlslice_6_4_bbox_40          |     1|
|49    |CISC24HW_xlslice_6_5_bbox_41          |     1|
|50    |IBUF                                  |    19|
|51    |OBUF                                  |    20|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   951|
|2     |  CISC24HW_i |CISC24HW |   912|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 816.219 ; gain = 486.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 50 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 816.219 ; gain = 162.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 816.219 ; gain = 486.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 4 Warnings, 50 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 825.688 ; gain = 509.449
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/CISC24HW_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CISC24HW_wrapper_utilization_synth.rpt -pb CISC24HW_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 826.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 17:20:22 2018...

*** Running vivado
    with args -log CISC24HW_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CISC24HW_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CISC24HW_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:10:45 . Memory (MB): peak = 315.766 ; gain = 82.645
Command: synth_design -top CISC24HW_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 436.410 ; gain = 107.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CISC24HW_wrapper' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'CISC24HW' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:14' bound to instance 'CISC24HW_i' of component 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-3491] module 'CISC24HW_ALUMuxB_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:5' bound to instance 'ALUMuxB_0' of component 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:746]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_ALU_Shift_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:5' bound to instance 'ALU_Shift_Unit_0' of component 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:754]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_AMAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:5' bound to instance 'AMAMux_0' of component 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:761]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_AccumReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:5' bound to instance 'AccumReg_0' of component 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:767]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_Arith_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:5' bound to instance 'Arith_Unit_0' of component 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:775]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_BranchUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:5' bound to instance 'BranchUnit_0' of component 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:784]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_DecodeUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:5' bound to instance 'DecodeUnit_0' of component 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:797]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_Demux1to2_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:5' bound to instance 'Demux1to2_0' of component 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:812]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_DynamicMux_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:5' bound to instance 'DynamicMux_1' of component 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:819]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_ExecReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:5' bound to instance 'ExecReg_0' of component 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:825]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_FSMController_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:5' bound to instance 'FSMController_0' of component 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:835]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:57]
INFO: [Synth 8-3491] module 'CISC24HW_InterruptHandler_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:5' bound to instance 'InterruptHandler_0' of component 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:884]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_Logic_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:5' bound to instance 'Logic_Unit_0' of component 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:898]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_MUXALU_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:5' bound to instance 'MUXALU_0' of component 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:906]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_MemDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:5' bound to instance 'MemDebugMux_0' of component 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:921]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Multiplier_VHDL_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:5' bound to instance 'Multiplier_VHDL_0' of component 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:929]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:5' bound to instance 'Mux2to1_0' of component 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:936]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:5' bound to instance 'Mux2to1_1' of component 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:943]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:5' bound to instance 'Mux2to1_2' of component 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:950]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux4to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:5' bound to instance 'Mux4to1_0' of component 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:959]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCAddressMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:5' bound to instance 'PCAddressMux_0' of component 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:968]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCounter_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:5' bound to instance 'PCounter_0' of component 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:977]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:5' bound to instance 'RamAddAMux_0' of component 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:988]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddBMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:5' bound to instance 'RamAddBMux_0' of component 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:998]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamDataMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:5' bound to instance 'RamDataMux_0' of component 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1007]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_RegDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:5' bound to instance 'RegDebugMux_0' of component 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_RegSelMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:5' bound to instance 'RegSelMux_0' of component 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RegisterBank_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:5' bound to instance 'RegisterBank_0' of component 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_ScanToAscii_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:5' bound to instance 'ScanToAscii_0' of component 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_clockdivider18_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:5' bound to instance 'clockdivider18_0' of component 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_debugmux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:5' bound to instance 'debugmux_0' of component 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_decoder_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'CISC24HW_divider_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:5' bound to instance 'divider_0' of component 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1106]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_ps2Controller_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:5' bound to instance 'ps2Controller_0' of component 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1116]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_shiftregister_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:5' bound to instance 'shiftregister_0' of component 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_xlconcat_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_4' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:5' bound to instance 'xlslice_10' of component 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1155]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_5' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:5' bound to instance 'xlslice_11' of component 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_12_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:5' bound to instance 'xlslice_12' of component 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1165]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_2_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_3_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_6' of component 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:5' bound to instance 'xlslice_7' of component 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1185]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_2' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:5' bound to instance 'xlslice_8' of component 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_3' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:5' bound to instance 'xlslice_9' of component 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:13]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_A_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:713]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_B_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:714]
WARNING: [Synth 8-3848] Net NLW_MemDebugMux_0_DinReg_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:712]
WARNING: [Synth 8-3848] Net NLW_RamAddAMux_0_Immed8_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:715]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW_wrapper' (2#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 490.457 ; gain = 161.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 490.457 ; gain = 161.215
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18576-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CISC24HW_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CISC24HW_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 814.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 814.707 ; gain = 485.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 814.707 ; gain = 485.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CISC24HW_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALUMuxB_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALU_Shift_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AMAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AccumReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Arith_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/BranchUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DecodeUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Demux1to2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DynamicMux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ExecReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/FSMController_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/InterruptHandler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Logic_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MUXALU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MemDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Multiplier_VHDL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux4to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCAddressMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCounter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddBMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamDataMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegSelMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegisterBank_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ScanToAscii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/clockdivider18_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/debugmux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ps2Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/shiftregister_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 814.707 ; gain = 485.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 814.707 ; gain = 485.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 814.707 ; gain = 485.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 814.707 ; gain = 485.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 814.707 ; gain = 485.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 818.438 ; gain = 489.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RamAddAMux_0 has unconnected pin Immed8[9]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 818.438 ; gain = 489.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 818.438 ; gain = 489.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 818.438 ; gain = 489.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 818.438 ; gain = 489.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 818.438 ; gain = 489.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 818.438 ; gain = 489.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |CISC24HW_ALUMuxB_0_0          |         1|
|2     |CISC24HW_ALU_Shift_Unit_0_0   |         1|
|3     |CISC24HW_AMAMux_0_0           |         1|
|4     |CISC24HW_AccumReg_0_0         |         1|
|5     |CISC24HW_Arith_Unit_0_0       |         1|
|6     |CISC24HW_BranchUnit_0_0       |         1|
|7     |CISC24HW_DecodeUnit_0_0       |         1|
|8     |CISC24HW_Demux1to2_0_0        |         1|
|9     |CISC24HW_DynamicMux_1_0       |         1|
|10    |CISC24HW_ExecReg_0_0          |         1|
|11    |CISC24HW_FSMController_0_0    |         1|
|12    |CISC24HW_InterruptHandler_0_0 |         1|
|13    |CISC24HW_Logic_Unit_0_0       |         1|
|14    |CISC24HW_MUXALU_0_0           |         1|
|15    |CISC24HW_MemDebugMux_0_0      |         1|
|16    |CISC24HW_Multiplier_VHDL_0_0  |         1|
|17    |CISC24HW_Mux2to1_0_0          |         1|
|18    |CISC24HW_Mux2to1_1_0          |         1|
|19    |CISC24HW_Mux2to1_0_1          |         1|
|20    |CISC24HW_Mux4to1_0_0          |         1|
|21    |CISC24HW_PCAddressMux_0_0     |         1|
|22    |CISC24HW_PCounter_0_0         |         1|
|23    |CISC24HW_RamAddAMux_0_0       |         1|
|24    |CISC24HW_RamAddBMux_0_0       |         1|
|25    |CISC24HW_RamDataMux_0_0       |         1|
|26    |CISC24HW_RegDebugMux_0_0      |         1|
|27    |CISC24HW_RegSelMux_0_0        |         1|
|28    |CISC24HW_RegisterBank_0_0     |         1|
|29    |CISC24HW_ScanToAscii_0_0      |         1|
|30    |CISC24HW_blk_mem_gen_0_0      |         1|
|31    |CISC24HW_blk_mem_gen_1_0      |         1|
|32    |CISC24HW_clockdivider18_0_0   |         1|
|33    |CISC24HW_debugmux_0_0         |         1|
|34    |CISC24HW_decoder_0_0          |         1|
|35    |CISC24HW_divider_0_0          |         1|
|36    |CISC24HW_ps2Controller_0_0    |         1|
|37    |CISC24HW_shiftregister_0_0    |         1|
|38    |CISC24HW_xlconcat_0_0         |         1|
|39    |CISC24HW_xlslice_0_0          |         1|
|40    |CISC24HW_xlslice_1_0          |         1|
|41    |CISC24HW_xlslice_6_4          |         1|
|42    |CISC24HW_xlslice_6_5          |         1|
|43    |CISC24HW_xlslice_12_0         |         1|
|44    |CISC24HW_xlslice_2_0          |         1|
|45    |CISC24HW_xlslice_3_0          |         1|
|46    |CISC24HW_xlslice_6_0          |         1|
|47    |CISC24HW_xlslice_6_1          |         1|
|48    |CISC24HW_xlslice_6_2          |         1|
|49    |CISC24HW_xlslice_6_3          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |CISC24HW_ALUMuxB_0_0_bbox_0           |     1|
|2     |CISC24HW_ALU_Shift_Unit_0_0_bbox_1    |     1|
|3     |CISC24HW_AMAMux_0_0_bbox_2            |     1|
|4     |CISC24HW_AccumReg_0_0_bbox_3          |     1|
|5     |CISC24HW_Arith_Unit_0_0_bbox_4        |     1|
|6     |CISC24HW_BranchUnit_0_0_bbox_5        |     1|
|7     |CISC24HW_DecodeUnit_0_0_bbox_6        |     1|
|8     |CISC24HW_Demux1to2_0_0_bbox_7         |     1|
|9     |CISC24HW_DynamicMux_1_0_bbox_8        |     1|
|10    |CISC24HW_ExecReg_0_0_bbox_9           |     1|
|11    |CISC24HW_FSMController_0_0_bbox_10    |     1|
|12    |CISC24HW_InterruptHandler_0_0_bbox_11 |     1|
|13    |CISC24HW_Logic_Unit_0_0_bbox_12       |     1|
|14    |CISC24HW_MUXALU_0_0_bbox_13           |     1|
|15    |CISC24HW_MemDebugMux_0_0_bbox_14      |     1|
|16    |CISC24HW_Multiplier_VHDL_0_0_bbox_15  |     1|
|17    |CISC24HW_Mux2to1_0_0_bbox_16          |     1|
|18    |CISC24HW_Mux2to1_0_1_bbox_18          |     1|
|19    |CISC24HW_Mux2to1_1_0_bbox_17          |     1|
|20    |CISC24HW_Mux4to1_0_0_bbox_19          |     1|
|21    |CISC24HW_PCAddressMux_0_0_bbox_20     |     1|
|22    |CISC24HW_PCounter_0_0_bbox_21         |     1|
|23    |CISC24HW_RamAddAMux_0_0_bbox_22       |     1|
|24    |CISC24HW_RamAddBMux_0_0_bbox_23       |     1|
|25    |CISC24HW_RamDataMux_0_0_bbox_24       |     1|
|26    |CISC24HW_RegDebugMux_0_0_bbox_25      |     1|
|27    |CISC24HW_RegSelMux_0_0_bbox_26        |     1|
|28    |CISC24HW_RegisterBank_0_0_bbox_27     |     1|
|29    |CISC24HW_ScanToAscii_0_0_bbox_28      |     1|
|30    |CISC24HW_blk_mem_gen_0_0_bbox_29      |     1|
|31    |CISC24HW_blk_mem_gen_1_0_bbox_30      |     1|
|32    |CISC24HW_clockdivider18_0_0_bbox_31   |     1|
|33    |CISC24HW_debugmux_0_0_bbox_32         |     1|
|34    |CISC24HW_decoder_0_0_bbox_33          |     1|
|35    |CISC24HW_divider_0_0_bbox_34          |     1|
|36    |CISC24HW_ps2Controller_0_0_bbox_35    |     1|
|37    |CISC24HW_shiftregister_0_0_bbox_36    |     1|
|38    |CISC24HW_xlconcat_0_0_bbox_37         |     1|
|39    |CISC24HW_xlslice_0_0_bbox_38          |     1|
|40    |CISC24HW_xlslice_12_0_bbox_42         |     1|
|41    |CISC24HW_xlslice_1_0_bbox_39          |     1|
|42    |CISC24HW_xlslice_2_0_bbox_43          |     1|
|43    |CISC24HW_xlslice_3_0_bbox_44          |     1|
|44    |CISC24HW_xlslice_6_0_bbox_45          |     1|
|45    |CISC24HW_xlslice_6_1_bbox_46          |     1|
|46    |CISC24HW_xlslice_6_2_bbox_47          |     1|
|47    |CISC24HW_xlslice_6_3_bbox_48          |     1|
|48    |CISC24HW_xlslice_6_4_bbox_40          |     1|
|49    |CISC24HW_xlslice_6_5_bbox_41          |     1|
|50    |IBUF                                  |    19|
|51    |OBUF                                  |    20|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   951|
|2     |  CISC24HW_i |CISC24HW |   912|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 818.438 ; gain = 489.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 50 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 818.438 ; gain = 164.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 818.438 ; gain = 489.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 4 Warnings, 50 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 830.711 ; gain = 514.945
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/CISC24HW_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CISC24HW_wrapper_utilization_synth.rpt -pb CISC24HW_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 831.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 17:53:02 2018...

*** Running vivado
    with args -log CISC24HW_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CISC24HW_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CISC24HW_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:10:45 . Memory (MB): peak = 315.441 ; gain = 82.680
Command: synth_design -top CISC24HW_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 435.680 ; gain = 107.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CISC24HW_wrapper' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'CISC24HW' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:14' bound to instance 'CISC24HW_i' of component 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-3491] module 'CISC24HW_ALUMuxB_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:5' bound to instance 'ALUMuxB_0' of component 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:746]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_ALU_Shift_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:5' bound to instance 'ALU_Shift_Unit_0' of component 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:754]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_AMAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:5' bound to instance 'AMAMux_0' of component 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:761]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_AccumReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:5' bound to instance 'AccumReg_0' of component 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:767]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_Arith_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:5' bound to instance 'Arith_Unit_0' of component 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:775]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_BranchUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:5' bound to instance 'BranchUnit_0' of component 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:784]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_DecodeUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:5' bound to instance 'DecodeUnit_0' of component 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:797]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_Demux1to2_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:5' bound to instance 'Demux1to2_0' of component 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:812]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_DynamicMux_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:5' bound to instance 'DynamicMux_1' of component 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:819]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_ExecReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:5' bound to instance 'ExecReg_0' of component 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:825]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_FSMController_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:5' bound to instance 'FSMController_0' of component 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:835]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:57]
INFO: [Synth 8-3491] module 'CISC24HW_InterruptHandler_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:5' bound to instance 'InterruptHandler_0' of component 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:884]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_Logic_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:5' bound to instance 'Logic_Unit_0' of component 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:898]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_MUXALU_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:5' bound to instance 'MUXALU_0' of component 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:906]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_MemDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:5' bound to instance 'MemDebugMux_0' of component 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:921]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Multiplier_VHDL_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:5' bound to instance 'Multiplier_VHDL_0' of component 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:929]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:5' bound to instance 'Mux2to1_0' of component 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:936]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:5' bound to instance 'Mux2to1_1' of component 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:943]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:5' bound to instance 'Mux2to1_2' of component 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:950]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux4to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:5' bound to instance 'Mux4to1_0' of component 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:959]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCAddressMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:5' bound to instance 'PCAddressMux_0' of component 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:968]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCounter_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:5' bound to instance 'PCounter_0' of component 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:977]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:5' bound to instance 'RamAddAMux_0' of component 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:988]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddBMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:5' bound to instance 'RamAddBMux_0' of component 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:998]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamDataMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:5' bound to instance 'RamDataMux_0' of component 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1007]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_RegDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:5' bound to instance 'RegDebugMux_0' of component 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_RegSelMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:5' bound to instance 'RegSelMux_0' of component 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RegisterBank_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:5' bound to instance 'RegisterBank_0' of component 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_ScanToAscii_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:5' bound to instance 'ScanToAscii_0' of component 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_clockdivider18_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:5' bound to instance 'clockdivider18_0' of component 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_debugmux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:5' bound to instance 'debugmux_0' of component 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_decoder_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'CISC24HW_divider_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:5' bound to instance 'divider_0' of component 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1106]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_ps2Controller_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:5' bound to instance 'ps2Controller_0' of component 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1116]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_shiftregister_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:5' bound to instance 'shiftregister_0' of component 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_xlconcat_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_4' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:5' bound to instance 'xlslice_10' of component 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1155]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_5' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:5' bound to instance 'xlslice_11' of component 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_12_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:5' bound to instance 'xlslice_12' of component 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1165]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_2_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_3_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_6' of component 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:5' bound to instance 'xlslice_7' of component 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1185]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_2' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:5' bound to instance 'xlslice_8' of component 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_3' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:5' bound to instance 'xlslice_9' of component 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:13]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_A_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:713]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_B_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:714]
WARNING: [Synth 8-3848] Net NLW_MemDebugMux_0_DinReg_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:712]
WARNING: [Synth 8-3848] Net NLW_RamAddAMux_0_Immed8_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:715]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW_wrapper' (2#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 488.785 ; gain = 160.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 488.785 ; gain = 160.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-18124-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CISC24HW_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CISC24HW_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 814.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.641 ; gain = 486.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.641 ; gain = 486.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CISC24HW_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALUMuxB_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALU_Shift_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AMAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AccumReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Arith_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/BranchUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DecodeUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Demux1to2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DynamicMux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ExecReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/FSMController_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/InterruptHandler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Logic_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MUXALU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MemDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Multiplier_VHDL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux4to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCAddressMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCounter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddBMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamDataMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegSelMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegisterBank_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ScanToAscii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/clockdivider18_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/debugmux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ps2Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/shiftregister_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.641 ; gain = 486.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.641 ; gain = 486.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 814.641 ; gain = 486.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 814.641 ; gain = 486.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 814.641 ; gain = 486.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 820.113 ; gain = 491.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RamAddAMux_0 has unconnected pin Immed8[9]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 820.113 ; gain = 491.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 820.113 ; gain = 491.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 820.113 ; gain = 491.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 820.113 ; gain = 491.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 820.113 ; gain = 491.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 820.113 ; gain = 491.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |CISC24HW_ALUMuxB_0_0          |         1|
|2     |CISC24HW_ALU_Shift_Unit_0_0   |         1|
|3     |CISC24HW_AMAMux_0_0           |         1|
|4     |CISC24HW_AccumReg_0_0         |         1|
|5     |CISC24HW_Arith_Unit_0_0       |         1|
|6     |CISC24HW_BranchUnit_0_0       |         1|
|7     |CISC24HW_DecodeUnit_0_0       |         1|
|8     |CISC24HW_Demux1to2_0_0        |         1|
|9     |CISC24HW_DynamicMux_1_0       |         1|
|10    |CISC24HW_ExecReg_0_0          |         1|
|11    |CISC24HW_FSMController_0_0    |         1|
|12    |CISC24HW_InterruptHandler_0_0 |         1|
|13    |CISC24HW_Logic_Unit_0_0       |         1|
|14    |CISC24HW_MUXALU_0_0           |         1|
|15    |CISC24HW_MemDebugMux_0_0      |         1|
|16    |CISC24HW_Multiplier_VHDL_0_0  |         1|
|17    |CISC24HW_Mux2to1_0_0          |         1|
|18    |CISC24HW_Mux2to1_1_0          |         1|
|19    |CISC24HW_Mux2to1_0_1          |         1|
|20    |CISC24HW_Mux4to1_0_0          |         1|
|21    |CISC24HW_PCAddressMux_0_0     |         1|
|22    |CISC24HW_PCounter_0_0         |         1|
|23    |CISC24HW_RamAddAMux_0_0       |         1|
|24    |CISC24HW_RamAddBMux_0_0       |         1|
|25    |CISC24HW_RamDataMux_0_0       |         1|
|26    |CISC24HW_RegDebugMux_0_0      |         1|
|27    |CISC24HW_RegSelMux_0_0        |         1|
|28    |CISC24HW_RegisterBank_0_0     |         1|
|29    |CISC24HW_ScanToAscii_0_0      |         1|
|30    |CISC24HW_blk_mem_gen_0_0      |         1|
|31    |CISC24HW_blk_mem_gen_1_0      |         1|
|32    |CISC24HW_clockdivider18_0_0   |         1|
|33    |CISC24HW_debugmux_0_0         |         1|
|34    |CISC24HW_decoder_0_0          |         1|
|35    |CISC24HW_divider_0_0          |         1|
|36    |CISC24HW_ps2Controller_0_0    |         1|
|37    |CISC24HW_shiftregister_0_0    |         1|
|38    |CISC24HW_xlconcat_0_0         |         1|
|39    |CISC24HW_xlslice_0_0          |         1|
|40    |CISC24HW_xlslice_1_0          |         1|
|41    |CISC24HW_xlslice_6_4          |         1|
|42    |CISC24HW_xlslice_6_5          |         1|
|43    |CISC24HW_xlslice_12_0         |         1|
|44    |CISC24HW_xlslice_2_0          |         1|
|45    |CISC24HW_xlslice_3_0          |         1|
|46    |CISC24HW_xlslice_6_0          |         1|
|47    |CISC24HW_xlslice_6_1          |         1|
|48    |CISC24HW_xlslice_6_2          |         1|
|49    |CISC24HW_xlslice_6_3          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |CISC24HW_ALUMuxB_0_0_bbox_0           |     1|
|2     |CISC24HW_ALU_Shift_Unit_0_0_bbox_1    |     1|
|3     |CISC24HW_AMAMux_0_0_bbox_2            |     1|
|4     |CISC24HW_AccumReg_0_0_bbox_3          |     1|
|5     |CISC24HW_Arith_Unit_0_0_bbox_4        |     1|
|6     |CISC24HW_BranchUnit_0_0_bbox_5        |     1|
|7     |CISC24HW_DecodeUnit_0_0_bbox_6        |     1|
|8     |CISC24HW_Demux1to2_0_0_bbox_7         |     1|
|9     |CISC24HW_DynamicMux_1_0_bbox_8        |     1|
|10    |CISC24HW_ExecReg_0_0_bbox_9           |     1|
|11    |CISC24HW_FSMController_0_0_bbox_10    |     1|
|12    |CISC24HW_InterruptHandler_0_0_bbox_11 |     1|
|13    |CISC24HW_Logic_Unit_0_0_bbox_12       |     1|
|14    |CISC24HW_MUXALU_0_0_bbox_13           |     1|
|15    |CISC24HW_MemDebugMux_0_0_bbox_14      |     1|
|16    |CISC24HW_Multiplier_VHDL_0_0_bbox_15  |     1|
|17    |CISC24HW_Mux2to1_0_0_bbox_16          |     1|
|18    |CISC24HW_Mux2to1_0_1_bbox_18          |     1|
|19    |CISC24HW_Mux2to1_1_0_bbox_17          |     1|
|20    |CISC24HW_Mux4to1_0_0_bbox_19          |     1|
|21    |CISC24HW_PCAddressMux_0_0_bbox_20     |     1|
|22    |CISC24HW_PCounter_0_0_bbox_21         |     1|
|23    |CISC24HW_RamAddAMux_0_0_bbox_22       |     1|
|24    |CISC24HW_RamAddBMux_0_0_bbox_23       |     1|
|25    |CISC24HW_RamDataMux_0_0_bbox_24       |     1|
|26    |CISC24HW_RegDebugMux_0_0_bbox_25      |     1|
|27    |CISC24HW_RegSelMux_0_0_bbox_26        |     1|
|28    |CISC24HW_RegisterBank_0_0_bbox_27     |     1|
|29    |CISC24HW_ScanToAscii_0_0_bbox_28      |     1|
|30    |CISC24HW_blk_mem_gen_0_0_bbox_29      |     1|
|31    |CISC24HW_blk_mem_gen_1_0_bbox_30      |     1|
|32    |CISC24HW_clockdivider18_0_0_bbox_31   |     1|
|33    |CISC24HW_debugmux_0_0_bbox_32         |     1|
|34    |CISC24HW_decoder_0_0_bbox_33          |     1|
|35    |CISC24HW_divider_0_0_bbox_34          |     1|
|36    |CISC24HW_ps2Controller_0_0_bbox_35    |     1|
|37    |CISC24HW_shiftregister_0_0_bbox_36    |     1|
|38    |CISC24HW_xlconcat_0_0_bbox_37         |     1|
|39    |CISC24HW_xlslice_0_0_bbox_38          |     1|
|40    |CISC24HW_xlslice_12_0_bbox_42         |     1|
|41    |CISC24HW_xlslice_1_0_bbox_39          |     1|
|42    |CISC24HW_xlslice_2_0_bbox_43          |     1|
|43    |CISC24HW_xlslice_3_0_bbox_44          |     1|
|44    |CISC24HW_xlslice_6_0_bbox_45          |     1|
|45    |CISC24HW_xlslice_6_1_bbox_46          |     1|
|46    |CISC24HW_xlslice_6_2_bbox_47          |     1|
|47    |CISC24HW_xlslice_6_3_bbox_48          |     1|
|48    |CISC24HW_xlslice_6_4_bbox_40          |     1|
|49    |CISC24HW_xlslice_6_5_bbox_41          |     1|
|50    |IBUF                                  |    19|
|51    |OBUF                                  |    20|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   951|
|2     |  CISC24HW_i |CISC24HW |   912|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 820.113 ; gain = 491.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 50 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 820.113 ; gain = 165.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 820.113 ; gain = 491.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 4 Warnings, 50 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 829.914 ; gain = 514.398
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/CISC24HW_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CISC24HW_wrapper_utilization_synth.rpt -pb CISC24HW_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 830.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 18:42:44 2018...

*** Running vivado
    with args -log CISC24HW_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CISC24HW_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CISC24HW_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:10:46 . Memory (MB): peak = 316.016 ; gain = 83.039
Command: synth_design -top CISC24HW_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 435.746 ; gain = 106.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CISC24HW_wrapper' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'CISC24HW' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:14' bound to instance 'CISC24HW_i' of component 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-3491] module 'CISC24HW_ALUMuxB_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:5' bound to instance 'ALUMuxB_0' of component 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:746]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_ALU_Shift_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:5' bound to instance 'ALU_Shift_Unit_0' of component 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:754]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_AMAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:5' bound to instance 'AMAMux_0' of component 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:761]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_AccumReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:5' bound to instance 'AccumReg_0' of component 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:767]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_Arith_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:5' bound to instance 'Arith_Unit_0' of component 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:775]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_BranchUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:5' bound to instance 'BranchUnit_0' of component 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:784]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_DecodeUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:5' bound to instance 'DecodeUnit_0' of component 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:797]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_Demux1to2_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:5' bound to instance 'Demux1to2_0' of component 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:812]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_DynamicMux_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:5' bound to instance 'DynamicMux_1' of component 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:819]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_ExecReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:5' bound to instance 'ExecReg_0' of component 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:825]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_FSMController_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:5' bound to instance 'FSMController_0' of component 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:835]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:57]
INFO: [Synth 8-3491] module 'CISC24HW_InterruptHandler_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:5' bound to instance 'InterruptHandler_0' of component 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:884]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_Logic_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:5' bound to instance 'Logic_Unit_0' of component 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:898]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_MUXALU_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:5' bound to instance 'MUXALU_0' of component 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:906]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_MemDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:5' bound to instance 'MemDebugMux_0' of component 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:921]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Multiplier_VHDL_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:5' bound to instance 'Multiplier_VHDL_0' of component 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:929]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:5' bound to instance 'Mux2to1_0' of component 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:936]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:5' bound to instance 'Mux2to1_1' of component 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:943]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:5' bound to instance 'Mux2to1_2' of component 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:950]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux4to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:5' bound to instance 'Mux4to1_0' of component 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:959]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCAddressMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:5' bound to instance 'PCAddressMux_0' of component 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:968]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCounter_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:5' bound to instance 'PCounter_0' of component 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:977]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:5' bound to instance 'RamAddAMux_0' of component 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:988]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddBMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:5' bound to instance 'RamAddBMux_0' of component 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:998]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamDataMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:5' bound to instance 'RamDataMux_0' of component 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1007]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_RegDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:5' bound to instance 'RegDebugMux_0' of component 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_RegSelMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:5' bound to instance 'RegSelMux_0' of component 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RegisterBank_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:5' bound to instance 'RegisterBank_0' of component 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_ScanToAscii_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:5' bound to instance 'ScanToAscii_0' of component 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_clockdivider18_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:5' bound to instance 'clockdivider18_0' of component 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_debugmux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:5' bound to instance 'debugmux_0' of component 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_decoder_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'CISC24HW_divider_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:5' bound to instance 'divider_0' of component 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1106]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_ps2Controller_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:5' bound to instance 'ps2Controller_0' of component 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1116]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_shiftregister_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:5' bound to instance 'shiftregister_0' of component 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_xlconcat_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_4' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:5' bound to instance 'xlslice_10' of component 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1155]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_5' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:5' bound to instance 'xlslice_11' of component 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_12_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:5' bound to instance 'xlslice_12' of component 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1165]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_2_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_3_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_6' of component 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:5' bound to instance 'xlslice_7' of component 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1185]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_2' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:5' bound to instance 'xlslice_8' of component 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_3' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:5' bound to instance 'xlslice_9' of component 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:13]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_A_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:713]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_B_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:714]
WARNING: [Synth 8-3848] Net NLW_MemDebugMux_0_DinReg_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:712]
WARNING: [Synth 8-3848] Net NLW_RamAddAMux_0_Immed8_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:715]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW_wrapper' (2#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 489.801 ; gain = 160.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 489.801 ; gain = 160.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-15228-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CISC24HW_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CISC24HW_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 813.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 813.914 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 813.914 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CISC24HW_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALUMuxB_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALU_Shift_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AMAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AccumReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Arith_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/BranchUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DecodeUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Demux1to2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DynamicMux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ExecReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/FSMController_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/InterruptHandler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Logic_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MUXALU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MemDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Multiplier_VHDL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux4to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCAddressMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCounter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddBMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamDataMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegSelMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegisterBank_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ScanToAscii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/clockdivider18_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/debugmux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ps2Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/shiftregister_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 813.914 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 813.914 ; gain = 484.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 813.914 ; gain = 484.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 813.914 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 813.914 ; gain = 484.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 816.988 ; gain = 487.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RamAddAMux_0 has unconnected pin Immed8[9]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.988 ; gain = 487.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.988 ; gain = 487.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.988 ; gain = 487.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.988 ; gain = 487.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.988 ; gain = 487.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.988 ; gain = 487.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |CISC24HW_ALUMuxB_0_0          |         1|
|2     |CISC24HW_ALU_Shift_Unit_0_0   |         1|
|3     |CISC24HW_AMAMux_0_0           |         1|
|4     |CISC24HW_AccumReg_0_0         |         1|
|5     |CISC24HW_Arith_Unit_0_0       |         1|
|6     |CISC24HW_BranchUnit_0_0       |         1|
|7     |CISC24HW_DecodeUnit_0_0       |         1|
|8     |CISC24HW_Demux1to2_0_0        |         1|
|9     |CISC24HW_DynamicMux_1_0       |         1|
|10    |CISC24HW_ExecReg_0_0          |         1|
|11    |CISC24HW_FSMController_0_0    |         1|
|12    |CISC24HW_InterruptHandler_0_0 |         1|
|13    |CISC24HW_Logic_Unit_0_0       |         1|
|14    |CISC24HW_MUXALU_0_0           |         1|
|15    |CISC24HW_MemDebugMux_0_0      |         1|
|16    |CISC24HW_Multiplier_VHDL_0_0  |         1|
|17    |CISC24HW_Mux2to1_0_0          |         1|
|18    |CISC24HW_Mux2to1_1_0          |         1|
|19    |CISC24HW_Mux2to1_0_1          |         1|
|20    |CISC24HW_Mux4to1_0_0          |         1|
|21    |CISC24HW_PCAddressMux_0_0     |         1|
|22    |CISC24HW_PCounter_0_0         |         1|
|23    |CISC24HW_RamAddAMux_0_0       |         1|
|24    |CISC24HW_RamAddBMux_0_0       |         1|
|25    |CISC24HW_RamDataMux_0_0       |         1|
|26    |CISC24HW_RegDebugMux_0_0      |         1|
|27    |CISC24HW_RegSelMux_0_0        |         1|
|28    |CISC24HW_RegisterBank_0_0     |         1|
|29    |CISC24HW_ScanToAscii_0_0      |         1|
|30    |CISC24HW_blk_mem_gen_0_0      |         1|
|31    |CISC24HW_blk_mem_gen_1_0      |         1|
|32    |CISC24HW_clockdivider18_0_0   |         1|
|33    |CISC24HW_debugmux_0_0         |         1|
|34    |CISC24HW_decoder_0_0          |         1|
|35    |CISC24HW_divider_0_0          |         1|
|36    |CISC24HW_ps2Controller_0_0    |         1|
|37    |CISC24HW_shiftregister_0_0    |         1|
|38    |CISC24HW_xlconcat_0_0         |         1|
|39    |CISC24HW_xlslice_0_0          |         1|
|40    |CISC24HW_xlslice_1_0          |         1|
|41    |CISC24HW_xlslice_6_4          |         1|
|42    |CISC24HW_xlslice_6_5          |         1|
|43    |CISC24HW_xlslice_12_0         |         1|
|44    |CISC24HW_xlslice_2_0          |         1|
|45    |CISC24HW_xlslice_3_0          |         1|
|46    |CISC24HW_xlslice_6_0          |         1|
|47    |CISC24HW_xlslice_6_1          |         1|
|48    |CISC24HW_xlslice_6_2          |         1|
|49    |CISC24HW_xlslice_6_3          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |CISC24HW_ALUMuxB_0_0_bbox_0           |     1|
|2     |CISC24HW_ALU_Shift_Unit_0_0_bbox_1    |     1|
|3     |CISC24HW_AMAMux_0_0_bbox_2            |     1|
|4     |CISC24HW_AccumReg_0_0_bbox_3          |     1|
|5     |CISC24HW_Arith_Unit_0_0_bbox_4        |     1|
|6     |CISC24HW_BranchUnit_0_0_bbox_5        |     1|
|7     |CISC24HW_DecodeUnit_0_0_bbox_6        |     1|
|8     |CISC24HW_Demux1to2_0_0_bbox_7         |     1|
|9     |CISC24HW_DynamicMux_1_0_bbox_8        |     1|
|10    |CISC24HW_ExecReg_0_0_bbox_9           |     1|
|11    |CISC24HW_FSMController_0_0_bbox_10    |     1|
|12    |CISC24HW_InterruptHandler_0_0_bbox_11 |     1|
|13    |CISC24HW_Logic_Unit_0_0_bbox_12       |     1|
|14    |CISC24HW_MUXALU_0_0_bbox_13           |     1|
|15    |CISC24HW_MemDebugMux_0_0_bbox_14      |     1|
|16    |CISC24HW_Multiplier_VHDL_0_0_bbox_15  |     1|
|17    |CISC24HW_Mux2to1_0_0_bbox_16          |     1|
|18    |CISC24HW_Mux2to1_0_1_bbox_18          |     1|
|19    |CISC24HW_Mux2to1_1_0_bbox_17          |     1|
|20    |CISC24HW_Mux4to1_0_0_bbox_19          |     1|
|21    |CISC24HW_PCAddressMux_0_0_bbox_20     |     1|
|22    |CISC24HW_PCounter_0_0_bbox_21         |     1|
|23    |CISC24HW_RamAddAMux_0_0_bbox_22       |     1|
|24    |CISC24HW_RamAddBMux_0_0_bbox_23       |     1|
|25    |CISC24HW_RamDataMux_0_0_bbox_24       |     1|
|26    |CISC24HW_RegDebugMux_0_0_bbox_25      |     1|
|27    |CISC24HW_RegSelMux_0_0_bbox_26        |     1|
|28    |CISC24HW_RegisterBank_0_0_bbox_27     |     1|
|29    |CISC24HW_ScanToAscii_0_0_bbox_28      |     1|
|30    |CISC24HW_blk_mem_gen_0_0_bbox_29      |     1|
|31    |CISC24HW_blk_mem_gen_1_0_bbox_30      |     1|
|32    |CISC24HW_clockdivider18_0_0_bbox_31   |     1|
|33    |CISC24HW_debugmux_0_0_bbox_32         |     1|
|34    |CISC24HW_decoder_0_0_bbox_33          |     1|
|35    |CISC24HW_divider_0_0_bbox_34          |     1|
|36    |CISC24HW_ps2Controller_0_0_bbox_35    |     1|
|37    |CISC24HW_shiftregister_0_0_bbox_36    |     1|
|38    |CISC24HW_xlconcat_0_0_bbox_37         |     1|
|39    |CISC24HW_xlslice_0_0_bbox_38          |     1|
|40    |CISC24HW_xlslice_12_0_bbox_42         |     1|
|41    |CISC24HW_xlslice_1_0_bbox_39          |     1|
|42    |CISC24HW_xlslice_2_0_bbox_43          |     1|
|43    |CISC24HW_xlslice_3_0_bbox_44          |     1|
|44    |CISC24HW_xlslice_6_0_bbox_45          |     1|
|45    |CISC24HW_xlslice_6_1_bbox_46          |     1|
|46    |CISC24HW_xlslice_6_2_bbox_47          |     1|
|47    |CISC24HW_xlslice_6_3_bbox_48          |     1|
|48    |CISC24HW_xlslice_6_4_bbox_40          |     1|
|49    |CISC24HW_xlslice_6_5_bbox_41          |     1|
|50    |IBUF                                  |    19|
|51    |OBUF                                  |    20|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   951|
|2     |  CISC24HW_i |CISC24HW |   912|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 816.988 ; gain = 487.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 50 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 816.988 ; gain = 163.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 816.988 ; gain = 487.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 4 Warnings, 50 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 829.945 ; gain = 513.793
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/CISC24HW_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CISC24HW_wrapper_utilization_synth.rpt -pb CISC24HW_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 830.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 19:16:55 2018...

*** Running vivado
    with args -log CISC24HW_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CISC24HW_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CISC24HW_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:10:46 . Memory (MB): peak = 315.680 ; gain = 82.426
Command: synth_design -top CISC24HW_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10812 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 435.383 ; gain = 105.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CISC24HW_wrapper' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'CISC24HW' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:14' bound to instance 'CISC24HW_i' of component 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-3491] module 'CISC24HW_ALUMuxB_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:5' bound to instance 'ALUMuxB_0' of component 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:746]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_ALU_Shift_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:5' bound to instance 'ALU_Shift_Unit_0' of component 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:754]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_AMAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:5' bound to instance 'AMAMux_0' of component 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:761]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_AccumReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:5' bound to instance 'AccumReg_0' of component 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:767]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_Arith_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:5' bound to instance 'Arith_Unit_0' of component 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:775]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_BranchUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:5' bound to instance 'BranchUnit_0' of component 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:784]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_DecodeUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:5' bound to instance 'DecodeUnit_0' of component 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:797]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_Demux1to2_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:5' bound to instance 'Demux1to2_0' of component 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:812]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_DynamicMux_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:5' bound to instance 'DynamicMux_1' of component 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:819]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_ExecReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:5' bound to instance 'ExecReg_0' of component 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:825]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_FSMController_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:5' bound to instance 'FSMController_0' of component 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:835]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:57]
INFO: [Synth 8-3491] module 'CISC24HW_InterruptHandler_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:5' bound to instance 'InterruptHandler_0' of component 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:884]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_Logic_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:5' bound to instance 'Logic_Unit_0' of component 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:898]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_MUXALU_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:5' bound to instance 'MUXALU_0' of component 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:906]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_MemDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:5' bound to instance 'MemDebugMux_0' of component 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:921]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Multiplier_VHDL_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:5' bound to instance 'Multiplier_VHDL_0' of component 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:929]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:5' bound to instance 'Mux2to1_0' of component 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:936]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:5' bound to instance 'Mux2to1_1' of component 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:943]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:5' bound to instance 'Mux2to1_2' of component 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:950]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux4to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:5' bound to instance 'Mux4to1_0' of component 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:959]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCAddressMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:5' bound to instance 'PCAddressMux_0' of component 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:968]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCounter_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:5' bound to instance 'PCounter_0' of component 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:977]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:5' bound to instance 'RamAddAMux_0' of component 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:988]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddBMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:5' bound to instance 'RamAddBMux_0' of component 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:998]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamDataMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:5' bound to instance 'RamDataMux_0' of component 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1007]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_RegDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:5' bound to instance 'RegDebugMux_0' of component 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_RegSelMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:5' bound to instance 'RegSelMux_0' of component 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RegisterBank_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:5' bound to instance 'RegisterBank_0' of component 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_ScanToAscii_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:5' bound to instance 'ScanToAscii_0' of component 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_clockdivider18_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:5' bound to instance 'clockdivider18_0' of component 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_debugmux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:5' bound to instance 'debugmux_0' of component 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_decoder_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'CISC24HW_divider_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:5' bound to instance 'divider_0' of component 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1106]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_ps2Controller_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:5' bound to instance 'ps2Controller_0' of component 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1116]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_shiftregister_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:5' bound to instance 'shiftregister_0' of component 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_xlconcat_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_4' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:5' bound to instance 'xlslice_10' of component 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1155]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_5' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:5' bound to instance 'xlslice_11' of component 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_12_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:5' bound to instance 'xlslice_12' of component 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1165]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_2_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_3_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_0' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_6' of component 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_1' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:5' bound to instance 'xlslice_7' of component 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1185]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_2' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:5' bound to instance 'xlslice_8' of component 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1190]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_3' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:5' bound to instance 'xlslice_9' of component 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:13]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_A_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:713]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_B_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:714]
WARNING: [Synth 8-3848] Net NLW_MemDebugMux_0_DinReg_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:712]
WARNING: [Synth 8-3848] Net NLW_RamAddAMux_0_Immed8_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:715]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW_wrapper' (2#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 489.098 ; gain = 159.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 489.098 ; gain = 159.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp49/CISC24HW_ALUMuxB_0_0_in_context.xdc] for cell 'CISC24HW_i/ALUMuxB_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp50/CISC24HW_ALU_Shift_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/ALU_Shift_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp51/CISC24HW_AccumReg_0_0_in_context.xdc] for cell 'CISC24HW_i/AccumReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp52/CISC24HW_Arith_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Arith_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp53/CISC24HW_DecodeUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/DecodeUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp54/CISC24HW_Demux1to2_0_0_in_context.xdc] for cell 'CISC24HW_i/Demux1to2_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp55/CISC24HW_ExecReg_0_0_in_context.xdc] for cell 'CISC24HW_i/ExecReg_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp56/CISC24HW_FSMController_0_0_in_context.xdc] for cell 'CISC24HW_i/FSMController_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp57/CISC24HW_Logic_Unit_0_0_in_context.xdc] for cell 'CISC24HW_i/Logic_Unit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp58/CISC24HW_MUXALU_0_0_in_context.xdc] for cell 'CISC24HW_i/MUXALU_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp59/CISC24HW_Multiplier_VHDL_0_0_in_context.xdc] for cell 'CISC24HW_i/Multiplier_VHDL_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp60/CISC24HW_Mux2to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp61/CISC24HW_Mux2to1_1_0_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp62/CISC24HW_Mux4to1_0_0_in_context.xdc] for cell 'CISC24HW_i/Mux4to1_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp63/CISC24HW_PCounter_0_0_in_context.xdc] for cell 'CISC24HW_i/PCounter_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp64/CISC24HW_RamAddAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp65/CISC24HW_RamAddBMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamAddBMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp66/CISC24HW_RegSelMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegSelMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp67/CISC24HW_RegisterBank_0_0_in_context.xdc] for cell 'CISC24HW_i/RegisterBank_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp68/CISC24HW_blk_mem_gen_0_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp69/CISC24HW_blk_mem_gen_1_0_in_context.xdc] for cell 'CISC24HW_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp70/CISC24HW_divider_0_0_in_context.xdc] for cell 'CISC24HW_i/divider_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp71/CISC24_xlconcat_0_0_in_context.xdc] for cell 'CISC24HW_i/xlconcat_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp72/CISC24_xlslice_0_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp73/CISC24_xlslice_1_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp74/CISC24_xlslice_2_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp75/CISC24_xlslice_3_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_3'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp76/CISC24HW_clockdivider18_0_0_in_context.xdc] for cell 'CISC24HW_i/clockdivider18_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp77/CISC24HW_debugmux_0_0_in_context.xdc] for cell 'CISC24HW_i/debugmux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp78/CISC24HW_decoder_0_0_in_context.xdc] for cell 'CISC24HW_i/decoder_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp79/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_6'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp80/CISC24HW_xlslice_6_1_in_context.xdc] for cell 'CISC24HW_i/xlslice_7'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp81/CISC24HW_xlslice_6_2_in_context.xdc] for cell 'CISC24HW_i/xlslice_8'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp82/CISC24HW_xlslice_6_3_in_context.xdc] for cell 'CISC24HW_i/xlslice_9'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp83/CISC24HW_xlslice_6_4_in_context.xdc] for cell 'CISC24HW_i/xlslice_10'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp84/CISC24HW_xlslice_6_5_in_context.xdc] for cell 'CISC24HW_i/xlslice_11'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp85/CISC24HW_MemDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/MemDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp86/CISC24HW_RegDebugMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RegDebugMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp87/CISC24HW_Mux2to1_0_1_in_context.xdc] for cell 'CISC24HW_i/Mux2to1_2'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp88/CISC24HW_BranchUnit_0_0_in_context.xdc] for cell 'CISC24HW_i/BranchUnit_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp89/CISC24HW_PCAddressMux_0_0_in_context.xdc] for cell 'CISC24HW_i/PCAddressMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp90/CISC24HW_InterruptHandler_0_0_in_context.xdc] for cell 'CISC24HW_i/InterruptHandler_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp91/CISC24HW_RamDataMux_0_0_in_context.xdc] for cell 'CISC24HW_i/RamDataMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp92/CISC24HW_AMAMux_0_0_in_context.xdc] for cell 'CISC24HW_i/AMAMux_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp93/CISC24HW_xlslice_6_0_in_context.xdc] for cell 'CISC24HW_i/xlslice_12'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp94/CISC24HW_ps2Controller_0_0_in_context.xdc] for cell 'CISC24HW_i/ps2Controller_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp95/CISC24HW_ScanToAscii_0_0_in_context.xdc] for cell 'CISC24HW_i/ScanToAscii_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp96/CISC24HW_shiftregister_0_0_in_context.xdc] for cell 'CISC24HW_i/shiftregister_0'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/.Xil/Vivado-22088-DESKTOP-T2T1KVN/dcp97/CISC24HW_DynamicMux_1_0_in_context.xdc] for cell 'CISC24HW_i/DynamicMux_1'
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CISC24HW_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CISC24HW_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 813.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 813.895 ; gain = 484.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 813.895 ; gain = 484.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CISC24HW_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALUMuxB_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ALU_Shift_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AMAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/AccumReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Arith_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/BranchUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DecodeUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Demux1to2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/DynamicMux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ExecReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/FSMController_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/InterruptHandler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Logic_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MUXALU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/MemDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Multiplier_VHDL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux2to1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/Mux4to1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCAddressMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/PCounter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddAMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamAddBMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RamDataMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegDebugMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegSelMux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/RegisterBank_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ScanToAscii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/clockdivider18_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/debugmux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/ps2Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/shiftregister_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CISC24HW_i/xlslice_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 813.895 ; gain = 484.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 813.895 ; gain = 484.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 813.895 ; gain = 484.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 813.895 ; gain = 484.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 813.895 ; gain = 484.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 819.672 ; gain = 490.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module MemDebugMux_0 has unconnected pin DinReg[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin A[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mux2to1_2 has unconnected pin B[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RamAddAMux_0 has unconnected pin Immed8[9]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 819.672 ; gain = 490.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 819.672 ; gain = 490.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 819.672 ; gain = 490.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 819.672 ; gain = 490.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 819.672 ; gain = 490.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 819.672 ; gain = 490.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |CISC24HW_ALUMuxB_0_0          |         1|
|2     |CISC24HW_ALU_Shift_Unit_0_0   |         1|
|3     |CISC24HW_AMAMux_0_0           |         1|
|4     |CISC24HW_AccumReg_0_0         |         1|
|5     |CISC24HW_Arith_Unit_0_0       |         1|
|6     |CISC24HW_BranchUnit_0_0       |         1|
|7     |CISC24HW_DecodeUnit_0_0       |         1|
|8     |CISC24HW_Demux1to2_0_0        |         1|
|9     |CISC24HW_DynamicMux_1_0       |         1|
|10    |CISC24HW_ExecReg_0_0          |         1|
|11    |CISC24HW_FSMController_0_0    |         1|
|12    |CISC24HW_InterruptHandler_0_0 |         1|
|13    |CISC24HW_Logic_Unit_0_0       |         1|
|14    |CISC24HW_MUXALU_0_0           |         1|
|15    |CISC24HW_MemDebugMux_0_0      |         1|
|16    |CISC24HW_Multiplier_VHDL_0_0  |         1|
|17    |CISC24HW_Mux2to1_0_0          |         1|
|18    |CISC24HW_Mux2to1_1_0          |         1|
|19    |CISC24HW_Mux2to1_0_1          |         1|
|20    |CISC24HW_Mux4to1_0_0          |         1|
|21    |CISC24HW_PCAddressMux_0_0     |         1|
|22    |CISC24HW_PCounter_0_0         |         1|
|23    |CISC24HW_RamAddAMux_0_0       |         1|
|24    |CISC24HW_RamAddBMux_0_0       |         1|
|25    |CISC24HW_RamDataMux_0_0       |         1|
|26    |CISC24HW_RegDebugMux_0_0      |         1|
|27    |CISC24HW_RegSelMux_0_0        |         1|
|28    |CISC24HW_RegisterBank_0_0     |         1|
|29    |CISC24HW_ScanToAscii_0_0      |         1|
|30    |CISC24HW_blk_mem_gen_0_0      |         1|
|31    |CISC24HW_blk_mem_gen_1_0      |         1|
|32    |CISC24HW_clockdivider18_0_0   |         1|
|33    |CISC24HW_debugmux_0_0         |         1|
|34    |CISC24HW_decoder_0_0          |         1|
|35    |CISC24HW_divider_0_0          |         1|
|36    |CISC24HW_ps2Controller_0_0    |         1|
|37    |CISC24HW_shiftregister_0_0    |         1|
|38    |CISC24HW_xlconcat_0_0         |         1|
|39    |CISC24HW_xlslice_0_0          |         1|
|40    |CISC24HW_xlslice_1_0          |         1|
|41    |CISC24HW_xlslice_6_4          |         1|
|42    |CISC24HW_xlslice_6_5          |         1|
|43    |CISC24HW_xlslice_12_0         |         1|
|44    |CISC24HW_xlslice_2_0          |         1|
|45    |CISC24HW_xlslice_3_0          |         1|
|46    |CISC24HW_xlslice_6_0          |         1|
|47    |CISC24HW_xlslice_6_1          |         1|
|48    |CISC24HW_xlslice_6_2          |         1|
|49    |CISC24HW_xlslice_6_3          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |CISC24HW_ALUMuxB_0_0_bbox_0           |     1|
|2     |CISC24HW_ALU_Shift_Unit_0_0_bbox_1    |     1|
|3     |CISC24HW_AMAMux_0_0_bbox_2            |     1|
|4     |CISC24HW_AccumReg_0_0_bbox_3          |     1|
|5     |CISC24HW_Arith_Unit_0_0_bbox_4        |     1|
|6     |CISC24HW_BranchUnit_0_0_bbox_5        |     1|
|7     |CISC24HW_DecodeUnit_0_0_bbox_6        |     1|
|8     |CISC24HW_Demux1to2_0_0_bbox_7         |     1|
|9     |CISC24HW_DynamicMux_1_0_bbox_8        |     1|
|10    |CISC24HW_ExecReg_0_0_bbox_9           |     1|
|11    |CISC24HW_FSMController_0_0_bbox_10    |     1|
|12    |CISC24HW_InterruptHandler_0_0_bbox_11 |     1|
|13    |CISC24HW_Logic_Unit_0_0_bbox_12       |     1|
|14    |CISC24HW_MUXALU_0_0_bbox_13           |     1|
|15    |CISC24HW_MemDebugMux_0_0_bbox_14      |     1|
|16    |CISC24HW_Multiplier_VHDL_0_0_bbox_15  |     1|
|17    |CISC24HW_Mux2to1_0_0_bbox_16          |     1|
|18    |CISC24HW_Mux2to1_0_1_bbox_18          |     1|
|19    |CISC24HW_Mux2to1_1_0_bbox_17          |     1|
|20    |CISC24HW_Mux4to1_0_0_bbox_19          |     1|
|21    |CISC24HW_PCAddressMux_0_0_bbox_20     |     1|
|22    |CISC24HW_PCounter_0_0_bbox_21         |     1|
|23    |CISC24HW_RamAddAMux_0_0_bbox_22       |     1|
|24    |CISC24HW_RamAddBMux_0_0_bbox_23       |     1|
|25    |CISC24HW_RamDataMux_0_0_bbox_24       |     1|
|26    |CISC24HW_RegDebugMux_0_0_bbox_25      |     1|
|27    |CISC24HW_RegSelMux_0_0_bbox_26        |     1|
|28    |CISC24HW_RegisterBank_0_0_bbox_27     |     1|
|29    |CISC24HW_ScanToAscii_0_0_bbox_28      |     1|
|30    |CISC24HW_blk_mem_gen_0_0_bbox_29      |     1|
|31    |CISC24HW_blk_mem_gen_1_0_bbox_30      |     1|
|32    |CISC24HW_clockdivider18_0_0_bbox_31   |     1|
|33    |CISC24HW_debugmux_0_0_bbox_32         |     1|
|34    |CISC24HW_decoder_0_0_bbox_33          |     1|
|35    |CISC24HW_divider_0_0_bbox_34          |     1|
|36    |CISC24HW_ps2Controller_0_0_bbox_35    |     1|
|37    |CISC24HW_shiftregister_0_0_bbox_36    |     1|
|38    |CISC24HW_xlconcat_0_0_bbox_37         |     1|
|39    |CISC24HW_xlslice_0_0_bbox_38          |     1|
|40    |CISC24HW_xlslice_12_0_bbox_42         |     1|
|41    |CISC24HW_xlslice_1_0_bbox_39          |     1|
|42    |CISC24HW_xlslice_2_0_bbox_43          |     1|
|43    |CISC24HW_xlslice_3_0_bbox_44          |     1|
|44    |CISC24HW_xlslice_6_0_bbox_45          |     1|
|45    |CISC24HW_xlslice_6_1_bbox_46          |     1|
|46    |CISC24HW_xlslice_6_2_bbox_47          |     1|
|47    |CISC24HW_xlslice_6_3_bbox_48          |     1|
|48    |CISC24HW_xlslice_6_4_bbox_40          |     1|
|49    |CISC24HW_xlslice_6_5_bbox_41          |     1|
|50    |IBUF                                  |    19|
|51    |OBUF                                  |    20|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   951|
|2     |  CISC24HW_i |CISC24HW |   912|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 819.672 ; gain = 490.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 50 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 819.672 ; gain = 165.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 819.672 ; gain = 490.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 4 Warnings, 50 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:10 . Memory (MB): peak = 832.711 ; gain = 516.633
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_2/CISC24HW_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CISC24HW_wrapper_utilization_synth.rpt -pb CISC24HW_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 833.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 19:55:25 2018...
