processing file asmFiles/test.ldst1.asm (1 of 2)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 02:50:34 on Feb 11,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Break key hit
# Break in Module ram at source/ram.sv line 77
# Stopped at source/ram.sv line 77
#  exit
# End time: 02:50:53 on Feb 11,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# Break key hit
processing file asmFiles/beq.asm (1 of 24)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 03:54:18 on Feb 11,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Break key hit
# Break in Module pipeline_reg at source/pipeline_reg.sv line 87
# Stopped at source/pipeline_reg.sv line 87
#  exit
# End time: 03:54:19 on Feb 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Break key hit
processing file asmFiles/test.ldst1.asm (1 of 2)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 03:54:30 on Feb 11,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Break key hit
# Simulation stop requested.
#  exit
# End time: 03:54:38 on Feb 11,2022, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# Break key hit
processing file asmFiles/try.asm (1 of 1)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 04:18:25 on Feb 11,2022
# ** Note: (vsim-3812) Design is being optimized...
###### include/cache_control_if.vh(79):       iREN[1] = cif1.iREN;
# ** Warning: include/cache_control_if.vh(79): (vopt-2576) [BSOB] - Bit-select into 'iREN' is out of bounds.
###### include/cache_control_if.vh(80):       dREN[1] = cif1.dREN;
# ** Warning: include/cache_control_if.vh(80): (vopt-2576) [BSOB] - Bit-select into 'dREN' is out of bounds.
###### include/cache_control_if.vh(81):       dWEN[1] = cif1.dWEN;
# ** Warning: include/cache_control_if.vh(81): (vopt-2576) [BSOB] - Bit-select into 'dWEN' is out of bounds.
###### include/cache_control_if.vh(82):       dstore[1] = cif1.dstore;
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
###### include/cache_control_if.vh(83):       iaddr[1] = cif1.iaddr;
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
###### include/cache_control_if.vh(84):       daddr[1] = cif1.daddr;
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
###### include/cache_control_if.vh(85):       ccwrite[1] = cif1.ccwrite;
# ** Warning: include/cache_control_if.vh(85): (vopt-2576) [BSOB] - Bit-select into 'ccwrite' is out of bounds.
###### include/cache_control_if.vh(86):       cctrans[1] = cif1.cctrans;
# ** Warning: include/cache_control_if.vh(86): (vopt-2576) [BSOB] - Bit-select into 'cctrans' is out of bounds.
###### include/cache_control_if.vh(95):       cif1.iwait = iwait[1];
# ** Warning: include/cache_control_if.vh(95): (vopt-2576) [BSOB] - Bit-select into 'iwait' is out of bounds.
###### include/cache_control_if.vh(96):       cif1.dwait = dwait[1];
# ** Warning: include/cache_control_if.vh(96): (vopt-2576) [BSOB] - Bit-select into 'dwait' is out of bounds.
###### include/cache_control_if.vh(99):       cif1.ccwait = ccwait[1];
# ** Warning: include/cache_control_if.vh(99): (vopt-2576) [BSOB] - Bit-select into 'ccwait' is out of bounds.
###### include/cache_control_if.vh(100):       cif1.ccinv = ccinv[1];
# ** Warning: include/cache_control_if.vh(100): (vopt-2576) [BSOB] - Bit-select into 'ccinv' is out of bounds.
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 600 time and ran for         29 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 04:18:28 on Feb 11,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 15
10 instructions
processing file asmFiles/test.ldst1.asm (1 of 2)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 04:18:37 on Feb 11,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 960 time and ran for         47 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 04:18:38 on Feb 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
14 instructions
--- memsim.hex	2022-02-11 04:18:38.140026383 -0500
+++ memcpu.hex	2022-02-11 04:18:38.098024797 -0500
@@ -15,7 +15,7 @@
 :04003C000000733716
 :04003D000000270197
 :04003E000000133774
-:040040000000733712
-:040041000000270193
-:040042000000133770
+:04004000000000F0CC
+:04004100000000F4C7
+:04004200000000F8C2
 :00000001FF
processing file asmFiles/test.ldst2.asm (2 of 2)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 04:18:39 on Feb 11,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 1040 time and ran for         51 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 04:18:40 on Feb 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
15 instructions
--- memsim.hex	2022-02-11 04:18:40.778125997 -0500
+++ memcpu.hex	2022-02-11 04:18:40.717123693 -0500
@@ -10,10 +10,10 @@
 :04000C00AC450008F7
 :04000D00AC4A000CED
 :04000E00FFFFFFFFF2
-:040200000000733750
-:0402010000002701D1
-:0402020000001337AE
-:04020300FEEDBEEF5F
+:0402000000000F00EB
+:0402010000000F04E6
+:0402020000000F08E1
+:040203000000BEEF4A
 :0403C000000073378F
 :0403C1000000270110
 :0403C20000001337ED
processing file asmFiles/try.asm (1 of 1)
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/pipeline_reg.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 04:19:15 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/pipeline_reg.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface pipeline_reg_if
-- Importing package cpu_types_pkg
-- Compiling module pipeline_reg

Top level modules:
	pipeline_reg
End time: 04:19:15 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 04:19:17 on Feb 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Break key hit
# Simulation stop requested.
#  exit
# End time: 04:19:46 on Feb 11,2022, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# Break key hit
processing file asmFiles/try.asm (1 of 1)
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/pipeline_reg.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 04:19:49 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/pipeline_reg.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface pipeline_reg_if
-- Importing package cpu_types_pkg
-- Compiling module pipeline_reg

Top level modules:
	pipeline_reg
End time: 04:19:50 on Feb 11,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 04:19:51 on Feb 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 600 time and ran for         29 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 04:19:53 on Feb 11,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
10 instructions
processing file asmFiles/try.asm (1 of 1)
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/pipeline_reg.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 04:28:17 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/pipeline_reg.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface pipeline_reg_if
-- Importing package cpu_types_pkg
-- Compiling module pipeline_reg

Top level modules:
	pipeline_reg
End time: 04:28:18 on Feb 11,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 04:28:19 on Feb 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Break key hit
# Break in Module system_tb at testbench/system_tb.sv line 27
# Stopped at testbench/system_tb.sv line 27
#  exit
# End time: 04:28:32 on Feb 11,2022, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
# Break key hit
processing file asmFiles/try.asm (1 of 1)
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/pipeline_reg.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 04:29:07 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/pipeline_reg.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface pipeline_reg_if
-- Importing package cpu_types_pkg
-- Compiling module pipeline_reg

Top level modules:
	pipeline_reg
End time: 04:29:07 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 04:29:09 on Feb 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 600 time and ran for         29 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 04:29:11 on Feb 11,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
10 instructions
processing file asmFiles/try.asm (1 of 1)
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/pipeline_reg.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 04:35:18 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/pipeline_reg.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface pipeline_reg_if
-- Importing package cpu_types_pkg
-- Compiling module pipeline_reg

Top level modules:
	pipeline_reg
End time: 04:35:18 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 04:35:20 on Feb 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Break key hit
# Break in Module system_tb at testbench/system_tb.sv line 27
# Stopped at testbench/system_tb.sv line 27
#  exit
# End time: 04:35:34 on Feb 11,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
