-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity image_filter is
generic (
    C_S_AXI_CONTROL_BUS_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_CONTROL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CONTROL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CONTROL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    video_in_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    video_in_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    video_in_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    video_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    video_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    video_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    video_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    video_out_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    video_out_TKEEP : OUT STD_LOGIC_VECTOR (1 downto 0);
    video_out_TSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    video_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_in_TVALID : IN STD_LOGIC;
    video_in_TREADY : OUT STD_LOGIC;
    video_out_TVALID : OUT STD_LOGIC;
    video_out_TREADY : IN STD_LOGIC );
end;


architecture behav of image_filter is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "image_filter,hls_ip_2014_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=6.666670,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.112860,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=59,HLS_SYN_DSP=0,HLS_SYN_FF=7970,HLS_SYN_LUT=13921}";
    constant C_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_true : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal image_filter_CONTROL_BUS_s_axi_U_ap_dummy_ce : STD_LOGIC;
    signal rows : STD_LOGIC_VECTOR (31 downto 0);
    signal cols : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal image_filter_Block_proc_U0_ap_start : STD_LOGIC;
    signal image_filter_Block_proc_U0_ap_done : STD_LOGIC;
    signal image_filter_Block_proc_U0_ap_continue : STD_LOGIC;
    signal image_filter_Block_proc_U0_ap_idle : STD_LOGIC;
    signal image_filter_Block_proc_U0_ap_ready : STD_LOGIC;
    signal image_filter_Block_proc_U0_rows : STD_LOGIC_VECTOR (31 downto 0);
    signal image_filter_Block_proc_U0_cols : STD_LOGIC_VECTOR (31 downto 0);
    signal image_filter_Block_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_2 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_4 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_5 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_6 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_7 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_8 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_9 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_10 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_11 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_12 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_13 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_14 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_15 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_16 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_17 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_18 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_19 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_20 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_21 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_22 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_23 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_24 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_25 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_26 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_27 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_28 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_29 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_30 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Block_proc_U0_ap_return_31 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel1 : STD_LOGIC;
    signal img_0_cols_V_channel1_full_n : STD_LOGIC;
    signal ap_reg_ready_img_0_cols_V_channel1_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_0_cols_V_channel1_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel : STD_LOGIC;
    signal img_0_rows_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_0_rows_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_0_rows_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel1 : STD_LOGIC;
    signal img_0_rows_V_channel1_full_n : STD_LOGIC;
    signal ap_reg_ready_img_0_rows_V_channel1_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_0_rows_V_channel1_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel : STD_LOGIC;
    signal img_0_cols_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_0_cols_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_0_cols_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V_channel : STD_LOGIC;
    signal img_2_UV_rows_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_UV_rows_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_UV_rows_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V : STD_LOGIC;
    signal img_1_rows_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_1_rows_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_1_rows_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_channel : STD_LOGIC;
    signal img_1_rows_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_1_rows_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_1_rows_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V : STD_LOGIC;
    signal img_1_cols_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_1_cols_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_1_cols_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_channel : STD_LOGIC;
    signal img_1_cols_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_1_cols_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_1_cols_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_31 : STD_LOGIC;
    signal img_1_rows_V_31_full_n : STD_LOGIC;
    signal ap_reg_ready_img_1_rows_V_31_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_1_rows_V_31_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_32 : STD_LOGIC;
    signal img_1_cols_V_32_full_n : STD_LOGIC;
    signal ap_reg_ready_img_1_cols_V_32_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_1_cols_V_32_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V : STD_LOGIC;
    signal img_2_rows_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_rows_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_rows_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V_channel : STD_LOGIC;
    signal img_2_rows_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_rows_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_rows_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V : STD_LOGIC;
    signal img_2_cols_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_cols_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_cols_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V_channel : STD_LOGIC;
    signal img_2_cols_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_cols_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_cols_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V : STD_LOGIC;
    signal img_2_Y_rows_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_Y_rows_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_Y_rows_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V_channel : STD_LOGIC;
    signal img_2_Y_rows_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_Y_rows_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_Y_rows_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V : STD_LOGIC;
    signal img_2_Y_cols_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_Y_cols_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_Y_cols_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V_channel : STD_LOGIC;
    signal img_2_Y_cols_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_Y_cols_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_Y_cols_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V : STD_LOGIC;
    signal img_2_UV_rows_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_UV_rows_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_UV_rows_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V : STD_LOGIC;
    signal img_2_UV_cols_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_UV_cols_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_UV_cols_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V_channel : STD_LOGIC;
    signal img_2_UV_cols_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_2_UV_cols_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_2_UV_cols_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V : STD_LOGIC;
    signal img_3_rows_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_3_rows_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_3_rows_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_channel : STD_LOGIC;
    signal img_3_rows_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_3_rows_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_3_rows_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V : STD_LOGIC;
    signal img_3_cols_V_full_n : STD_LOGIC;
    signal ap_reg_ready_img_3_cols_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_3_cols_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_channel : STD_LOGIC;
    signal img_3_cols_V_channel_full_n : STD_LOGIC;
    signal ap_reg_ready_img_3_cols_V_channel_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_3_cols_V_channel_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_33 : STD_LOGIC;
    signal img_3_rows_V_33_full_n : STD_LOGIC;
    signal ap_reg_ready_img_3_rows_V_33_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_3_rows_V_33_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_34 : STD_LOGIC;
    signal img_3_cols_V_34_full_n : STD_LOGIC;
    signal ap_reg_ready_img_3_cols_V_34_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_img_3_cols_V_34_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_mask_rows_V : STD_LOGIC;
    signal mask_rows_V_full_n : STD_LOGIC;
    signal ap_reg_ready_mask_rows_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_mask_rows_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_mask_cols_V : STD_LOGIC;
    signal mask_cols_V_full_n : STD_LOGIC;
    signal ap_reg_ready_mask_cols_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_mask_cols_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_dmask_rows_V : STD_LOGIC;
    signal dmask_rows_V_full_n : STD_LOGIC;
    signal ap_reg_ready_dmask_rows_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_dmask_rows_V_full_n : STD_LOGIC;
    signal ap_chn_write_image_filter_Block_proc_U0_dmask_cols_V : STD_LOGIC;
    signal dmask_cols_V_full_n : STD_LOGIC;
    signal ap_reg_ready_dmask_cols_V_full_n : STD_LOGIC := '0';
    signal ap_sig_ready_dmask_cols_V_full_n : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_ap_start : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_ap_done : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_ap_continue : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_ap_idle : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_video_in_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal image_filter_AXIvideo2Mat_U0_video_in_TVALID : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_video_in_TREADY : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_video_in_TKEEP : STD_LOGIC_VECTOR (1 downto 0);
    signal image_filter_AXIvideo2Mat_U0_video_in_TSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal image_filter_AXIvideo2Mat_U0_video_in_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal image_filter_AXIvideo2Mat_U0_video_in_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal image_filter_AXIvideo2Mat_U0_video_in_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal image_filter_AXIvideo2Mat_U0_video_in_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal image_filter_AXIvideo2Mat_U0_img_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_AXIvideo2Mat_U0_img_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_full_n : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_write : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_full_n : STD_LOGIC;
    signal image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_ap_start : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_ap_done : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_ap_continue : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_ap_idle : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_ap_ready : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_src_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_src_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_0_V_empty_n : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_0_V_read : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_1_V_empty_n : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_1_V_read : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst1_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst1_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_0_V_full_n : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_0_V_write : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_1_V_full_n : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_1_V_write : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst2_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst2_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_0_V_full_n : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_0_V_write : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_1_V_full_n : STD_LOGIC;
    signal image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_1_V_write : STD_LOGIC;
    signal image_filter_UVupsampling_U0_ap_start : STD_LOGIC;
    signal image_filter_UVupsampling_U0_ap_done : STD_LOGIC;
    signal image_filter_UVupsampling_U0_ap_continue : STD_LOGIC;
    signal image_filter_UVupsampling_U0_ap_idle : STD_LOGIC;
    signal image_filter_UVupsampling_U0_ap_ready : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv422_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_UVupsampling_U0_yuv422_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_UVupsampling_U0_yuv422_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVupsampling_U0_yuv422_data_stream_0_V_empty_n : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv422_data_stream_0_V_read : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv422_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVupsampling_U0_yuv422_data_stream_1_V_empty_n : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv422_data_stream_1_V_read : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv444_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVupsampling_U0_yuv444_data_stream_0_V_full_n : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv444_data_stream_0_V_write : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv444_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVupsampling_U0_yuv444_data_stream_1_V_full_n : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv444_data_stream_1_V_write : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv444_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVupsampling_U0_yuv444_data_stream_2_V_full_n : STD_LOGIC;
    signal image_filter_UVupsampling_U0_yuv444_data_stream_2_V_write : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_ap_start : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_ap_done : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_ap_continue : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_ap_idle : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_ap_ready : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_src_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_src_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_src_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_src_data_stream_0_V_empty_n : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_src_data_stream_0_V_read : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_src_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_src_data_stream_1_V_empty_n : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_src_data_stream_1_V_read : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_dst0_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_dst0_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_dst0_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_dst0_data_stream_V_full_n : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_dst0_data_stream_V_write : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_dst1_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_dst1_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_dst1_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Split_1080_1920_16_0_U0_dst1_data_stream_V_full_n : STD_LOGIC;
    signal image_filter_Split_1080_1920_16_0_U0_dst1_data_stream_V_write : STD_LOGIC;
    signal image_filter_Consume_1080_1920_0_U0_ap_start : STD_LOGIC;
    signal image_filter_Consume_1080_1920_0_U0_ap_done : STD_LOGIC;
    signal image_filter_Consume_1080_1920_0_U0_ap_continue : STD_LOGIC;
    signal image_filter_Consume_1080_1920_0_U0_ap_idle : STD_LOGIC;
    signal image_filter_Consume_1080_1920_0_U0_ap_ready : STD_LOGIC;
    signal image_filter_Consume_1080_1920_0_U0_src_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Consume_1080_1920_0_U0_src_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Consume_1080_1920_0_U0_src_data_stream_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Consume_1080_1920_0_U0_src_data_stream_V_empty_n : STD_LOGIC;
    signal image_filter_Consume_1080_1920_0_U0_src_data_stream_V_read : STD_LOGIC;
    signal image_filter_FAST_t_opr_U0_ap_start : STD_LOGIC;
    signal image_filter_FAST_t_opr_U0_ap_done : STD_LOGIC;
    signal image_filter_FAST_t_opr_U0_ap_continue : STD_LOGIC;
    signal image_filter_FAST_t_opr_U0_ap_idle : STD_LOGIC;
    signal image_filter_FAST_t_opr_U0_ap_ready : STD_LOGIC;
    signal image_filter_FAST_t_opr_U0_p_src_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_FAST_t_opr_U0_p_src_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_FAST_t_opr_U0_p_src_data_stream_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_FAST_t_opr_U0_p_src_data_stream_V_empty_n : STD_LOGIC;
    signal image_filter_FAST_t_opr_U0_p_src_data_stream_V_read : STD_LOGIC;
    signal image_filter_FAST_t_opr_U0_p_mask_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_FAST_t_opr_U0_p_mask_data_stream_V_full_n : STD_LOGIC;
    signal image_filter_FAST_t_opr_U0_p_mask_data_stream_V_write : STD_LOGIC;
    signal image_filter_Dilate_0_0_1080_1920_U0_ap_start : STD_LOGIC;
    signal image_filter_Dilate_0_0_1080_1920_U0_ap_done : STD_LOGIC;
    signal image_filter_Dilate_0_0_1080_1920_U0_ap_continue : STD_LOGIC;
    signal image_filter_Dilate_0_0_1080_1920_U0_ap_idle : STD_LOGIC;
    signal image_filter_Dilate_0_0_1080_1920_U0_ap_ready : STD_LOGIC;
    signal image_filter_Dilate_0_0_1080_1920_U0_p_src_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Dilate_0_0_1080_1920_U0_p_src_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n : STD_LOGIC;
    signal image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_read : STD_LOGIC;
    signal image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n : STD_LOGIC;
    signal image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_write : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_ap_start : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_ap_done : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_ap_continue : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_ap_idle : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_ap_ready : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_empty_n : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_read : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_empty_n : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_read : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_empty_n : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_read : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_mask_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_mask_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_empty_n : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_read : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_full_n : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_write : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_full_n : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_write : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_full_n : STD_LOGIC;
    signal image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_write : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_ap_start : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_ap_done : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_ap_continue : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_ap_idle : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_ap_ready : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv444_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_UVdownsampling_U0_yuv444_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_UVdownsampling_U0_yuv444_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVdownsampling_U0_yuv444_data_stream_0_V_empty_n : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv444_data_stream_0_V_read : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv444_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVdownsampling_U0_yuv444_data_stream_1_V_empty_n : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv444_data_stream_1_V_read : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv444_data_stream_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVdownsampling_U0_yuv444_data_stream_2_V_empty_n : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv444_data_stream_2_V_read : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv422_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVdownsampling_U0_yuv422_data_stream_0_V_full_n : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv422_data_stream_0_V_write : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv422_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_UVdownsampling_U0_yuv422_data_stream_1_V_full_n : STD_LOGIC;
    signal image_filter_UVdownsampling_U0_yuv422_data_stream_1_V_write : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_ap_start : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_ap_done : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_ap_continue : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_ap_idle : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_ap_ready : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_img_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Mat2AXIvideo_U0_img_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_empty_n : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_read : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_empty_n : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_read : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_video_out_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal image_filter_Mat2AXIvideo_U0_video_out_TVALID : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_video_out_TREADY : STD_LOGIC;
    signal image_filter_Mat2AXIvideo_U0_video_out_TKEEP : STD_LOGIC_VECTOR (1 downto 0);
    signal image_filter_Mat2AXIvideo_U0_video_out_TSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal image_filter_Mat2AXIvideo_U0_video_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal image_filter_Mat2AXIvideo_U0_video_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal image_filter_Mat2AXIvideo_U0_video_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal image_filter_Mat2AXIvideo_U0_video_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_hs_continue : STD_LOGIC;
    signal img_0_rows_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_0_rows_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_0_rows_V_channel_write : STD_LOGIC;
    signal img_0_rows_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_0_rows_V_channel_empty_n : STD_LOGIC;
    signal img_0_rows_V_channel_read : STD_LOGIC;
    signal img_0_rows_V_channel1_U_ap_dummy_ce : STD_LOGIC;
    signal img_0_rows_V_channel1_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_0_rows_V_channel1_write : STD_LOGIC;
    signal img_0_rows_V_channel1_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_0_rows_V_channel1_empty_n : STD_LOGIC;
    signal img_0_rows_V_channel1_read : STD_LOGIC;
    signal img_0_cols_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_0_cols_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_0_cols_V_channel_write : STD_LOGIC;
    signal img_0_cols_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_0_cols_V_channel_empty_n : STD_LOGIC;
    signal img_0_cols_V_channel_read : STD_LOGIC;
    signal img_0_cols_V_channel1_U_ap_dummy_ce : STD_LOGIC;
    signal img_0_cols_V_channel1_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_0_cols_V_channel1_write : STD_LOGIC;
    signal img_0_cols_V_channel1_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_0_cols_V_channel1_empty_n : STD_LOGIC;
    signal img_0_cols_V_channel1_read : STD_LOGIC;
    signal img_1_rows_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_rows_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_rows_V_write : STD_LOGIC;
    signal img_1_rows_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_rows_V_empty_n : STD_LOGIC;
    signal img_1_rows_V_read : STD_LOGIC;
    signal img_1_rows_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_rows_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_rows_V_channel_write : STD_LOGIC;
    signal img_1_rows_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_rows_V_channel_empty_n : STD_LOGIC;
    signal img_1_rows_V_channel_read : STD_LOGIC;
    signal img_1_cols_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_cols_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_cols_V_write : STD_LOGIC;
    signal img_1_cols_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_cols_V_empty_n : STD_LOGIC;
    signal img_1_cols_V_read : STD_LOGIC;
    signal img_1_cols_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_cols_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_cols_V_channel_write : STD_LOGIC;
    signal img_1_cols_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_cols_V_channel_empty_n : STD_LOGIC;
    signal img_1_cols_V_channel_read : STD_LOGIC;
    signal img_1_rows_V_31_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_rows_V_31_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_rows_V_31_write : STD_LOGIC;
    signal img_1_rows_V_31_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_rows_V_31_empty_n : STD_LOGIC;
    signal img_1_rows_V_31_read : STD_LOGIC;
    signal img_1_cols_V_32_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_cols_V_32_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_cols_V_32_write : STD_LOGIC;
    signal img_1_cols_V_32_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_1_cols_V_32_empty_n : STD_LOGIC;
    signal img_1_cols_V_32_read : STD_LOGIC;
    signal img_2_rows_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_rows_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_rows_V_write : STD_LOGIC;
    signal img_2_rows_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_rows_V_empty_n : STD_LOGIC;
    signal img_2_rows_V_read : STD_LOGIC;
    signal img_2_rows_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_rows_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_rows_V_channel_write : STD_LOGIC;
    signal img_2_rows_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_rows_V_channel_empty_n : STD_LOGIC;
    signal img_2_rows_V_channel_read : STD_LOGIC;
    signal img_2_cols_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_cols_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_cols_V_write : STD_LOGIC;
    signal img_2_cols_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_cols_V_empty_n : STD_LOGIC;
    signal img_2_cols_V_read : STD_LOGIC;
    signal img_2_cols_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_cols_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_cols_V_channel_write : STD_LOGIC;
    signal img_2_cols_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_cols_V_channel_empty_n : STD_LOGIC;
    signal img_2_cols_V_channel_read : STD_LOGIC;
    signal img_2_Y_rows_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_Y_rows_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_Y_rows_V_write : STD_LOGIC;
    signal img_2_Y_rows_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_Y_rows_V_empty_n : STD_LOGIC;
    signal img_2_Y_rows_V_read : STD_LOGIC;
    signal img_2_Y_rows_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_Y_rows_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_Y_rows_V_channel_write : STD_LOGIC;
    signal img_2_Y_rows_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_Y_rows_V_channel_empty_n : STD_LOGIC;
    signal img_2_Y_rows_V_channel_read : STD_LOGIC;
    signal img_2_Y_cols_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_Y_cols_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_Y_cols_V_write : STD_LOGIC;
    signal img_2_Y_cols_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_Y_cols_V_empty_n : STD_LOGIC;
    signal img_2_Y_cols_V_read : STD_LOGIC;
    signal img_2_Y_cols_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_Y_cols_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_Y_cols_V_channel_write : STD_LOGIC;
    signal img_2_Y_cols_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_Y_cols_V_channel_empty_n : STD_LOGIC;
    signal img_2_Y_cols_V_channel_read : STD_LOGIC;
    signal img_2_UV_rows_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_UV_rows_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_UV_rows_V_write : STD_LOGIC;
    signal img_2_UV_rows_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_UV_rows_V_empty_n : STD_LOGIC;
    signal img_2_UV_rows_V_read : STD_LOGIC;
    signal img_2_UV_rows_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_UV_rows_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_UV_rows_V_channel_write : STD_LOGIC;
    signal img_2_UV_rows_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_UV_rows_V_channel_empty_n : STD_LOGIC;
    signal img_2_UV_rows_V_channel_read : STD_LOGIC;
    signal img_2_UV_cols_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_UV_cols_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_UV_cols_V_write : STD_LOGIC;
    signal img_2_UV_cols_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_UV_cols_V_empty_n : STD_LOGIC;
    signal img_2_UV_cols_V_read : STD_LOGIC;
    signal img_2_UV_cols_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_UV_cols_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_UV_cols_V_channel_write : STD_LOGIC;
    signal img_2_UV_cols_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_2_UV_cols_V_channel_empty_n : STD_LOGIC;
    signal img_2_UV_cols_V_channel_read : STD_LOGIC;
    signal img_3_rows_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_rows_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_rows_V_write : STD_LOGIC;
    signal img_3_rows_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_rows_V_empty_n : STD_LOGIC;
    signal img_3_rows_V_read : STD_LOGIC;
    signal img_3_rows_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_rows_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_rows_V_channel_write : STD_LOGIC;
    signal img_3_rows_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_rows_V_channel_empty_n : STD_LOGIC;
    signal img_3_rows_V_channel_read : STD_LOGIC;
    signal img_3_cols_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_cols_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_cols_V_write : STD_LOGIC;
    signal img_3_cols_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_cols_V_empty_n : STD_LOGIC;
    signal img_3_cols_V_read : STD_LOGIC;
    signal img_3_cols_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_cols_V_channel_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_cols_V_channel_write : STD_LOGIC;
    signal img_3_cols_V_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_cols_V_channel_empty_n : STD_LOGIC;
    signal img_3_cols_V_channel_read : STD_LOGIC;
    signal img_3_rows_V_33_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_rows_V_33_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_rows_V_33_write : STD_LOGIC;
    signal img_3_rows_V_33_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_rows_V_33_empty_n : STD_LOGIC;
    signal img_3_rows_V_33_read : STD_LOGIC;
    signal img_3_cols_V_34_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_cols_V_34_din : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_cols_V_34_write : STD_LOGIC;
    signal img_3_cols_V_34_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal img_3_cols_V_34_empty_n : STD_LOGIC;
    signal img_3_cols_V_34_read : STD_LOGIC;
    signal mask_rows_V_U_ap_dummy_ce : STD_LOGIC;
    signal mask_rows_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal mask_rows_V_write : STD_LOGIC;
    signal mask_rows_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal mask_rows_V_empty_n : STD_LOGIC;
    signal mask_rows_V_read : STD_LOGIC;
    signal mask_cols_V_U_ap_dummy_ce : STD_LOGIC;
    signal mask_cols_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal mask_cols_V_write : STD_LOGIC;
    signal mask_cols_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal mask_cols_V_empty_n : STD_LOGIC;
    signal mask_cols_V_read : STD_LOGIC;
    signal dmask_rows_V_U_ap_dummy_ce : STD_LOGIC;
    signal dmask_rows_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal dmask_rows_V_write : STD_LOGIC;
    signal dmask_rows_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal dmask_rows_V_empty_n : STD_LOGIC;
    signal dmask_rows_V_read : STD_LOGIC;
    signal dmask_cols_V_U_ap_dummy_ce : STD_LOGIC;
    signal dmask_cols_V_din : STD_LOGIC_VECTOR (11 downto 0);
    signal dmask_cols_V_write : STD_LOGIC;
    signal dmask_cols_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal dmask_cols_V_empty_n : STD_LOGIC;
    signal dmask_cols_V_read : STD_LOGIC;
    signal img_0_data_stream_0_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_0_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_0_data_stream_0_V_full_n : STD_LOGIC;
    signal img_0_data_stream_0_V_write : STD_LOGIC;
    signal img_0_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_0_data_stream_0_V_empty_n : STD_LOGIC;
    signal img_0_data_stream_0_V_read : STD_LOGIC;
    signal img_0_data_stream_1_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_0_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_0_data_stream_1_V_full_n : STD_LOGIC;
    signal img_0_data_stream_1_V_write : STD_LOGIC;
    signal img_0_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_0_data_stream_1_V_empty_n : STD_LOGIC;
    signal img_0_data_stream_1_V_read : STD_LOGIC;
    signal img_1_data_stream_0_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_0_V_full_n : STD_LOGIC;
    signal img_1_data_stream_0_V_write : STD_LOGIC;
    signal img_1_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_0_V_empty_n : STD_LOGIC;
    signal img_1_data_stream_0_V_read : STD_LOGIC;
    signal img_1_data_stream_1_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_1_V_full_n : STD_LOGIC;
    signal img_1_data_stream_1_V_write : STD_LOGIC;
    signal img_1_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_1_V_empty_n : STD_LOGIC;
    signal img_1_data_stream_1_V_read : STD_LOGIC;
    signal img_2_data_stream_0_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_2_data_stream_0_V_full_n : STD_LOGIC;
    signal img_2_data_stream_0_V_write : STD_LOGIC;
    signal img_2_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_2_data_stream_0_V_empty_n : STD_LOGIC;
    signal img_2_data_stream_0_V_read : STD_LOGIC;
    signal img_2_data_stream_1_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_2_data_stream_1_V_full_n : STD_LOGIC;
    signal img_2_data_stream_1_V_write : STD_LOGIC;
    signal img_2_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_2_data_stream_1_V_empty_n : STD_LOGIC;
    signal img_2_data_stream_1_V_read : STD_LOGIC;
    signal img_1_data_stream_0_V_13_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_data_stream_0_V_13_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_0_V_13_full_n : STD_LOGIC;
    signal img_1_data_stream_0_V_13_write : STD_LOGIC;
    signal img_1_data_stream_0_V_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_0_V_13_empty_n : STD_LOGIC;
    signal img_1_data_stream_0_V_13_read : STD_LOGIC;
    signal img_1_data_stream_1_V_15_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_data_stream_1_V_15_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_1_V_15_full_n : STD_LOGIC;
    signal img_1_data_stream_1_V_15_write : STD_LOGIC;
    signal img_1_data_stream_1_V_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_1_V_15_empty_n : STD_LOGIC;
    signal img_1_data_stream_1_V_15_read : STD_LOGIC;
    signal img_1_data_stream_2_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_1_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_2_V_full_n : STD_LOGIC;
    signal img_1_data_stream_2_V_write : STD_LOGIC;
    signal img_1_data_stream_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_1_data_stream_2_V_empty_n : STD_LOGIC;
    signal img_1_data_stream_2_V_read : STD_LOGIC;
    signal img_2_Y_data_stream_0_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_Y_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_2_Y_data_stream_0_V_full_n : STD_LOGIC;
    signal img_2_Y_data_stream_0_V_write : STD_LOGIC;
    signal img_2_Y_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_2_Y_data_stream_0_V_empty_n : STD_LOGIC;
    signal img_2_Y_data_stream_0_V_read : STD_LOGIC;
    signal img_2_UV_data_stream_0_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_2_UV_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_2_UV_data_stream_0_V_full_n : STD_LOGIC;
    signal img_2_UV_data_stream_0_V_write : STD_LOGIC;
    signal img_2_UV_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_2_UV_data_stream_0_V_empty_n : STD_LOGIC;
    signal img_2_UV_data_stream_0_V_read : STD_LOGIC;
    signal mask_data_stream_0_V_U_ap_dummy_ce : STD_LOGIC;
    signal mask_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal mask_data_stream_0_V_full_n : STD_LOGIC;
    signal mask_data_stream_0_V_write : STD_LOGIC;
    signal mask_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal mask_data_stream_0_V_empty_n : STD_LOGIC;
    signal mask_data_stream_0_V_read : STD_LOGIC;
    signal dmask_data_stream_0_V_U_ap_dummy_ce : STD_LOGIC;
    signal dmask_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal dmask_data_stream_0_V_full_n : STD_LOGIC;
    signal dmask_data_stream_0_V_write : STD_LOGIC;
    signal dmask_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal dmask_data_stream_0_V_empty_n : STD_LOGIC;
    signal dmask_data_stream_0_V_read : STD_LOGIC;
    signal img_3_data_stream_0_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_0_V_full_n : STD_LOGIC;
    signal img_3_data_stream_0_V_write : STD_LOGIC;
    signal img_3_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_0_V_empty_n : STD_LOGIC;
    signal img_3_data_stream_0_V_read : STD_LOGIC;
    signal img_3_data_stream_1_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_1_V_full_n : STD_LOGIC;
    signal img_3_data_stream_1_V_write : STD_LOGIC;
    signal img_3_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_1_V_empty_n : STD_LOGIC;
    signal img_3_data_stream_1_V_read : STD_LOGIC;
    signal img_3_data_stream_2_V_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_2_V_full_n : STD_LOGIC;
    signal img_3_data_stream_2_V_write : STD_LOGIC;
    signal img_3_data_stream_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_2_V_empty_n : STD_LOGIC;
    signal img_3_data_stream_2_V_read : STD_LOGIC;
    signal img_3_data_stream_0_V_25_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_data_stream_0_V_25_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_0_V_25_full_n : STD_LOGIC;
    signal img_3_data_stream_0_V_25_write : STD_LOGIC;
    signal img_3_data_stream_0_V_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_0_V_25_empty_n : STD_LOGIC;
    signal img_3_data_stream_0_V_25_read : STD_LOGIC;
    signal img_3_data_stream_1_V_27_U_ap_dummy_ce : STD_LOGIC;
    signal img_3_data_stream_1_V_27_din : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_1_V_27_full_n : STD_LOGIC;
    signal img_3_data_stream_1_V_27_write : STD_LOGIC;
    signal img_3_data_stream_1_V_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_3_data_stream_1_V_27_empty_n : STD_LOGIC;
    signal img_3_data_stream_1_V_27_read : STD_LOGIC;
    signal ap_reg_procdone_image_filter_Block_proc_U0 : STD_LOGIC := '0';
    signal ap_sig_hs_done : STD_LOGIC;
    signal ap_reg_procdone_image_filter_AXIvideo2Mat_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_image_filter_Duplicate_1080_1920_16_16_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_image_filter_UVupsampling_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_image_filter_Split_1080_1920_16_0_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_image_filter_Consume_1080_1920_0_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_image_filter_FAST_t_opr_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_image_filter_Dilate_0_0_1080_1920_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_image_filter_PaintMask_32_0_1080_1920_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_image_filter_UVdownsampling_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_image_filter_Mat2AXIvideo_U0 : STD_LOGIC := '0';
    signal ap_CS : STD_LOGIC;
    signal ap_sig_top_allready : STD_LOGIC;
    signal ap_reg_ready_image_filter_Block_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sig_ready_image_filter_Block_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sig_start_in_image_filter_Block_proc_U0_ap_start : STD_LOGIC;
    signal ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sig_ready_image_filter_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
    signal ap_sig_start_in_image_filter_AXIvideo2Mat_U0_ap_start : STD_LOGIC;

    component image_filter_Block_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component image_filter_AXIvideo2Mat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        video_in_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        video_in_TVALID : IN STD_LOGIC;
        video_in_TREADY : OUT STD_LOGIC;
        video_in_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
        video_in_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        video_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        video_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        video_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        video_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        img_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        img_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_0_V_full_n : IN STD_LOGIC;
        img_data_stream_0_V_write : OUT STD_LOGIC;
        img_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_1_V_full_n : IN STD_LOGIC;
        img_data_stream_1_V_write : OUT STD_LOGIC );
    end component;


    component image_filter_Duplicate_1080_1920_16_16_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_0_V_empty_n : IN STD_LOGIC;
        src_data_stream_0_V_read : OUT STD_LOGIC;
        src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_1_V_empty_n : IN STD_LOGIC;
        src_data_stream_1_V_read : OUT STD_LOGIC;
        dst1_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        dst1_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        dst1_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_0_V_full_n : IN STD_LOGIC;
        dst1_data_stream_0_V_write : OUT STD_LOGIC;
        dst1_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_1_V_full_n : IN STD_LOGIC;
        dst1_data_stream_1_V_write : OUT STD_LOGIC;
        dst2_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        dst2_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        dst2_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst2_data_stream_0_V_full_n : IN STD_LOGIC;
        dst2_data_stream_0_V_write : OUT STD_LOGIC;
        dst2_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst2_data_stream_1_V_full_n : IN STD_LOGIC;
        dst2_data_stream_1_V_write : OUT STD_LOGIC );
    end component;


    component image_filter_UVupsampling IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        yuv422_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        yuv422_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        yuv422_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        yuv422_data_stream_0_V_empty_n : IN STD_LOGIC;
        yuv422_data_stream_0_V_read : OUT STD_LOGIC;
        yuv422_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        yuv422_data_stream_1_V_empty_n : IN STD_LOGIC;
        yuv422_data_stream_1_V_read : OUT STD_LOGIC;
        yuv444_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        yuv444_data_stream_0_V_full_n : IN STD_LOGIC;
        yuv444_data_stream_0_V_write : OUT STD_LOGIC;
        yuv444_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        yuv444_data_stream_1_V_full_n : IN STD_LOGIC;
        yuv444_data_stream_1_V_write : OUT STD_LOGIC;
        yuv444_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        yuv444_data_stream_2_V_full_n : IN STD_LOGIC;
        yuv444_data_stream_2_V_write : OUT STD_LOGIC );
    end component;


    component image_filter_Split_1080_1920_16_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_0_V_empty_n : IN STD_LOGIC;
        src_data_stream_0_V_read : OUT STD_LOGIC;
        src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_1_V_empty_n : IN STD_LOGIC;
        src_data_stream_1_V_read : OUT STD_LOGIC;
        dst0_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        dst0_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        dst0_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst0_data_stream_V_full_n : IN STD_LOGIC;
        dst0_data_stream_V_write : OUT STD_LOGIC;
        dst1_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        dst1_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        dst1_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_V_full_n : IN STD_LOGIC;
        dst1_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component image_filter_Consume_1080_1920_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC );
    end component;


    component image_filter_FAST_t_opr IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_V_read : OUT STD_LOGIC;
        p_mask_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_mask_data_stream_V_full_n : IN STD_LOGIC;
        p_mask_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component image_filter_Dilate_0_0_1080_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_V_read : OUT STD_LOGIC;
        p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component image_filter_PaintMask_32_0_1080_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_0_V_read : OUT STD_LOGIC;
        p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_1_V_read : OUT STD_LOGIC;
        p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_2_V_read : OUT STD_LOGIC;
        p_mask_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_mask_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_mask_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_mask_data_stream_V_empty_n : IN STD_LOGIC;
        p_mask_data_stream_V_read : OUT STD_LOGIC;
        p_dst_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_dst_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_0_V_write : OUT STD_LOGIC;
        p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_1_V_write : OUT STD_LOGIC;
        p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_2_V_write : OUT STD_LOGIC );
    end component;


    component image_filter_UVdownsampling IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        yuv444_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        yuv444_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        yuv444_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        yuv444_data_stream_0_V_empty_n : IN STD_LOGIC;
        yuv444_data_stream_0_V_read : OUT STD_LOGIC;
        yuv444_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        yuv444_data_stream_1_V_empty_n : IN STD_LOGIC;
        yuv444_data_stream_1_V_read : OUT STD_LOGIC;
        yuv444_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        yuv444_data_stream_2_V_empty_n : IN STD_LOGIC;
        yuv444_data_stream_2_V_read : OUT STD_LOGIC;
        yuv422_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        yuv422_data_stream_0_V_full_n : IN STD_LOGIC;
        yuv422_data_stream_0_V_write : OUT STD_LOGIC;
        yuv422_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        yuv422_data_stream_1_V_full_n : IN STD_LOGIC;
        yuv422_data_stream_1_V_write : OUT STD_LOGIC );
    end component;


    component image_filter_Mat2AXIvideo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        img_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        img_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_0_V_empty_n : IN STD_LOGIC;
        img_data_stream_0_V_read : OUT STD_LOGIC;
        img_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_1_V_empty_n : IN STD_LOGIC;
        img_data_stream_1_V_read : OUT STD_LOGIC;
        video_out_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        video_out_TVALID : OUT STD_LOGIC;
        video_out_TREADY : IN STD_LOGIC;
        video_out_TKEEP : OUT STD_LOGIC_VECTOR (1 downto 0);
        video_out_TSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        video_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component FIFO_image_filter_img_0_rows_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_0_rows_V_channel1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_0_cols_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_0_cols_V_channel1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_rows_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_rows_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_cols_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_cols_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_rows_V_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_cols_V_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_rows_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_rows_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_cols_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_cols_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_Y_rows_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_Y_rows_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_Y_cols_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_Y_cols_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_UV_rows_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_UV_rows_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_UV_cols_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_UV_cols_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_rows_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_rows_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_cols_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_cols_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_rows_V_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_cols_V_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_mask_rows_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_mask_cols_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_dmask_rows_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_dmask_cols_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_0_data_stream_0_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_0_data_stream_1_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_data_stream_0_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_data_stream_1_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_data_stream_0_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_data_stream_1_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_data_stream_0_V_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_data_stream_1_V_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_1_data_stream_2_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_Y_data_stream_0_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_2_UV_data_stream_0_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_mask_data_stream_0_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_dmask_data_stream_0_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_data_stream_0_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_data_stream_1_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_data_stream_2_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_data_stream_0_V_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_image_filter_img_3_data_stream_1_V_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component image_filter_CONTROL_BUS_s_axi IS
    generic (
        C_ADDR_WIDTH : INTEGER;
        C_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        rows : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    image_filter_CONTROL_BUS_s_axi_U : component image_filter_CONTROL_BUS_s_axi
    generic map (
        C_ADDR_WIDTH => C_S_AXI_CONTROL_BUS_ADDR_WIDTH,
        C_DATA_WIDTH => C_S_AXI_CONTROL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CONTROL_BUS_AWVALID,
        AWREADY => s_axi_CONTROL_BUS_AWREADY,
        AWADDR => s_axi_CONTROL_BUS_AWADDR,
        WVALID => s_axi_CONTROL_BUS_WVALID,
        WREADY => s_axi_CONTROL_BUS_WREADY,
        WDATA => s_axi_CONTROL_BUS_WDATA,
        WSTRB => s_axi_CONTROL_BUS_WSTRB,
        ARVALID => s_axi_CONTROL_BUS_ARVALID,
        ARREADY => s_axi_CONTROL_BUS_ARREADY,
        ARADDR => s_axi_CONTROL_BUS_ARADDR,
        RVALID => s_axi_CONTROL_BUS_RVALID,
        RREADY => s_axi_CONTROL_BUS_RREADY,
        RDATA => s_axi_CONTROL_BUS_RDATA,
        RRESP => s_axi_CONTROL_BUS_RRESP,
        BVALID => s_axi_CONTROL_BUS_BVALID,
        BREADY => s_axi_CONTROL_BUS_BREADY,
        BRESP => s_axi_CONTROL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => image_filter_CONTROL_BUS_s_axi_U_ap_dummy_ce,
        rows => rows,
        cols => cols,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    image_filter_Block_proc_U0 : component image_filter_Block_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_Block_proc_U0_ap_start,
        ap_done => image_filter_Block_proc_U0_ap_done,
        ap_continue => image_filter_Block_proc_U0_ap_continue,
        ap_idle => image_filter_Block_proc_U0_ap_idle,
        ap_ready => image_filter_Block_proc_U0_ap_ready,
        rows => image_filter_Block_proc_U0_rows,
        cols => image_filter_Block_proc_U0_cols,
        ap_return_0 => image_filter_Block_proc_U0_ap_return_0,
        ap_return_1 => image_filter_Block_proc_U0_ap_return_1,
        ap_return_2 => image_filter_Block_proc_U0_ap_return_2,
        ap_return_3 => image_filter_Block_proc_U0_ap_return_3,
        ap_return_4 => image_filter_Block_proc_U0_ap_return_4,
        ap_return_5 => image_filter_Block_proc_U0_ap_return_5,
        ap_return_6 => image_filter_Block_proc_U0_ap_return_6,
        ap_return_7 => image_filter_Block_proc_U0_ap_return_7,
        ap_return_8 => image_filter_Block_proc_U0_ap_return_8,
        ap_return_9 => image_filter_Block_proc_U0_ap_return_9,
        ap_return_10 => image_filter_Block_proc_U0_ap_return_10,
        ap_return_11 => image_filter_Block_proc_U0_ap_return_11,
        ap_return_12 => image_filter_Block_proc_U0_ap_return_12,
        ap_return_13 => image_filter_Block_proc_U0_ap_return_13,
        ap_return_14 => image_filter_Block_proc_U0_ap_return_14,
        ap_return_15 => image_filter_Block_proc_U0_ap_return_15,
        ap_return_16 => image_filter_Block_proc_U0_ap_return_16,
        ap_return_17 => image_filter_Block_proc_U0_ap_return_17,
        ap_return_18 => image_filter_Block_proc_U0_ap_return_18,
        ap_return_19 => image_filter_Block_proc_U0_ap_return_19,
        ap_return_20 => image_filter_Block_proc_U0_ap_return_20,
        ap_return_21 => image_filter_Block_proc_U0_ap_return_21,
        ap_return_22 => image_filter_Block_proc_U0_ap_return_22,
        ap_return_23 => image_filter_Block_proc_U0_ap_return_23,
        ap_return_24 => image_filter_Block_proc_U0_ap_return_24,
        ap_return_25 => image_filter_Block_proc_U0_ap_return_25,
        ap_return_26 => image_filter_Block_proc_U0_ap_return_26,
        ap_return_27 => image_filter_Block_proc_U0_ap_return_27,
        ap_return_28 => image_filter_Block_proc_U0_ap_return_28,
        ap_return_29 => image_filter_Block_proc_U0_ap_return_29,
        ap_return_30 => image_filter_Block_proc_U0_ap_return_30,
        ap_return_31 => image_filter_Block_proc_U0_ap_return_31);

    image_filter_AXIvideo2Mat_U0 : component image_filter_AXIvideo2Mat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_AXIvideo2Mat_U0_ap_start,
        ap_done => image_filter_AXIvideo2Mat_U0_ap_done,
        ap_continue => image_filter_AXIvideo2Mat_U0_ap_continue,
        ap_idle => image_filter_AXIvideo2Mat_U0_ap_idle,
        ap_ready => image_filter_AXIvideo2Mat_U0_ap_ready,
        video_in_TDATA => image_filter_AXIvideo2Mat_U0_video_in_TDATA,
        video_in_TVALID => image_filter_AXIvideo2Mat_U0_video_in_TVALID,
        video_in_TREADY => image_filter_AXIvideo2Mat_U0_video_in_TREADY,
        video_in_TKEEP => image_filter_AXIvideo2Mat_U0_video_in_TKEEP,
        video_in_TSTRB => image_filter_AXIvideo2Mat_U0_video_in_TSTRB,
        video_in_TUSER => image_filter_AXIvideo2Mat_U0_video_in_TUSER,
        video_in_TLAST => image_filter_AXIvideo2Mat_U0_video_in_TLAST,
        video_in_TID => image_filter_AXIvideo2Mat_U0_video_in_TID,
        video_in_TDEST => image_filter_AXIvideo2Mat_U0_video_in_TDEST,
        img_rows_V_read => image_filter_AXIvideo2Mat_U0_img_rows_V_read,
        img_cols_V_read => image_filter_AXIvideo2Mat_U0_img_cols_V_read,
        img_data_stream_0_V_din => image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_din,
        img_data_stream_0_V_full_n => image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_full_n,
        img_data_stream_0_V_write => image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_write,
        img_data_stream_1_V_din => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_din,
        img_data_stream_1_V_full_n => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_full_n,
        img_data_stream_1_V_write => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write);

    image_filter_Duplicate_1080_1920_16_16_U0 : component image_filter_Duplicate_1080_1920_16_16_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_Duplicate_1080_1920_16_16_U0_ap_start,
        ap_done => image_filter_Duplicate_1080_1920_16_16_U0_ap_done,
        ap_continue => image_filter_Duplicate_1080_1920_16_16_U0_ap_continue,
        ap_idle => image_filter_Duplicate_1080_1920_16_16_U0_ap_idle,
        ap_ready => image_filter_Duplicate_1080_1920_16_16_U0_ap_ready,
        src_rows_V_read => image_filter_Duplicate_1080_1920_16_16_U0_src_rows_V_read,
        src_cols_V_read => image_filter_Duplicate_1080_1920_16_16_U0_src_cols_V_read,
        src_data_stream_0_V_dout => image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_0_V_dout,
        src_data_stream_0_V_empty_n => image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_0_V_empty_n,
        src_data_stream_0_V_read => image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_0_V_read,
        src_data_stream_1_V_dout => image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_1_V_dout,
        src_data_stream_1_V_empty_n => image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_1_V_empty_n,
        src_data_stream_1_V_read => image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_1_V_read,
        dst1_rows_V_read => image_filter_Duplicate_1080_1920_16_16_U0_dst1_rows_V_read,
        dst1_cols_V_read => image_filter_Duplicate_1080_1920_16_16_U0_dst1_cols_V_read,
        dst1_data_stream_0_V_din => image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_0_V_din,
        dst1_data_stream_0_V_full_n => image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_0_V_full_n,
        dst1_data_stream_0_V_write => image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_0_V_write,
        dst1_data_stream_1_V_din => image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_1_V_din,
        dst1_data_stream_1_V_full_n => image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_1_V_full_n,
        dst1_data_stream_1_V_write => image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_1_V_write,
        dst2_rows_V_read => image_filter_Duplicate_1080_1920_16_16_U0_dst2_rows_V_read,
        dst2_cols_V_read => image_filter_Duplicate_1080_1920_16_16_U0_dst2_cols_V_read,
        dst2_data_stream_0_V_din => image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_0_V_din,
        dst2_data_stream_0_V_full_n => image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_0_V_full_n,
        dst2_data_stream_0_V_write => image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_0_V_write,
        dst2_data_stream_1_V_din => image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_1_V_din,
        dst2_data_stream_1_V_full_n => image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_1_V_full_n,
        dst2_data_stream_1_V_write => image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_1_V_write);

    image_filter_UVupsampling_U0 : component image_filter_UVupsampling
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_UVupsampling_U0_ap_start,
        ap_done => image_filter_UVupsampling_U0_ap_done,
        ap_continue => image_filter_UVupsampling_U0_ap_continue,
        ap_idle => image_filter_UVupsampling_U0_ap_idle,
        ap_ready => image_filter_UVupsampling_U0_ap_ready,
        yuv422_rows_V_read => image_filter_UVupsampling_U0_yuv422_rows_V_read,
        yuv422_cols_V_read => image_filter_UVupsampling_U0_yuv422_cols_V_read,
        yuv422_data_stream_0_V_dout => image_filter_UVupsampling_U0_yuv422_data_stream_0_V_dout,
        yuv422_data_stream_0_V_empty_n => image_filter_UVupsampling_U0_yuv422_data_stream_0_V_empty_n,
        yuv422_data_stream_0_V_read => image_filter_UVupsampling_U0_yuv422_data_stream_0_V_read,
        yuv422_data_stream_1_V_dout => image_filter_UVupsampling_U0_yuv422_data_stream_1_V_dout,
        yuv422_data_stream_1_V_empty_n => image_filter_UVupsampling_U0_yuv422_data_stream_1_V_empty_n,
        yuv422_data_stream_1_V_read => image_filter_UVupsampling_U0_yuv422_data_stream_1_V_read,
        yuv444_data_stream_0_V_din => image_filter_UVupsampling_U0_yuv444_data_stream_0_V_din,
        yuv444_data_stream_0_V_full_n => image_filter_UVupsampling_U0_yuv444_data_stream_0_V_full_n,
        yuv444_data_stream_0_V_write => image_filter_UVupsampling_U0_yuv444_data_stream_0_V_write,
        yuv444_data_stream_1_V_din => image_filter_UVupsampling_U0_yuv444_data_stream_1_V_din,
        yuv444_data_stream_1_V_full_n => image_filter_UVupsampling_U0_yuv444_data_stream_1_V_full_n,
        yuv444_data_stream_1_V_write => image_filter_UVupsampling_U0_yuv444_data_stream_1_V_write,
        yuv444_data_stream_2_V_din => image_filter_UVupsampling_U0_yuv444_data_stream_2_V_din,
        yuv444_data_stream_2_V_full_n => image_filter_UVupsampling_U0_yuv444_data_stream_2_V_full_n,
        yuv444_data_stream_2_V_write => image_filter_UVupsampling_U0_yuv444_data_stream_2_V_write);

    image_filter_Split_1080_1920_16_0_U0 : component image_filter_Split_1080_1920_16_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_Split_1080_1920_16_0_U0_ap_start,
        ap_done => image_filter_Split_1080_1920_16_0_U0_ap_done,
        ap_continue => image_filter_Split_1080_1920_16_0_U0_ap_continue,
        ap_idle => image_filter_Split_1080_1920_16_0_U0_ap_idle,
        ap_ready => image_filter_Split_1080_1920_16_0_U0_ap_ready,
        src_rows_V_read => image_filter_Split_1080_1920_16_0_U0_src_rows_V_read,
        src_cols_V_read => image_filter_Split_1080_1920_16_0_U0_src_cols_V_read,
        src_data_stream_0_V_dout => image_filter_Split_1080_1920_16_0_U0_src_data_stream_0_V_dout,
        src_data_stream_0_V_empty_n => image_filter_Split_1080_1920_16_0_U0_src_data_stream_0_V_empty_n,
        src_data_stream_0_V_read => image_filter_Split_1080_1920_16_0_U0_src_data_stream_0_V_read,
        src_data_stream_1_V_dout => image_filter_Split_1080_1920_16_0_U0_src_data_stream_1_V_dout,
        src_data_stream_1_V_empty_n => image_filter_Split_1080_1920_16_0_U0_src_data_stream_1_V_empty_n,
        src_data_stream_1_V_read => image_filter_Split_1080_1920_16_0_U0_src_data_stream_1_V_read,
        dst0_rows_V_read => image_filter_Split_1080_1920_16_0_U0_dst0_rows_V_read,
        dst0_cols_V_read => image_filter_Split_1080_1920_16_0_U0_dst0_cols_V_read,
        dst0_data_stream_V_din => image_filter_Split_1080_1920_16_0_U0_dst0_data_stream_V_din,
        dst0_data_stream_V_full_n => image_filter_Split_1080_1920_16_0_U0_dst0_data_stream_V_full_n,
        dst0_data_stream_V_write => image_filter_Split_1080_1920_16_0_U0_dst0_data_stream_V_write,
        dst1_rows_V_read => image_filter_Split_1080_1920_16_0_U0_dst1_rows_V_read,
        dst1_cols_V_read => image_filter_Split_1080_1920_16_0_U0_dst1_cols_V_read,
        dst1_data_stream_V_din => image_filter_Split_1080_1920_16_0_U0_dst1_data_stream_V_din,
        dst1_data_stream_V_full_n => image_filter_Split_1080_1920_16_0_U0_dst1_data_stream_V_full_n,
        dst1_data_stream_V_write => image_filter_Split_1080_1920_16_0_U0_dst1_data_stream_V_write);

    image_filter_Consume_1080_1920_0_U0 : component image_filter_Consume_1080_1920_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_Consume_1080_1920_0_U0_ap_start,
        ap_done => image_filter_Consume_1080_1920_0_U0_ap_done,
        ap_continue => image_filter_Consume_1080_1920_0_U0_ap_continue,
        ap_idle => image_filter_Consume_1080_1920_0_U0_ap_idle,
        ap_ready => image_filter_Consume_1080_1920_0_U0_ap_ready,
        src_rows_V_read => image_filter_Consume_1080_1920_0_U0_src_rows_V_read,
        src_cols_V_read => image_filter_Consume_1080_1920_0_U0_src_cols_V_read,
        src_data_stream_V_dout => image_filter_Consume_1080_1920_0_U0_src_data_stream_V_dout,
        src_data_stream_V_empty_n => image_filter_Consume_1080_1920_0_U0_src_data_stream_V_empty_n,
        src_data_stream_V_read => image_filter_Consume_1080_1920_0_U0_src_data_stream_V_read);

    image_filter_FAST_t_opr_U0 : component image_filter_FAST_t_opr
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_FAST_t_opr_U0_ap_start,
        ap_done => image_filter_FAST_t_opr_U0_ap_done,
        ap_continue => image_filter_FAST_t_opr_U0_ap_continue,
        ap_idle => image_filter_FAST_t_opr_U0_ap_idle,
        ap_ready => image_filter_FAST_t_opr_U0_ap_ready,
        p_src_rows_V_read => image_filter_FAST_t_opr_U0_p_src_rows_V_read,
        p_src_cols_V_read => image_filter_FAST_t_opr_U0_p_src_cols_V_read,
        p_src_data_stream_V_dout => image_filter_FAST_t_opr_U0_p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n => image_filter_FAST_t_opr_U0_p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read => image_filter_FAST_t_opr_U0_p_src_data_stream_V_read,
        p_mask_data_stream_V_din => image_filter_FAST_t_opr_U0_p_mask_data_stream_V_din,
        p_mask_data_stream_V_full_n => image_filter_FAST_t_opr_U0_p_mask_data_stream_V_full_n,
        p_mask_data_stream_V_write => image_filter_FAST_t_opr_U0_p_mask_data_stream_V_write);

    image_filter_Dilate_0_0_1080_1920_U0 : component image_filter_Dilate_0_0_1080_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_Dilate_0_0_1080_1920_U0_ap_start,
        ap_done => image_filter_Dilate_0_0_1080_1920_U0_ap_done,
        ap_continue => image_filter_Dilate_0_0_1080_1920_U0_ap_continue,
        ap_idle => image_filter_Dilate_0_0_1080_1920_U0_ap_idle,
        ap_ready => image_filter_Dilate_0_0_1080_1920_U0_ap_ready,
        p_src_rows_V_read => image_filter_Dilate_0_0_1080_1920_U0_p_src_rows_V_read,
        p_src_cols_V_read => image_filter_Dilate_0_0_1080_1920_U0_p_src_cols_V_read,
        p_src_data_stream_V_dout => image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n => image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read => image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_read,
        p_dst_data_stream_V_din => image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n => image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write => image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_write);

    image_filter_PaintMask_32_0_1080_1920_U0 : component image_filter_PaintMask_32_0_1080_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_PaintMask_32_0_1080_1920_U0_ap_start,
        ap_done => image_filter_PaintMask_32_0_1080_1920_U0_ap_done,
        ap_continue => image_filter_PaintMask_32_0_1080_1920_U0_ap_continue,
        ap_idle => image_filter_PaintMask_32_0_1080_1920_U0_ap_idle,
        ap_ready => image_filter_PaintMask_32_0_1080_1920_U0_ap_ready,
        p_src_rows_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_src_rows_V_read,
        p_src_cols_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_src_cols_V_read,
        p_src_data_stream_0_V_dout => image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n => image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout => image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n => image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout => image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n => image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_read,
        p_mask_rows_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_mask_rows_V_read,
        p_mask_cols_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_mask_cols_V_read,
        p_mask_data_stream_V_dout => image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_dout,
        p_mask_data_stream_V_empty_n => image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_empty_n,
        p_mask_data_stream_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_read,
        p_dst_rows_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_rows_V_read,
        p_dst_cols_V_read => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_cols_V_read,
        p_dst_data_stream_0_V_din => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write => image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_write);

    image_filter_UVdownsampling_U0 : component image_filter_UVdownsampling
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_UVdownsampling_U0_ap_start,
        ap_done => image_filter_UVdownsampling_U0_ap_done,
        ap_continue => image_filter_UVdownsampling_U0_ap_continue,
        ap_idle => image_filter_UVdownsampling_U0_ap_idle,
        ap_ready => image_filter_UVdownsampling_U0_ap_ready,
        yuv444_rows_V_read => image_filter_UVdownsampling_U0_yuv444_rows_V_read,
        yuv444_cols_V_read => image_filter_UVdownsampling_U0_yuv444_cols_V_read,
        yuv444_data_stream_0_V_dout => image_filter_UVdownsampling_U0_yuv444_data_stream_0_V_dout,
        yuv444_data_stream_0_V_empty_n => image_filter_UVdownsampling_U0_yuv444_data_stream_0_V_empty_n,
        yuv444_data_stream_0_V_read => image_filter_UVdownsampling_U0_yuv444_data_stream_0_V_read,
        yuv444_data_stream_1_V_dout => image_filter_UVdownsampling_U0_yuv444_data_stream_1_V_dout,
        yuv444_data_stream_1_V_empty_n => image_filter_UVdownsampling_U0_yuv444_data_stream_1_V_empty_n,
        yuv444_data_stream_1_V_read => image_filter_UVdownsampling_U0_yuv444_data_stream_1_V_read,
        yuv444_data_stream_2_V_dout => image_filter_UVdownsampling_U0_yuv444_data_stream_2_V_dout,
        yuv444_data_stream_2_V_empty_n => image_filter_UVdownsampling_U0_yuv444_data_stream_2_V_empty_n,
        yuv444_data_stream_2_V_read => image_filter_UVdownsampling_U0_yuv444_data_stream_2_V_read,
        yuv422_data_stream_0_V_din => image_filter_UVdownsampling_U0_yuv422_data_stream_0_V_din,
        yuv422_data_stream_0_V_full_n => image_filter_UVdownsampling_U0_yuv422_data_stream_0_V_full_n,
        yuv422_data_stream_0_V_write => image_filter_UVdownsampling_U0_yuv422_data_stream_0_V_write,
        yuv422_data_stream_1_V_din => image_filter_UVdownsampling_U0_yuv422_data_stream_1_V_din,
        yuv422_data_stream_1_V_full_n => image_filter_UVdownsampling_U0_yuv422_data_stream_1_V_full_n,
        yuv422_data_stream_1_V_write => image_filter_UVdownsampling_U0_yuv422_data_stream_1_V_write);

    image_filter_Mat2AXIvideo_U0 : component image_filter_Mat2AXIvideo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => image_filter_Mat2AXIvideo_U0_ap_start,
        ap_done => image_filter_Mat2AXIvideo_U0_ap_done,
        ap_continue => image_filter_Mat2AXIvideo_U0_ap_continue,
        ap_idle => image_filter_Mat2AXIvideo_U0_ap_idle,
        ap_ready => image_filter_Mat2AXIvideo_U0_ap_ready,
        img_rows_V_read => image_filter_Mat2AXIvideo_U0_img_rows_V_read,
        img_cols_V_read => image_filter_Mat2AXIvideo_U0_img_cols_V_read,
        img_data_stream_0_V_dout => image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_dout,
        img_data_stream_0_V_empty_n => image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_empty_n,
        img_data_stream_0_V_read => image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_read,
        img_data_stream_1_V_dout => image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_dout,
        img_data_stream_1_V_empty_n => image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_empty_n,
        img_data_stream_1_V_read => image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_read,
        video_out_TDATA => image_filter_Mat2AXIvideo_U0_video_out_TDATA,
        video_out_TVALID => image_filter_Mat2AXIvideo_U0_video_out_TVALID,
        video_out_TREADY => image_filter_Mat2AXIvideo_U0_video_out_TREADY,
        video_out_TKEEP => image_filter_Mat2AXIvideo_U0_video_out_TKEEP,
        video_out_TSTRB => image_filter_Mat2AXIvideo_U0_video_out_TSTRB,
        video_out_TUSER => image_filter_Mat2AXIvideo_U0_video_out_TUSER,
        video_out_TLAST => image_filter_Mat2AXIvideo_U0_video_out_TLAST,
        video_out_TID => image_filter_Mat2AXIvideo_U0_video_out_TID,
        video_out_TDEST => image_filter_Mat2AXIvideo_U0_video_out_TDEST);

    img_0_rows_V_channel_U : component FIFO_image_filter_img_0_rows_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_0_rows_V_channel_U_ap_dummy_ce,
        if_write_ce => img_0_rows_V_channel_U_ap_dummy_ce,
        if_din => img_0_rows_V_channel_din,
        if_full_n => img_0_rows_V_channel_full_n,
        if_write => img_0_rows_V_channel_write,
        if_dout => img_0_rows_V_channel_dout,
        if_empty_n => img_0_rows_V_channel_empty_n,
        if_read => img_0_rows_V_channel_read);

    img_0_rows_V_channel1_U : component FIFO_image_filter_img_0_rows_V_channel1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_0_rows_V_channel1_U_ap_dummy_ce,
        if_write_ce => img_0_rows_V_channel1_U_ap_dummy_ce,
        if_din => img_0_rows_V_channel1_din,
        if_full_n => img_0_rows_V_channel1_full_n,
        if_write => img_0_rows_V_channel1_write,
        if_dout => img_0_rows_V_channel1_dout,
        if_empty_n => img_0_rows_V_channel1_empty_n,
        if_read => img_0_rows_V_channel1_read);

    img_0_cols_V_channel_U : component FIFO_image_filter_img_0_cols_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_0_cols_V_channel_U_ap_dummy_ce,
        if_write_ce => img_0_cols_V_channel_U_ap_dummy_ce,
        if_din => img_0_cols_V_channel_din,
        if_full_n => img_0_cols_V_channel_full_n,
        if_write => img_0_cols_V_channel_write,
        if_dout => img_0_cols_V_channel_dout,
        if_empty_n => img_0_cols_V_channel_empty_n,
        if_read => img_0_cols_V_channel_read);

    img_0_cols_V_channel1_U : component FIFO_image_filter_img_0_cols_V_channel1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_0_cols_V_channel1_U_ap_dummy_ce,
        if_write_ce => img_0_cols_V_channel1_U_ap_dummy_ce,
        if_din => img_0_cols_V_channel1_din,
        if_full_n => img_0_cols_V_channel1_full_n,
        if_write => img_0_cols_V_channel1_write,
        if_dout => img_0_cols_V_channel1_dout,
        if_empty_n => img_0_cols_V_channel1_empty_n,
        if_read => img_0_cols_V_channel1_read);

    img_1_rows_V_U : component FIFO_image_filter_img_1_rows_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_rows_V_U_ap_dummy_ce,
        if_write_ce => img_1_rows_V_U_ap_dummy_ce,
        if_din => img_1_rows_V_din,
        if_full_n => img_1_rows_V_full_n,
        if_write => img_1_rows_V_write,
        if_dout => img_1_rows_V_dout,
        if_empty_n => img_1_rows_V_empty_n,
        if_read => img_1_rows_V_read);

    img_1_rows_V_channel_U : component FIFO_image_filter_img_1_rows_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_rows_V_channel_U_ap_dummy_ce,
        if_write_ce => img_1_rows_V_channel_U_ap_dummy_ce,
        if_din => img_1_rows_V_channel_din,
        if_full_n => img_1_rows_V_channel_full_n,
        if_write => img_1_rows_V_channel_write,
        if_dout => img_1_rows_V_channel_dout,
        if_empty_n => img_1_rows_V_channel_empty_n,
        if_read => img_1_rows_V_channel_read);

    img_1_cols_V_U : component FIFO_image_filter_img_1_cols_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_cols_V_U_ap_dummy_ce,
        if_write_ce => img_1_cols_V_U_ap_dummy_ce,
        if_din => img_1_cols_V_din,
        if_full_n => img_1_cols_V_full_n,
        if_write => img_1_cols_V_write,
        if_dout => img_1_cols_V_dout,
        if_empty_n => img_1_cols_V_empty_n,
        if_read => img_1_cols_V_read);

    img_1_cols_V_channel_U : component FIFO_image_filter_img_1_cols_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_cols_V_channel_U_ap_dummy_ce,
        if_write_ce => img_1_cols_V_channel_U_ap_dummy_ce,
        if_din => img_1_cols_V_channel_din,
        if_full_n => img_1_cols_V_channel_full_n,
        if_write => img_1_cols_V_channel_write,
        if_dout => img_1_cols_V_channel_dout,
        if_empty_n => img_1_cols_V_channel_empty_n,
        if_read => img_1_cols_V_channel_read);

    img_1_rows_V_31_U : component FIFO_image_filter_img_1_rows_V_31
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_rows_V_31_U_ap_dummy_ce,
        if_write_ce => img_1_rows_V_31_U_ap_dummy_ce,
        if_din => img_1_rows_V_31_din,
        if_full_n => img_1_rows_V_31_full_n,
        if_write => img_1_rows_V_31_write,
        if_dout => img_1_rows_V_31_dout,
        if_empty_n => img_1_rows_V_31_empty_n,
        if_read => img_1_rows_V_31_read);

    img_1_cols_V_32_U : component FIFO_image_filter_img_1_cols_V_32
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_cols_V_32_U_ap_dummy_ce,
        if_write_ce => img_1_cols_V_32_U_ap_dummy_ce,
        if_din => img_1_cols_V_32_din,
        if_full_n => img_1_cols_V_32_full_n,
        if_write => img_1_cols_V_32_write,
        if_dout => img_1_cols_V_32_dout,
        if_empty_n => img_1_cols_V_32_empty_n,
        if_read => img_1_cols_V_32_read);

    img_2_rows_V_U : component FIFO_image_filter_img_2_rows_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_rows_V_U_ap_dummy_ce,
        if_write_ce => img_2_rows_V_U_ap_dummy_ce,
        if_din => img_2_rows_V_din,
        if_full_n => img_2_rows_V_full_n,
        if_write => img_2_rows_V_write,
        if_dout => img_2_rows_V_dout,
        if_empty_n => img_2_rows_V_empty_n,
        if_read => img_2_rows_V_read);

    img_2_rows_V_channel_U : component FIFO_image_filter_img_2_rows_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_rows_V_channel_U_ap_dummy_ce,
        if_write_ce => img_2_rows_V_channel_U_ap_dummy_ce,
        if_din => img_2_rows_V_channel_din,
        if_full_n => img_2_rows_V_channel_full_n,
        if_write => img_2_rows_V_channel_write,
        if_dout => img_2_rows_V_channel_dout,
        if_empty_n => img_2_rows_V_channel_empty_n,
        if_read => img_2_rows_V_channel_read);

    img_2_cols_V_U : component FIFO_image_filter_img_2_cols_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_cols_V_U_ap_dummy_ce,
        if_write_ce => img_2_cols_V_U_ap_dummy_ce,
        if_din => img_2_cols_V_din,
        if_full_n => img_2_cols_V_full_n,
        if_write => img_2_cols_V_write,
        if_dout => img_2_cols_V_dout,
        if_empty_n => img_2_cols_V_empty_n,
        if_read => img_2_cols_V_read);

    img_2_cols_V_channel_U : component FIFO_image_filter_img_2_cols_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_cols_V_channel_U_ap_dummy_ce,
        if_write_ce => img_2_cols_V_channel_U_ap_dummy_ce,
        if_din => img_2_cols_V_channel_din,
        if_full_n => img_2_cols_V_channel_full_n,
        if_write => img_2_cols_V_channel_write,
        if_dout => img_2_cols_V_channel_dout,
        if_empty_n => img_2_cols_V_channel_empty_n,
        if_read => img_2_cols_V_channel_read);

    img_2_Y_rows_V_U : component FIFO_image_filter_img_2_Y_rows_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_Y_rows_V_U_ap_dummy_ce,
        if_write_ce => img_2_Y_rows_V_U_ap_dummy_ce,
        if_din => img_2_Y_rows_V_din,
        if_full_n => img_2_Y_rows_V_full_n,
        if_write => img_2_Y_rows_V_write,
        if_dout => img_2_Y_rows_V_dout,
        if_empty_n => img_2_Y_rows_V_empty_n,
        if_read => img_2_Y_rows_V_read);

    img_2_Y_rows_V_channel_U : component FIFO_image_filter_img_2_Y_rows_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_Y_rows_V_channel_U_ap_dummy_ce,
        if_write_ce => img_2_Y_rows_V_channel_U_ap_dummy_ce,
        if_din => img_2_Y_rows_V_channel_din,
        if_full_n => img_2_Y_rows_V_channel_full_n,
        if_write => img_2_Y_rows_V_channel_write,
        if_dout => img_2_Y_rows_V_channel_dout,
        if_empty_n => img_2_Y_rows_V_channel_empty_n,
        if_read => img_2_Y_rows_V_channel_read);

    img_2_Y_cols_V_U : component FIFO_image_filter_img_2_Y_cols_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_Y_cols_V_U_ap_dummy_ce,
        if_write_ce => img_2_Y_cols_V_U_ap_dummy_ce,
        if_din => img_2_Y_cols_V_din,
        if_full_n => img_2_Y_cols_V_full_n,
        if_write => img_2_Y_cols_V_write,
        if_dout => img_2_Y_cols_V_dout,
        if_empty_n => img_2_Y_cols_V_empty_n,
        if_read => img_2_Y_cols_V_read);

    img_2_Y_cols_V_channel_U : component FIFO_image_filter_img_2_Y_cols_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_Y_cols_V_channel_U_ap_dummy_ce,
        if_write_ce => img_2_Y_cols_V_channel_U_ap_dummy_ce,
        if_din => img_2_Y_cols_V_channel_din,
        if_full_n => img_2_Y_cols_V_channel_full_n,
        if_write => img_2_Y_cols_V_channel_write,
        if_dout => img_2_Y_cols_V_channel_dout,
        if_empty_n => img_2_Y_cols_V_channel_empty_n,
        if_read => img_2_Y_cols_V_channel_read);

    img_2_UV_rows_V_U : component FIFO_image_filter_img_2_UV_rows_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_UV_rows_V_U_ap_dummy_ce,
        if_write_ce => img_2_UV_rows_V_U_ap_dummy_ce,
        if_din => img_2_UV_rows_V_din,
        if_full_n => img_2_UV_rows_V_full_n,
        if_write => img_2_UV_rows_V_write,
        if_dout => img_2_UV_rows_V_dout,
        if_empty_n => img_2_UV_rows_V_empty_n,
        if_read => img_2_UV_rows_V_read);

    img_2_UV_rows_V_channel_U : component FIFO_image_filter_img_2_UV_rows_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_UV_rows_V_channel_U_ap_dummy_ce,
        if_write_ce => img_2_UV_rows_V_channel_U_ap_dummy_ce,
        if_din => img_2_UV_rows_V_channel_din,
        if_full_n => img_2_UV_rows_V_channel_full_n,
        if_write => img_2_UV_rows_V_channel_write,
        if_dout => img_2_UV_rows_V_channel_dout,
        if_empty_n => img_2_UV_rows_V_channel_empty_n,
        if_read => img_2_UV_rows_V_channel_read);

    img_2_UV_cols_V_U : component FIFO_image_filter_img_2_UV_cols_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_UV_cols_V_U_ap_dummy_ce,
        if_write_ce => img_2_UV_cols_V_U_ap_dummy_ce,
        if_din => img_2_UV_cols_V_din,
        if_full_n => img_2_UV_cols_V_full_n,
        if_write => img_2_UV_cols_V_write,
        if_dout => img_2_UV_cols_V_dout,
        if_empty_n => img_2_UV_cols_V_empty_n,
        if_read => img_2_UV_cols_V_read);

    img_2_UV_cols_V_channel_U : component FIFO_image_filter_img_2_UV_cols_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_UV_cols_V_channel_U_ap_dummy_ce,
        if_write_ce => img_2_UV_cols_V_channel_U_ap_dummy_ce,
        if_din => img_2_UV_cols_V_channel_din,
        if_full_n => img_2_UV_cols_V_channel_full_n,
        if_write => img_2_UV_cols_V_channel_write,
        if_dout => img_2_UV_cols_V_channel_dout,
        if_empty_n => img_2_UV_cols_V_channel_empty_n,
        if_read => img_2_UV_cols_V_channel_read);

    img_3_rows_V_U : component FIFO_image_filter_img_3_rows_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_rows_V_U_ap_dummy_ce,
        if_write_ce => img_3_rows_V_U_ap_dummy_ce,
        if_din => img_3_rows_V_din,
        if_full_n => img_3_rows_V_full_n,
        if_write => img_3_rows_V_write,
        if_dout => img_3_rows_V_dout,
        if_empty_n => img_3_rows_V_empty_n,
        if_read => img_3_rows_V_read);

    img_3_rows_V_channel_U : component FIFO_image_filter_img_3_rows_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_rows_V_channel_U_ap_dummy_ce,
        if_write_ce => img_3_rows_V_channel_U_ap_dummy_ce,
        if_din => img_3_rows_V_channel_din,
        if_full_n => img_3_rows_V_channel_full_n,
        if_write => img_3_rows_V_channel_write,
        if_dout => img_3_rows_V_channel_dout,
        if_empty_n => img_3_rows_V_channel_empty_n,
        if_read => img_3_rows_V_channel_read);

    img_3_cols_V_U : component FIFO_image_filter_img_3_cols_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_cols_V_U_ap_dummy_ce,
        if_write_ce => img_3_cols_V_U_ap_dummy_ce,
        if_din => img_3_cols_V_din,
        if_full_n => img_3_cols_V_full_n,
        if_write => img_3_cols_V_write,
        if_dout => img_3_cols_V_dout,
        if_empty_n => img_3_cols_V_empty_n,
        if_read => img_3_cols_V_read);

    img_3_cols_V_channel_U : component FIFO_image_filter_img_3_cols_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_cols_V_channel_U_ap_dummy_ce,
        if_write_ce => img_3_cols_V_channel_U_ap_dummy_ce,
        if_din => img_3_cols_V_channel_din,
        if_full_n => img_3_cols_V_channel_full_n,
        if_write => img_3_cols_V_channel_write,
        if_dout => img_3_cols_V_channel_dout,
        if_empty_n => img_3_cols_V_channel_empty_n,
        if_read => img_3_cols_V_channel_read);

    img_3_rows_V_33_U : component FIFO_image_filter_img_3_rows_V_33
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_rows_V_33_U_ap_dummy_ce,
        if_write_ce => img_3_rows_V_33_U_ap_dummy_ce,
        if_din => img_3_rows_V_33_din,
        if_full_n => img_3_rows_V_33_full_n,
        if_write => img_3_rows_V_33_write,
        if_dout => img_3_rows_V_33_dout,
        if_empty_n => img_3_rows_V_33_empty_n,
        if_read => img_3_rows_V_33_read);

    img_3_cols_V_34_U : component FIFO_image_filter_img_3_cols_V_34
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_cols_V_34_U_ap_dummy_ce,
        if_write_ce => img_3_cols_V_34_U_ap_dummy_ce,
        if_din => img_3_cols_V_34_din,
        if_full_n => img_3_cols_V_34_full_n,
        if_write => img_3_cols_V_34_write,
        if_dout => img_3_cols_V_34_dout,
        if_empty_n => img_3_cols_V_34_empty_n,
        if_read => img_3_cols_V_34_read);

    mask_rows_V_U : component FIFO_image_filter_mask_rows_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mask_rows_V_U_ap_dummy_ce,
        if_write_ce => mask_rows_V_U_ap_dummy_ce,
        if_din => mask_rows_V_din,
        if_full_n => mask_rows_V_full_n,
        if_write => mask_rows_V_write,
        if_dout => mask_rows_V_dout,
        if_empty_n => mask_rows_V_empty_n,
        if_read => mask_rows_V_read);

    mask_cols_V_U : component FIFO_image_filter_mask_cols_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mask_cols_V_U_ap_dummy_ce,
        if_write_ce => mask_cols_V_U_ap_dummy_ce,
        if_din => mask_cols_V_din,
        if_full_n => mask_cols_V_full_n,
        if_write => mask_cols_V_write,
        if_dout => mask_cols_V_dout,
        if_empty_n => mask_cols_V_empty_n,
        if_read => mask_cols_V_read);

    dmask_rows_V_U : component FIFO_image_filter_dmask_rows_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => dmask_rows_V_U_ap_dummy_ce,
        if_write_ce => dmask_rows_V_U_ap_dummy_ce,
        if_din => dmask_rows_V_din,
        if_full_n => dmask_rows_V_full_n,
        if_write => dmask_rows_V_write,
        if_dout => dmask_rows_V_dout,
        if_empty_n => dmask_rows_V_empty_n,
        if_read => dmask_rows_V_read);

    dmask_cols_V_U : component FIFO_image_filter_dmask_cols_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => dmask_cols_V_U_ap_dummy_ce,
        if_write_ce => dmask_cols_V_U_ap_dummy_ce,
        if_din => dmask_cols_V_din,
        if_full_n => dmask_cols_V_full_n,
        if_write => dmask_cols_V_write,
        if_dout => dmask_cols_V_dout,
        if_empty_n => dmask_cols_V_empty_n,
        if_read => dmask_cols_V_read);

    img_0_data_stream_0_V_U : component FIFO_image_filter_img_0_data_stream_0_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_0_data_stream_0_V_U_ap_dummy_ce,
        if_write_ce => img_0_data_stream_0_V_U_ap_dummy_ce,
        if_din => img_0_data_stream_0_V_din,
        if_full_n => img_0_data_stream_0_V_full_n,
        if_write => img_0_data_stream_0_V_write,
        if_dout => img_0_data_stream_0_V_dout,
        if_empty_n => img_0_data_stream_0_V_empty_n,
        if_read => img_0_data_stream_0_V_read);

    img_0_data_stream_1_V_U : component FIFO_image_filter_img_0_data_stream_1_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_0_data_stream_1_V_U_ap_dummy_ce,
        if_write_ce => img_0_data_stream_1_V_U_ap_dummy_ce,
        if_din => img_0_data_stream_1_V_din,
        if_full_n => img_0_data_stream_1_V_full_n,
        if_write => img_0_data_stream_1_V_write,
        if_dout => img_0_data_stream_1_V_dout,
        if_empty_n => img_0_data_stream_1_V_empty_n,
        if_read => img_0_data_stream_1_V_read);

    img_1_data_stream_0_V_U : component FIFO_image_filter_img_1_data_stream_0_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_data_stream_0_V_U_ap_dummy_ce,
        if_write_ce => img_1_data_stream_0_V_U_ap_dummy_ce,
        if_din => img_1_data_stream_0_V_din,
        if_full_n => img_1_data_stream_0_V_full_n,
        if_write => img_1_data_stream_0_V_write,
        if_dout => img_1_data_stream_0_V_dout,
        if_empty_n => img_1_data_stream_0_V_empty_n,
        if_read => img_1_data_stream_0_V_read);

    img_1_data_stream_1_V_U : component FIFO_image_filter_img_1_data_stream_1_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_data_stream_1_V_U_ap_dummy_ce,
        if_write_ce => img_1_data_stream_1_V_U_ap_dummy_ce,
        if_din => img_1_data_stream_1_V_din,
        if_full_n => img_1_data_stream_1_V_full_n,
        if_write => img_1_data_stream_1_V_write,
        if_dout => img_1_data_stream_1_V_dout,
        if_empty_n => img_1_data_stream_1_V_empty_n,
        if_read => img_1_data_stream_1_V_read);

    img_2_data_stream_0_V_U : component FIFO_image_filter_img_2_data_stream_0_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_data_stream_0_V_U_ap_dummy_ce,
        if_write_ce => img_2_data_stream_0_V_U_ap_dummy_ce,
        if_din => img_2_data_stream_0_V_din,
        if_full_n => img_2_data_stream_0_V_full_n,
        if_write => img_2_data_stream_0_V_write,
        if_dout => img_2_data_stream_0_V_dout,
        if_empty_n => img_2_data_stream_0_V_empty_n,
        if_read => img_2_data_stream_0_V_read);

    img_2_data_stream_1_V_U : component FIFO_image_filter_img_2_data_stream_1_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_data_stream_1_V_U_ap_dummy_ce,
        if_write_ce => img_2_data_stream_1_V_U_ap_dummy_ce,
        if_din => img_2_data_stream_1_V_din,
        if_full_n => img_2_data_stream_1_V_full_n,
        if_write => img_2_data_stream_1_V_write,
        if_dout => img_2_data_stream_1_V_dout,
        if_empty_n => img_2_data_stream_1_V_empty_n,
        if_read => img_2_data_stream_1_V_read);

    img_1_data_stream_0_V_13_U : component FIFO_image_filter_img_1_data_stream_0_V_13
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_data_stream_0_V_13_U_ap_dummy_ce,
        if_write_ce => img_1_data_stream_0_V_13_U_ap_dummy_ce,
        if_din => img_1_data_stream_0_V_13_din,
        if_full_n => img_1_data_stream_0_V_13_full_n,
        if_write => img_1_data_stream_0_V_13_write,
        if_dout => img_1_data_stream_0_V_13_dout,
        if_empty_n => img_1_data_stream_0_V_13_empty_n,
        if_read => img_1_data_stream_0_V_13_read);

    img_1_data_stream_1_V_15_U : component FIFO_image_filter_img_1_data_stream_1_V_15
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_data_stream_1_V_15_U_ap_dummy_ce,
        if_write_ce => img_1_data_stream_1_V_15_U_ap_dummy_ce,
        if_din => img_1_data_stream_1_V_15_din,
        if_full_n => img_1_data_stream_1_V_15_full_n,
        if_write => img_1_data_stream_1_V_15_write,
        if_dout => img_1_data_stream_1_V_15_dout,
        if_empty_n => img_1_data_stream_1_V_15_empty_n,
        if_read => img_1_data_stream_1_V_15_read);

    img_1_data_stream_2_V_U : component FIFO_image_filter_img_1_data_stream_2_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_1_data_stream_2_V_U_ap_dummy_ce,
        if_write_ce => img_1_data_stream_2_V_U_ap_dummy_ce,
        if_din => img_1_data_stream_2_V_din,
        if_full_n => img_1_data_stream_2_V_full_n,
        if_write => img_1_data_stream_2_V_write,
        if_dout => img_1_data_stream_2_V_dout,
        if_empty_n => img_1_data_stream_2_V_empty_n,
        if_read => img_1_data_stream_2_V_read);

    img_2_Y_data_stream_0_V_U : component FIFO_image_filter_img_2_Y_data_stream_0_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_Y_data_stream_0_V_U_ap_dummy_ce,
        if_write_ce => img_2_Y_data_stream_0_V_U_ap_dummy_ce,
        if_din => img_2_Y_data_stream_0_V_din,
        if_full_n => img_2_Y_data_stream_0_V_full_n,
        if_write => img_2_Y_data_stream_0_V_write,
        if_dout => img_2_Y_data_stream_0_V_dout,
        if_empty_n => img_2_Y_data_stream_0_V_empty_n,
        if_read => img_2_Y_data_stream_0_V_read);

    img_2_UV_data_stream_0_V_U : component FIFO_image_filter_img_2_UV_data_stream_0_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_2_UV_data_stream_0_V_U_ap_dummy_ce,
        if_write_ce => img_2_UV_data_stream_0_V_U_ap_dummy_ce,
        if_din => img_2_UV_data_stream_0_V_din,
        if_full_n => img_2_UV_data_stream_0_V_full_n,
        if_write => img_2_UV_data_stream_0_V_write,
        if_dout => img_2_UV_data_stream_0_V_dout,
        if_empty_n => img_2_UV_data_stream_0_V_empty_n,
        if_read => img_2_UV_data_stream_0_V_read);

    mask_data_stream_0_V_U : component FIFO_image_filter_mask_data_stream_0_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => mask_data_stream_0_V_U_ap_dummy_ce,
        if_write_ce => mask_data_stream_0_V_U_ap_dummy_ce,
        if_din => mask_data_stream_0_V_din,
        if_full_n => mask_data_stream_0_V_full_n,
        if_write => mask_data_stream_0_V_write,
        if_dout => mask_data_stream_0_V_dout,
        if_empty_n => mask_data_stream_0_V_empty_n,
        if_read => mask_data_stream_0_V_read);

    dmask_data_stream_0_V_U : component FIFO_image_filter_dmask_data_stream_0_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => dmask_data_stream_0_V_U_ap_dummy_ce,
        if_write_ce => dmask_data_stream_0_V_U_ap_dummy_ce,
        if_din => dmask_data_stream_0_V_din,
        if_full_n => dmask_data_stream_0_V_full_n,
        if_write => dmask_data_stream_0_V_write,
        if_dout => dmask_data_stream_0_V_dout,
        if_empty_n => dmask_data_stream_0_V_empty_n,
        if_read => dmask_data_stream_0_V_read);

    img_3_data_stream_0_V_U : component FIFO_image_filter_img_3_data_stream_0_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_data_stream_0_V_U_ap_dummy_ce,
        if_write_ce => img_3_data_stream_0_V_U_ap_dummy_ce,
        if_din => img_3_data_stream_0_V_din,
        if_full_n => img_3_data_stream_0_V_full_n,
        if_write => img_3_data_stream_0_V_write,
        if_dout => img_3_data_stream_0_V_dout,
        if_empty_n => img_3_data_stream_0_V_empty_n,
        if_read => img_3_data_stream_0_V_read);

    img_3_data_stream_1_V_U : component FIFO_image_filter_img_3_data_stream_1_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_data_stream_1_V_U_ap_dummy_ce,
        if_write_ce => img_3_data_stream_1_V_U_ap_dummy_ce,
        if_din => img_3_data_stream_1_V_din,
        if_full_n => img_3_data_stream_1_V_full_n,
        if_write => img_3_data_stream_1_V_write,
        if_dout => img_3_data_stream_1_V_dout,
        if_empty_n => img_3_data_stream_1_V_empty_n,
        if_read => img_3_data_stream_1_V_read);

    img_3_data_stream_2_V_U : component FIFO_image_filter_img_3_data_stream_2_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_data_stream_2_V_U_ap_dummy_ce,
        if_write_ce => img_3_data_stream_2_V_U_ap_dummy_ce,
        if_din => img_3_data_stream_2_V_din,
        if_full_n => img_3_data_stream_2_V_full_n,
        if_write => img_3_data_stream_2_V_write,
        if_dout => img_3_data_stream_2_V_dout,
        if_empty_n => img_3_data_stream_2_V_empty_n,
        if_read => img_3_data_stream_2_V_read);

    img_3_data_stream_0_V_25_U : component FIFO_image_filter_img_3_data_stream_0_V_25
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_data_stream_0_V_25_U_ap_dummy_ce,
        if_write_ce => img_3_data_stream_0_V_25_U_ap_dummy_ce,
        if_din => img_3_data_stream_0_V_25_din,
        if_full_n => img_3_data_stream_0_V_25_full_n,
        if_write => img_3_data_stream_0_V_25_write,
        if_dout => img_3_data_stream_0_V_25_dout,
        if_empty_n => img_3_data_stream_0_V_25_empty_n,
        if_read => img_3_data_stream_0_V_25_read);

    img_3_data_stream_1_V_27_U : component FIFO_image_filter_img_3_data_stream_1_V_27
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => img_3_data_stream_1_V_27_U_ap_dummy_ce,
        if_write_ce => img_3_data_stream_1_V_27_U_ap_dummy_ce,
        if_din => img_3_data_stream_1_V_27_din,
        if_full_n => img_3_data_stream_1_V_27_full_n,
        if_write => img_3_data_stream_1_V_27_write,
        if_dout => img_3_data_stream_1_V_27_dout,
        if_empty_n => img_3_data_stream_1_V_27_empty_n,
        if_read => img_3_data_stream_1_V_27_read);





    -- ap_reg_procdone_image_filter_AXIvideo2Mat_U0 assign process. --
    ap_reg_procdone_image_filter_AXIvideo2Mat_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_AXIvideo2Mat_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_AXIvideo2Mat_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_AXIvideo2Mat_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_AXIvideo2Mat_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_Block_proc_U0 assign process. --
    ap_reg_procdone_image_filter_Block_proc_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_Block_proc_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_Block_proc_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_Block_proc_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_Consume_1080_1920_0_U0 assign process. --
    ap_reg_procdone_image_filter_Consume_1080_1920_0_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_Consume_1080_1920_0_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_Consume_1080_1920_0_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_Consume_1080_1920_0_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_Consume_1080_1920_0_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_Dilate_0_0_1080_1920_U0 assign process. --
    ap_reg_procdone_image_filter_Dilate_0_0_1080_1920_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_Dilate_0_0_1080_1920_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_Dilate_0_0_1080_1920_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_Dilate_0_0_1080_1920_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_Dilate_0_0_1080_1920_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_Duplicate_1080_1920_16_16_U0 assign process. --
    ap_reg_procdone_image_filter_Duplicate_1080_1920_16_16_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_Duplicate_1080_1920_16_16_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_Duplicate_1080_1920_16_16_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_Duplicate_1080_1920_16_16_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_Duplicate_1080_1920_16_16_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_FAST_t_opr_U0 assign process. --
    ap_reg_procdone_image_filter_FAST_t_opr_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_FAST_t_opr_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_FAST_t_opr_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_FAST_t_opr_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_FAST_t_opr_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_Mat2AXIvideo_U0 assign process. --
    ap_reg_procdone_image_filter_Mat2AXIvideo_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_Mat2AXIvideo_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_Mat2AXIvideo_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_Mat2AXIvideo_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_Mat2AXIvideo_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_PaintMask_32_0_1080_1920_U0 assign process. --
    ap_reg_procdone_image_filter_PaintMask_32_0_1080_1920_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_PaintMask_32_0_1080_1920_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_PaintMask_32_0_1080_1920_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_PaintMask_32_0_1080_1920_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_PaintMask_32_0_1080_1920_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_Split_1080_1920_16_0_U0 assign process. --
    ap_reg_procdone_image_filter_Split_1080_1920_16_0_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_Split_1080_1920_16_0_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_Split_1080_1920_16_0_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_Split_1080_1920_16_0_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_Split_1080_1920_16_0_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_UVdownsampling_U0 assign process. --
    ap_reg_procdone_image_filter_UVdownsampling_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_UVdownsampling_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_UVdownsampling_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_UVdownsampling_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_UVdownsampling_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_image_filter_UVupsampling_U0 assign process. --
    ap_reg_procdone_image_filter_UVupsampling_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_image_filter_UVupsampling_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_image_filter_UVupsampling_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_UVupsampling_U0_ap_done)) then 
                    ap_reg_procdone_image_filter_UVupsampling_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_dmask_cols_V_full_n assign process. --
    ap_reg_ready_dmask_cols_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_dmask_cols_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_dmask_cols_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = dmask_cols_V_full_n))) then 
                    ap_reg_ready_dmask_cols_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_dmask_rows_V_full_n assign process. --
    ap_reg_ready_dmask_rows_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_dmask_rows_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_dmask_rows_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = dmask_rows_V_full_n))) then 
                    ap_reg_ready_dmask_rows_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready assign process. --
    ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_top_allready))) then 
                    ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_AXIvideo2Mat_U0_ap_ready)) then 
                    ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_image_filter_Block_proc_U0_ap_ready assign process. --
    ap_reg_ready_image_filter_Block_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_image_filter_Block_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_top_allready))) then 
                    ap_reg_ready_image_filter_Block_proc_U0_ap_ready <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = image_filter_Block_proc_U0_ap_ready)) then 
                    ap_reg_ready_image_filter_Block_proc_U0_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_0_cols_V_channel1_full_n assign process. --
    ap_reg_ready_img_0_cols_V_channel1_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_0_cols_V_channel1_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_0_cols_V_channel1_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_0_cols_V_channel1_full_n))) then 
                    ap_reg_ready_img_0_cols_V_channel1_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_0_cols_V_channel_full_n assign process. --
    ap_reg_ready_img_0_cols_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_0_cols_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_0_cols_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_0_cols_V_channel_full_n))) then 
                    ap_reg_ready_img_0_cols_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_0_rows_V_channel1_full_n assign process. --
    ap_reg_ready_img_0_rows_V_channel1_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_0_rows_V_channel1_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_0_rows_V_channel1_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_0_rows_V_channel1_full_n))) then 
                    ap_reg_ready_img_0_rows_V_channel1_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_0_rows_V_channel_full_n assign process. --
    ap_reg_ready_img_0_rows_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_0_rows_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_0_rows_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_0_rows_V_channel_full_n))) then 
                    ap_reg_ready_img_0_rows_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_1_cols_V_32_full_n assign process. --
    ap_reg_ready_img_1_cols_V_32_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_1_cols_V_32_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_1_cols_V_32_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_1_cols_V_32_full_n))) then 
                    ap_reg_ready_img_1_cols_V_32_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_1_cols_V_channel_full_n assign process. --
    ap_reg_ready_img_1_cols_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_1_cols_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_1_cols_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_1_cols_V_channel_full_n))) then 
                    ap_reg_ready_img_1_cols_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_1_cols_V_full_n assign process. --
    ap_reg_ready_img_1_cols_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_1_cols_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_1_cols_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_1_cols_V_full_n))) then 
                    ap_reg_ready_img_1_cols_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_1_rows_V_31_full_n assign process. --
    ap_reg_ready_img_1_rows_V_31_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_1_rows_V_31_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_1_rows_V_31_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_1_rows_V_31_full_n))) then 
                    ap_reg_ready_img_1_rows_V_31_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_1_rows_V_channel_full_n assign process. --
    ap_reg_ready_img_1_rows_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_1_rows_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_1_rows_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_1_rows_V_channel_full_n))) then 
                    ap_reg_ready_img_1_rows_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_1_rows_V_full_n assign process. --
    ap_reg_ready_img_1_rows_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_1_rows_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_1_rows_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_1_rows_V_full_n))) then 
                    ap_reg_ready_img_1_rows_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_UV_cols_V_channel_full_n assign process. --
    ap_reg_ready_img_2_UV_cols_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_UV_cols_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_UV_cols_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_UV_cols_V_channel_full_n))) then 
                    ap_reg_ready_img_2_UV_cols_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_UV_cols_V_full_n assign process. --
    ap_reg_ready_img_2_UV_cols_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_UV_cols_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_UV_cols_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_UV_cols_V_full_n))) then 
                    ap_reg_ready_img_2_UV_cols_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_UV_rows_V_channel_full_n assign process. --
    ap_reg_ready_img_2_UV_rows_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_UV_rows_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_UV_rows_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_UV_rows_V_channel_full_n))) then 
                    ap_reg_ready_img_2_UV_rows_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_UV_rows_V_full_n assign process. --
    ap_reg_ready_img_2_UV_rows_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_UV_rows_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_UV_rows_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_UV_rows_V_full_n))) then 
                    ap_reg_ready_img_2_UV_rows_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_Y_cols_V_channel_full_n assign process. --
    ap_reg_ready_img_2_Y_cols_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_Y_cols_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_Y_cols_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_Y_cols_V_channel_full_n))) then 
                    ap_reg_ready_img_2_Y_cols_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_Y_cols_V_full_n assign process. --
    ap_reg_ready_img_2_Y_cols_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_Y_cols_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_Y_cols_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_Y_cols_V_full_n))) then 
                    ap_reg_ready_img_2_Y_cols_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_Y_rows_V_channel_full_n assign process. --
    ap_reg_ready_img_2_Y_rows_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_Y_rows_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_Y_rows_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_Y_rows_V_channel_full_n))) then 
                    ap_reg_ready_img_2_Y_rows_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_Y_rows_V_full_n assign process. --
    ap_reg_ready_img_2_Y_rows_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_Y_rows_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_Y_rows_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_Y_rows_V_full_n))) then 
                    ap_reg_ready_img_2_Y_rows_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_cols_V_channel_full_n assign process. --
    ap_reg_ready_img_2_cols_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_cols_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_cols_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_cols_V_channel_full_n))) then 
                    ap_reg_ready_img_2_cols_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_cols_V_full_n assign process. --
    ap_reg_ready_img_2_cols_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_cols_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_cols_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_cols_V_full_n))) then 
                    ap_reg_ready_img_2_cols_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_rows_V_channel_full_n assign process. --
    ap_reg_ready_img_2_rows_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_rows_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_rows_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_rows_V_channel_full_n))) then 
                    ap_reg_ready_img_2_rows_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_2_rows_V_full_n assign process. --
    ap_reg_ready_img_2_rows_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_2_rows_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_2_rows_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_2_rows_V_full_n))) then 
                    ap_reg_ready_img_2_rows_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_3_cols_V_34_full_n assign process. --
    ap_reg_ready_img_3_cols_V_34_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_3_cols_V_34_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_3_cols_V_34_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_3_cols_V_34_full_n))) then 
                    ap_reg_ready_img_3_cols_V_34_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_3_cols_V_channel_full_n assign process. --
    ap_reg_ready_img_3_cols_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_3_cols_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_3_cols_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_3_cols_V_channel_full_n))) then 
                    ap_reg_ready_img_3_cols_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_3_cols_V_full_n assign process. --
    ap_reg_ready_img_3_cols_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_3_cols_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_3_cols_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_3_cols_V_full_n))) then 
                    ap_reg_ready_img_3_cols_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_3_rows_V_33_full_n assign process. --
    ap_reg_ready_img_3_rows_V_33_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_3_rows_V_33_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_3_rows_V_33_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_3_rows_V_33_full_n))) then 
                    ap_reg_ready_img_3_rows_V_33_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_3_rows_V_channel_full_n assign process. --
    ap_reg_ready_img_3_rows_V_channel_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_3_rows_V_channel_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_3_rows_V_channel_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_3_rows_V_channel_full_n))) then 
                    ap_reg_ready_img_3_rows_V_channel_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_img_3_rows_V_full_n assign process. --
    ap_reg_ready_img_3_rows_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_img_3_rows_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_img_3_rows_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = img_3_rows_V_full_n))) then 
                    ap_reg_ready_img_3_rows_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_mask_cols_V_full_n assign process. --
    ap_reg_ready_mask_cols_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_mask_cols_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_mask_cols_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = mask_cols_V_full_n))) then 
                    ap_reg_ready_mask_cols_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_mask_rows_V_full_n assign process. --
    ap_reg_ready_mask_rows_V_full_n_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_mask_rows_V_full_n <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = image_filter_Block_proc_U0_ap_continue))) then 
                    ap_reg_ready_mask_rows_V_full_n <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_done) and (ap_const_logic_1 = mask_rows_V_full_n))) then 
                    ap_reg_ready_mask_rows_V_full_n <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_CS assign process. --
    ap_CS_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_CS <= ap_const_logic_0;
        end if;
    end process;

    -- ap_chn_write_image_filter_Block_proc_U0_dmask_cols_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_dmask_cols_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_dmask_cols_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_dmask_cols_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_dmask_cols_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_dmask_cols_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_dmask_rows_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_dmask_rows_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_dmask_rows_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_dmask_rows_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_dmask_rows_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_dmask_rows_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_0_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_0_cols_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel1 assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel1_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_0_cols_V_channel1_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_0_cols_V_channel1_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel1 <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel1 <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_0_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_0_rows_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel1 assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel1_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_0_rows_V_channel1_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_0_rows_V_channel1_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel1 <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel1 <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_1_cols_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_1_cols_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_32 assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_32_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_1_cols_V_32_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_1_cols_V_32_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_32 <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_32 <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_1_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_1_cols_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_1_rows_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_1_rows_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_31 assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_31_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_1_rows_V_31_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_1_rows_V_31_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_31 <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_31 <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_1_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_1_rows_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_UV_cols_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_UV_cols_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_UV_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_UV_cols_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_UV_rows_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_UV_rows_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_UV_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_UV_rows_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_Y_cols_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_Y_cols_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_Y_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_Y_cols_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_Y_rows_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_Y_rows_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_Y_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_Y_rows_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_cols_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_cols_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_cols_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_rows_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_rows_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_2_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_2_rows_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_3_cols_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_3_cols_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_34 assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_34_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_3_cols_V_34_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_3_cols_V_34_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_34 <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_34 <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_3_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_3_cols_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_3_rows_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_3_rows_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_33 assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_33_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_3_rows_V_33_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_3_rows_V_33_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_33 <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_33 <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_channel assign process. --
    ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_channel_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_img_3_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_img_3_rows_V_channel_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_channel <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_channel <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_mask_cols_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_mask_cols_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_mask_cols_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_mask_cols_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_mask_cols_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_mask_cols_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_image_filter_Block_proc_U0_mask_rows_V assign process. --
    ap_chn_write_image_filter_Block_proc_U0_mask_rows_V_assign_proc : process(image_filter_Block_proc_U0_ap_done, ap_reg_ready_mask_rows_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_mask_rows_V_full_n)) then 
            ap_chn_write_image_filter_Block_proc_U0_mask_rows_V <= ap_const_logic_0;
        else 
            ap_chn_write_image_filter_Block_proc_U0_mask_rows_V <= image_filter_Block_proc_U0_ap_done;
        end if; 
    end process;

    ap_done <= ap_sig_hs_done;

    -- ap_idle assign process. --
    ap_idle_assign_proc : process(image_filter_Block_proc_U0_ap_idle, image_filter_AXIvideo2Mat_U0_ap_idle, image_filter_Duplicate_1080_1920_16_16_U0_ap_idle, image_filter_UVupsampling_U0_ap_idle, image_filter_Split_1080_1920_16_0_U0_ap_idle, image_filter_Consume_1080_1920_0_U0_ap_idle, image_filter_FAST_t_opr_U0_ap_idle, image_filter_Dilate_0_0_1080_1920_U0_ap_idle, image_filter_PaintMask_32_0_1080_1920_U0_ap_idle, image_filter_UVdownsampling_U0_ap_idle, image_filter_Mat2AXIvideo_U0_ap_idle, img_0_rows_V_channel_empty_n, img_0_rows_V_channel1_empty_n, img_0_cols_V_channel_empty_n, img_0_cols_V_channel1_empty_n, img_1_rows_V_empty_n, img_1_rows_V_channel_empty_n, img_1_cols_V_empty_n, img_1_cols_V_channel_empty_n, img_1_rows_V_31_empty_n, img_1_cols_V_32_empty_n, img_2_rows_V_empty_n, img_2_rows_V_channel_empty_n, img_2_cols_V_empty_n, img_2_cols_V_channel_empty_n, img_2_Y_rows_V_empty_n, img_2_Y_rows_V_channel_empty_n, img_2_Y_cols_V_empty_n, img_2_Y_cols_V_channel_empty_n, img_2_UV_rows_V_empty_n, img_2_UV_rows_V_channel_empty_n, img_2_UV_cols_V_empty_n, img_2_UV_cols_V_channel_empty_n, img_3_rows_V_empty_n, img_3_rows_V_channel_empty_n, img_3_cols_V_empty_n, img_3_cols_V_channel_empty_n, img_3_rows_V_33_empty_n, img_3_cols_V_34_empty_n, mask_rows_V_empty_n, mask_cols_V_empty_n, dmask_rows_V_empty_n, dmask_cols_V_empty_n)
    begin
        if (((ap_const_logic_1 = image_filter_Block_proc_U0_ap_idle) and (ap_const_logic_1 = image_filter_AXIvideo2Mat_U0_ap_idle) and (ap_const_logic_1 = image_filter_Duplicate_1080_1920_16_16_U0_ap_idle) and (ap_const_logic_1 = image_filter_UVupsampling_U0_ap_idle) and (ap_const_logic_1 = image_filter_Split_1080_1920_16_0_U0_ap_idle) and (ap_const_logic_1 = image_filter_Consume_1080_1920_0_U0_ap_idle) and (ap_const_logic_1 = image_filter_FAST_t_opr_U0_ap_idle) and (ap_const_logic_1 = image_filter_Dilate_0_0_1080_1920_U0_ap_idle) and (ap_const_logic_1 = image_filter_PaintMask_32_0_1080_1920_U0_ap_idle) and (ap_const_logic_1 = image_filter_UVdownsampling_U0_ap_idle) and (ap_const_logic_1 = image_filter_Mat2AXIvideo_U0_ap_idle) and (ap_const_logic_0 = img_0_rows_V_channel_empty_n) and (ap_const_logic_0 = img_0_rows_V_channel1_empty_n) and (ap_const_logic_0 = img_0_cols_V_channel_empty_n) and (ap_const_logic_0 = img_0_cols_V_channel1_empty_n) and (ap_const_logic_0 = img_1_rows_V_empty_n) and (ap_const_logic_0 = img_1_rows_V_channel_empty_n) and (ap_const_logic_0 = img_1_cols_V_empty_n) and (ap_const_logic_0 = img_1_cols_V_channel_empty_n) and (ap_const_logic_0 = img_1_rows_V_31_empty_n) and (ap_const_logic_0 = img_1_cols_V_32_empty_n) and (ap_const_logic_0 = img_2_rows_V_empty_n) and (ap_const_logic_0 = img_2_rows_V_channel_empty_n) and (ap_const_logic_0 = img_2_cols_V_empty_n) and (ap_const_logic_0 = img_2_cols_V_channel_empty_n) and (ap_const_logic_0 = img_2_Y_rows_V_empty_n) and (ap_const_logic_0 = img_2_Y_rows_V_channel_empty_n) and (ap_const_logic_0 = img_2_Y_cols_V_empty_n) and (ap_const_logic_0 = img_2_Y_cols_V_channel_empty_n) and (ap_const_logic_0 = img_2_UV_rows_V_empty_n) and (ap_const_logic_0 = img_2_UV_rows_V_channel_empty_n) and (ap_const_logic_0 = img_2_UV_cols_V_empty_n) and (ap_const_logic_0 = img_2_UV_cols_V_channel_empty_n) and (ap_const_logic_0 = img_3_rows_V_empty_n) and (ap_const_logic_0 = img_3_rows_V_channel_empty_n) and (ap_const_logic_0 = img_3_cols_V_empty_n) and (ap_const_logic_0 = img_3_cols_V_channel_empty_n) and (ap_const_logic_0 = img_3_rows_V_33_empty_n) and (ap_const_logic_0 = img_3_cols_V_34_empty_n) and (ap_const_logic_0 = mask_rows_V_empty_n) and (ap_const_logic_0 = mask_cols_V_empty_n) and (ap_const_logic_0 = dmask_rows_V_empty_n) and (ap_const_logic_0 = dmask_cols_V_empty_n))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= ap_sig_top_allready;

    -- ap_rst_n_inv assign process. --
    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sig_hs_continue <= ap_const_logic_1;

    -- ap_sig_hs_done assign process. --
    ap_sig_hs_done_assign_proc : process(image_filter_Mat2AXIvideo_U0_ap_done)
    begin
        if ((ap_const_logic_1 = image_filter_Mat2AXIvideo_U0_ap_done)) then 
            ap_sig_hs_done <= ap_const_logic_1;
        else 
            ap_sig_hs_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_ready_dmask_cols_V_full_n assign process. --
    ap_sig_ready_dmask_cols_V_full_n_assign_proc : process(dmask_cols_V_full_n, ap_reg_ready_dmask_cols_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_dmask_cols_V_full_n)) then 
            ap_sig_ready_dmask_cols_V_full_n <= dmask_cols_V_full_n;
        else 
            ap_sig_ready_dmask_cols_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_dmask_rows_V_full_n assign process. --
    ap_sig_ready_dmask_rows_V_full_n_assign_proc : process(dmask_rows_V_full_n, ap_reg_ready_dmask_rows_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_dmask_rows_V_full_n)) then 
            ap_sig_ready_dmask_rows_V_full_n <= dmask_rows_V_full_n;
        else 
            ap_sig_ready_dmask_rows_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_image_filter_AXIvideo2Mat_U0_ap_ready assign process. --
    ap_sig_ready_image_filter_AXIvideo2Mat_U0_ap_ready_assign_proc : process(image_filter_AXIvideo2Mat_U0_ap_ready, ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready)) then 
            ap_sig_ready_image_filter_AXIvideo2Mat_U0_ap_ready <= image_filter_AXIvideo2Mat_U0_ap_ready;
        else 
            ap_sig_ready_image_filter_AXIvideo2Mat_U0_ap_ready <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_image_filter_Block_proc_U0_ap_ready assign process. --
    ap_sig_ready_image_filter_Block_proc_U0_ap_ready_assign_proc : process(image_filter_Block_proc_U0_ap_ready, ap_reg_ready_image_filter_Block_proc_U0_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_image_filter_Block_proc_U0_ap_ready)) then 
            ap_sig_ready_image_filter_Block_proc_U0_ap_ready <= image_filter_Block_proc_U0_ap_ready;
        else 
            ap_sig_ready_image_filter_Block_proc_U0_ap_ready <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_0_cols_V_channel1_full_n assign process. --
    ap_sig_ready_img_0_cols_V_channel1_full_n_assign_proc : process(img_0_cols_V_channel1_full_n, ap_reg_ready_img_0_cols_V_channel1_full_n)
    begin
        if ((ap_reg_ready_img_0_cols_V_channel1_full_n = ap_const_logic_0)) then 
            ap_sig_ready_img_0_cols_V_channel1_full_n <= img_0_cols_V_channel1_full_n;
        else 
            ap_sig_ready_img_0_cols_V_channel1_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_0_cols_V_channel_full_n assign process. --
    ap_sig_ready_img_0_cols_V_channel_full_n_assign_proc : process(img_0_cols_V_channel_full_n, ap_reg_ready_img_0_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_0_cols_V_channel_full_n)) then 
            ap_sig_ready_img_0_cols_V_channel_full_n <= img_0_cols_V_channel_full_n;
        else 
            ap_sig_ready_img_0_cols_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_0_rows_V_channel1_full_n assign process. --
    ap_sig_ready_img_0_rows_V_channel1_full_n_assign_proc : process(img_0_rows_V_channel1_full_n, ap_reg_ready_img_0_rows_V_channel1_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_0_rows_V_channel1_full_n)) then 
            ap_sig_ready_img_0_rows_V_channel1_full_n <= img_0_rows_V_channel1_full_n;
        else 
            ap_sig_ready_img_0_rows_V_channel1_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_0_rows_V_channel_full_n assign process. --
    ap_sig_ready_img_0_rows_V_channel_full_n_assign_proc : process(img_0_rows_V_channel_full_n, ap_reg_ready_img_0_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_0_rows_V_channel_full_n)) then 
            ap_sig_ready_img_0_rows_V_channel_full_n <= img_0_rows_V_channel_full_n;
        else 
            ap_sig_ready_img_0_rows_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_1_cols_V_32_full_n assign process. --
    ap_sig_ready_img_1_cols_V_32_full_n_assign_proc : process(img_1_cols_V_32_full_n, ap_reg_ready_img_1_cols_V_32_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_1_cols_V_32_full_n)) then 
            ap_sig_ready_img_1_cols_V_32_full_n <= img_1_cols_V_32_full_n;
        else 
            ap_sig_ready_img_1_cols_V_32_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_1_cols_V_channel_full_n assign process. --
    ap_sig_ready_img_1_cols_V_channel_full_n_assign_proc : process(img_1_cols_V_channel_full_n, ap_reg_ready_img_1_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_1_cols_V_channel_full_n)) then 
            ap_sig_ready_img_1_cols_V_channel_full_n <= img_1_cols_V_channel_full_n;
        else 
            ap_sig_ready_img_1_cols_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_1_cols_V_full_n assign process. --
    ap_sig_ready_img_1_cols_V_full_n_assign_proc : process(img_1_cols_V_full_n, ap_reg_ready_img_1_cols_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_1_cols_V_full_n)) then 
            ap_sig_ready_img_1_cols_V_full_n <= img_1_cols_V_full_n;
        else 
            ap_sig_ready_img_1_cols_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_1_rows_V_31_full_n assign process. --
    ap_sig_ready_img_1_rows_V_31_full_n_assign_proc : process(img_1_rows_V_31_full_n, ap_reg_ready_img_1_rows_V_31_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_1_rows_V_31_full_n)) then 
            ap_sig_ready_img_1_rows_V_31_full_n <= img_1_rows_V_31_full_n;
        else 
            ap_sig_ready_img_1_rows_V_31_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_1_rows_V_channel_full_n assign process. --
    ap_sig_ready_img_1_rows_V_channel_full_n_assign_proc : process(img_1_rows_V_channel_full_n, ap_reg_ready_img_1_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_1_rows_V_channel_full_n)) then 
            ap_sig_ready_img_1_rows_V_channel_full_n <= img_1_rows_V_channel_full_n;
        else 
            ap_sig_ready_img_1_rows_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_1_rows_V_full_n assign process. --
    ap_sig_ready_img_1_rows_V_full_n_assign_proc : process(img_1_rows_V_full_n, ap_reg_ready_img_1_rows_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_1_rows_V_full_n)) then 
            ap_sig_ready_img_1_rows_V_full_n <= img_1_rows_V_full_n;
        else 
            ap_sig_ready_img_1_rows_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_UV_cols_V_channel_full_n assign process. --
    ap_sig_ready_img_2_UV_cols_V_channel_full_n_assign_proc : process(img_2_UV_cols_V_channel_full_n, ap_reg_ready_img_2_UV_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_UV_cols_V_channel_full_n)) then 
            ap_sig_ready_img_2_UV_cols_V_channel_full_n <= img_2_UV_cols_V_channel_full_n;
        else 
            ap_sig_ready_img_2_UV_cols_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_UV_cols_V_full_n assign process. --
    ap_sig_ready_img_2_UV_cols_V_full_n_assign_proc : process(img_2_UV_cols_V_full_n, ap_reg_ready_img_2_UV_cols_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_UV_cols_V_full_n)) then 
            ap_sig_ready_img_2_UV_cols_V_full_n <= img_2_UV_cols_V_full_n;
        else 
            ap_sig_ready_img_2_UV_cols_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_UV_rows_V_channel_full_n assign process. --
    ap_sig_ready_img_2_UV_rows_V_channel_full_n_assign_proc : process(img_2_UV_rows_V_channel_full_n, ap_reg_ready_img_2_UV_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_UV_rows_V_channel_full_n)) then 
            ap_sig_ready_img_2_UV_rows_V_channel_full_n <= img_2_UV_rows_V_channel_full_n;
        else 
            ap_sig_ready_img_2_UV_rows_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_UV_rows_V_full_n assign process. --
    ap_sig_ready_img_2_UV_rows_V_full_n_assign_proc : process(img_2_UV_rows_V_full_n, ap_reg_ready_img_2_UV_rows_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_UV_rows_V_full_n)) then 
            ap_sig_ready_img_2_UV_rows_V_full_n <= img_2_UV_rows_V_full_n;
        else 
            ap_sig_ready_img_2_UV_rows_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_Y_cols_V_channel_full_n assign process. --
    ap_sig_ready_img_2_Y_cols_V_channel_full_n_assign_proc : process(img_2_Y_cols_V_channel_full_n, ap_reg_ready_img_2_Y_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_Y_cols_V_channel_full_n)) then 
            ap_sig_ready_img_2_Y_cols_V_channel_full_n <= img_2_Y_cols_V_channel_full_n;
        else 
            ap_sig_ready_img_2_Y_cols_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_Y_cols_V_full_n assign process. --
    ap_sig_ready_img_2_Y_cols_V_full_n_assign_proc : process(img_2_Y_cols_V_full_n, ap_reg_ready_img_2_Y_cols_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_Y_cols_V_full_n)) then 
            ap_sig_ready_img_2_Y_cols_V_full_n <= img_2_Y_cols_V_full_n;
        else 
            ap_sig_ready_img_2_Y_cols_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_Y_rows_V_channel_full_n assign process. --
    ap_sig_ready_img_2_Y_rows_V_channel_full_n_assign_proc : process(img_2_Y_rows_V_channel_full_n, ap_reg_ready_img_2_Y_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_Y_rows_V_channel_full_n)) then 
            ap_sig_ready_img_2_Y_rows_V_channel_full_n <= img_2_Y_rows_V_channel_full_n;
        else 
            ap_sig_ready_img_2_Y_rows_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_Y_rows_V_full_n assign process. --
    ap_sig_ready_img_2_Y_rows_V_full_n_assign_proc : process(img_2_Y_rows_V_full_n, ap_reg_ready_img_2_Y_rows_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_Y_rows_V_full_n)) then 
            ap_sig_ready_img_2_Y_rows_V_full_n <= img_2_Y_rows_V_full_n;
        else 
            ap_sig_ready_img_2_Y_rows_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_cols_V_channel_full_n assign process. --
    ap_sig_ready_img_2_cols_V_channel_full_n_assign_proc : process(img_2_cols_V_channel_full_n, ap_reg_ready_img_2_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_cols_V_channel_full_n)) then 
            ap_sig_ready_img_2_cols_V_channel_full_n <= img_2_cols_V_channel_full_n;
        else 
            ap_sig_ready_img_2_cols_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_cols_V_full_n assign process. --
    ap_sig_ready_img_2_cols_V_full_n_assign_proc : process(img_2_cols_V_full_n, ap_reg_ready_img_2_cols_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_cols_V_full_n)) then 
            ap_sig_ready_img_2_cols_V_full_n <= img_2_cols_V_full_n;
        else 
            ap_sig_ready_img_2_cols_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_rows_V_channel_full_n assign process. --
    ap_sig_ready_img_2_rows_V_channel_full_n_assign_proc : process(img_2_rows_V_channel_full_n, ap_reg_ready_img_2_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_rows_V_channel_full_n)) then 
            ap_sig_ready_img_2_rows_V_channel_full_n <= img_2_rows_V_channel_full_n;
        else 
            ap_sig_ready_img_2_rows_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_2_rows_V_full_n assign process. --
    ap_sig_ready_img_2_rows_V_full_n_assign_proc : process(img_2_rows_V_full_n, ap_reg_ready_img_2_rows_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_2_rows_V_full_n)) then 
            ap_sig_ready_img_2_rows_V_full_n <= img_2_rows_V_full_n;
        else 
            ap_sig_ready_img_2_rows_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_3_cols_V_34_full_n assign process. --
    ap_sig_ready_img_3_cols_V_34_full_n_assign_proc : process(img_3_cols_V_34_full_n, ap_reg_ready_img_3_cols_V_34_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_3_cols_V_34_full_n)) then 
            ap_sig_ready_img_3_cols_V_34_full_n <= img_3_cols_V_34_full_n;
        else 
            ap_sig_ready_img_3_cols_V_34_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_3_cols_V_channel_full_n assign process. --
    ap_sig_ready_img_3_cols_V_channel_full_n_assign_proc : process(img_3_cols_V_channel_full_n, ap_reg_ready_img_3_cols_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_3_cols_V_channel_full_n)) then 
            ap_sig_ready_img_3_cols_V_channel_full_n <= img_3_cols_V_channel_full_n;
        else 
            ap_sig_ready_img_3_cols_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_3_cols_V_full_n assign process. --
    ap_sig_ready_img_3_cols_V_full_n_assign_proc : process(img_3_cols_V_full_n, ap_reg_ready_img_3_cols_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_3_cols_V_full_n)) then 
            ap_sig_ready_img_3_cols_V_full_n <= img_3_cols_V_full_n;
        else 
            ap_sig_ready_img_3_cols_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_3_rows_V_33_full_n assign process. --
    ap_sig_ready_img_3_rows_V_33_full_n_assign_proc : process(img_3_rows_V_33_full_n, ap_reg_ready_img_3_rows_V_33_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_3_rows_V_33_full_n)) then 
            ap_sig_ready_img_3_rows_V_33_full_n <= img_3_rows_V_33_full_n;
        else 
            ap_sig_ready_img_3_rows_V_33_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_3_rows_V_channel_full_n assign process. --
    ap_sig_ready_img_3_rows_V_channel_full_n_assign_proc : process(img_3_rows_V_channel_full_n, ap_reg_ready_img_3_rows_V_channel_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_3_rows_V_channel_full_n)) then 
            ap_sig_ready_img_3_rows_V_channel_full_n <= img_3_rows_V_channel_full_n;
        else 
            ap_sig_ready_img_3_rows_V_channel_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_img_3_rows_V_full_n assign process. --
    ap_sig_ready_img_3_rows_V_full_n_assign_proc : process(img_3_rows_V_full_n, ap_reg_ready_img_3_rows_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_img_3_rows_V_full_n)) then 
            ap_sig_ready_img_3_rows_V_full_n <= img_3_rows_V_full_n;
        else 
            ap_sig_ready_img_3_rows_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_mask_cols_V_full_n assign process. --
    ap_sig_ready_mask_cols_V_full_n_assign_proc : process(mask_cols_V_full_n, ap_reg_ready_mask_cols_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_mask_cols_V_full_n)) then 
            ap_sig_ready_mask_cols_V_full_n <= mask_cols_V_full_n;
        else 
            ap_sig_ready_mask_cols_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_mask_rows_V_full_n assign process. --
    ap_sig_ready_mask_rows_V_full_n_assign_proc : process(mask_rows_V_full_n, ap_reg_ready_mask_rows_V_full_n)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_mask_rows_V_full_n)) then 
            ap_sig_ready_mask_rows_V_full_n <= mask_rows_V_full_n;
        else 
            ap_sig_ready_mask_rows_V_full_n <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_start_in_image_filter_AXIvideo2Mat_U0_ap_start assign process. --
    ap_sig_start_in_image_filter_AXIvideo2Mat_U0_ap_start_assign_proc : process(ap_start, ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready)
    begin
        if (((ap_const_logic_1 = ap_start) and (ap_const_logic_0 = ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready))) then 
            ap_sig_start_in_image_filter_AXIvideo2Mat_U0_ap_start <= ap_const_logic_1;
        else 
            ap_sig_start_in_image_filter_AXIvideo2Mat_U0_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_start_in_image_filter_Block_proc_U0_ap_start assign process. --
    ap_sig_start_in_image_filter_Block_proc_U0_ap_start_assign_proc : process(ap_start, ap_reg_ready_image_filter_Block_proc_U0_ap_ready)
    begin
        if (((ap_const_logic_0 = ap_reg_ready_image_filter_Block_proc_U0_ap_ready) and (ap_const_logic_1 = ap_start))) then 
            ap_sig_start_in_image_filter_Block_proc_U0_ap_start <= ap_const_logic_1;
        else 
            ap_sig_start_in_image_filter_Block_proc_U0_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_top_allready assign process. --
    ap_sig_top_allready_assign_proc : process(ap_sig_ready_image_filter_Block_proc_U0_ap_ready, ap_sig_ready_image_filter_AXIvideo2Mat_U0_ap_ready)
    begin
        if (((ap_const_logic_1 = ap_sig_ready_image_filter_Block_proc_U0_ap_ready) and (ap_const_logic_1 = ap_sig_ready_image_filter_AXIvideo2Mat_U0_ap_ready))) then 
            ap_sig_top_allready <= ap_const_logic_1;
        else 
            ap_sig_top_allready <= ap_const_logic_0;
        end if; 
    end process;

    dmask_cols_V_U_ap_dummy_ce <= ap_const_logic_1;
    dmask_cols_V_din <= image_filter_Block_proc_U0_ap_return_31;
    dmask_cols_V_read <= image_filter_PaintMask_32_0_1080_1920_U0_ap_ready;
    dmask_cols_V_write <= ap_chn_write_image_filter_Block_proc_U0_dmask_cols_V;
    dmask_data_stream_0_V_U_ap_dummy_ce <= ap_const_logic_1;
    dmask_data_stream_0_V_din <= image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_din;
    dmask_data_stream_0_V_read <= image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_read;
    dmask_data_stream_0_V_write <= image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_write;
    dmask_rows_V_U_ap_dummy_ce <= ap_const_logic_1;
    dmask_rows_V_din <= image_filter_Block_proc_U0_ap_return_30;
    dmask_rows_V_read <= image_filter_PaintMask_32_0_1080_1920_U0_ap_ready;
    dmask_rows_V_write <= ap_chn_write_image_filter_Block_proc_U0_dmask_rows_V;
    image_filter_AXIvideo2Mat_U0_ap_continue <= ap_const_logic_1;
    image_filter_AXIvideo2Mat_U0_ap_start <= (img_0_rows_V_channel_empty_n and img_0_cols_V_channel_empty_n and ap_sig_start_in_image_filter_AXIvideo2Mat_U0_ap_start);
    image_filter_AXIvideo2Mat_U0_img_cols_V_read <= img_0_cols_V_channel_dout;
    image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_full_n <= img_0_data_stream_0_V_full_n;
    image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_full_n <= img_0_data_stream_1_V_full_n;
    image_filter_AXIvideo2Mat_U0_img_rows_V_read <= img_0_rows_V_channel_dout;
    image_filter_AXIvideo2Mat_U0_video_in_TDATA <= video_in_TDATA;
    image_filter_AXIvideo2Mat_U0_video_in_TDEST <= video_in_TDEST;
    image_filter_AXIvideo2Mat_U0_video_in_TID <= video_in_TID;
    image_filter_AXIvideo2Mat_U0_video_in_TKEEP <= video_in_TKEEP;
    image_filter_AXIvideo2Mat_U0_video_in_TLAST <= video_in_TLAST;
    image_filter_AXIvideo2Mat_U0_video_in_TSTRB <= video_in_TSTRB;
    image_filter_AXIvideo2Mat_U0_video_in_TUSER <= video_in_TUSER;
    image_filter_AXIvideo2Mat_U0_video_in_TVALID <= video_in_TVALID;

    -- image_filter_Block_proc_U0_ap_continue assign process. --
    image_filter_Block_proc_U0_ap_continue_assign_proc : process(ap_sig_ready_img_0_cols_V_channel1_full_n, ap_sig_ready_img_0_rows_V_channel_full_n, ap_sig_ready_img_0_rows_V_channel1_full_n, ap_sig_ready_img_0_cols_V_channel_full_n, ap_sig_ready_img_2_UV_rows_V_channel_full_n, ap_sig_ready_img_1_rows_V_full_n, ap_sig_ready_img_1_rows_V_channel_full_n, ap_sig_ready_img_1_cols_V_full_n, ap_sig_ready_img_1_cols_V_channel_full_n, ap_sig_ready_img_1_rows_V_31_full_n, ap_sig_ready_img_1_cols_V_32_full_n, ap_sig_ready_img_2_rows_V_full_n, ap_sig_ready_img_2_rows_V_channel_full_n, ap_sig_ready_img_2_cols_V_full_n, ap_sig_ready_img_2_cols_V_channel_full_n, ap_sig_ready_img_2_Y_rows_V_full_n, ap_sig_ready_img_2_Y_rows_V_channel_full_n, ap_sig_ready_img_2_Y_cols_V_full_n, ap_sig_ready_img_2_Y_cols_V_channel_full_n, ap_sig_ready_img_2_UV_rows_V_full_n, ap_sig_ready_img_2_UV_cols_V_full_n, ap_sig_ready_img_2_UV_cols_V_channel_full_n, ap_sig_ready_img_3_rows_V_full_n, ap_sig_ready_img_3_rows_V_channel_full_n, ap_sig_ready_img_3_cols_V_full_n, ap_sig_ready_img_3_cols_V_channel_full_n, ap_sig_ready_img_3_rows_V_33_full_n, ap_sig_ready_img_3_cols_V_34_full_n, ap_sig_ready_mask_rows_V_full_n, ap_sig_ready_mask_cols_V_full_n, ap_sig_ready_dmask_rows_V_full_n, ap_sig_ready_dmask_cols_V_full_n)
    begin
        if (((ap_const_logic_1 = ap_sig_ready_img_0_cols_V_channel1_full_n) and (ap_const_logic_1 = ap_sig_ready_img_0_rows_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_0_rows_V_channel1_full_n) and (ap_const_logic_1 = ap_sig_ready_img_0_cols_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_UV_rows_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_1_rows_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_1_rows_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_1_cols_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_1_cols_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_1_rows_V_31_full_n) and (ap_const_logic_1 = ap_sig_ready_img_1_cols_V_32_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_rows_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_rows_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_cols_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_cols_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_Y_rows_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_Y_rows_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_Y_cols_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_Y_cols_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_UV_rows_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_UV_cols_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_2_UV_cols_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_3_rows_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_3_rows_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_3_cols_V_full_n) and (ap_const_logic_1 = ap_sig_ready_img_3_cols_V_channel_full_n) and (ap_const_logic_1 = ap_sig_ready_img_3_rows_V_33_full_n) and (ap_const_logic_1 = ap_sig_ready_img_3_cols_V_34_full_n) and (ap_const_logic_1 = ap_sig_ready_mask_rows_V_full_n) and (ap_const_logic_1 = ap_sig_ready_mask_cols_V_full_n) and (ap_const_logic_1 = ap_sig_ready_dmask_rows_V_full_n) and (ap_const_logic_1 = ap_sig_ready_dmask_cols_V_full_n))) then 
            image_filter_Block_proc_U0_ap_continue <= ap_const_logic_1;
        else 
            image_filter_Block_proc_U0_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    image_filter_Block_proc_U0_ap_start <= ap_sig_start_in_image_filter_Block_proc_U0_ap_start;
    image_filter_Block_proc_U0_cols <= cols;
    image_filter_Block_proc_U0_rows <= rows;
    image_filter_CONTROL_BUS_s_axi_U_ap_dummy_ce <= ap_const_logic_1;
    image_filter_Consume_1080_1920_0_U0_ap_continue <= ap_const_logic_1;
    image_filter_Consume_1080_1920_0_U0_ap_start <= (img_2_UV_rows_V_channel_empty_n and img_2_UV_cols_V_channel_empty_n);
    image_filter_Consume_1080_1920_0_U0_src_cols_V_read <= img_2_UV_cols_V_channel_dout;
    image_filter_Consume_1080_1920_0_U0_src_data_stream_V_dout <= img_2_UV_data_stream_0_V_dout;
    image_filter_Consume_1080_1920_0_U0_src_data_stream_V_empty_n <= img_2_UV_data_stream_0_V_empty_n;
    image_filter_Consume_1080_1920_0_U0_src_rows_V_read <= img_2_UV_rows_V_channel_dout;
    image_filter_Dilate_0_0_1080_1920_U0_ap_continue <= ap_const_logic_1;
    image_filter_Dilate_0_0_1080_1920_U0_ap_start <= (mask_rows_V_empty_n and mask_cols_V_empty_n);
    image_filter_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n <= dmask_data_stream_0_V_full_n;
    image_filter_Dilate_0_0_1080_1920_U0_p_src_cols_V_read <= mask_cols_V_dout;
    image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout <= mask_data_stream_0_V_dout;
    image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n <= mask_data_stream_0_V_empty_n;
    image_filter_Dilate_0_0_1080_1920_U0_p_src_rows_V_read <= mask_rows_V_dout;
    image_filter_Duplicate_1080_1920_16_16_U0_ap_continue <= ap_const_logic_1;
    image_filter_Duplicate_1080_1920_16_16_U0_ap_start <= (img_0_rows_V_channel1_empty_n and img_0_cols_V_channel1_empty_n and img_1_rows_V_empty_n and img_1_cols_V_empty_n and img_2_rows_V_empty_n and img_2_cols_V_empty_n);
    image_filter_Duplicate_1080_1920_16_16_U0_dst1_cols_V_read <= img_1_cols_V_dout;
    image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_0_V_full_n <= img_1_data_stream_0_V_full_n;
    image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_1_V_full_n <= img_1_data_stream_1_V_full_n;
    image_filter_Duplicate_1080_1920_16_16_U0_dst1_rows_V_read <= img_1_rows_V_dout;
    image_filter_Duplicate_1080_1920_16_16_U0_dst2_cols_V_read <= img_2_cols_V_dout;
    image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_0_V_full_n <= img_2_data_stream_0_V_full_n;
    image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_1_V_full_n <= img_2_data_stream_1_V_full_n;
    image_filter_Duplicate_1080_1920_16_16_U0_dst2_rows_V_read <= img_2_rows_V_dout;
    image_filter_Duplicate_1080_1920_16_16_U0_src_cols_V_read <= img_0_cols_V_channel1_dout;
    image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_0_V_dout <= img_0_data_stream_0_V_dout;
    image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_0_V_empty_n <= img_0_data_stream_0_V_empty_n;
    image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_1_V_dout <= img_0_data_stream_1_V_dout;
    image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_1_V_empty_n <= img_0_data_stream_1_V_empty_n;
    image_filter_Duplicate_1080_1920_16_16_U0_src_rows_V_read <= img_0_rows_V_channel1_dout;
    image_filter_FAST_t_opr_U0_ap_continue <= ap_const_logic_1;
    image_filter_FAST_t_opr_U0_ap_start <= (img_2_Y_rows_V_channel_empty_n and img_2_Y_cols_V_channel_empty_n);
    image_filter_FAST_t_opr_U0_p_mask_data_stream_V_full_n <= mask_data_stream_0_V_full_n;
    image_filter_FAST_t_opr_U0_p_src_cols_V_read <= img_2_Y_cols_V_channel_dout;
    image_filter_FAST_t_opr_U0_p_src_data_stream_V_dout <= img_2_Y_data_stream_0_V_dout;
    image_filter_FAST_t_opr_U0_p_src_data_stream_V_empty_n <= img_2_Y_data_stream_0_V_empty_n;
    image_filter_FAST_t_opr_U0_p_src_rows_V_read <= img_2_Y_rows_V_channel_dout;
    image_filter_Mat2AXIvideo_U0_ap_continue <= ap_sig_hs_continue;
    image_filter_Mat2AXIvideo_U0_ap_start <= (img_3_rows_V_33_empty_n and img_3_cols_V_34_empty_n);
    image_filter_Mat2AXIvideo_U0_img_cols_V_read <= img_3_cols_V_34_dout;
    image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_dout <= img_3_data_stream_0_V_25_dout;
    image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_empty_n <= img_3_data_stream_0_V_25_empty_n;
    image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_dout <= img_3_data_stream_1_V_27_dout;
    image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_empty_n <= img_3_data_stream_1_V_27_empty_n;
    image_filter_Mat2AXIvideo_U0_img_rows_V_read <= img_3_rows_V_33_dout;
    image_filter_Mat2AXIvideo_U0_video_out_TREADY <= video_out_TREADY;
    image_filter_PaintMask_32_0_1080_1920_U0_ap_continue <= ap_const_logic_1;
    image_filter_PaintMask_32_0_1080_1920_U0_ap_start <= (img_1_rows_V_31_empty_n and img_1_cols_V_32_empty_n and img_3_rows_V_empty_n and img_3_cols_V_empty_n and dmask_rows_V_empty_n and dmask_cols_V_empty_n);
    image_filter_PaintMask_32_0_1080_1920_U0_p_dst_cols_V_read <= img_3_cols_V_dout;
    image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_full_n <= img_3_data_stream_0_V_full_n;
    image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_full_n <= img_3_data_stream_1_V_full_n;
    image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_full_n <= img_3_data_stream_2_V_full_n;
    image_filter_PaintMask_32_0_1080_1920_U0_p_dst_rows_V_read <= img_3_rows_V_dout;
    image_filter_PaintMask_32_0_1080_1920_U0_p_mask_cols_V_read <= dmask_cols_V_dout;
    image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_dout <= dmask_data_stream_0_V_dout;
    image_filter_PaintMask_32_0_1080_1920_U0_p_mask_data_stream_V_empty_n <= dmask_data_stream_0_V_empty_n;
    image_filter_PaintMask_32_0_1080_1920_U0_p_mask_rows_V_read <= dmask_rows_V_dout;
    image_filter_PaintMask_32_0_1080_1920_U0_p_src_cols_V_read <= img_1_cols_V_32_dout;
    image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_dout <= img_1_data_stream_0_V_13_dout;
    image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_empty_n <= img_1_data_stream_0_V_13_empty_n;
    image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_dout <= img_1_data_stream_1_V_15_dout;
    image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_empty_n <= img_1_data_stream_1_V_15_empty_n;
    image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_dout <= img_1_data_stream_2_V_dout;
    image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_empty_n <= img_1_data_stream_2_V_empty_n;
    image_filter_PaintMask_32_0_1080_1920_U0_p_src_rows_V_read <= img_1_rows_V_31_dout;
    image_filter_Split_1080_1920_16_0_U0_ap_continue <= ap_const_logic_1;
    image_filter_Split_1080_1920_16_0_U0_ap_start <= (img_2_rows_V_channel_empty_n and img_2_cols_V_channel_empty_n and img_2_Y_rows_V_empty_n and img_2_Y_cols_V_empty_n and img_2_UV_rows_V_empty_n and img_2_UV_cols_V_empty_n);
    image_filter_Split_1080_1920_16_0_U0_dst0_cols_V_read <= img_2_Y_cols_V_dout;
    image_filter_Split_1080_1920_16_0_U0_dst0_data_stream_V_full_n <= img_2_Y_data_stream_0_V_full_n;
    image_filter_Split_1080_1920_16_0_U0_dst0_rows_V_read <= img_2_Y_rows_V_dout;
    image_filter_Split_1080_1920_16_0_U0_dst1_cols_V_read <= img_2_UV_cols_V_dout;
    image_filter_Split_1080_1920_16_0_U0_dst1_data_stream_V_full_n <= img_2_UV_data_stream_0_V_full_n;
    image_filter_Split_1080_1920_16_0_U0_dst1_rows_V_read <= img_2_UV_rows_V_dout;
    image_filter_Split_1080_1920_16_0_U0_src_cols_V_read <= img_2_cols_V_channel_dout;
    image_filter_Split_1080_1920_16_0_U0_src_data_stream_0_V_dout <= img_2_data_stream_0_V_dout;
    image_filter_Split_1080_1920_16_0_U0_src_data_stream_0_V_empty_n <= img_2_data_stream_0_V_empty_n;
    image_filter_Split_1080_1920_16_0_U0_src_data_stream_1_V_dout <= img_2_data_stream_1_V_dout;
    image_filter_Split_1080_1920_16_0_U0_src_data_stream_1_V_empty_n <= img_2_data_stream_1_V_empty_n;
    image_filter_Split_1080_1920_16_0_U0_src_rows_V_read <= img_2_rows_V_channel_dout;
    image_filter_UVdownsampling_U0_ap_continue <= ap_const_logic_1;
    image_filter_UVdownsampling_U0_ap_start <= (img_3_rows_V_channel_empty_n and img_3_cols_V_channel_empty_n);
    image_filter_UVdownsampling_U0_yuv422_data_stream_0_V_full_n <= img_3_data_stream_0_V_25_full_n;
    image_filter_UVdownsampling_U0_yuv422_data_stream_1_V_full_n <= img_3_data_stream_1_V_27_full_n;
    image_filter_UVdownsampling_U0_yuv444_cols_V_read <= img_3_cols_V_channel_dout;
    image_filter_UVdownsampling_U0_yuv444_data_stream_0_V_dout <= img_3_data_stream_0_V_dout;
    image_filter_UVdownsampling_U0_yuv444_data_stream_0_V_empty_n <= img_3_data_stream_0_V_empty_n;
    image_filter_UVdownsampling_U0_yuv444_data_stream_1_V_dout <= img_3_data_stream_1_V_dout;
    image_filter_UVdownsampling_U0_yuv444_data_stream_1_V_empty_n <= img_3_data_stream_1_V_empty_n;
    image_filter_UVdownsampling_U0_yuv444_data_stream_2_V_dout <= img_3_data_stream_2_V_dout;
    image_filter_UVdownsampling_U0_yuv444_data_stream_2_V_empty_n <= img_3_data_stream_2_V_empty_n;
    image_filter_UVdownsampling_U0_yuv444_rows_V_read <= img_3_rows_V_channel_dout;
    image_filter_UVupsampling_U0_ap_continue <= ap_const_logic_1;
    image_filter_UVupsampling_U0_ap_start <= (img_1_rows_V_channel_empty_n and img_1_cols_V_channel_empty_n);
    image_filter_UVupsampling_U0_yuv422_cols_V_read <= img_1_cols_V_channel_dout;
    image_filter_UVupsampling_U0_yuv422_data_stream_0_V_dout <= img_1_data_stream_0_V_dout;
    image_filter_UVupsampling_U0_yuv422_data_stream_0_V_empty_n <= img_1_data_stream_0_V_empty_n;
    image_filter_UVupsampling_U0_yuv422_data_stream_1_V_dout <= img_1_data_stream_1_V_dout;
    image_filter_UVupsampling_U0_yuv422_data_stream_1_V_empty_n <= img_1_data_stream_1_V_empty_n;
    image_filter_UVupsampling_U0_yuv422_rows_V_read <= img_1_rows_V_channel_dout;
    image_filter_UVupsampling_U0_yuv444_data_stream_0_V_full_n <= img_1_data_stream_0_V_13_full_n;
    image_filter_UVupsampling_U0_yuv444_data_stream_1_V_full_n <= img_1_data_stream_1_V_15_full_n;
    image_filter_UVupsampling_U0_yuv444_data_stream_2_V_full_n <= img_1_data_stream_2_V_full_n;
    img_0_cols_V_channel1_U_ap_dummy_ce <= ap_const_logic_1;
    img_0_cols_V_channel1_din <= image_filter_Block_proc_U0_ap_return_3;
    img_0_cols_V_channel1_read <= image_filter_Duplicate_1080_1920_16_16_U0_ap_ready;
    img_0_cols_V_channel1_write <= ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel1;
    img_0_cols_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_0_cols_V_channel_din <= image_filter_Block_proc_U0_ap_return_2;
    img_0_cols_V_channel_read <= image_filter_AXIvideo2Mat_U0_ap_ready;
    img_0_cols_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_0_cols_V_channel;
    img_0_data_stream_0_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_0_data_stream_0_V_din <= image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_din;
    img_0_data_stream_0_V_read <= image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_0_V_read;
    img_0_data_stream_0_V_write <= image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_write;
    img_0_data_stream_1_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_0_data_stream_1_V_din <= image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_din;
    img_0_data_stream_1_V_read <= image_filter_Duplicate_1080_1920_16_16_U0_src_data_stream_1_V_read;
    img_0_data_stream_1_V_write <= image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write;
    img_0_rows_V_channel1_U_ap_dummy_ce <= ap_const_logic_1;
    img_0_rows_V_channel1_din <= image_filter_Block_proc_U0_ap_return_1;
    img_0_rows_V_channel1_read <= image_filter_Duplicate_1080_1920_16_16_U0_ap_ready;
    img_0_rows_V_channel1_write <= ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel1;
    img_0_rows_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_0_rows_V_channel_din <= image_filter_Block_proc_U0_ap_return_0;
    img_0_rows_V_channel_read <= image_filter_AXIvideo2Mat_U0_ap_ready;
    img_0_rows_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_0_rows_V_channel;
    img_1_cols_V_32_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_cols_V_32_din <= image_filter_Block_proc_U0_ap_return_9;
    img_1_cols_V_32_read <= image_filter_PaintMask_32_0_1080_1920_U0_ap_ready;
    img_1_cols_V_32_write <= ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_32;
    img_1_cols_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_cols_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_cols_V_channel_din <= image_filter_Block_proc_U0_ap_return_7;
    img_1_cols_V_channel_read <= image_filter_UVupsampling_U0_ap_ready;
    img_1_cols_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V_channel;
    img_1_cols_V_din <= image_filter_Block_proc_U0_ap_return_6;
    img_1_cols_V_read <= image_filter_Duplicate_1080_1920_16_16_U0_ap_ready;
    img_1_cols_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_1_cols_V;
    img_1_data_stream_0_V_13_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_data_stream_0_V_13_din <= image_filter_UVupsampling_U0_yuv444_data_stream_0_V_din;
    img_1_data_stream_0_V_13_read <= image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_0_V_read;
    img_1_data_stream_0_V_13_write <= image_filter_UVupsampling_U0_yuv444_data_stream_0_V_write;
    img_1_data_stream_0_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_data_stream_0_V_din <= image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_0_V_din;
    img_1_data_stream_0_V_read <= image_filter_UVupsampling_U0_yuv422_data_stream_0_V_read;
    img_1_data_stream_0_V_write <= image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_0_V_write;
    img_1_data_stream_1_V_15_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_data_stream_1_V_15_din <= image_filter_UVupsampling_U0_yuv444_data_stream_1_V_din;
    img_1_data_stream_1_V_15_read <= image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_1_V_read;
    img_1_data_stream_1_V_15_write <= image_filter_UVupsampling_U0_yuv444_data_stream_1_V_write;
    img_1_data_stream_1_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_data_stream_1_V_din <= image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_1_V_din;
    img_1_data_stream_1_V_read <= image_filter_UVupsampling_U0_yuv422_data_stream_1_V_read;
    img_1_data_stream_1_V_write <= image_filter_Duplicate_1080_1920_16_16_U0_dst1_data_stream_1_V_write;
    img_1_data_stream_2_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_data_stream_2_V_din <= image_filter_UVupsampling_U0_yuv444_data_stream_2_V_din;
    img_1_data_stream_2_V_read <= image_filter_PaintMask_32_0_1080_1920_U0_p_src_data_stream_2_V_read;
    img_1_data_stream_2_V_write <= image_filter_UVupsampling_U0_yuv444_data_stream_2_V_write;
    img_1_rows_V_31_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_rows_V_31_din <= image_filter_Block_proc_U0_ap_return_8;
    img_1_rows_V_31_read <= image_filter_PaintMask_32_0_1080_1920_U0_ap_ready;
    img_1_rows_V_31_write <= ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_31;
    img_1_rows_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_rows_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_1_rows_V_channel_din <= image_filter_Block_proc_U0_ap_return_5;
    img_1_rows_V_channel_read <= image_filter_UVupsampling_U0_ap_ready;
    img_1_rows_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V_channel;
    img_1_rows_V_din <= image_filter_Block_proc_U0_ap_return_4;
    img_1_rows_V_read <= image_filter_Duplicate_1080_1920_16_16_U0_ap_ready;
    img_1_rows_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_1_rows_V;
    img_2_UV_cols_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_UV_cols_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_UV_cols_V_channel_din <= image_filter_Block_proc_U0_ap_return_21;
    img_2_UV_cols_V_channel_read <= image_filter_Consume_1080_1920_0_U0_ap_ready;
    img_2_UV_cols_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V_channel;
    img_2_UV_cols_V_din <= image_filter_Block_proc_U0_ap_return_20;
    img_2_UV_cols_V_read <= image_filter_Split_1080_1920_16_0_U0_ap_ready;
    img_2_UV_cols_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_UV_cols_V;
    img_2_UV_data_stream_0_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_UV_data_stream_0_V_din <= image_filter_Split_1080_1920_16_0_U0_dst1_data_stream_V_din;
    img_2_UV_data_stream_0_V_read <= image_filter_Consume_1080_1920_0_U0_src_data_stream_V_read;
    img_2_UV_data_stream_0_V_write <= image_filter_Split_1080_1920_16_0_U0_dst1_data_stream_V_write;
    img_2_UV_rows_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_UV_rows_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_UV_rows_V_channel_din <= image_filter_Block_proc_U0_ap_return_19;
    img_2_UV_rows_V_channel_read <= image_filter_Consume_1080_1920_0_U0_ap_ready;
    img_2_UV_rows_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V_channel;
    img_2_UV_rows_V_din <= image_filter_Block_proc_U0_ap_return_18;
    img_2_UV_rows_V_read <= image_filter_Split_1080_1920_16_0_U0_ap_ready;
    img_2_UV_rows_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_UV_rows_V;
    img_2_Y_cols_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_Y_cols_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_Y_cols_V_channel_din <= image_filter_Block_proc_U0_ap_return_17;
    img_2_Y_cols_V_channel_read <= image_filter_FAST_t_opr_U0_ap_ready;
    img_2_Y_cols_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V_channel;
    img_2_Y_cols_V_din <= image_filter_Block_proc_U0_ap_return_16;
    img_2_Y_cols_V_read <= image_filter_Split_1080_1920_16_0_U0_ap_ready;
    img_2_Y_cols_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_Y_cols_V;
    img_2_Y_data_stream_0_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_Y_data_stream_0_V_din <= image_filter_Split_1080_1920_16_0_U0_dst0_data_stream_V_din;
    img_2_Y_data_stream_0_V_read <= image_filter_FAST_t_opr_U0_p_src_data_stream_V_read;
    img_2_Y_data_stream_0_V_write <= image_filter_Split_1080_1920_16_0_U0_dst0_data_stream_V_write;
    img_2_Y_rows_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_Y_rows_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_Y_rows_V_channel_din <= image_filter_Block_proc_U0_ap_return_15;
    img_2_Y_rows_V_channel_read <= image_filter_FAST_t_opr_U0_ap_ready;
    img_2_Y_rows_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V_channel;
    img_2_Y_rows_V_din <= image_filter_Block_proc_U0_ap_return_14;
    img_2_Y_rows_V_read <= image_filter_Split_1080_1920_16_0_U0_ap_ready;
    img_2_Y_rows_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_Y_rows_V;
    img_2_cols_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_cols_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_cols_V_channel_din <= image_filter_Block_proc_U0_ap_return_13;
    img_2_cols_V_channel_read <= image_filter_Split_1080_1920_16_0_U0_ap_ready;
    img_2_cols_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V_channel;
    img_2_cols_V_din <= image_filter_Block_proc_U0_ap_return_12;
    img_2_cols_V_read <= image_filter_Duplicate_1080_1920_16_16_U0_ap_ready;
    img_2_cols_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_cols_V;
    img_2_data_stream_0_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_data_stream_0_V_din <= image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_0_V_din;
    img_2_data_stream_0_V_read <= image_filter_Split_1080_1920_16_0_U0_src_data_stream_0_V_read;
    img_2_data_stream_0_V_write <= image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_0_V_write;
    img_2_data_stream_1_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_data_stream_1_V_din <= image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_1_V_din;
    img_2_data_stream_1_V_read <= image_filter_Split_1080_1920_16_0_U0_src_data_stream_1_V_read;
    img_2_data_stream_1_V_write <= image_filter_Duplicate_1080_1920_16_16_U0_dst2_data_stream_1_V_write;
    img_2_rows_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_rows_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_2_rows_V_channel_din <= image_filter_Block_proc_U0_ap_return_11;
    img_2_rows_V_channel_read <= image_filter_Split_1080_1920_16_0_U0_ap_ready;
    img_2_rows_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V_channel;
    img_2_rows_V_din <= image_filter_Block_proc_U0_ap_return_10;
    img_2_rows_V_read <= image_filter_Duplicate_1080_1920_16_16_U0_ap_ready;
    img_2_rows_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_2_rows_V;
    img_3_cols_V_34_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_cols_V_34_din <= image_filter_Block_proc_U0_ap_return_27;
    img_3_cols_V_34_read <= image_filter_Mat2AXIvideo_U0_ap_ready;
    img_3_cols_V_34_write <= ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_34;
    img_3_cols_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_cols_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_cols_V_channel_din <= image_filter_Block_proc_U0_ap_return_25;
    img_3_cols_V_channel_read <= image_filter_UVdownsampling_U0_ap_ready;
    img_3_cols_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V_channel;
    img_3_cols_V_din <= image_filter_Block_proc_U0_ap_return_24;
    img_3_cols_V_read <= image_filter_PaintMask_32_0_1080_1920_U0_ap_ready;
    img_3_cols_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_3_cols_V;
    img_3_data_stream_0_V_25_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_data_stream_0_V_25_din <= image_filter_UVdownsampling_U0_yuv422_data_stream_0_V_din;
    img_3_data_stream_0_V_25_read <= image_filter_Mat2AXIvideo_U0_img_data_stream_0_V_read;
    img_3_data_stream_0_V_25_write <= image_filter_UVdownsampling_U0_yuv422_data_stream_0_V_write;
    img_3_data_stream_0_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_data_stream_0_V_din <= image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_din;
    img_3_data_stream_0_V_read <= image_filter_UVdownsampling_U0_yuv444_data_stream_0_V_read;
    img_3_data_stream_0_V_write <= image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_0_V_write;
    img_3_data_stream_1_V_27_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_data_stream_1_V_27_din <= image_filter_UVdownsampling_U0_yuv422_data_stream_1_V_din;
    img_3_data_stream_1_V_27_read <= image_filter_Mat2AXIvideo_U0_img_data_stream_1_V_read;
    img_3_data_stream_1_V_27_write <= image_filter_UVdownsampling_U0_yuv422_data_stream_1_V_write;
    img_3_data_stream_1_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_data_stream_1_V_din <= image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_din;
    img_3_data_stream_1_V_read <= image_filter_UVdownsampling_U0_yuv444_data_stream_1_V_read;
    img_3_data_stream_1_V_write <= image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_1_V_write;
    img_3_data_stream_2_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_data_stream_2_V_din <= image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_din;
    img_3_data_stream_2_V_read <= image_filter_UVdownsampling_U0_yuv444_data_stream_2_V_read;
    img_3_data_stream_2_V_write <= image_filter_PaintMask_32_0_1080_1920_U0_p_dst_data_stream_2_V_write;
    img_3_rows_V_33_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_rows_V_33_din <= image_filter_Block_proc_U0_ap_return_26;
    img_3_rows_V_33_read <= image_filter_Mat2AXIvideo_U0_ap_ready;
    img_3_rows_V_33_write <= ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_33;
    img_3_rows_V_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_rows_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    img_3_rows_V_channel_din <= image_filter_Block_proc_U0_ap_return_23;
    img_3_rows_V_channel_read <= image_filter_UVdownsampling_U0_ap_ready;
    img_3_rows_V_channel_write <= ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V_channel;
    img_3_rows_V_din <= image_filter_Block_proc_U0_ap_return_22;
    img_3_rows_V_read <= image_filter_PaintMask_32_0_1080_1920_U0_ap_ready;
    img_3_rows_V_write <= ap_chn_write_image_filter_Block_proc_U0_img_3_rows_V;
    mask_cols_V_U_ap_dummy_ce <= ap_const_logic_1;
    mask_cols_V_din <= image_filter_Block_proc_U0_ap_return_29;
    mask_cols_V_read <= image_filter_Dilate_0_0_1080_1920_U0_ap_ready;
    mask_cols_V_write <= ap_chn_write_image_filter_Block_proc_U0_mask_cols_V;
    mask_data_stream_0_V_U_ap_dummy_ce <= ap_const_logic_1;
    mask_data_stream_0_V_din <= image_filter_FAST_t_opr_U0_p_mask_data_stream_V_din;
    mask_data_stream_0_V_read <= image_filter_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_read;
    mask_data_stream_0_V_write <= image_filter_FAST_t_opr_U0_p_mask_data_stream_V_write;
    mask_rows_V_U_ap_dummy_ce <= ap_const_logic_1;
    mask_rows_V_din <= image_filter_Block_proc_U0_ap_return_28;
    mask_rows_V_read <= image_filter_Dilate_0_0_1080_1920_U0_ap_ready;
    mask_rows_V_write <= ap_chn_write_image_filter_Block_proc_U0_mask_rows_V;
    video_in_TREADY <= image_filter_AXIvideo2Mat_U0_video_in_TREADY;
    video_out_TDATA <= image_filter_Mat2AXIvideo_U0_video_out_TDATA;
    video_out_TDEST <= image_filter_Mat2AXIvideo_U0_video_out_TDEST;
    video_out_TID <= image_filter_Mat2AXIvideo_U0_video_out_TID;
    video_out_TKEEP <= image_filter_Mat2AXIvideo_U0_video_out_TKEEP;
    video_out_TLAST <= image_filter_Mat2AXIvideo_U0_video_out_TLAST;
    video_out_TSTRB <= image_filter_Mat2AXIvideo_U0_video_out_TSTRB;
    video_out_TUSER <= image_filter_Mat2AXIvideo_U0_video_out_TUSER;
    video_out_TVALID <= image_filter_Mat2AXIvideo_U0_video_out_TVALID;
end behav;
