module test_bench ;
  reg a, b, cin;
  wire sum, carry;
  
  full_adder dut ( a, b, cin, sum, carry);
  
  initial 
    begin
  { a, b, cin } =0;
    end
  
  initial
    begin
  $dumpfile( "wave.vcd");
  $dumpvars( 0, test_bench);
  end
  
  initial 
    begin 
       a = 1'b0; b = 1'b0; cin = 1'b0; #10;
       a = 1'b0; b = 1'b0; cin = 1'b1; #10;
       a = 1'b0; b = 1'b1; cin = 1'b0; #10; 
       a = 1'b0; b = 1'b1; cin = 1'b1; #10;
       a = 1'b1; b = 1'b0; cin = 1'b0; #10;
       a = 1'b1; b = 1'b1; cin = 1'b0; #10;
       a = 1'b1; b = 1'b1; cin = 1'b1; #10;
      $finish;
    end
endmodule
      
  