{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713988816905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713988816906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 22:00:16 2024 " "Processing started: Wed Apr 24 22:00:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713988816906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988816906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MixColumns_256 -c MixColumns_256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MixColumns_256 -c MixColumns_256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988816906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713988817067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713988817067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 MixColumns_256.v(66) " "Verilog HDL Declaration information at MixColumns_256.v(66): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988821721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 MixColumns_256.v(67) " "Verilog HDL Declaration information at MixColumns_256.v(67): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988821721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 MixColumns_256.v(68) " "Verilog HDL Declaration information at MixColumns_256.v(68): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988821721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 MixColumns_256.v(69) " "Verilog HDL Declaration information at MixColumns_256.v(69): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988821721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 MixColumns_256.v(71) " "Verilog HDL Declaration information at MixColumns_256.v(71): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988821722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 MixColumns_256.v(72) " "Verilog HDL Declaration information at MixColumns_256.v(72): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988821722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 MixColumns_256.v(73) " "Verilog HDL Declaration information at MixColumns_256.v(73): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988821722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 MixColumns_256.v(74) " "Verilog HDL Declaration information at MixColumns_256.v(74): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988821722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns_256.v 2 2 " "Found 2 design units, including 2 entities, in source file mixcolumns_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns_256 " "Found entity 1: MixColumns_256" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713988821722 ""} { "Info" "ISGN_ENTITY_NAME" "2 MxColumns " "Found entity 2: MxColumns" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713988821722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988821722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MixColumns_256 " "Elaborating entity \"MixColumns_256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713988821733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MxColumns MxColumns:mix0 " "Elaborating entity \"MxColumns\" for hierarchy \"MxColumns:mix0\"" {  } { { "MixColumns_256.v" "mix0" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713988821746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 MixColumns_256.v(89) " "Verilog HDL assignment warning at MixColumns_256.v(89): truncated value with size 8 to match size of target (1)" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713988821746 "|MixColumns_256|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 MixColumns_256.v(93) " "Verilog HDL assignment warning at MixColumns_256.v(93): truncated value with size 8 to match size of target (1)" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713988821746 "|MixColumns_256|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 MixColumns_256.v(97) " "Verilog HDL assignment warning at MixColumns_256.v(97): truncated value with size 8 to match size of target (1)" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713988821746 "|MixColumns_256|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 MixColumns_256.v(101) " "Verilog HDL assignment warning at MixColumns_256.v(101): truncated value with size 8 to match size of target (1)" {  } { { "MixColumns_256.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns_256.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713988821747 "|MixColumns_256|MxColumns:mix0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713988822082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713988822205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/output_files/MixColumns_256.map.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/output_files/MixColumns_256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988822414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713988822568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713988822568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "880 " "Implemented 880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "256 " "Implemented 256 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713988822644 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713988822644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713988822644 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713988822644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713988822644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713988822654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 22:00:22 2024 " "Processing ended: Wed Apr 24 22:00:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713988822654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713988822654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713988822654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988822654 ""}
