INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'tmcphill' on host 'ulysses-win10' (Windows NT_amd64 version 6.2) on Sun May 21 22:48:51 -0700 2017
INFO: [HLS 200-10] In directory 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls'
INFO: [HLS 200-10] Opening project 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr'.
INFO: [HLS 200-10] Adding design file '../src/cpp/simple_lfsr.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../src/cpp/simple_lfsr.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed-unrolled-loop'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [LIC 200-101] Checked out feature [xczu3eg-es1]
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i-es1'
INFO: [HLS 200-10] Analyzing design file '../src/cpp/simple_lfsr.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 98.371 ; gain = 49.445
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 98.371 ; gain = 49.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 98.371 ; gain = 49.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 99.816 ; gain = 50.891
INFO: [XFORM 203-501] Unrolling loop 'compute_random_bits' (../src/cpp/simple_lfsr.cpp:19) in function 'next_byte' completely.
INFO: [XFORM 203-11] Balancing expressions in function 'next_byte' (../src/cpp/simple_lfsr.cpp:21:2)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 124.113 ; gain = 75.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 124.598 ; gain = 75.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'next_byte' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'next_byte' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.95 seconds; current allocated memory: 80.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 80.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'next_byte' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'next_byte' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'r' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'next_byte'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 80.728 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 124.598 ; gain = 75.672
INFO: [SYSC 207-301] Generating SystemC RTL for next_byte.
INFO: [VHDL 208-304] Generating VHDL RTL for next_byte.
INFO: [VLOG 209-307] Generating Verilog RTL for next_byte.
INFO: [HLS 200-112] Total elapsed time: 18.261 seconds; peak allocated memory: 80.795 MB.
