INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Devy/Desktop/ECE366_Projects/project_1/project_1.srcs/sources_1/new/fulladder_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_struct
