; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_mean_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %7 = shl i32 %6, 5, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = lshr i32 %8, 2, !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = and i32 %8, 31, !dbg !12
  %12 = or disjoint i32 %7, %10, !dbg !13
  %13 = or disjoint i32 %7, %11, !dbg !13
  %14 = icmp slt i32 %12, 64, !dbg !14
  %15 = icmp slt i32 %13, 64, !dbg !14
  %16 = shl i32 %8, 2, !dbg !15
  %17 = and i32 %16, 12, !dbg !15
  %.frozen = freeze i32 %12, !dbg !16
  %18 = sdiv i32 %.frozen, 4, !dbg !16
  %19 = mul i32 %18, 4, !dbg !17
  %.decomposed = sub i32 %.frozen, %19, !dbg !17
  %20 = shl i32 %18, 4, !dbg !18
  %21 = or disjoint i32 %20, %17, !dbg !19
  %22 = sext i32 %21 to i64, !dbg !20
  %23 = getelementptr float, ptr addrspace(1) %1, i64 %22, !dbg !20
  %24 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %23, i1 %14, i32 0, i1 %14, i32 0, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #3, !dbg !21
  %25 = extractvalue { i32, i32, i32, i32 } %24, 0, !dbg !21
  %26 = extractvalue { i32, i32, i32, i32 } %24, 1, !dbg !21
  %27 = extractvalue { i32, i32, i32, i32 } %24, 2, !dbg !21
  %28 = extractvalue { i32, i32, i32, i32 } %24, 3, !dbg !21
  %29 = shl nsw i32 %.decomposed, 4, !dbg !22
  %30 = or disjoint i32 %29, %17, !dbg !23
  %31 = sdiv i32 %12, 16, !dbg !24
  %32 = shl i32 %31, 6, !dbg !25
  %33 = add i32 %30, %32, !dbg !26
  %34 = sext i32 %33 to i64, !dbg !27
  %35 = getelementptr float, ptr addrspace(1) %2, i64 %34, !dbg !27
  %36 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %35, i1 %14, i32 0, i1 %14, i32 0, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #3, !dbg !28
  %37 = extractvalue { i32, i32, i32, i32 } %36, 0, !dbg !28
  %38 = extractvalue { i32, i32, i32, i32 } %36, 1, !dbg !28
  %39 = extractvalue { i32, i32, i32, i32 } %36, 2, !dbg !28
  %40 = extractvalue { i32, i32, i32, i32 } %36, 3, !dbg !28
  %41 = insertelement <2 x i32> poison, i32 %25, i64 0, !dbg !21
  %42 = insertelement <2 x i32> %41, i32 %26, i64 1, !dbg !21
  %43 = bitcast <2 x i32> %42 to <2 x float>, !dbg !21
  %44 = insertelement <2 x i32> poison, i32 %37, i64 0, !dbg !28
  %45 = insertelement <2 x i32> %44, i32 %38, i64 1, !dbg !28
  %46 = bitcast <2 x i32> %45 to <2 x float>, !dbg !28
  %47 = fmul <2 x float> %43, %46, !dbg !29
  %48 = insertelement <2 x i32> poison, i32 %28, i64 0, !dbg !21
  %49 = insertelement <2 x i32> %48, i32 %27, i64 1, !dbg !21
  %50 = bitcast <2 x i32> %49 to <2 x float>, !dbg !21
  %51 = insertelement <2 x i32> poison, i32 %40, i64 0, !dbg !28
  %52 = insertelement <2 x i32> %51, i32 %39, i64 1, !dbg !28
  %53 = bitcast <2 x i32> %52 to <2 x float>, !dbg !28
  %54 = fmul <2 x float> %50, %53, !dbg !29
  %shift = shufflevector <2 x float> %47, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !30
  %55 = fadd <2 x float> %47, %shift, !dbg !30
  %shift3 = shufflevector <2 x float> %54, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !30
  %56 = fadd <2 x float> %shift3, %55, !dbg !30
  %57 = fadd <2 x float> %54, %56, !dbg !30
  %58 = extractelement <2 x float> %57, i64 0, !dbg !30
  %59 = select i1 %14, float %58, float 0.000000e+00, !dbg !30
  %60 = bitcast float %59 to i32, !dbg !35
  %61 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %60, i32 2, i32 31), !dbg !35
  %62 = bitcast i32 %61 to float, !dbg !35
  %63 = fadd float %59, %62, !dbg !30
  %64 = bitcast float %63 to i32, !dbg !35
  %65 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %64, i32 1, i32 31), !dbg !35
  %66 = bitcast i32 %65 to float, !dbg !35
  %67 = fadd float %63, %66, !dbg !30
  %68 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %10, !dbg !36
  %69 = bitcast float %67 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %68, <1 x i32> %69, i1 true) #3, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %70 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !36
  %71 = load float, ptr addrspace(3) %70, align 4, !dbg !36
  %72 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %71, float 1.600000e+01) #3, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %73 = sext i32 %13 to i64, !dbg !38
  %74 = getelementptr float, ptr addrspace(1) %0, i64 %73, !dbg !38
  %75 = and i32 %8, 96, !dbg !39
  %76 = icmp eq i32 %75, 0, !dbg !39
  %77 = bitcast float %72 to i32, !dbg !39
  %78 = and i1 %76, %15, !dbg !39
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %77, ptr addrspace(1) %74, i1 %78) #3, !dbg !39
  ret void, !dbg !40
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cvffsokm33ilr4fc6luwr6pxsvdpa3anqq3nubnwsezg5473ivvx.py", directory: "inductor_cache/vf")
!4 = !{ptr @triton_per_fused_mean_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_mean_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_mean_0", linkageName: "triton_per_fused_mean_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 30, column: 19, scope: !7)
!17 = !DILocation(line: 31, column: 19, scope: !7)
!18 = !DILocation(line: 33, column: 38, scope: !7)
!19 = !DILocation(line: 33, column: 35, scope: !7)
!20 = !DILocation(line: 33, column: 30, scope: !7)
!21 = !DILocation(line: 33, column: 43, scope: !7)
!22 = !DILocation(line: 34, column: 38, scope: !7)
!23 = !DILocation(line: 34, column: 35, scope: !7)
!24 = !DILocation(line: 34, column: 53, scope: !7)
!25 = !DILocation(line: 34, column: 47, scope: !7)
!26 = !DILocation(line: 34, column: 43, scope: !7)
!27 = !DILocation(line: 34, column: 30, scope: !7)
!28 = !DILocation(line: 34, column: 58, scope: !7)
!29 = !DILocation(line: 35, column: 18, scope: !7)
!30 = !DILocation(line: 256, column: 15, scope: !31, inlinedAt: !34)
!31 = distinct !DILexicalBlockFile(scope: !33, file: !32, discriminator: 0)
!32 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!33 = distinct !DILexicalBlockFile(scope: !7, file: !32, discriminator: 0)
!34 = !DILocation(line: 38, column: 24, scope: !7)
!35 = !DILocation(line: 267, column: 36, scope: !33, inlinedAt: !34)
!36 = !DILocation(line: 40, column: 18, scope: !7)
!37 = !DILocation(line: 41, column: 4, scope: !7)
!38 = !DILocation(line: 42, column: 28, scope: !7)
!39 = !DILocation(line: 42, column: 39, scope: !7)
!40 = !DILocation(line: 42, column: 4, scope: !7)
