#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jan 11 18:35:04 2025
# Process ID         : 8365
# Current directory  : /media/sohail/sohails/verilog-examples/carrysave_adder
# Command line       : vivado
# Log file           : /media/sohail/sohails/verilog-examples/carrysave_adder/vivado.log
# Journal file       : /media/sohail/sohails/verilog-examples/carrysave_adder/vivado.jou
# Running On         : sohail
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 3686.007 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8041 MB
# Swap memory        : 4294 MB
# Total Virtual      : 12335 MB
# Available Virtual  : 9938 MB
#-----------------------------------------------------------
start_gui
open_project /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.xpr
file mkdir /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new
close [ open /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v w ]
add_files /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v
update_compile_order -fileset sources_1
close [ open /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v w ]
add_files /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v w ]
add_files -fileset sim_1 /media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v
update_compile_order -fileset sim_1
launch_simulation
source csa.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_csa.tcl
close_sim
launch_simulation
source tb_csa.tcl
close_sim
launch_simulation
source tb_csa.tcl
close_sim
launch_simulation
source tb_csa.tcl
close_sim
launch_simulation
source tb_csa.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
create_bd_design "design_1"
open_bd_design {/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference csa csa_0
open_run synth_1 -name synth_1
close_design
close_sim
