# coffee-vending-machine with Verification plans
ğŸ“Œ Overview

This project implements a Coffee Vending Machine in Verilog with verification using a self-checking testbench.
It supports multiple payment scenarios, refund on timeout, and resource availability checks (like milk).
The design demonstrates FSM (Finite State Machine) based hardware design, assertions, and test-driven verification.

âš™ï¸ Features

âœ… FSM-based coffee machine controller
âœ… Accepts coins and validates payments
âœ… Refunds extra coins or on timeout
âœ… Handles back-to-back orders
âœ… Resource check (milk availability)
âœ… Assertions for safety checks

Assertions Used

Immediate assertions for payment validity
Concurrent assertions for FSM safety

ğŸ¯ Learning Outcomes
Sign Scope
- 5 FSM states (IDLE, COUNTING, DISPENSE, NO_MILK, REFUND).
- 3 coin inputs (â‚¹1/â‚¹2/â‚¹3).
- Coffee price = â‚¹7.

Verification
- Wrote 6 directed test scenarios (power-off, exact pay, overpay, back-to-back, no milk, refund on timeout).
- Simulated 50+ clock cycles per test, validating all state transitions.
- Used assertions to ensure coin validity, FSM safety, and correct refunds.
Results

âœ… Verified 100% state coverage (all 5 states exercised in simulation).
âœ… Verified 100% functional scenarios (all payment/refund/milk cases tested).
- Generated VCD waveforms as proof of correctness.

FSM design in SystemVerilog
- Writing self-checking testbenches
- Using immediate + concurrent assertions
- Simulation & waveform analysis
