xst -intstyle ise -ifn "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/hravframework.xst" -ofn "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/hravframework.syr" 
xst -intstyle ise -ifn "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/hravframework.xst" -ofn "/home/heckarim/work/netfpga10g/NetFPGA-10G-live-release_5.0.1/projects/hrav_framework/hw/pcores/hravframework_v1_00_a/hdl/verilog/testbench/hravframework.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc5vtx240t-ff1759-2 hravframework.ngc hravframework.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc5vtx240t-ff1759-2 hravframework.ngc hravframework.ngd  
map -intstyle ise -p xc5vtx240t-ff1759-2 -w -logic_opt off -ol high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr off -lc off -power off -o hravframework_map.ncd hravframework.ngd hravframework.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc5vtx240t-ff1759-2 hravframework.ngc hravframework.ngd  
map -intstyle ise -p xc5vtx240t-ff1759-2 -w -logic_opt off -ol high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr off -lc off -power off -o hravframework_map.ncd hravframework.ngd hravframework.pcf 
