.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000001000000000000101111010110100010100000000
000000000000000001000000000011101011010100000000000000
011000000000000000000000000011001010101001000100000000
000000000000001111000000000111011101100110000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000011011111000101000010000000000
000000000000001111000011011011001111110000010000000000
000000000000001000000010000000000000000000000100000000
000000000000000111000000000111000000000010000000000000
000000000000001000000110101011111000110001100000000000
000000000000000001000100001011001111001101100000000000
000000000000001001000110110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000001000000000001001001111101000010000000000
000000000000000101000000000111011101110100000000000001

.logic_tile 2 1
000000000000001000000110000111000000000000001000000000
000000000000000101000000000000101010000000000000000000
011000000000000001100000010001101000001100111100000000
000000000000001101000010000000001101110011000010000000
110000000000000101000110100001101001001100111110000000
000000000000000000100000000000001010110011000000000000
000000000000000101100000000101001000001100110100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000110100000000001001100110100000000
000000000000000000000000000000001001110011000000000001
000000000000001000000000001111011110101000010000000000
000000000000000001000000001101011110111000000000000000
000000000000001001100000011101101000110101000000000000
000000000000100101000010100011111000001010110000000000
110000000000000000000110100101000000000000000100000000
100000000000000000000000001111000000000011000010000000

.logic_tile 3 1
000000000000000111100000000011011010100001010100000000
000000000000001111000000001011011000010001010000000000
011000000000000000000000001001001101101001000100000000
000000000000001101000000000101011011100110000000000000
110000000000001101100011110001011011101000010000000000
000000000000000001000010111111001000110000100000000000
000000000000001000000000010101011110110101000000000000
000000000000000001000011110101011000000101110000000000
000000000000000001100000000101101010110100010100000000
000001000000000000000010010001111101010100000000000000
000000000000000000000000000111011001110101000000000000
000000000001010000000000000001101010000101110000000000
000000000000000000000110100101101010110100010110000000
000000000000000000000000001011101000010100000000000000
000000000000000000000110000101000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 4 1
000000000100000000000000000011000001000000001000000000
000000000000000000000000000000101010000000000000000000
011100000000000000000000000111101001001100111100000000
000000000000000000000000000000001110110011000000000001
110100000000000001100111100111101001001100111100000000
000000000000001101000100000000101100110011000000000001
000000000000000111000110000101101000001100110100000000
000000000000000000000010110000100000110011000000000000
000000000000000000000110111111011010110101000000000000
000000000000000000000010001111111011000101110000000000
000000000000001000000110100101001010110101000000000000
000000000000000001000000000101101110001010110000000000
000000000000101000000000010101001110101001010000000000
000000000000000101000010000101001011110000000000000000
110000000000001001100110111011001011101001010000000000
100000000000000101000010001101111101110000000000000000

.logic_tile 5 1
000000000000000001100000000101111000110100010100000000
000010000000000000000000000011001011010100000000000000
011000000000000101000010100000000001000000100100000000
000000001110000000100100000000001001000000000000000000
110000000100001000000110100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000101000000001101111100110001100000000000
000001000000001111100000001011011000001110010000000000
000000000000000001100000001011101101101000010000000000
000000000000001111000000001011101010111000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000011001011101001000101000000
000001000000000000000000000101011010100110000000000000

.logic_tile 6 1
000000000000000000000110100101000001000000001000000000
000010000000001101000000000000001111000000000000000000
011000000000000000000000010011101001001100111110000000
000000000000001101000010100000101111110011000000000000
110000000000101000000000000101101001001100111100000000
000000000000001101000000000000001011110011000000000100
000000000000001000000010100001101000001100110100000000
000000000000000001000110000000000000110011000000000000
000000000000000001100000001011011011101000010000000000
000000000000000000000000000011011001110000010000000000
000000000000001000000000010111100000000000000100000100
000000000000000101000010000101100000000011000000000000
000000001010000000000000001011011011110000000000000000
000000000000000000000000001001011100001111110000000000
110010100000100000000110110001000000000000100100000001
100001000001010000000010100000001001000001000000000000

.logic_tile 7 1
000000000100000000000011100000011110000100000100000000
000000000000000000000000000000000000000000000000000000
011001000000000111000000000000001111010000100100000000
000010100000000000100000000101001100010100000000000000
110000000000001000000111100101001100001101000110000001
000000000000001111000100001101000000000100000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000011110111000000000010000000000000
000000000000000001100110000001001011000000100100000000
000001000000000000000000000000101110101000010000000000
000000000000001011100000000000011101010000100100000000
000000100000001011100000000101001000010100000000000000
000000000000000111000000001101101101111000010000000000
000000000000000000000000000111111010110000000000000000
000001000000000001100000001111111010100101100000000000
000010000000000001000000001101001101001100110000000000

.ramb_tile 8 1
000000001000000111000000000000000000000000
000000010000000000100010000011000000000000
011000000000000000000011100000000000000000
000000000000000000000011110101000000000000
010000000000001000000111100000000000000000
010000000000000111000000001101000000000000
000000000000001111100011101000000000000000
000000000000000111100100000101000000000000
000001000100100000000000001000000000000000
000000000000001111000000000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000000000000000001000000001000100
000000000001000000000010001101001001000000
010000000000000111100000000000000001000000
110000000000000000000000000001001001000000

.logic_tile 9 1
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101111000000000000000000
011000000000001101000000000001101001001100111100000000
000000000000000001100010010000001101110011000000000001
110000000000000000000000000001101001001100111100000000
000000000000000000000000000000001110110011000000000100
000000000000000000000000000000001001001100110100000000
000000000000001101000000000000001010110011000001000000
000000000000000101100000001111111100100101100000000000
000000000000000000000000001001101110001100110000000000
000000000000000101100110101111011001101001010000000000
000000000000000000000000000011011111110000000000000000
000000000000000001100110110111000000000000100100000001
000000000000000000000011010000101111000001000000000000
110000000000000001100000000000000000001100110100000000
100000000000000000000011110011000000110011000000000001

.logic_tile 10 1
000000000000001000000000010011011011101000010001000000
000000000000000111000010001111101011110000100000000000
011000000000000000000000010101101111110101000000000000
000000000000000000000010101011111010000101110000000000
110000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000001000000110100001011001110101000000000000
000000000000000001000010111011111110000101110000000000
000000000000100001000010000011011010000100000100000000
000000000000010000000000000000011000101000010001000000
000001000000000000000000000011100000000000000100000000
000010100000000000000010000000100000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001101001101000010000000000
000001001000001011000000001011111110111000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000000000011110101000000000010000000000000
110000000000000000000000000011111111101001010000000000
000000000000000000000000001001011001110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000100001100000001000000000000000000100000000
000000100001010000000000000101000000000010000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101001100101100000000000
000000000000000000000010111111111100001100110000000000

.logic_tile 12 1
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010101101010000111000100000000
000000000000000000000011111001110000000110000001000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000001101000000000010100100000000
000000000000000000000000001101101100000001110000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000001000000111100110001001011011011001010000000000
000000000000000000100011101001111010010110100010000100
011010000000000001100111010101101111101001000000000010
000001000000000000000110101101001011110110100000000000
010000001010000000000000011000011001010110100100000000
000000000000000000010010101101001111000100000000000000
000000000000000011100110001011101000000010000000000100
000000000000000000100011101111110000000111000000000000
000000000000000011000000011001111011111000110000000000
000000000000000001000010000101111001100000110000000100
000000000000000000000000000101101101011100000000000111
000000000000000000000011110001011011111100010000000000
000000000000001111100000001111011010111000110000000010
000000000000000111000000000101011101100000110000000000
010000000000001000000011111011011110010111110000000000
000000000000001011000110100111011100100111110000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000001000000000000000000001111101100001001010010000100
000010000000000000000000000101101101011110100000100000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000001101100000100000000000000
000000000000000000000000000000110000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000111101010101111010100000000
000000000000000000000000001101101111111111100001000000
000000001000000111000000010000001000000100000000000000
000000000000000000000010001001010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 19 1
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000001110100000000
000000000000000000000000001011001011000000100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111011110000100000100000000
000000000000000000000000000000101110101000010000000000
000000000000000000000000000001001110001001000100000000
000000000000000000000000001111100000000101000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 22 1
000000000000000001000110100001001000000100000100000000
000010100000001111000000000000011000101000010000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000010001011010010100000100000000
000000000000000000000010000000001000100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000000010100000000
000000000000000000000000001101001000000010110000000000
000000000000000000000000000001001010001101000100000000
000000000000000000000000000001000000001000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000101000011100111001000101000110100000000
000000000000000000100100000111111101000000110000000000
011000000000000000000010100001100000000000000100000000
000000000000000000000111000000100000000001000000000000
110000000000000101000000000111001000100001010100000000
000001000000000000000000000101111110100010100000000000
000000000000000000000000001011101011101000010000000000
000000000000000000000000001111001001110000100000000000
000000000000000001100000011111111000110101000000000000
000000000000000000000010000011111010000101110000000000
000000000000001000000000000011101100101000010000000000
000000000000001101000000000011011000110000100000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000000000000000000000010011101100110001100000000000
000000000000000000000010000011011000001110010000000000

.logic_tile 2 2
000000000000001111000000010001011010100001010100000000
000000000000000001000011101011011001100010100000000000
011000000000000000000010100101101011110001100000000000
000000000000000000000000000011001001001101100000000000
110000000000000001100111101001011010100001010100000000
000000000010000000100000000111011001100010100000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000011100000011001101100101001010000000000
000000000000000000000010000101101010110000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010101101000000000010000000000000
000000000000010101000000000001011100110101000000000000
000000000000100000000000001111011100001010110000000000

.logic_tile 3 2
000000000000000000000000010101100000000000001000000000
000000000000000000000010100000001010000000000000000000
011000000000000101000010100111101000001100111100000000
000000000000000000000100000000101101110011000000000001
110000000000000101000000000111101001001100110110000000
000000000000001001100000000000101011110011000000000000
000000000000000101000110101001001110110101000000000000
000000000000001101100010111101101010001010110000000000
000000000000000000000110000001100000001100110100000000
000001000000000000000000000000000000110011000000000100
000000000000010000000000000101000001000000100100000000
000000000000100000000000000000001010000001000000000100
000000000000000001100000000101011010101000010000000000
000000000000000000000000000111011001110100000000000000
110010000000000001100110010101111111111000010000000000
100001000000000000000010000101001001110000000000000000

.logic_tile 4 2
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000000000000011110000100000000000000
000000000000000000000000000000010000000000000001000000
110000000000000101000000000111011101101000010000000000
000000000000000000100000000101001101110100000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000011100000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000000001110110100000000001000000100100000000
000000000000000000000010100000001101000000000000000000
000000000000001000000000000011100000000000000100000000
000000000000000011000000000000100000000001000000000000
000000000000000000000011001011101010110101000000000000
000000000000000000000100000011101110001010110000000000

.logic_tile 5 2
000000000000100111100000000111001110001101000100000000
000000000000000000000000000101010000000100000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101100000010001001011110100010100000000
000000000000000001000010000101001101010100000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000000000000000000000000000101011100101001000100000000
000000000000000000000010001101011000100110000000000000
000001000000000000000000010000000001000000100100000000
000000000000001001000010100000001111000000000000000000
000000000000000000000110000000000000000000000010100100
000000000000000000000000000000000000000000000011000110

.logic_tile 6 2
000000000000001000000010110001001111101000010000000000
000000000000000101000010101001101010110000010001000000
011000000000000000000000010001011010100101100000000000
000000000000000000000010100111101001001100110000000000
110000000000001000000110000000011010000100000000000000
000000000000000101000010100000000000000000000000000000
000000000000001001100111100011100000001100110100000000
000000000000001001000010110000100000110011000000000001
000000000000001000000000001101001110101001010000000000
000000000000000011000000001001101000110000000000000000
000000000000000000000000010000001110001100110100000000
000000000000000000000010000000000000110011000010000000
000000000000001001100000001101101110110001100000000000
000000000000000011000000001101101011001110010000000000
110000000000000000000000000001101100110000000000000000
100001000000000000000000001101101010001111110000000000

.logic_tile 7 2
000000000000000000000000000001101100100101100000000000
000000000000000101000000000101011000001100110010000000
011000000000000001000000000001001011101001010000000000
000000000000000000100000001011001000110000000010000000
110000000000000101000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000000000100000001
000000000000000000000000000011000000000011000000000000
000000000000001000000110000000000000000000000000000000
000001000000000001010000000000000000000000000000000000
000000000000100001100000001101001111101000010000000000
000000000001000000000000000001111111111000000010000000
000001000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010100000000000000010110000000000000000000000000000

.ramt_tile 8 2
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
001000010000000000000000000000000000000000
101000000000000000000000000000000000000000
010000000000000011100011100000000000001000
110000100000000000100100000000000000000000
000000000000000011100000000000000000000000
000001000000000000100000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000110000000000000000000000000000001
010010000000000000000000000000000000000000
110001000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000010000111000000000000001000000000
000000000000000000000110100000101100000000000000000000
011000000000000000000110000011001001001100111100000000
000000000000000000000000000000101001110011000000000010
110000000000000101000000000101001001001100111110000000
000000000000000000100010110000101101110011000000000000
000000000000000111100000000101001000001100110100000001
000000000000000000110000000000000000110011000000000000
000000000000000000000000000001001111101000010000000000
000000000100001111000011111001101110110100000000000000
000000000000000000000110110111101000110101000000000000
000000000000000000000010000111011001001010110000000000
000000000000001001100000011001011100111000010000000000
000000100000000101000011100101111110110000000000000000
110000000000000101100000000111011011110001100000000000
100000000000000000000000001001001101001101100000000000

.logic_tile 10 2
000000000000100001100010101000000000000000000100000000
000000000000001001000110110011000000000010000000000000
011000000000001000000000000001011000001001000100000000
000000000000001111000000000101100000000101000000000000
110000000000001111100000000101101100101000010000000000
000000000000000111000000000111001100111000000000000000
000000100000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000010101101100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000001101010001000000100000000
000000000000001111000000001001000000001110000000000000
000000000000000001100000000001000001000001010100000000
000000000000000000000000000001001000000001100000000000
000000000001010000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000010000101100010110001000001000000001000000000
000000000000000000000110100000101100000000000000000000
011000000001000000000010100101101001001100111100000000
000000000000000101000000000000101111110011000000000100
110011100000000101000000000001101000001100111100000000
000001000000000000000010100000101001110011000000000100
000000000000000000000110000000001000001100110100000000
000000000000000000000000000000001011110011000000000000
000000000000000001000000001011001110110001100000000000
000000000000000000100000000111011010001110010000000000
000001000000001000000000000011100000000000000100000100
000010100000000001000000001001000000000011000000000000
000010000000000001100000001011001110101000010000000000
000001000000000000000010110111011010110000100000000000
110000000000000001100000010111011000110101000000000000
100000000000000000000010000011001000000101110000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000100000111100110000001011101010110110000000000
000000000000000000100000001011011101011111110000000000
011000000000000111100000010101001110000110000100000000
000000000000000000000011100000101110001001010000000001
010000000000100000000010001011001100000111110000000000
000000000001010001000000001011101111011111110010000000
000000000000000000000111110000001101010010100110000000
000000000000000001000110110001001011000010100000000000
000000000000001011100011101011111000001111100000000000
000000000000001011000010001011001110011111110001000000
000000000000001111000011100001111010101001000000000010
000000000000001011000010011001111010110110100000000000
000000000000001011100110101001011111010111110000000000
000000100000000001000000001011001110011111100000000000
010000000000000001000000000011111101010111100000000000
000000000000001011100000000001011010111111010000000000

.logic_tile 14 2
000000000000010000000111000101000001000000001000000000
000001000000100111000010000000001100000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101111110011000000000000
000000100000101000000111100000001000001100111000000000
000001001011001111000000000000001001110011000000000100
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000010000000000000000011101000001100111010000000
000000001100000000000000000000100000110011000000000000
000000000000000000000011000000001000001100111000000000
000000000000000001000100000000001001110011000000100000
000000000001000000000000000000001000001100111000000000
000000000000110000000000000000001011110011000000000000
000001000000000001000010010001001000001100111000000000
000010000010000000100010100000000000110011000000000000

.logic_tile 15 2
000000000000001000000000011011111110000111000100000000
000000000000001111000011110011000000001001000000000010
011000000000001111100000011011011011010001110001000000
000000000000000001000010100001101111110000110010000001
010000000000001000000000001000011110000110000100000000
000000000000001111000011100111001110000110100000000000
000000000000000111100110110011001111101001000000000010
000000000000000000100011111111111000110110100000000000
000001000000000111000000000111101101010111110000000000
000010000000000000100010000001001001011111100000000000
000000000001010111000000001001100001000011100100000100
000000000000101111000000001101001110000010100000000000
000000000000000111000011110000001010000010000000000000
000010100000000000000010000000010000000000000000000000
010000000000000101100000010001011011001111100000000000
000000000000000001000011110101111110011111110000000000

.logic_tile 16 2
000000000000000101000000011111111110000111000000000100
000000000000000111100010101001100000000001000001000000
011000000000001000000110100101000001000010100000000010
000000000000001111000011111111101111000010010000000000
010000000000000111100111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000100001110000000000000001001111110000111000000000010
000010001010001101000000001111000000000010000000000000
000000000000000000000111000111111100000110000000000010
000010100000001111010000000000101000000001010000000001
000000000000000101000000000001001100001001010000000000
000000000000100000000000001011101000101101010000000101
000000000000000011000000010101011110000110000000000000
000000100000000000100010100101110000000101000000100000
010000000000001101100000001111000001000011000100000000
000000000000000101000011000101001001000011100000000000

.logic_tile 17 2
000010100000001111000111111111101010111110000000000000
000000000000000011100011111011001101101101000000000000
011000000000000000000000011111101000110010110000000000
000000000000000111000010000111011010010010110000000000
000000000000001000000111100001001100111111010100000000
000000000000000111000000000001111111111111000000000000
000000000000000000000110000011101111101111000000000000
000000000000000000000010010001001011010110100000000000
000000000000000001100110100011101101111011110100000000
000010000000000000000010001101101001110011110000000000
000000000000001000000011110101111000101111010100000000
000000000000001111000111001001101110111111010000000000
000000000000001011100110001000001110000000000000000000
000000100000000001100010011111010000000010000000000000
000000000000001001000010111000001100000100000000000000
000000000000000011000011001111011111000010000000000000

.logic_tile 18 2
000000000000100111100111110101001111010000100000000000
000000000000000111000110000000111010100000000000000000
011001000000000101000010110011011000001110000100000000
000000100000001101100111110111110000001001000001000000
000000000000000111000111110000001000000100100000000000
000000000110000000000110000000011000000000000000000000
000000000000001001100110000011100000000000000000000000
000000000000000111000000001111000000000001000000000000
000000000000001011100110010001000001000000100000000000
000000000000001011000111010000001101000001000000000000
000001000000001000000000010101001011110010110000000000
000000100000000001000011000011101010010010110000000000
000001000000001000000000001111101100000000000000000010
000000000110000001000011101101011100000000100000000000
000001000000001000000000001001011001000010000000000000
000000100000000001000000000001101001000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000001111001110110110100000000000
000000000000000000000000000001011100110000110000000000
000000000000000000000011100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000011110000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000001000011111010000000100000000
000000000000000000000000000101001111010010100000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000111001101000000100100000000
000000000000000001000000000000101011101000010000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111000000000111101010010100000100000000
000010000000000000000000000000001110100000010000000000
000000001110001000000110101000011111010000000100000000
000000000000000001000000001011011110010110000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000010001000011101000100000100000000
000000000000001111000000001101001110010100100000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000001101100001000001010100000000
000000000000000000000000001101101110000001100000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000011111000100000100000000
000000000000000000000000001101011110010100100000000000
000000000000101011100110100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000001011100001000000010100000000
000000100000000000000000000111101011000001110000000000
000000000000100111000000000101111101000100000100000000
000000000001010000000010100000101100101000010000000000

.logic_tile 22 2
000000000000000000000010101011100001000000010100000000
000000000000000000000000000001001100000001110000000000
011000001100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101000001000000010100000000
000000000000000000000000000001001100000001110000000000
000000000000000001100000000001111100010000100100000000
000000000000000001000000000000001001101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111100001000000100000000
000000000000000000000000000101000000001110000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000010110101100001000000001000000000
000000000000000000000010000000001111000000000000000000
011000000000000000000000000101101000001100111100000001
000000000000000000000000000000101001110011000000000000
110000000000000000000110000101101001001100111100000000
000000000000000101000000000000101010110011000010000000
000000000000000101000010110011101000001100110100000000
000000000000000101000010000000100000110011000000000000
000000000000000000000110100011100000001100110100000001
000000000000000000000100000000000000110011000000000000
000000000000001001100110110011101011110101000000000000
000000000000000001000010101011011101000101110000000000
000000000000000000000110100101001100110001100000000000
000000000000000000000000001001011111001110010000000000
110000000000000000000010000000011111000100100100000000
100000000000000000000000000000011010000000000000000100

.logic_tile 2 3
000000000000000000000110000011001111101100010100000000
000000000000000000000000001101111101001100000000000000
011000000000001001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000101000111111011011110110100010100000000
000000000010010000100010101011111011101000000000000000
000000000001010000000011100101100000000000000100000000
000000000000100000000100000000100000000001000000000000
000000000000001000000011101111111000111000010000000000
000000000000001001000100000001101010110000000000000000
000000000000000000000000010101100000000000000100000000
000000100000000000000011000000100000000001000000000000
000000000000001000000000010001001011101000010000000000
000000000000001001000010000011111000111000000000000000
000000000000000000000000010011101010111000100100000000
000000000000000000000011011011111110010000100000000000

.logic_tile 3 3
000000000000001000000000000000001010000100000100000000
000000000000000101000010110000010000000000000000000000
011000000000000001100000001101111110110101000000000000
000000000000000000000000000001011110000101110000000000
110000000000000000000000010000001010000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000010101000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000001000010100111001100101000010000000000
000000000000000000100110001001011000110100000000000000
000000000000000000000000001001001100101001000100000000
000000000000000000000000001101011100011001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 4 3
000000000000000000000000000111100001000000001000000000
000000000000000111000010100000101010000000000000000000
011000000000000000000010110101101001001100111100000000
000000001110000101000111010000101100110011000000000100
110000000000000000000010100011101000001100111100000001
000000000000000111000000000000101001110011000000000000
000000000000001101000010110000001001001100110100000000
000010000000000001100011110000001010110011000010000001
000000000000000111000000010101101010101000010000000000
000000000000010000110010001011101011110000100000000000
000000000000000001100110001001111000101001010000000000
000000001100000000000000001001011100110000000000000000
000001000000000000000000000011011001100101100000000000
000000000000000000000000000001011000001100110000000000
110000000000000000000000011011001010110101000000000000
100000000000000000000010001101111010000101110000000000

.logic_tile 5 3
000000000000000000000000000011111101110000000000000000
000000000000000000000010011001101001001111110000000000
011000000000000000000110110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001111101001101000010000000000
000000001000000000000000001001111100111000000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011000000000000000000000000
000000000000000001000000000000100000000001000000000000
110000000000000000000110000000000000001100110100000000
100000000000000000000000000111000000110011000000000000

.logic_tile 6 3
000000001010100000000000010011100001000000100000000000
000000000001000000000011110000101110000001000000000000
011000001101011000000110010000000000000000000000000000
000000000000101111000011110000000000000000000000000000
110000000000000000000000001000000001000000100000000000
000001000000000000000000000101001110000010000000000100
000000000000000111100000001111100000000000010100000000
000000000000000000000000000011101100000001110000000000
000000000100000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000011100010000001111110000100000000000000
000010100000000000000000000000000000000001000000000000
000000000000000000000000000001111100010000000100000000
000000000000000000000000000000101001100001010000000010
000000000000000011100011001001100000000001110100000000
000000000001010000100000000011101101000000010001000000

.logic_tile 7 3
000000001110000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000001101000110000011111101000010000000000001
000000000000000111100000000000011001000000000010000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010101101101000000010000100000000
000000000000010000000100000001110000000000000000000100
000000000000000000000000001001100000000000000100000000
000000000000000000000000001101001001000001000010000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000010000000000000000000011001010000000100000000
000000000000010000000000001001001011000000000000000000
010000000000000000000000001101101000000000000100000100
010000000000000000000000000001110000000001000010100100

.ramb_tile 8 3
000000100000001111100000001000000000000000
000000010000000111000000001001000000000000
011000000000000000000111100000000000000000
000000001110001111000110010111000000000000
010000000000000000000111100000000000000000
110000000000000000000100000001000000000000
000011000000000000000000011000000000000000
000010001100000000000011111001000000000000
000010000000001000000000000000000000000000
000001000001000011000000000011000000000000
000000001000000000000111011000000000000000
000000000000000000000111001101000000000000
000000000000001000000000001000000001100000
000000100000001011000000001111001101000000
010000000000000000000111000000000001000000
010000000100000000000000000001001101000000

.logic_tile 9 3
000000001110001000000000000111001100010000100100000000
000000000000100111000000000000111000101000000000100000
011001000000001011100000000111011111101000010000000000
000000000000001011100011111101001100110000100000000000
110000000000001000000000000101011101110101000000000000
010000000000001101000010100111101110000101110000000000
000000000000000001000000000011111000010000000100000000
000000000000000000000000000000111111101001000000000000
000000000000100111000010010000000000000000000000000000
000000000000010000100011110000000000000000000000000000
000000000110000101100110100001111111101000010000000000
000000000000000000000010010101101101110000010000100000
000000000000000101100000000111001101010100000110000000
000000000000000000000011110000101010100000010000000000
000000000000100001000000000001100001000001110100000100
000000000001010000000000001111001000000000010000000000

.logic_tile 10 3
000000000000000000000110100000011011010000000100000000
000000000000000000000100000101001100010110000000000000
011000000000000101000000000011101100010000100100000000
000000000000000000000000000000001100101000000000000000
110000001110101001100011101000001011000100000100000000
000010000000010001000100001011001100010100100000000000
000000000000000111000000011101011100001001000100100000
000000000000000111100010001101100000001010000000000000
000001000000000011100000000001100001000001010110100000
000010000000000111100000000111001100000001100010000000
000000000000001000000000000101100000000000000100000000
000000000001000011000011000000000000000001000000000000
000000000000000001000000001111001000001101000100000000
000000000000001001100000000011010000001000000000100000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 11 3
000000000010001000000111100111101010110000000000000000
000000000000000001000000000101001110001111110000000000
011000000000001000000110101000001010000000000000000000
000000000000001101000000001111011001010100100011000000
110000000000001111100111101001111100110101000000000000
000000000000000101100100000001111110000101110000000000
000000000000000000000000001111001010101000010000000000
000000001000000000000000000111001010110100000000000000
000000000000000000000000000000000000001100110100000000
000000000000000000000000000001000000110011000000000100
000000000000000000000110000000000000000010000011000111
000010100000000000010000000000000000000000000011000110
000000000000100001000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
110000000000001000000000000000000000001100110110000000
100000000000000001000010011111000000110011000000000000

.logic_tile 12 3
000000000000000111100000010000000001000000100110000000
000000000000001101000011110000001010000000000000100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
000000000000010000000000000111000000000010000010000000
000000000010000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000011100100000000
000000000000000000000000001111001000000001010000000000
000000000000000111000000000001011111011110100000000000
000000000000000000100000001001001111011111110000000000
010000000000001000000010010001000000000000000100000011
000000000000000111000110000000000000000001000010000000

.logic_tile 13 3
000000000110000001100010001101011100000011000100000000
000000000000000000100010010001110000001011000000000010
011000000000001001100000001101001000010111100000000000
000000000000001111000000000101011111111111010000000000
010001000110000111100011101001111010000110000100000001
000000000000000000000110010001010000001110000000000000
000000001100001000000010001001001100010111110000000001
000000000000001111000010010101111000101111010000000000
000001000000000001100010111001001101011111100000000000
000000000000000000000011000001111011101011110010000000
000000000001010111010110001001011001011111110000000000
000000000000100000010010000111101100001011110000000000
000001000000000000000000011000001101000010100110000000
000000000000000000000010101011001000000110100000000010
010000000000001000000110100101011111001111100000000000
000000001100000101000000001001111010011111110000000000

.logic_tile 14 3
000000000000000000000111100000001000001100111000000010
000000000000000000000100000000001100110011000000010000
000010000010000000000000000000001000001100111000100000
000001001100000000000000000000001001110011000000000000
000000000001000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000100001000000000111000111001000001100111000000000
000001000000100000000100000000000000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000100000111000011000000000000110011000000000000
000000000000010000000000000101101000001100111000000000
000000000000100000000010000000100000110011000001000000
000000000100000001000000000000001001001100111000000000
000000000000000001000000000000001111110011000000000000
000010100000000000000010000011101000001100111000000000
000000000000000000000100000000100000110011000000000000

.logic_tile 15 3
000000000000000000000011100001001101101001010000000010
000000001100000000000000001111101110100110100000000000
011000000000000000000010010000011100000100000100000010
000000000000000000000110010000010000000000000001000000
010000000000000000000110101111111000000111110000000000
000000000000000000000000001101011011101111110000000000
000000000000000001100111101000011011010110100100000000
000001000000100000000110111101001001000100000000000000
000000000000001001000000001011011101111000100000000100
000000001110000111100000000111011111110000110000000000
000000000000000001000111010111011110001001010010000000
000000000000010000000110000011101111101101010000000100
000000001010000000000110011011101101001001010000000000
000000001010000000000010101111001001011110100010000000
010000100001010001000110001011101100000011000100000000
000000000000101111000000001001100000001011000000000000

.logic_tile 16 3
000000000000001101000010111001011010011001010010000000
000000000000000111000110100101011110010110100001000000
011000000000001000000110000001011110000110000000000000
000000000100000111000000000011000000000101000000000100
010000000000010000000000001000011101000010100000000010
000000000000100000000000000111001000000110000000000000
000000000000000001110010110111011010110100010000000010
000000001000000000010011011011011111111100000000000000
000000000000000011110011001001101100011001010010000100
000000000000000000000111001101111110010110100000000000
000000000000000111000110100111100001000011100100000000
000000000000000000000000000111101111000010100000000000
000000000000001011100000000111101000000110000100000100
000000000000000001100011001001110000001101000000000000
010001000000000011000010101011011110000110000000000100
000000000000000000000111001011100000001010000000000000

.logic_tile 17 3
000000000000000000000000000011011000010000000100000000
000010000000001001000010000000111011100001010000000000
011000000000000000000011101111101000001000000100000000
000000000000000111000100001001010000001101000000000000
000000000110000001100010000111001111100011110000000000
000000000000001111000011110001101000101001010000000000
000000000000000000000000000111011000101111000000000000
000000000000000000000000001111001010010110100000000000
000000000000001101100011010000000000000000000000000000
000010000000000001000010000000000000000000000000000000
000000000000000000000000000101001111101011110100000000
000000000000000000000000001101011111110111110000000000
000000100000001011100110010000000000000000000000000000
000001001000000011000011000000000000000000000000000000
000000000000000011000000011011001100111110110100000000
000000000000000000100011011111101100110110110000000000

.logic_tile 18 3
000000000000000001000000010011111110111110110100000000
000000000000000000100011101111001110111101010001000000
011000000000001001100000010000000001000000100000000000
000000000000001011000010000111001000000000000000000000
000000100001001000000000001011101101111011110100000000
000001001000001111000000000101011001110011110001000000
000000000000000001000000000001111110101011010000000000
000000000000000000000000000101001000000111100000000000
000000000001000000000110001001000000000000000000000000
000000000000100000000000000111000000000011000000000000
000000000000001111010010001000011100000100000000000000
000000000000000001000011011111010000000010000000000000
000000000010001011000110100000001111000000100000000000
000000000000000011100000000000001100000000000000000000
000000000000001001000000000000001001000100100000000000
000000000000000101100010000000011101000000000000000000

.logic_tile 19 3
000000000110000000000000000101001100000100000000000000
000000000000000000000000000000010000000001000000000001
011000000000000111100000000000000001000010000000000100
000000000000000000100000000000001010000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000000000000000000000001111001101110010110000000000
000000000000001001000000000001111100010010110000000000
000000000000001000000010001000011100000100000000000000
000000000000000001000110011011010000000000000000000000
000000000000001111000110000011101100000100000010000000
000000000000000101110010100000100000000000000000000000
000000000010000000000011100000011110000100000100100000
000000001100000000000000000000010000000000000000000000
110000000000000000000000000111001100000100000000000000
010000000000000000000011110000110000000001000000000000

.logic_tile 20 3
000100000000000101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000111110001100001000001010100000000
000000000000000000000110000111101110000001100000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001000001010100000000
000000000000000000000000001001101110000001100000000000
000000000000001000000000000001000000000000000000000000
000000000000000011000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000111100000000000010100000000
000000000000001101000000001111001100000010110000000000
000000000000001000000000000000000000000000000000000000
000000001100000011000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000001100010000100100000000
000000000000000000000010100011001001010100000000000000
011000000000000000000000000111101100010000000100000000
000000000000000000000000000000001100100001010000000000
110000000000000001100000000011011100001101000100000000
000000000100000000000000000011010000001000000000000000
000000000000100000000000001011000000000000010100000000
000000000001010000000000001111001100000010110000000000
000000000000001111000000000011001110000100000100000000
000000000000001011100000000000011100101000010000000000
000000001100000000000110000000001100000000100100000000
000000000000000000000000000011001110010100100000000000
000000000000001000000110010011000000000001110100000000
000000001110000001000010000011001010000000010000000000
001000001110000001100000010011001110001101000100000000
000000000000000000000010000011010000000100000000000000

.logic_tile 22 3
000000000000000000000110000001000001000000010100000000
000000000000000000000000000111101100000001110000000000
011001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000001000000000011000011100000100000100000000
000000000000000001000010000011011110010100100000000000
000000001110001000000000000111011101010000100100000000
000000000000000101000000000000001010101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101001100110000011101110001001000100000000
000000000001000111000000000101000000001010000000000000
000000000000000011100000001101000000000001010100000000
000000000000000000100000000011101110000001100000000000
000000000000000000000000000111011101010000100100000000
000100000000000000000000000000001100101000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000100000000000000000000000101100000000000000100000000
000100000000000000000000000000100000000001000000000000
011010100000000101000000000000000001000000100100000000
000001000000000000100000000000001011000000000000000000
110000000000001001100010100001101011110000000000000000
000000000000001101000011100101001101001111110000000000
000100000000000000000110000111011101110100010100000000
000100000000000101000111111101111110010100000000000100
000000000000000000000000001001101010101000010000000000
000000000000010000000000001011001010110000010000000000
000000000000000000000000011101011010101001010000000000
000000000000000000000010000101111010110000000000000000
000000000000000000000010000111101011111000100100000000
000000000000000000000000001111011011100000010000000000
000000000000000000000000000000000001000000100100000000
000000000000001111000000000000001011000000000000000000

.logic_tile 2 4
000000000000000000000110100001100000000000001000000000
000000000010000000000110110000001001000000000000000000
011000000001011111100010100101101001001100111100000000
000000000000100001100100000000101011110011000010000000
110000000000001000000110100101101001001100111100000000
000000000000000101000110100000001000110011000010000000
000000000000000101000110000111101000001100110100000000
000000000000000101000010110000000000110011000000000000
000000000000000000000000010101001010110001100000000000
000000000000000000000010001101011101001101100000000000
000010000000010000000000000101001100101000010000000000
000000000000100000000000000101111011110100000000000000
000001000000000001100000000001100000000000000100000000
000000000000000000000000001001000000000011000010000000
110000000000000001100000000111011011110101000000000000
100000000000000000000000001001001001000101110000000000

.logic_tile 3 4
000001000000100000000000010000000001001100110100000000
000000100001000101000010000000001000110011000000000000
011000000000000000000000001001001100101000010000000000
000000000000001101000000000101001111110000010000000000
110000000000000101000110101000000000001100110100000000
000000000000000101100010101101000000110011000010000000
000000001010001000000110000101000001000000100100000000
000000000000001101000010110000001011000001000000000000
000000000000000000000000010101101010100101100000000000
000000000000001101000010100011001101001100110000000000
000000000000000000000000001111001110100101100000000000
000000001010000000000000000101101011001100110000000000
000000000000001101100010110101101010101000010000000000
000000000000001001000110100111011111110100000000000000
110000000000000000000000000101001001110101000000000000
100000000000000000000000000111111010000101110000000000

.logic_tile 4 4
000000000000000101100000000011000001000000001000000000
000001000000001111000000000000001101000000000000000000
011010000000001001000000000101101000001100111100000000
000001000000000101100010100000001101110011000000100000
110000000001100000000110000101101001001100111100000001
000001000001010000000000000000101000110011000000000000
000000000000000101100110110000001000001100110100000000
000000000000000000000110100001000000110011000000000000
000000000100000101000010100111111000110001100000000000
000000000000000000100100000001101011001101100000000000
000010100000001001100000001101011011101001010000000000
000001000000000001000010111111111000110000000000000000
000001000010000000000000000000000001001100110100000000
000000100000000000000000000000001100110011000000000000
110000000000000000000000011001100000000000000100000001
100000000000000000000010000011100000000011000000000000

.logic_tile 5 4
000001000000001000000111100000000000000000000000000000
000000100000001111000110010000000000000000000000000000
011000000000000000000010110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000001000000000001011010001000000100000000
110000000000000000000000000001100000001110000010000000
000000000000001000000010000001100000000001010100000000
000000000000001011000000001011101001000001100001000000
000000000000000000000111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000001000000010000000000000101100000000001010100000000
000000000000000000000000001111101001000010010010000000
000000000000000000000011100001101000001001000100000000
000010100000000000000011110011110000001010000010000000
000000000000000000000000000101001000001101000100000001
000000000000000000000000001001010000001000000000000000

.logic_tile 6 4
000000000000000000000110010111100001000000001000000000
000001000000000000000010000000101010000000000000000000
011000000000000101000110000101001001001100111100000000
000000000000000000000000000000001011110011000000000000
000000000000000001100000000011101000001100111100000000
000000000001010101000000000000001001110011000000000000
000000000001010101000000000011101000001100111100000000
000000000000100000100010110000001001110011000000000000
000001000110000000000000000111101000001100111100000000
000010000000000000000000000000001111110011000000000000
000000000000001101000000010111101000001100111100000000
000000000001010101000010000000001010110011000000000000
000000001010000101100110100001101001001100111100000000
000000000000000000000000000000001101110011000000000000
010100000000001001100000000111001001001100111100000000
000100000000000001000010100000001001110011000000000000

.logic_tile 7 4
000000000001000000000000010111001100000100000000000000
000010100010000000000010010000100000000001000000000000
011000000000000000000000000000001000000100100000000000
000000000000000000000000000000011111000000000000000000
110000000000000000000000010000011100000100000100000000
100000001010000000000010110000010000000000000000000000
000000000000000000000000000000000001000000100000000000
000000001100000000000000001111001111000010000000000000
000000000000000001000000000111000000000000000000000000
000000000000000000000010101011100000000011000000000000
000000000000001011100111101000000000000000000100000000
000000000000011111000100000011000000000010000000000000
000000000000000000000000010101000000000000000000000000
000000000000000000000011110000100000000001000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010100000000000000000000000000000

.ramt_tile 8 4
000000011000000000000000000000000000000000
000000000000000000000000000000000000000000
101000010000000000000000000000000000000000
001000100000000000000000000000000000000000
110000000011000000000000000000000000000000
110000000000000000000000000000000000010000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000001000000000000000000000000000
000000100000001011000000000000000000000000
000001000000001000000000000000000000000000
000000000000001011000000000000000000000000
000000000000000000000111000000000000000000
000000000000000000000000000000000000000000
110100000000000000000000000000000000000000
010100000000000000000000000000000000000000

.logic_tile 9 4
000010000000001000000000000101111010010100000000000000
000001000000000001000011100000011010100000010000000000
011000000000000011100000011101100001000000010000000000
000000000000000000100010110101101000000001110000000000
010000000000000111100000001000000000000000000000000000
010000000001010000100000001001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000110000110
000000000001010000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000001000000

.logic_tile 10 4
000000000110000000000000001001100001000001010100000000
000000000000000000000011100011101101000001100000000000
011001000000000000000111000011000000000000000000000000
000010000000000000000000000000001100000000010000000001
010000000000001111000000010111001011000100000100000000
010000000110001111100011010000101101101000010000000001
000000000000000000000000000011000000000000000000000000
000000000000100000000000000000001101000000010000000100
000000000001000111000110000000000000000000000000000000
000000001100000001100110000000000000000000000000000000
000000000000000000000000000101001101010000000100000000
000001000000000001000011110000011111101001000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000000111111100010000000100000000
000000001110000000000011110000011011100001010000000000

.logic_tile 11 4
000000000000001000000000001111011101111110110100000001
000000000000000101000000001011111110110110110000000100
011000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011011100111110110100000001
000000000000000000000000000001111100110110110000000001
000000000000000000000000000111000001000000000000000000
000000000000000000000000000000101101000000010000100000
000000000001000000000010100000000000000000000000000000
000010000000101101000000000000000000000000000000000000
000000000000100000000110100000000000000000000000000000
000000000001011101000111110000000000000000000000000000
000000000000000000000111111111111101111111110100000001
000000000000000000000010100011111111110110100000000000
000000000000000101000011110000000001000000100001000000
000000000000000000100110100000001000000000000000000000

.logic_tile 12 4
000000000000100000000011111011001000011001010000000000
000000000000000111000011110101111010010110100001000001
011001000000001111100011100000000000000000100100000000
000010000000000111000100000000001110000000000000100001
010100000000001111000110101101011011010111100000000000
000000001000001101100110000111001111000111010000000000
000000000000001101000000001111001010000111000010000000
000000000000001111000000001001010000000010000000000000
000000000000000101000110010000000000000000000110000000
000000000000000000100010101001000000000010000010000100
000000000001000000000000001001001100000011000100000000
000000000000100000000000000001010000000111000010000100
000000000000000101000000001101101011010111100000000000
000001000000000001100000000111011000000111010000000000
010000000000000101100011100101011010111100010000000000
000000000000000000100100000011001001011100000010000000

.logic_tile 13 4
000000000000010111000000000001100000000010100100000000
000000001000000000100000000101101101000010110001000000
011100000000000111000110010001111110000110000100000000
000100000000000000100010000001110000001110000000000001
010000001110000111000111100111011110011110100000000000
000000000000010000100100000101101111101111110000000000
000010000000000001100000010101101010000110000110000000
000001000000000000000011000001010000001110000000000001
000010100000001101100000000111111011010111110000000000
000000000000000101000011100101011110101111010000100000
000000000000010011100000001101001101011111100000000000
000000000000100000100010000111001100010111110000000000
000000000000100011000011010001101111010111100000000000
000000000001000101000010100101001101111011110000000000
010000000000000101000010001101001110010111110000000000
000000000000000001000000000111001100011111100000000000

.logic_tile 14 4
000000000101010000000000000011101000001100111000000000
000000000110100000000000000000100000110011000000010000
000000000000000000000000010111101000001100111000000000
000000000000000000000010010000100000110011000000000000
000011100000000000000000000111001000001100111000000000
000010000000010000000000000000000000110011000000000000
000011100000000001100000000001101000001100111000000000
000010000110000000100000000000100000110011000000000000
000000000010000000000000000011101000001100111000000000
000010000000000101000000000000000000110011000000000000
000010101011010001000010000101101000001100111000000000
000000000000000000000100000000000000110011000000000010
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001100110011000000000000
000100000000010000000010000000001001001100111000000000
000000101100000000000110010000001111110011000000000000

.logic_tile 15 4
000000000001011000000000010111111100011100000000000000
000000000000001111000011110011111110111100100011000010
011000001010001011000010011111111000001111100000000000
000000100010000101000110100001001111011111110000000000
010010100001000001100111000011001110000110000100000100
000000000010101101000100000000011010001001010000000000
000000000000000011000110100101111101011111100000000000
000001000000000000000000001111011001101011110000000000
000010000000000101000000000111011001010111100000000000
000001000000000001000000000001101001111111100000000000
000000001100001111000111110011100000000010100100000000
000000000000000001000110011111001010000010110000000001
000000000000000001000000001011101110000111110000000000
000000000000000000000010000101011011011111110000000000
010001000000000011100000010001011011010111100000000000
000000101010100000100010101111111000111011110000000000

.logic_tile 16 4
000011000000000000000000001111001010101001000000000000
000010100000000101000010110001111100111001010000000001
011000000010010101000010100011001000001001010000000000
000000000000000111000100001111011010010110110001000010
010000100000000000000000010011111110000011000100000000
000001000000000111000011100111010000000111000000000000
000000000110000111000000001101101101010000110010000000
000000000010000001010010101001001011111000110001000100
000000000000000101100000000111111001111100010000000010
000000000000001011000011000011001000101100000000000000
000001000100000011000010001011111111110010110000000000
000000100110100000000011110101101101010010110000000000
000000001010000001100000010111001100000111000000000000
000000000000000111000010001011000000000010000000000001
010010100000000001000000000001000000000000000100000100
000010100000000001000010110000000000000001000000100001

.logic_tile 17 4
000000000100100000000011101001011010101111000000000000
000010100000011101000111101101101001010110100000000000
011000001110000101000111011111001010101111010100000000
000000000000000000100111100011111010111111100000000000
000000000000001000000010101001101100101011110101000000
000000001000000001000110110111011111110111110000000000
000010000000000101100111011011011111100011110010000000
000000000000001111000111111001111010010110100000000000
000010100000000000000110111101011010101011110100000000
000000000000000000000011001001111111110111110000000000
000000000000000001110110000001000000000000100000000000
000000000000000000000000001111101001000001000000000000
000000100000001001000111001111011100111110110100000000
000000000000011011000010000101011000111101010000000000
000000000000001101100010001000001110000100000000000000
000000000000000111000100000111001111000010000000000000

.logic_tile 18 4
000100000000000111000111111000001100000100000000000000
000000001000000000000111111011000000000010000000000000
000011100000001011100000010001100000000010000000000010
000010000000001111100011110000100000000000000000000010
000001000000001001000000000000000000000010000000100000
000000000000001111100000000011000000000000000000000001
000000000000000111000000000111001000110110100000000000
000000000000000001000011110101011001111100000000000000
000010100000000011100000001001011011100010000000000000
000000100000001111000000000001011001001000100000100000
000100000001000000000000011000000000000000100000000000
000000000000000000010011010001001110000000000000000000
000000000000001011100000000000000000000010000000000101
000000000000000001000000000000001010000000000000000000
000000000000100000000000011101101011110011000000000000
000000100001010000000011001111001010000000000000000000

.logic_tile 19 4
000000000001001001100000001000001100010100000100000000
000000000000100101000000000111001110010000100000000000
011000000000001000000110100101101011000000100000000000
000000000000001011000000001011111001010000000000000000
110000000000101000000010001101011010001000000111000100
000010001010000001000000000111010000001101000001100100
000000000000100001100010111011100000000000000000000000
000000000001010000000011100011100000000010000001000000
000000000000000101100011101001001110000000000000000000
000000000000011111000111110101001000001000000000000010
000000100000000001100000010001101100000100000000000000
000001000000000000000010100000000000000001000000000000
000000000000000111000000000000000000000010000000000100
000000000000001101100000000000001100000000000000000000
000000000000000001000000000000001100000010000000000100
000000000000000000000000000000010000000000000000000000

.logic_tile 20 4
000000000000000101000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000001100110010101101001000100000100000000
000000000000000000000011100000011100101000010000000000
110000100000001000000010001101100001000001010100000000
000001000000001111000100001111001110000001100000000000
000000000001010111100000000011000001000001010100000000
000000000000001101100000000001001100000010010000000000
000000000000000000000000001001100001000000010100000000
000000000000000001000000000111001001000001110000000000
000000000000000001010000000111100001000001110100000000
000000000000000000000000000101001001000000100000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010111101000000000010000000000000
000000000000000001000010000111101110010100000100000000
000000000000000000000000000000011111100000010000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001001110000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000001000000000000000000000001100000000000001000000000
000010100000000000000010100000001001000000000000000000
011000000000000101000010100011101001001100111100000000
000000000000000000000000000000101010110011000010000000
110000000000000001100010100101101001001100111110000000
000000000000000000000010110000101111110011000000000000
000000000000000000000010100000001000001100110100000000
000000000000000101000110110000001011110011000000000000
000000000100000000000000000000000001001100110100000000
000000000100000000000000000000001011110011000010000000
000000000000000000000010011001000000000000000110000000
000000000000000000000110000001100000000011000000000000
000000000000000000000000000001111100110000000000000000
000000000000000000000000000101111011001111110000000000
110000000000000000000110001101001011101001010000000000
100000000000000000000000001001011101110000000000000000

.logic_tile 2 5
000001000000000111000000010001000001000000010100000000
000000000000001101100011111101001111000010110000000000
011000001000000001100000000000000001000000100100000000
000000000000000000000010100000001011000000000000000000
110000000000000000000110000011101101100101100000000000
000000000000000000000000000111101001001100110000000000
000000000000000000000000001111100000000001010100000000
000000000000000000000011100001001000000010010000000000
000000101110000001100000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000111000111000001000000000000010100000000
000000001110000000000100000001001111000001110000000000
000000000000000011100000010011101101111000010000000000
000000000000000000100010110111001001110000000000000000
000000000000000001000010000111001001100000000100000000
000000000000000000000010000001011111111001010000100000

.logic_tile 3 5
000000000010000000000010100000000000000000100001000000
000000000000000000000000000101001110000010000000000011
011000000000001101100000000001101111110000000000000000
000000000000000101000000001001011000001111110000000000
000000000000100111000000010101101010000010000100000000
000000000000010101100011100000010000001001000010000000
000000000000000000000111000111011001101000010000000000
000000000000000111000100001001101000110100000000000000
000000000000000000000000001111001010110101000000000000
000000000000010000000000001111001111001010110000000000
000000000000000000000000000101101110000100000001000001
000000000000000000000000000000100000000001000000000010
000100000000000011100010011101001110101001010000000000
000000000000001101000110001111001111110000000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000000001111000000000010000010000000

.logic_tile 4 5
000000001110001000000111101000000001000000100000000000
000000000000011111000010011001001110000010000010000000
011000000000000111000011100001000000000000010110000000
000000001010001001100011101001001101000001110000000000
010000000010000000000111100001011000010100000100000000
110000000001010000000110110000101100100000010000100000
000000000001010000000111100111100001000000100000000000
000000000000100000000110100000001001000001000010000010
000000000000000001000110001001001110001000000101000000
000000000000000001000100001111100000001110000000000000
000000000000000111100000000001101000010000000100000000
000000000000000000100000000000011001101001000000000100
000000000000001000000000000101001101000100000100000000
000001000000001001000000000000101011101000010000000010
000000000000000111000011101101100001000000010100000000
000000000000000000000100000011101011000010110000000100

.logic_tile 5 5
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011010000001000001100111100011100000000000100010000000
000001000000100000000100000000101000000001000010000000
000000000000100000000000011101011111111000100110100000
000000000000010000000010000011111011111001111011100110
000000000001000000000011101011100000000000000000000000
000000001110000000000000001011100000000011000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101100000000000000100000000
000000000000001111000010000000101011000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000011000000001000000000010000001
000000000000000000000011100001001001000000100011000100

.logic_tile 6 5
000000001000001000000000000101101000001100111100000000
000000000000001001000000000000001100110011000000010000
011010100000000000000110000101001000001100111100000000
000001000000000000000000000000001111110011000000000000
000001000110000001100000010101001000001100111100000000
000010000000000000000010000000101000110011000000000000
000000000000011011100000000111001001001100111100000000
000000000000001011100000000000101001110011000000000000
000000001010101000000000000000001000001100110100000000
000000000000000001000000000000000000110011000000000100
000000000000000001100010011011100000001100110100000000
000000000000000000000010100011100000110011000000000000
000000000000000000010110011000011100000100000000000000
000000000000000000000010100101010000000010000000000000
010000000001010000000000000101100000000010000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 7 5
000000000000000011000000000101001101010000000000000000
000000001010000000000000000000111111101001000000000000
011010100000010000000000001111001100111000010100000000
000001000000100000000000001101011110100001110001000001
110000001110000001000000000001000000000000000000000000
110010000000000000000011100101000000000011000000000000
000000000000000101100000000000000000000000100100000100
000000000000000000100010100000001110000000000000000001
000000000000100000010011000000000001000000100000000000
000000000001010000000011100000001010000000000000000000
000000000000000000000000010000011100000100100000000000
000001000000000000000010100000011000000000000000000000
000000000110101111000111100001011110000100000000000000
000000000000010001100000000000010000000001000000000000
000000000100000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.ramb_tile 8 5
000010100000001000000011000000000000000000
000001010001010111000111111111000000000000
011000000000000000000111000000000000000000
000000000000000000000100000101000000000000
010000000110001000000011101000000000000000
110000000001011011000100000101000000000000
000000000000000011000000011000000000000000
000000000000000000000011101101000000000000
000011100001010000000000000000000000000000
000011001101110000000000001001000000000000
000000000000001000000000000000000000000000
000000000000000011000000001111000000000000
000000000000000000000111101000000000000000
000000000001010000000110001111001000000000
110010001000100000000111100000000001000000
010001000000000000000000001001001001000000

.logic_tile 9 5
000010000001000000000010000000000000000000000100000010
000010100000000000000110100101000000000010000000100010
011000001100000111100000001001101000101001010100000000
000000000000001101000000000001011001011010010000000101
110000000000000101000000000001001110111100000110000000
010000000000000101000000001001111010110000110000100100
000000000000000111000000000101111110001001000000000000
000000000000000000000000000011000000001010000000000000
000010000000100111100110010001001011110000110100000100
000001000110010000000010111001101100111100000001000000
000010100000000000000000000001100000000000000110000010
000000000000001001000000000000000000000001000000100000
000100000000000111000000010000001100000100000100000010
000000000000100000100011000000010000000000000000000100
000000000000100001000000000001001110101101000110000100
000000000001000000100000001011101001110100100000100000

.logic_tile 10 5
000000100000001001000000000001001101110100000000000000
000001000000000111100010011101001000101000000000000000
011000000000000011100000000111101110001001000100000000
000000000000000111100011101101100000001010000000000010
110001000110000000000010110011111010000100000100000000
110000001100000001000111010000011110101000010000000000
000000000000000111100000000000001110010000000100000000
000000000000000000100011110111001010010010100000000000
000001000000000001000000000001001100101100000000000000
000010001101000000100000000001001011001100000000000000
000000000000000111100000001101001000110100000000000000
000010000000100000100000000001111000010100000000000000
000000000000100111100111100000011111010100000100000000
000000000000000111100000000111011001010000100000000000
000000000000000000000010011111011010001101000100000000
000000000000001111000011110111000000000100000000000000

.logic_tile 11 5
000000000000000001000110101011111111111111010100000000
000000000000000000000000000011001101111111000010000010
011000001100001111100110101111111100111110110100000000
000000000000001011000000001001001011110110110000000000
000000000000000000000011001101111001101011110100000001
000000000000000000000010110101101100110111110000000100
000000100000000101000011010001111111101111010100000000
000000000000000000100010100001011111111111010010000001
000000000010001000000000000000000000000000000000000000
000000000000000101000010111101000000000010000000000000
000000100000001001100010100000000000000000000000000000
000001000000001101100110000000000000000000000000000000
000010100010000000000000010001011101111110110100000000
000000000000000000000010100011011011111101010010000000
000000000000010101100110010011101100111111010110000000
000010101110001101000110101001011111111111000000100000

.logic_tile 12 5
000010100000100011000000001011101110010111100000000000
000001000000000000000011110101111101000111010000000000
011001000000000111000000010000000000000000000100000010
000010100000000000100011111011000000000010000000000001
010001000001000111100011100001011100000110100000000000
100000100000010000000000001011011001001111110000000000
000011100000001111100000001011001011010111100000000000
000000000000001011100011110001101101000111010000000000
000000100000100000000111010011111011010111100010000000
000000000000010000000010111011101101001011100000000000
000000000001010001000010001011001011000110100000000000
000000000000000000010011010011111101001111110000000000
000000000010000000000010001011111110010111100000000000
000000000100000000000110001001101101000111010000000000
000000001100000000000000001111001101010111100000000000
000000000000000111000000001101111101001011100000100000

.logic_tile 13 5
000000000000000111100000000111000001000000001000000000
000000000100000001100000000000101110000000000000000000
000000000000000000010111100001101001001100111000100000
000000000000001001000110010000101101110011000000000000
000001000001000011000011100001001000001100111000000000
000010000000001111000000000000001010110011000000000000
000000000000010000000000000001101000001100111000100000
000000000000100000000000000000001010110011000000000000
000000000100000000000000000001101000001100111000000000
000000000001010000000011110000101110110011000000100000
000010000000000001000011100101001001001100111000000000
000001000000000000000100000000101100110011000000100000
000001000000000001000000000111101000001100111000000000
000010000000000000000010000000101101110011000000100000
000001000000100011000000010001001001001100111000000000
000000101011000001000011110000001110110011000000000010

.logic_tile 14 5
000000000001000011100000000000001001001100111000000000
000010100000100000000000000000001010110011000000010000
000000000000010000000000000101001000001100111000000000
000000000000100000000011110000100000110011000000000000
000010000110001001000111110000001000001100111000000000
000011000000000011000110100000001101110011000000000010
000000100000000101000000000000001001001100111000000000
000001000000000000100000000000001101110011000000000000
000111000000000000000000010000001000001100111000000000
000010000000001111000010110000001010110011000000100000
000000000000000000000011100111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000011100000000000000000000101001000001100110000000000
000001001010000000000000000000000000110011000000100000
000000000000000001000000000001101100011111110000000000
000000000000000000000000000001101011001011110000000000

.logic_tile 15 5
000000100000000101100010110101001101010000110000000000
000000000001010000000011001111101010110100110000000001
011000001110100101000110100001000000000000000100000010
000000000001000000100000000000100000000001000000000000
010000000100000000000110101001011011011110100000100000
000000000000000000000010111101001111101111110000000000
000000001010001101000010011101100000000011000100000000
000000000000001111000011100001101001000011100000000000
000010100000000001000011100011011110010001110010000000
000011100000000000000000001111011110110000110000100000
000010100000000001000000001101100000000010100100000000
000000000001010000000000001001101101000001110000100000
000000000000000001000010000101111011011111100000000000
000000000000000000000000001101101011011111010000000000
010000000000000000000011111111001110101001010000000000
000000001011010000000110100011011100011001010000000100

.logic_tile 16 5
000000000100000111000111100001011010000111000000000000
000000000000000111100100000111110000000010000000000100
011000001100000011100000000101111110010000110010000000
000010000000000111100000000001001111110100110000000100
010000001010010000000000000011000001000010000000000010
000000001010001001000000001111001011000011010000000000
000100001110001101010111110111101100000100000000000000
000101000000001001100010010101110000000010000000000000
000001000001000011000000000000000000000000100101000000
000010000001100000000010000000001000000000000001000100
000010100000000000000011000001111101101001000010000000
000010100000001111000000000001001101111001010000000000
000010100000000011000010010101111000010010100000000000
000000000000000000000010010000001110000001000000100000
010000000001010011100011111011100000000010100000000010
000000100000000000100110101111001100000010010000000000

.logic_tile 17 5
000000100001010000000111100101001111010000100100000000
000001000100000000000011110000111111101000000000000000
011000000000001111000000001000001100000100000000000000
000000000000000001100000000001001010000010000000000000
000000100000100001100111000111101010001001000100000000
000001100000000001000011111101010000001010000000000000
000000000000000000000000010011001110001000000100000000
000000000000001101000011011101110000001101000000000000
000001000000010000000111101001011000101011010000000000
000010000101001111000010000111101100001011010000000000
000101000000000011000000000000011100010000000100000000
000000000000001001100000000111001011010110000000000000
000110000000000000000010001101111010111110110100000000
000001000000010001000110010001011010111001110000000000
000000000000000011100111001000001000010000000100000000
000000000000000101100100000011011101010010100000000100

.logic_tile 18 5
000000100001010000000011100001111011100010000000000000
000000000000000000000000000111011010000100010000000000
000100000000000111100011100000000001000010000000000000
000000000000000000000000000000001001000000000000000000
000101000001000000000000000000011100000010000000000000
000010000010100000000000000000010000000000000000000000
000000000000001011100000001000000000000010000000000101
000000000000001011000010000111000000000000000000000000
000000000000000000000000000000001000000010000000000000
000000001000100000000000000000010000000000000000000000
000000001000000001000010000000011010000010000000000000
000000000000000000000000000000000000000000000000000010
000000000000000001000000000000011100000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000001000000000101000000000000000000000100

.logic_tile 19 5
000000000000000101100111010001100000000000001000000000
000010000110000000000110100000001100000000000000001000
000001000000000101100010110001100000000000001000000000
000000100000000000100010100000101101000000000000000000
000001000000100000000110110001100001000000001000000000
000000000000000000000111100000101101000000000000000000
000001000000001000000111100101100001000000001000000000
000010100000000101000010100000101010000000000000000000
000010100000001000000010000101100000000000001000000000
000000000000000101010100000000101011000000000000000000
000000000000100000000000010111100000000000001000000000
000000000001001001000011010000101001000000000000000000
000000000100000000000000000101000000000000001000000000
000000001110000000000000000000101001000000000000000000
000000000000100000000010000011100000000000001000000000
000000000001000000000100000000001000000000000000000000

.logic_tile 20 5
000000100000001000000011100101000000000010000000000000
000001000000001111000000000000100000000000000000100001
011000100000000000000000000111101100001101000100000000
000001000000000000000000001001000000000100000000000000
110000000001000111000000001000011111000100000000000000
000000001100100000000010000101001101000010000000000000
000000000000000111100111100000011010010000000100000000
000000000000000101000100000011011101010110000000000000
000100000000011001100111100011100001000001010100000000
000000000000100101000100000001001110000001100000000000
000100000000000001100000000111011100010000000100000000
000000000000000001000010000000101101101001000000000000
000001000001010000000110000000011011000100000100000000
000010000000000000000000000101001110010100100000000000
000001000101000111100000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000

.logic_tile 21 5
000010100001011000000000000011011010000100000100000000
000001000000000011000011100000101000101000010000000000
011001000000000000000000010000000000000000000000000000
000000100000011111000010100000000000000000000000000000
110000000010001000000110000111101010001001000100000000
000000000000000111000000001101100000001010000000000000
000000000000000000000000000000011001010100000100000000
000001000000001101000010010101011011010000100000000000
000000000000010000010011111101000000000001110100000000
000000000001100000000110000001001101000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011110010100000100000000
000000000000000000000000000000001001100000010000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000111100110000000001100000100000100000000
000000000000000000000010100000010000000000000000000000
011000000000000001100000011001101010101000010000000000
000000000000000011000011010101011001110100000000000101
110000000000001000000010100001101011101000010000000000
000000000000000001000000001001001000110100000000000000
000000000000000001100000000101101100101001000100000000
000000000000000101000000000111011000011001000000000000
000000000000000000000010000001001110111000100100000101
000000000000000000000011101011001111010000100000000000
000000000000000000000000000001101100100000000100000000
000000000000000000000000000001111110111001010000000000
000000000000000000000110000101011001110000000000000000
000000000000000001000000001001001000001111110000000000
000010000000000000000000000101011001110001100000000000
000001000000000000000000001001101010001101100000000000

.logic_tile 2 6
000000000000000000000000001011111010001001000100000000
000000000000000101000000001111000000001010000000000000
011000000000000000000110010000011111010100100100000000
000000000000000000000011100111001010000100000000000000
110000000000000111000111001001101011100101100000000000
000010000000000000100110111101111101001100110000000000
000000000000001000000011001001011000001000000110000000
000000000000001111000000000101010000001101000010000000
000100000000000000000000001001101011101000010000000000
000100000000000000000000001011111011110100000000000000
000000000000000111000110110000001010000100000100000000
000000001110000000000110000000010000000000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001011000000000000000000
000000000000010101100110001101000001000001010100000000
000000000000000000000000001011001010000001100000000000

.logic_tile 3 6
000000000100010101100110010011100000000000001000000000
000010000000000000000010000000100000000000000000001000
011000000000000000000000000011000000000000001000000000
000000000000000000000000000000101111000000000000000000
110000000000000000000000000111001000001100111100000000
000000000000000000000000000000101001110011001000000000
000000000000001000000000000011101000001100111100000000
000000000000000001000000000000001001110011001000000000
000000000000100000000000000101101001001100111100000000
000000000000000000000010100000001100110011001000000000
000000000000000000000110010011101000001100111000000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000001111001000001100110110000000
000000001000100000000010001011100000110011000000000000
110010100000000000000000001000000000001100110100000000
100001000000000000000000001011001111110011000000000000

.logic_tile 4 6
000000000000000001100000010111000000000000001000000000
000000000000000000000010000000001011000000000000000000
011000000000000000000000000101101000001100111110000000
000000000000000000000000000000101101110011000000000000
110001000000000000000010000111101001001100111100000000
000010100000000000000000000000001111110011000000000000
000000000000000000000010110000001001001100110100000000
000000000000000000000110000000001011110011000000000000
000000000000001101100110100011001110100101100000000000
000000000000000011000000000011011001001100110000000000
000000000000000001000000000000001010000100000100000000
000000000000000000000000000111010000000010000000000010
000001000000011000000000010011001110101000010000000000
000000000110000101000011101001011100110100000000000000
110000000000001101100110001011011110101000010000000000
100000000000000001000000000011001000110000100000000000

.logic_tile 5 6
000000001110000001000000001001101111110101000000000000
000000000000000000100010100001001100000101110000000000
011000000000000101100110011000011110010000000100000000
000000000000001011000010000011011011010110000000000000
110000000001010001100000001001101010001001000100000000
000000000000100000000010101011110000000101000001000000
000000000000000000000000001011111000101000010000000000
000000100000000000000000000001001110110000100000000000
000001000000000000000000000011101110010000000100000000
000010100000000000000000000000111001101001000000000000
000000000000001001100010000011101110010000000100000000
000000000000000001000010010000011011101001000000000000
000000000000001000000010000111101010000000100100000000
000000001110001101000010010000111010101000010000000000
000001000000000000000010000000011000010100000100000000
000000000000000000000011101101011000010000100000100000

.logic_tile 6 6
000001100001000001000111001101100000000010000010000000
000001000000100000100011011111001101000001010000000000
011000000000001111000000000000011100000100000010000001
000000000000001001000000001001000000000010000000000000
010011100000000000000110000000000000000000100000000000
010000000000000000000100000000001011000000000000000000
000000000000001000000010011101111111100001110110000001
000000000000000001000110001101101000110100100001000000
000000001100100111100011101111001100011111100000000000
000000000000000001000010010001111110111101010000000000
000000000000001000000000000000000000000000100010000000
000001000000000111000010010011001001000010000000000000
000000000000000111000000010001000001000000010000000000
000010000001010000000011000011001101000010110000000000
000000000000000011000010100000000001000000100110000010
000000000000000000100100000000001011000000000000000110

.logic_tile 7 6
000000000001000000000111100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011100000000000011000000000111011100000000100100000001
000100000000000000100000000000011010101000010000000000
110000000000010000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000010000000001000000100000000000
000000000000000000000011110000001000000000000000000000
000000000000000001000000001000011011010100000100000000
000000001000000000000000001011011111010000100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110100111000011100011001001000100000100000000
000000000000010000100000000000011101101000010010000000
000000000110100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 6
000000010000011000000000000000000000000000
000000000000101011000000000000000000000000
001000010000001000000000000000000000000000
001000000000001011000000000000000000000000
010000000000000000000111000000000000000000
110000000000000000000000000000000000010000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000001000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 9 6
000010101010000111000000000101011010000000000000000000
000001000000000001100011100000000000001000000000000000
011000100000000111100110001101011001101011110100000000
000001000110001111000000001001101010110111110010000000
000000000000001111100111100001011100000000000000000000
000000000000000011000111100000011000100001010000000000
000010000000001001100010101001001110101001000000000000
000010100010001011000110000001101101001001000000000000
000101000001000111000110100011011010010000000000000000
000000001100001001000000000000011100101001000000000000
000100000000001000000010001011101000101100000000000000
000000000110001111000011110001011101001100000000000000
000000000000100001000000001111111010101111010100000000
000000000000000000000000000101001010111111100010000000
000000000000001000000000001101111100100000110000000000
000000000000000111000010101111111011010000100000000000

.logic_tile 10 6
000011000010000000000110010011101000100001010000000000
000001001110000000000010101111011110000010100000000010
011000000000000000000000011101001010111110110100100000
000000000000000000000011111011011110111101010000000000
000000001010000011100110101011101000100000110000000000
000010000000100000000011111001011111000000110000000000
000000000000000000000111000111100001000011000000000000
000000000000000000000110111111101011000001000000000000
000000000001000000000010000001011100100000000000000000
000001000000101001000011101111101101010110100000000000
000000000000000101000110101101101110101100000000000000
000000000000000000000010110011111001001100000010000000
000111100000000111010010000011001010101011110110000000
000001000000000101000010001111111001101111110000000000
000000000000000000000010101011011101100000010000000000
000000000000000001000100000111011011010010100000000000

.logic_tile 11 6
000000100010000000000110100000000000000000000000000000
000001000000001101000000000000000000000000000000000000
011000000000010011100111101011011110101011110100000000
000000000000001111100100000001111010111011110010000000
000000001011000000000011101011001110100000110000000000
000000000100001101000000001011001011010000100000000000
000000000000010101000000011011111000111111110110000000
000000000000100000100011010111001010110110100000000000
000001000000001101000010000001101110101111010100000000
000000000000000011100010110001111110111111010010000010
000001001000001000000111001101011010101001000000000000
000010100100000101000010111101101001001001000000000000
000000000000001101100010010111111100010111100010000000
000000001100001011000010011111111100000111010000000000
000000000000000001000110100111101101010111100000000000
000000000000001101000010011011001111000111010000000000

.logic_tile 12 6
000000000000000000000000000000011110000100000110000000
000010100110000000000000000000010000000000000000000000
011001000000000011000000011001101010010111100000000000
000010100000000000000011111011101011000111010000000000
010000000000000101100111100111100000000000000100000000
100000000000000000100010000000100000000001000000000001
000000000000000000000000001000000000000000000100000010
000000000000000000000011111111000000000010000000000001
000110100000100000000010000101101010000110100000000000
000000000001010000000100000101111111001111110000000000
000000000001010000000111000101001011000110100010000000
000000000000000011000000001101101110001111110000000000
000100000000100000000011001001101010010111100000000000
000010100000000000000100001111011010001011100001000000
000010100000001000000011000011101010010111100000000000
000001000000001001000110111011001011001011100000000000

.logic_tile 13 6
000010000000001011100011110001101001001100111010000000
000001000001000111100011110000001101110011000000010000
000000000000000111000000000001001000001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000000000010000111101000001100111000000000
000000000000000000000000000000101110110011000000100000
000001000000000000000000010101001000001100111000000001
000000100000000000000010110000101101110011000000000000
000010000000100000000111000011101001001100111000000000
000001000100000000000000000000101100110011000000100000
000000001110001111100010100111101000001100111000000000
000000000000001111000011110000001000110011000000100000
000000000000000101000000000101101000001100111000000000
000000000000000000000000000000101001110011000010000000
000000000000010011000110100111101001001100111000000000
000000001100000000000010000000101100110011000000100000

.logic_tile 14 6
000010100000000111100000000101011110011110100000000000
000000000000000011000000001011011010101111110000000000
011000000000010111000000000000001101010110100100000000
000000000000100111100000001101011101000000100010000000
010010000011000101100111010001011000111000110000000000
000001001100010111000111010111001100010000110000000100
000100000000101111000000010111111100011111100000000000
000100000001010001100011101011011111011111010010000000
000010001011011000000011010000011011010110000000000100
000000001110000111000011100001011111000010000000000000
000101000000000000000011000101101011011101000000000100
000010000000000101000011010001011010111100000000000000
000010100010000001000000010001011001100001010000000000
000000000001000000000011101101001111110110100000000001
010000000000000111000111100011111001011100000000000101
000000000000000000100011010001001000111100100000000000

.logic_tile 15 6
000001000001110000000010100111011011101001010000000000
000000000000100001000000001101111000100110100000000100
011001000000001001100000000000000001000000100100000010
000010100000001111000000000000001110000000000001000000
010000000000001101100010111000001100000110100000000000
000000000000000101100011110011011010000100000000000100
000000000000011000000010100000000001000000100100000010
000000000000001111000110000000001000000000000001000000
000001000000001000000011111101111010111000110000000100
000000000000001101000110100011011111010000110000000000
000000001110001000000000000001001101001001010000000000
000000000000001111000000001001011010010110110001100000
000000000100000000000010001000001011010010100100000000
000010100000000000000011111111001011000010101000000100
010000000000101000000111101001101100110100010000000100
000000000000010101000100001101001011111100000000000000

.logic_tile 16 6
000010000000000000000000001101001110110010110000000000
000001000000000101000000001101011111010010110000000001
011000000000011000000110010001100000000000000100000010
000000000000101111000011010000100000000001000010100000
010000000000000111100000000111101101000110000000000010
000000000000001111000000000000101111000001010000000000
000110000000001000000011001101101110111110000000000000
000001000000000001000000000011111110101101000000000000
000000000000001101100111100001111110001001010010000000
000000001110000011000000000011101000101101010001000000
000000000000000001000000001101000000000010000000000100
000010100000000011000011111111001101000011100000000000
000000000000000011000010011111111001110100010001000000
000000000100000001000111100011011000111100000000000000
010010101100011000000111110111011101010010100100000000
000000000000001011000010110000011010000001010000000000

.logic_tile 17 6
000000000001010111100110100000011011010000000100000000
000000000100001001000000000001011111010010100000000000
011000000000000000000010100111001100111111110100000000
000000000000000000000110111001101000111001010000000000
000000000000000000000010100111011101010000000100100000
000001000000000000000100000000001011101001000000000000
000001000000000101000111011101111000001101000100000000
000000100000000000100111011111110000000100000000000100
000000100001001000000110101000011111010000100100000000
000010100000000001000000001101001100010100000000000000
000000000000000001000110100111111011000100000100000010
000000000000000011100000000000001011101000010000000000
000000000000000000000110000011111001000100000100000000
000000000000000011000100000000111011101000010000000100
000010000000000101100010110101011010001001000100000000
000000000000000101000010101011110000000101000010000000

.logic_tile 18 6
000000100001011101000000000011100000000000001000000000
000011101010000111000000000000001111000000000000001000
000000000000000000000000000101101001001100111000000001
000000000000000000000000000000101011110011000000000000
000000000000011000000000000111101000001100111000000001
000000000000001111000010100000101101110011000000000000
000001000000000101000111000001001001001100111000000000
000000100000000101000110100000001010110011000000000000
000000100001010000000000010111101001001100111000000000
000001000000001111000011000000001111110011000000000000
000100000001010111010000000101101000001100111000000000
000000000000100000110000000000001010110011000000000000
000110100000000011100111000101001000001100111000000000
000010001100000000100000000000101110110011000000000000
000001000000000000000011000011001000001100111000000000
000000100000000001000110000000001000110011000000000000

.logic_tile 19 6
000010100000010000000000010111100000000000001000000000
000001100100100000000011010000101001000000000000010000
000000000000000011100000000111000001000000001000000000
000100000000000000000000000000101110000000000000000000
000001000100000000000000000101100000000000001000000000
000000001110010000000000000000001100000000000000000000
000000000000000111000000010011000001000000001000000000
000000000000001111100011100000101011000000000000000000
000010000100011000000110110011100001000000001000000000
000000000110000101000010100000001110000000000000000000
000000000000100011110000000101100000000000001000000000
000000000001010000100000000000001101000000000000000000
000000000010000011100011100111000001000000001000000000
000000000000000000000010000000101111000000000000000000
000000000000001101100110010111000001000000001000000000
000000000000001011000111010000001000000000000000000000

.logic_tile 20 6
000000000000000000000000010011100000000010000000000000
000000001010000000000011110000100000000000000000100000
011001000000000111100000000101111110101011110101000000
000010100000000000000000001101111010110111110000000000
000000000000000000000000001000000000000010000000000001
000000000100000001000010100011000000000000000000000000
000000000000101101100011110000000000000010000000000001
000000000000000001100111100011000000000000000000000000
000010000010000111000000000111111000101011010000000000
000000000000001001000010011011001100001011010000000000
000000000000000000000011001000000000000010000010000000
000000000000001001010000001101000000000000000000000000
000000000000000000000000001101101010111111110100100000
000000000000001111000000000111001001110110100000000000
000001001110000001000110000101101101110110100000000000
000010100000001001100000000111011110110000110000000000

.logic_tile 21 6
000000100000001000000000000011011110000000100100000000
000001000110000001000000000000011010101000010000000000
011100001100000011100000001101000001000000010100000000
000000000000000000100010101111101000000001110000000000
110010100001010001100110010111101111010000100100000000
000000000000000000000010000000111010101000000000000000
000001000000100001100110000001111101010000000100000000
000010100001000000010000000000101111101001000000000000
000100000000000101100000001111101110001000000100000000
000000001010000111100000001011100000001110000000000000
000100000000001111000000011001000001000000010100000000
000000000000001111100010001111001100000001110000000000
000000100000000000000000011111111110001001000100000000
000001000000001001000011101101010000001010000000000000
000001000001000000000000010000001101010000000100000000
000000100000001111000011011101001111010110000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010000000
011000000000000011100010000000000001000000100100000000
000000000000001101100100000000001000000000000000000000
110000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001111111001110101000000000000
000000000000000000000010011101001111001010110000000000
000000000000000000000000001111111001100001010100000000
000000000000000000000000001111111010010001010000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000010000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111011111111001111000010000000000
000000000000000000000011001111001011110000000000100000

.logic_tile 2 7
000010000000001000000000000111100000000000001000000000
000000000000000111000010100000101000000000000000000000
011000000000000111100111000111101001001100111100000001
000000000000000101100100000000101010110011000000000000
110000000000000001100000010111101000001100111110000000
000000000000000000000010100000001001110011000000000000
000110100001010101100111000001101000001100110100000000
000101000000101111000100000000000000110011000000000010
000000000000000000000000000001101010101000010000000000
000000000000000000000011100101111101110100000000000000
000000000001000001100000001001000000000000000110000000
000000000000100000000000001111000000000011000010000000
000100000000000000000000001011111001110000000000000000
000000000000000000000000000101001011001111110000000000
110000000000001000000110011101001100110001100000000000
100000000000000001000010001001011011001101100000000000

.logic_tile 3 7
000000000000100000000110000101000001000000001000000000
000000000100000000000000000000101100000000000000000000
011000000000001001100000010101001000001100111100000000
000000000000001111000011100000001010110011000000000000
000100000000001001100000000101101000001100111100000000
000000000000010111000011110000001101110011000000000000
000010100001011111000111110001101000001100111100000000
000001000000100111100010000000001001110011000000000000
000000000100000000000000010111101001001100111100000000
000000000000000000000010000000001011110011000000000000
000010100000000000000110000011101001001100111100000000
000001000000001001000011100000101000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101010110011000000000000
010000000000001000000000000001101001001100111100000000
000000000000000001000000000000101101110011000000000000

.logic_tile 4 7
000001000000100000000000000111011001101001010000000000
000010100001010000000011111101101001110000000001000000
011000000000000011100110010101011001110000000000000001
000000000000100000100110011111111000001111110000000000
010000000000000101000010110101000000000010000100000000
010000000000000011000010000000100000000000001000000000
000010000000000001100000000111000000000000000000000000
000001000000000000100000000000000000000001000000000000
000000000000100000000000010101011101000000000000000000
000000000001010000000011100000011100100001010000100000
000000000000000111100110000111100000000000000000000000
000000001110000001000100000000000000000001000000000000
000000000000000101100000001001111000101000010010000000
000000000000000000000010001111011101110000100000000000
110000000000000101100111101101101011110101000000000000
100000000000000000000100000011001000001010110000000000

.logic_tile 5 7
000010000100100111000000010111000000000000000100000000
000001000000000000100010110000000000000001000001100000
011000000000001000000000000000000001000000100100000000
000000000000001111000000000000001010000000000000000100
110000000000001000000000010000000001000000100100000000
110000000000010111000010010000001000000000000001100000
000000000000000000000000000000000000000000000100000000
000000001110001111000000000011000000000010000001000001
000000000000000101100000000000001010000100000110000001
000000000000000000000000000000010000000000000000000000
000010000000000000000010000000000001000000100100000100
000000000000010000000000000000001111000000000000000000
000010000000000000000011100101000000000000000100000000
000001000000000001000000000000000000000001000001000010
010000000000010001000000011111101000000111000000000000
000000000000100000000010101011011000000011000000000000

.logic_tile 6 7
000000000000000000000000011101101010110110100000000000
000000000100000000000011101111101101111000100000000000
011000000000100111000111000001000000000000000100000001
000000000001001111000100000000100000000001000001000000
010000000000000111100110000001101101011110100000000000
110000000000011101000100000101011011111110110000000000
000000000000000101000111001000000000000000100000000000
000000000000000000100110111011001110000000000001000000
000000000000000000000010110000000000000000000000000000
000001000000100000000110000000000000000000000000000000
000010100000000000000110000111111000010100000000000000
000001000000000000000000000000101111100000010000000000
000000000000101000000111110000000001000000100100100011
000010001000000001000111000000001110000000000000000000
000000000000000001100010001111011011000010100000000000
000000000001010000000000000001101001000011100000000000

.logic_tile 7 7
000000000000000111000000010000011110000100000100000011
000000000000000000100011110000000000000000000001000000
011000000000001101100111101011101001111000010100000010
000000001010001011000000001001111010100001110001000001
010000001111000111000010100111111100101101000100000001
110010100000100000100000001001101010111000010001000001
000000000001001111000010000011001001111000010100000001
000000001110100111000011100001011110100001110001000001
000000000000000001000000000001111001100001110100000001
000000000000001111000000001001011010111000010011000000
000010100000000111000000010101101000111000010100000001
000010100000000000000010110001111100100001110000000001
000000000000000000000000000101100000000000000100000000
000000000001010000000000000000000000000001000001000001
000000000000100000000000000001101001111000010100000001
000000100000011011000010000001011011100001110010000001

.ramb_tile 8 7
000001000000000000000111001001011000000000
000010110000000000000111100011110000000100
011000000001001011100010001101011010000000
000000000100100011100100001101010000000000
110001000000000111100000001101111000010000
110010000000000000100000000111010000000000
000000100000001000000010011011111010001000
000100001010100101000111010001110000000000
000000000000001011100000010111111000000000
000000000001001011100010100011110000010000
000000000000001001000000000011011010000010
000000000000000011010010010111110000000000
000000100000001000010111100011011000000100
000000000000000011000000001001010000000000
010100000000000001000010011111111010100000
010100000000000000000011100011110000000000

.logic_tile 9 7
000000000001000000000110011111001010101001010100000001
000000000010000000000111111101101110100101100000000100
011010100000010000000111000011011100000100000001000000
000000101010100000000100000000000000001001000001100100
110000000001000000000011101101101110101101000100000000
110000000001000001000000001111101110111000010010100000
000000100101010101100010001011011100001001000000000000
000010000000000001100011111011100000000101000010000000
000000000000000011100011001001001100100000000000000000
000000000010000101100010010101111001010110100000000000
000010100000000000000111001000000000000000000101000010
000000000000000101000100001101000000000010000000000100
000000001010000111000111000001101101010001110000000000
000000000000001001100110010011101100101011110000000000
000000000000000000000010001011001011011101000000000000
000000001110000101000000000111011010011111100000000000

.logic_tile 10 7
000000100001001000000010100101101001100001010000000000
000000000000101111000000000001111110000001010000000000
011000000111101000000111111011111010001001110000000000
000000000001110101000111100101001010001111110000000000
000000000100010011000010100011011011110100000000000000
000000001010111101100000001101011110101000000000000000
000000001010000011100000010001111101111111110100000000
000000000000001101000010110111111011010110110000100000
000000000000011111000010001101101000100001010000000000
000000000010000101000000000111111010000001010000000000
000001101010001000000010111001101101111111110110000000
000011000001011101000011111011001001111001010001000000
000100000000001000000000000011011110000000000000000000
000000001000001001000000000000110000000001000000000000
000000001010000101110010010111111111110000100000000000
000000000000000000000011111001011011100000010000000000

.logic_tile 11 7
000000000000000011000011110001011000000010000000000100
000000000000001001000010000001000000000000000001100111
011000001010000011100110101111101101111110110101000000
000000000000000000100000000011101001110110110000000000
000011000000001011000111101101101100100000110000000000
000001000000000101000000000101011010000000110000000000
000000000000001001100011110011001110101111010100000000
000000000100001111000111110101011111111111100010000000
001010100001001011000110000111011110101111010101000000
000001001000100001110100001001011110111111100000000000
000000000000000111100010100101101011000010000000000000
000000000000000011000110000011111011000000100001100001
000001100110001101100010001001000001000000100000000000
000000000000100001000010101011101100000001110011000000
000000000000000111100010111111101101101111010100000000
000010100000000101100011101011001110111111100001000000

.logic_tile 12 7
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000000
011100000000001011100000001101111000000110100000000000
010000000000001011100000001111001111001111110000000000
010010100000100000000000000101100000000000000100000000
100001000000010000000000000000100000000001000000000011
000000001000000111100000011011111001010111100000000000
000000000000000000100010101111001000000111010001000000
000000001011000000000000000000011010000100000100000000
000011000000100000000000000000010000000000000000000001
000010100000011000010000000000000001000000100100000000
000001001110101011000000000000001011000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000010000000010000000000000000000000
000010100000010000000000001000000000000000000100000000
000001000000100000000011011101000000000010000001000000

.logic_tile 13 7
000000000000001000000111010011001000001100111000100000
000000000000001011000111100000001001110011000000010000
000001000000001011100000000111001000001100111000000100
000000100000001111000000000000101011110011000000000000
000000000000001001000000000101101001001100111000000100
000000001000000101000011110000101010110011000000000000
000000000001010111000111110101001000001100111000000000
000000000010100000000110110000001101110011000000000010
000000000000000111100110100001101001001100111010000000
000001000010000001000000000000001011110011000000000000
000000000000000000000000000001001000001100111010000000
000000000000000000000000000000001001110011000000000000
000000000000001000000011100111001001001100111000000000
000000000000001001000100000000001000110011000000000010
000111000000000000000000000011001000001100111000000000
000011100100000000000000000000001010110011000000000010

.logic_tile 14 7
000000000000000011000000011111101101111000100000000000
000000000000000000100011000111011100110000110000000100
011001000000100000000000000111111011011100000010000100
000000100001010000000000000111001110111100010000100000
010001000110000111000011101011011111101001010000000010
100010101100010000000100001111001110011001010000000000
000111000000000111000110100000000001000000100100000000
000010100000001111000100000000001010000000000000000100
000010000000100001000111101001011110111000110000000000
000010100000000101000100000111001001100000110000000100
000000001010100011100000001101011011101001000000000100
000000000001010001100000000111111100111001010000000000
000001000001011000000000000101100000000000000100000000
000000000000100101000000000000000000000001000000000100
000000001100000011100011101011001011011100000000000000
000000000001000111100100000111001100111100100000000110

.logic_tile 15 7
000010000000000101000110100111111000000110000000000000
000001000000000011100100000000101101000001010010000000
011010001000001111000000001111011010001001010000100001
000001000000001011100010100011001101101101010001000000
010000000000000001100000000000000000000000000100000010
000000001110000000000000000101000000000010000001000001
000010000000000001000000001000000000000000000100000011
000000000001010000100000000111000000000010000001000000
000000000001010101100110110111101000000111000000000000
000000100100100000000011110001110000000001000000000001
000000001001000001000011101001111010001001010010000000
000000000001100000000100000011001100101101010000100000
000000000000000001000000000011100000000000000100000010
000000000000000000000000000000100000000001000000000001
010000100000000000000000001101111000011101000010000000
000001000001010001000010000011011000111100000000000000

.logic_tile 16 7
000000000000000011100111110001000000000000000100000000
000000000000001101100111010000000000000001000010100000
011010000000010101100000000001011110000110000000100000
000000000100100000000000001001000000000101000000000000
010000000000010000000000000111011100000000000000000000
000010000000100000000011100011100000000011000000000000
000010101111000011000000000111111011000010100000000010
000000000000100001100000000000001010001001000000000000
000000000000001000000000001000000000000000000100000000
000000000000000111000000001011000000000010000000000100
000000000000010001000000000000000000000000000110000100
000000001011010000100010001101000000000010000000000100
000000000000000000000000000000000000000000100100000000
000000000000000000000010010000001001000000000001100000
010001000100100101100000001000000000000000000100000000
000000000000000000100000000001000000000010000001100000

.logic_tile 17 7
000010000001000000000000000111100001000000001000000000
000000000100000000000000000000101001000000000000000000
000000000000001000000000000001101001001100111000000000
000000000000001011000011100000001011110011000001000000
000000001111000000000000000011101000001100111010000000
000001000010000000000010010000101111110011000000000000
000000001100000000000000010011101000001100111000000000
000000000000000000000011100000101111110011000000000000
000000000000000000000011100011001000001100111000000000
000000000100001001000011100000101100110011000000000100
000000000000011111100010000111101000001100111000000000
000000000000001111110010010000101011110011000000000000
000000000000000000000111100111101001001100111000000000
000000000000000000000110010000001100110011000000000000
000000000000000000000011110011001001001100111000000000
000000000000000001000010110000101100110011000000000000

.logic_tile 18 7
000001000000010011100010000001001000001100111000100000
000000000000000000100000000000101101110011000000010000
000000000000000000000000000001101000001100111000000000
000000000000000000000010010000101100110011000000100000
000000000000010111100000000111001000001100111000000001
000001000000101001000000000000101110110011000000000000
000000000000000111100111110101101000001100111000000000
000000000000000000100111000000001101110011000010000000
000000000000000011100111010101001001001100111000000000
000000000000000000100010110000001110110011000000000000
000000000000000001000000000101101001001100111010000000
000000000010000001100000000000101100110011000000000000
000000000000000001000000010101101000001100111000000000
000000000000000000100011100000101010110011000000100000
000000000000100111000000000011101000001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 19 7
000000000010110000000000000101100000000000001000000000
000000000001010000000000000000001101000000000000010000
000000000100001001000000000001100001000000001000000000
000000000000000111100011110000001000000000000000000000
000000000000011000000011100101000000000000001000000000
000000000110000011000010000000101011000000000000000000
000000000000001011100111100001100001000000001000000000
000010000001000011100100000000101110000000000000000000
000001000000000101000000000101000001000000001000000000
000000000000000000000010100000001011000000000000000000
000100001100100111010000000111000000000000001000000000
000000000001000000000000000000001100000000000000000000
000000000010000001000000000011100001000000001000000000
000000000000000000100010010000001010000000000000000000
000001100000000000000111000111100000000000001000000000
000011101000000001000000000000101111000000000000000000

.logic_tile 20 7
000001000000010001000000001011011111101111010110000000
000010000000001111000010011011101011111111010000000000
011000000000001001100111110111111000000100000000000000
000000000000000111000011010000100000000001000000000000
000000001110000000000000001001111011111110110101000000
000000000000000000000000000111001001111110100000000000
000000000000001001000110001001000001000000010100000100
000000000000000001100010001101001001000001110000000000
000001000000000000000110100111000000000000100000000000
000000001010000000010000000000101110000000000000000000
000000000000000001010000010111101001110110100000000000
000000000000000000000010000111111100111100000000000000
000000000000000001100010000101111110001000000100000000
000000000000001111000010011111110000001110000000000000
000000000010000011100010000001011011100011110000000000
000000000000001001100111110001101100101001010000000000

.logic_tile 21 7
000010000000000011100000001000001110000100000000000000
000000000000000000100011100111010000000010000000000001
011001000000000101000110010000000000000000000000000000
000000100000000000100010000000000000000000000000000000
000000000000000111100111100001111111101111010100000000
000000001010000000100100001101101001111111010000000100
000001000000000011100010000000011011000000100000000000
000010101000000000100100000000011000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100011110000000001001010001100110000000000
000000000000000000100000000000101000110011000000000100
000000000001001011100000011011101110110010110000000000
000000000000100001100011100101011110010010110000000000
000001000100100011100000000000001100000000100000000000
000000100001010111100000000000011110000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000101000000010111000000000000001000000000
000000000000001101100011010000101001000000000000000000
011000000000000001100000010001001000001100111100000000
000000000000000000000010000000001101110011000010000000
110000000000000000000010100001001001001100111100000000
000000000000000000000010000000001011110011000010000000
000000100000000000000010100000001001001100110100000000
000001000000000000000110110000001011110011000000000000
000000010000000000000110100000000000001100110100000000
000000010000000000000000001101000000110011000000000010
000000010000000000000000000001101110110101000000000000
000000010000000000000000001101111110000101110000000000
000000010000001000000110010001100000001100110100000000
000000010000000011000010100000000000110011000000000010
110000010000000000000000000001101110101000010000000000
100000010000000000000000000111111011111000000000000000

.logic_tile 2 8
000000000000001001100111010111101011101001010000000000
000000000000001011000111000111101111110000000000000000
011000000000000000000110110011100001000000100100000000
000000000000000000000011110000001001000001000000000100
110000000000001011100000001011001010110000000000000000
000010000000001011000000001101001010001111110000000000
000100000000000000000110001101001000101000010000000000
000100000000000000000000001011011100110000100000000000
000001010000000001100000010001011111110101000000000000
000000110000000000100010000001011111000101110000000000
000000010000001000000110000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000001100000000000000001001100110100000000
000000010000000000000000000000001001110011000010000000
110000010000000000000111010000001100000100100100000001
100000010000000000000110010000011001000000000000000000

.logic_tile 3 8
000001000000000000000110000111001000001100111100000000
000010100000000000000111000000001011110011000000010000
011010100001010001100110000111001000001100111100000000
000001000000100000100000000000001010110011000000000000
000001000100001000000010000101101000001100111100000000
000000000000001111000000000000101101110011000000000000
000000000001011001100000010001001000001100111100000000
000000000000101111000011110000101101110011000000000000
000000011100000000000110010001001001001100111100000000
000000010000000000000010000000101100110011000000000000
000000010000001000000000010101101001001100111100000000
000000010000000001000010000000001000110011000000000000
000000010100001001100011100101101001001100111100000000
000000010000000001000000000000001101110011000000000000
010110010000000000000000000111001001001100111100000000
000101010000000000000000000000101001110011000000000000

.logic_tile 4 8
000000000000000000000000001101000000000001010110000000
000000000000000111000010110011101000000001100000000000
011000000001010001100000001000011101000110100000000000
000000001100100000100000000111011000000000000010100000
110000000001011000000000010101011100000100000000000000
110001000000001011000011110000000000000001000000100000
000100000000001111100000000001001100010000100100000000
000100000000001011000000000000001100101000000000000001
000000010001000111100000000111000000000010110001000001
000000010100100001100010011011101001000000100000000000
000000010000001011100111000001011111010100000100000000
000000010000000111000110000000011010100000010010000000
000000010000000000000010010000011111010100000100000000
000000010000000001000110100001011010010000100010000000
000000010001011000000111100001000001000000010101000000
000000010000101011000011110111001101000010110000000000

.logic_tile 5 8
000000000000000101000000000000011110000100000100000000
000000000000000000000000000000010000000000000001000000
011000000000001000000000010011011000000110100000000001
000000000000001111000011010000111000000000000010000000
010000000000000111100010001000001111010010100000000001
110000000000010000000011100001001110010000100000000001
000010000000000000000000000001101111000010100000000000
000001000000000101000010000000111010000001000010000000
000000010100000000000000010011100000000000000100000100
000000011110000000000011100000000000000001000001000000
000000010001000001000000000101000000000000000100000000
000000010000100000000000000000000000000001000000000100
000000010000000000000011100000011010000100000100000000
000000010000011001000100000000010000000000000001000100
010010010000000111000000000000000000000000000100000000
000000010000010000000010001101000000000010000001000000

.logic_tile 6 8
000000000001000101100110101101001100111110110000000001
000000000000100111000010110001101011101011110010000000
011010000000001000000111000001011010001010000000000000
000000001100000111000000000001110000000110000000000100
110010100000001000000011100101111110001101000100000100
000000000000001111000110000001110000001000000000000100
000000000000000000000011101000000001000000100000000001
000000000000000000000011111011001100000010000000000001
000000010101100011000000000000000000000000000000000000
000000011010000111100000000000000000000000000000000000
000000010000001011100111001111101100000100000000000000
000000010000000101000000000111100000001001000000000000
000000010100000000000000001001100001000001010000000000
000000010011010000000000000111101100000010110001000100
000000010000000111000011110101100000000010110011000000
000000010000001101000011000101101001000000010000000000

.logic_tile 7 8
000000001010000001100000010101100001000010110000000000
000010100010100000100011111111101010000000100001000000
011000000000001011100111000111011010000110100000000000
000000000000000011100111111011011100001001000000100000
010000000000000111100010100111100000000000000100000000
010000000000000000100100000000000000000001000001000000
000000000000000101100111110001100000000000000100000000
000000000000000000000010100000000000000001000001000100
000001010111000111000111100000000000000000100100000000
000000010010100000000000000000001010000000000000000100
000001010000000000000011101000000000000000000100100100
000010010000000000000000001001000000000010000000000000
000000010000000111000010000001011101000000010000000000
000010110010100000100000001101011001010000100011000000
010100110000100000000000000000000001000000100100000000
000001010001000001000000000000001000000000000000000100

.ramt_tile 8 8
000000100000001011100011100101001010000000
000001000000001011100100000101010000100000
011000000000000011100000010111111010000000
000000001010000000100011001001100000100000
110000000000001111000010010011101010010000
110001000000001001000011111101110000000000
000000000001100111100111010011011010100000
000000000000100000000111010001100000000000
000000110000000000000110001011001010000000
000010111000000000000110111101110000100000
000010110001011111100110001111011010000100
000001011011101011000100000001000000000000
000011011010000001100111101101101010001000
000010010000000000100000001001110000000000
110000010001000000000010101001011010000000
010000010000100000000100000011000000100000

.logic_tile 9 8
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011001001001001000000011101011001010101011110101000000
000000100010100001000100001111101100110111110000000000
000010000000101111100000001101111110011101100000000000
000000000001001111000010010111001100011110100000000000
000000000010000000000000010011011100010100100000000000
000000001000001001000010010111001011111101110000000000
000110011000001111000000011111011000001001110000000000
000001010000100101100011100011111100001111110000000000
000000010001001011100111100000000000000000000000000000
000000010100100101010100000000000000000000000000000000
000100010000001000000000001101011011101000000000000000
000000010010001011000011101111011000010110000000000000
000011110000001111100111011011101101010101110000000000
000000011010000101100110001011001100101001110000000000

.logic_tile 10 8
000010000000000000000000010011000001000000000000000000
000011001010000111000010100111001000000000100000000000
011000000000001000000000010001000000000000000100000000
000001000001010111000011000000000000000001000000000100
010000000000001000000110110111111011101000000000000000
100000000000001001000011101111011011010110000000000000
000001000100001000000110101001001111101100000000000000
000000100001000001000010101101111110010100000000000000
000000010100001001000111010000001100000100000000000100
000000010000000001000011100111000000000000000001100000
000001010000000000000000000011001101010101110000000000
000010010000000000000000001011101010101001110000000000
000000010000100001000010001101001010000001000000000100
000000010001000000000100001001100000001001000000000000
000000010000001000000000001111001011100000010000000000
000000010000000101000000000111111011100001010000000000

.logic_tile 11 8
000000000000010000000110111101001000111111010100000000
000001000000001101000010100101011000111111000000100100
011000000000000101100011110111100000000000000101000000
000000000000011111000011010000000000000001000000000000
000000000000000111100000000101101011111111110110000000
000000000000000101000000001111101001111001010000000000
000000000000010011000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000010010000000000000011100001111100000000000000000000
000000011000000000000000000000100000000001000001100100
000000010000101011100000010001001010111111110110000000
000000010001000001100010010111101010111001010010000000
000000010000001001000110111011011001101001010000000000
000000110100000101100011101011101100000001000000000000
000100010010100001000000000111011001010111100000000000
000000010001000000000010001111001111000111010000000000

.logic_tile 12 8
000000100000000111100000001011101110010111100000000000
000000000100000000100010000101011100001011100000000000
011000001111011001000010101011111011000110100000000000
000000000000101011100100000011001010001111110001000000
110010100000000111000000001011111100000110100000000000
100001000000000000000000000101101110001111110000000000
000010000000000111100111101101111010000110100000000000
000011000110001101000010100011101100001111110000000000
000010010000001001000000001001111101000110100000000000
000001010110000011100000000101001101001111110000000000
000000011100000011010111001111111000111110110100000010
000000010000000011110110001101001110110110110000000001
000000110000000001000000010001111101010111100000000000
000001010000001111000011000101101010001011100001000000
010010010000000101000110100001011111010111100000000000
100001010000000000100100000001111100001011100000000000

.logic_tile 13 8
000100000001001011000011100111001001001100111000100000
000000000000100111000000000000101010110011000000010000
011010101000000111100111010001101000001100111000000000
000001000000000000000110010000101001110011000000100000
110000000000100000000010000111101000001100111000000000
100000000000011101000000000000101011110011000000000010
000000000000000011100000000001001001001100111000000001
000000000000000000100000000000001110110011000000000000
000000110000000000000011110011001001001100111000000010
000001010100000000000111110000101111110011000000000000
000000010000100000000000000111101001001100111000000000
000000010001010000000010000000001000110011000000100000
000000010100000000000000000001101001001100110000000000
000000010000100000000010000000101101110011000000100000
010000010110001001100110010011011110111111110100000110
100000010000001001100110010101101000111001010010000000

.logic_tile 14 8
000001000000100001100111000101000000000000000100000000
000010000110011111000111110000100000000001000001000101
011000000001000000000010110001011001000110100000000000
000000000000100000000111100000111100000000010000000100
010000000000100111100000000001111010000011000100000000
000000000000000000100011100101110000001011000000000000
000001000000101000000010111001001110101001010000000010
000000100001000011000011000101001110100110100000000000
000000010000000011100000001111001100100001010000000100
000000010000010101100000001111001001110110100000000000
000001010000000111000000000000011010000100000100000011
000010010000000000100000000000010000000000000000000001
000000010000001011100000000111001000011100000000000000
000000010000000011100000000011011110111100010000000100
010000010000000000000010000111101110011001010000000000
000000010000000000000000000001101110101001010000000110

.logic_tile 15 8
000000000000000000000000010101101101010110000000000000
000000000000000000000011010000111010000001000000000000
011000000001000000000110100001100000000011100000000000
000010100001100000000011110111101100000010000000000000
010000000000000000000011100000011000000100000100000000
000000000000000001000010000000010000000000000001100100
000010001000001111100010110101011100001001010000100001
000010001110000011000011010101101111101101010000000000
000000010000000101100010001000000000000000000100000011
000010110000000000000011111101000000000010001000000001
000000011000000111000000001011101101111000110000000000
000000010000000001100000000011011010010000110010000000
000000110000001000000000000000000000000000100100000001
000000010000011111000010100000001001000000000001000000
010000010001000000000000000000000000000000100110000100
000000010000100000000000000000001011000000000000000000

.logic_tile 16 8
000010101100000000000000001101011001111111110100000000
000010000000000001000010101011101111110110100000000000
011000000000001001000000001011111010001011000100000000
000010001000000111100011111101010000000011000000000000
000000001110000000000000010011001010101111000000000000
000000000000000001000010001111101110010110100000000000
000100000000110111100011101001011000101111010100000000
000000000001010001100111110101111100111111010001000000
000000010000000001000010001111101110001101000100000000
000100010000000000000110100101110000000100000000000000
000000111010011000000111011000011111010100000100000000
000001010000000001000110001111001101010000100010000000
000001010000010001000010010000001100000100100000000000
000010110000000000000010100001011110000000000000000000
000010110000000101100110000001101101000100000100000000
000000010000000000000010010000011111101000010000000000

.logic_tile 17 8
000000000000000001000000000101101001001100111000000100
000001000100000000100011110000001111110011000000010000
000000001100100111000000000011001001001100111000100000
000000000001010000000000000000001000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000010111000000000000001110110011000000000000
000000001100000000000111000101101001001100111000000000
000000000000000111000111100000101011110011000010000000
000000110000001000000111100101001000001100111000000010
000001011010001111000011110000001111110011000000000000
000000011000000000000011100011001000001100111000000000
000000010000010000000100000000101101110011000000000000
000000011000000001000111100001001000001100111000000001
000000011100001001000100000000001001110011000000000000
000000010000100011100010000111101001001100111000000000
000000010000010000100000000000001101110011000001000000

.logic_tile 18 8
000000000001010000000010010101101001001100111000000000
000010000000000000000111100000001100110011000000010000
000000000000001000000000000111001000001100111000000000
000000000000001011000011110000001111110011000010000000
000110000000111000000011110101101000001100111000000000
000100000000000011000111110000101101110011000001000000
000001000000001000000000010111001000001100111000100000
000000100000000111000011100000101011110011000000000000
000000010000000000010000000101001000001100111000000000
000010010001000000000011000000001011110011000000000001
000001010000001000000010000001001001001100111000000000
000010110000000011000000000000101101110011000000000000
000010010000010001000010000001001001001100111000000100
000000011010100000000110100000101001110011000000000000
000000010001000000000000000001101001001100111000000000
000100010000100000000010010000001111110011000000000000

.logic_tile 19 8
000010000000100000000000000111000001000000001000000000
000000000100000000000000000000101010000000000000010000
000000000000100001000000000111100000000000001000000000
000000000001011111100000000000001110000000000000000000
000010100011001000000000000001100000000000001000000000
000000000000101111000000000000001111000000000000000000
000000001110000111100000000011100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000010000000001010000000011100000000000001000000000
000000010000000000110000000000001110000000000000000000
000000011110101011100000000011100000000000001000000000
000000010000001011100010010000101010000000000000000000
000000010000011011000010010011000001000000001000000000
000000010000000111100011010000001000000000000000000000
000000010000000101000000000000001001111100001000000000
000000010000000001000010000000001111111100000000000000

.logic_tile 20 8
000010000000000001000010001111111001100000000100000010
000001000110000000100011100011101000000000000000000000
011000000001001011100010000000000000000010000000000000
000000001000001101000110010000001110000000000001000000
000000100000000101000000000001000000000010000000000000
000001000000000000000000000000000000000000000001000000
000000000000000011110111110000000000000000100000000000
000000001000000000100010001001001110000010000000000000
000000010000000000000000001101101110000000000000000000
000000010000000000000011110101111010001000000000000000
000001011000001111000111100011001001000100000100000000
000010110000000001100100000000111110101000010000000000
000000010000001000000110011011111101100010000000000000
000000010000001111000010101001011011001000100000000000
000000010000100000000000001000001110000100000000000000
000000011001011001000010101001010000000000000000000000

.logic_tile 21 8
000010000000000101000010001001000000000000000000000000
000000001010001101100000001011000000000001000000000000
011001000000100001100000000101111100000000000010000000
000000100001000111000000000000111010101001000000000000
000010100001000001000110100001011000000010000000000000
000000000000101101000000001101001000000000000000000000
000001000000001101100110001001101010101111000000000000
000010100000001011000000000011001110101001010000000000
000010010000011011100110000011001101101011110100000100
000001011010000001100000000011011010110111110000000000
000000011100100111100000001000000001000000100000000000
000000010001000001100010000101001111000010000000000000
000010010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000000000000000011111001110110100000000000
000000010000001011000010001001001110111100000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000010001111101110100101100000000000
000000000000000000000110101111011010001100110000000000
011000000000000001100111000111101011101000010000000000
000000000000001111000000001111101110110100000000000000
110000000100000101000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000011100010000001111011101000110100100000
000000000000001101000010111001011010000000110000000000
000000010000100000000000001001011001111000100100000000
000000011010000000000000001101111010100000010000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001111000000000010000000000000
000000010000000000000000010101111001101000010000000000
000000010000000000000010001001101111110100000000000000
000000010000001000000011001001011111110001100000000000
000000010000000001000010001101111000001101100000000000

.logic_tile 2 9
000100000000000000000010000101100001000000001000000000
000100000000000000000000000000001111000000000000000000
011010000000000000000110000001101000001100111100000000
000001000000001101000000000000001010110011000000000010
110000000000000111000111000101001001001100111100000001
000000000000000101000110110000101010110011000000000000
000000000001010001100000000000001001001100110100100000
000000000000100101000000000000001001110011000000000000
000001010001000000000000010000011110000110100000000000
000000010000000000000010000000011010000000000000000001
000000010000000000000111001011101100110101000000000000
000000011110001101000100001011011001001010110000000000
000100010000010000000000000000011110000110100000000000
000000010000000000000000000000011011000000000010000000
110000010000000000000110011011101100101000010000000000
100000010000000000000111001011011001110100000000000000

.logic_tile 3 9
000000000000000000000110000011101000001100111100000000
000000000000010111000000000000001100110011000000010000
011010000000000000000110010101001001001100111100000000
000001001100000000000010000000001011110011000000000000
000001000000000001100111110101001000001100111100000000
000000000000000000000010000000101111110011000000000000
000100000000001000000000000111001000001100111100000000
000100000000000001000010000000001001110011000000000000
000001010000001000000010100101101000001100111100000000
000000010000010001000100000000001011110011000000100000
000000010000000101100010100111101000001100111100000000
000000011100000000000100000000001101110011000000000010
000000010000000101100111000011101001001100111100000000
000010010000000000000100000000101001110011000000100000
010000010000000001100000000001001001001100111100000000
000000010000000000000000000000001001110011000000000010

.logic_tile 4 9
000000001110000101000110100001001111000010000000000000
000000000000000000000100000000011000101001000000000101
011010100000010011100000010000000000000000000100000000
000001000000101101100010011011000000000010000010000000
110000000000000000000011101000011001000110100001000000
110000000000000001000100000101001001000000000010000000
000000000000000111000000000101000000000000000100100010
000000001110000001000011010000100000000001000000000100
000000010100000000000111010000011010000100000100000000
000000010000000001000011010000000000000000000000000100
000000010000010000000111000000000001000000100100000000
000000010000100000000000000000001101000000000010000000
000001010000000000000010010001000000000000000100000000
000000010000000000000011100000100000000001000000100100
010000010000010000000000000011001101111001010001000000
000000010000100000000000000101101011111101010000000000

.logic_tile 5 9
000001001000000000000000000000001010000100000110000000
000000000000001111000000000000010000000000000000100000
011000000000000101000010110011111011010110000000000000
000000000000000000000010000000111011100000000011000000
010100101010000000000111101101100000000011010000000000
110001000000001111000010001001101101000010000000000100
000010000001000001000010110000000001000000000000000000
000001000000100101100110110101001001000000100000000000
000000010001000000000000000101011100000000000000000000
000000011000000000000010100000010000001000000000000000
000100010000000000000010000000000001000000000000000000
000100010000000000000010110101001000000000100000000000
000000010001000000000000000111011010000110100010000000
000000010000000000000010110000101000000000000000000001
000000010000000001100000011111111010001011000000000000
000000010100000000000010101111000000001001000001000001

.logic_tile 6 9
000000000000000000000000010101100000000010110000000000
000000000000100000000010010111101010000000010011000000
011000000010000111100110000000001001010000000000000000
000010100000000000000100000000011000000000000000000000
110000100000100101000000000011100001000011010010100000
010000000000001101100000001111001110000010100010000000
000000000000000111100110101000000001000000000000000000
000000101010000000100011111001001000000000100000000000
000000011010000101100000001101101010001110000000000100
000000010010000000000011101101100000001000000010000000
000000010000000101100000001000000000000000000100000000
000001010000000000000010000111000000000010000001000100
000000010000000101000110011011011111001001010000000000
000000010101000000100010101011011010000000000000000000
010000011100001011100000010000000000000000100110000000
000000010000000101000011100000001111000000000001000000

.logic_tile 7 9
000000001110001001000000010000001010000100000101000100
000000000001000111100011100000000000000000000000000001
011001001010000101000111001111101010010111100000000000
000010000000000000100111010111001000000111010000000000
110000101100000011100111101011001010111000010100000000
110000000000001111100011101101011011011110000000100001
000100100000011000000011101011001110000110100000000000
000000000000001111000000001001001111001111110000000000
000000010110001011100111010101000000000000000100000000
000000110001000011100111110000100000000001000000000001
000000010000000101000000000001011101000000010000000000
000000010000000000000010001011011000010000100000000000
000010010000000101100111111001111100000110100000000000
000001010000000000000011111001101101001111110000100000
000000010000000101100000000001001011100001110100000100
000000010000001111000000000011111010111000010000000001

.ramb_tile 8 9
000001100001001011100000001111001010000000
000011010000001011000011010101110000010000
011000000001001000000000001111011000000000
000000000000101011000000001111000000000000
010000000110001011000111100001001010000000
110000000010000011100111100101010000010000
000001000000000111000000001011111000000000
000000000000000000100010010111100000000000
000000010111010000000000000101101010000000
000001010000000000000010010001110000000000
000100110000001001000000000011011000000000
000001010100000011000010000101100000000000
000000010000000001000000010011101010000000
000000010000001001000011001001010000000000
110000010000100001000000000111111000001000
010000010011000111100010010111000000000000

.logic_tile 9 9
000000100000000011000000001001100000000001000000000000
000001001010000000100011101001101001000010100000000000
011000000000001000000111110000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000100100000000000001011011011110000100000000000
000000001010000111000000001111101000100000000000000000
001000000000000111000000010011011110001111010100000000
000010000000000111000010000001101110101111010010000000
000000010000000111000011111011011101100000110000000000
000000011110010000100011000101111000000000100000000000
000011010010010000000010000011111101011110100000000000
000010010010011111000010011111101110011101000000000000
000010010000001000000011100111101011011111000000000000
000001010000000001000011111111101101111111100000000000
000000010001101001100011110001100001000010100000000000
000000010000100001000111110011001011000000010000000000

.logic_tile 10 9
000000000010000101000010001111111010100100000000000000
000100000000000000000111001001001001010100000000000000
011000000000000000000000010101101010000110000000000000
000001000011000000000011011001001101000111000000000000
110010000000011111100011100000000000000000000000000000
100010001100101011100100000000000000000000000000000000
000001000000000111100110100101011100000010100000000000
000010000000000101100010001111001001000011010010000000
000000010010000001100011101101101010100000000000000000
000000011100000001000011101111001001101001000000000000
000001010000001011100000001101100000000001010000000000
000000110000001011100000000011101110000001000000000000
000110010001000101100000010001001100111011110100000000
000000011000101111000011011101001101110011110010000000
010001011000000000000011100011001111010100000000000000
100000110000001111000100000000001011001000000000000000

.logic_tile 11 9
000001000101110001000000011111001101000110100000000000
000000000110000000100010110011011010001111110000000000
011000000000000101100000001111111100010111100000000000
000010100000000011000000001101001101000111010000000000
000000000000000011000111000111101101000110100000000000
000000000010000000000100000101101100001111110000000000
000000000000001111100000000011011101010111100000000000
000000000000001111100011101011101010000111010001000000
000000010000001101100010010000000001000000100000000000
000000010000001011000010100000001000000000000000000000
000100010000000111000000001011001001000011100000000000
000000010000001001100000000111011100000011000000000000
000000010000000000000111010001101110111011110101000000
000000010000000101000110001101011111010111110000000000
000010111110100101100000010001011001000110100001000000
000001010000011111000011010001101110000010100000000000

.logic_tile 12 9
000000100001011000000000010101100000000000001000000000
000001000100000111000011100000101000000000000000000000
000000000000010111100111100101101001001100111000000000
000000000000110000000000000000101001110011000000000000
000000000001001000000111010001101000001100111000000000
000000001000001101000011110000001001110011000000000000
000000000000101001000111110101001001001100111000000000
000000000001001111000111010000101101110011000000100000
000010110000000000000110100101001001001100111000000000
000010010000000000000000000000001101110011000000000000
000100010000011000000011100111001000001100111000000000
000000010000100101000110110000101011110011000000000000
000000010000000000000010100101101001001100111000000000
000000010000000000000100000000001100110011000000100000
000001010001110000000000000101101000001100111000000000
000010110001110000000000000000001101110011000000000000

.logic_tile 13 9
000000000100001000000011101101011011000010100000000000
000000000000000011000011000111011011000011010000000000
011010100000010000000110001101001011101111010100000000
000001000000100000000000001111101001111111100010000000
110001100110001111000111100111111010111111110100000000
100000000011001011000100001001101011111001010000000100
000001000000000111000011110101011100111000100100000000
000000100000000001100110110011101110101000010010000000
000000010111001111000111100011011111111000100100000000
000000010000101011100100001101001010010100100010000000
000000110001010000000000001011101010101111010100000000
000000010000100001000010001111111101111111100000000100
000111010001011000000000000001011110111110110100000100
000010010000001011000000000001111011111110100000000000
010000010000001001000000001101101100000110100000000000
100000010100000111100010011101101010000001010000000000

.logic_tile 14 9
000000000000100000000011000000001100000100000100000000
000000000000000000000010110000000000000000000011000000
011111000000101011100000000000001010000100000100000000
000011100111001111100010100000010000000000000001000000
010000000100000000000110001101111011101001010000000000
000000000000000000000110100001101010011001010000000100
000000100001000011100111000111011010111000110000000010
000001000000100111100110001001101011010000110001000000
000000010000100101000000000001111011010000110010000010
000000010000000000100000001001001011111000110000000000
000000010000100101100000000001100000000000000100000010
000000010000010000000000000000100000000001000001000000
000010110100000000000111100000011110000100000101000000
000001010000000000000000000000000000000000000000000100
010011111111001000000000000101101111001001010000000001
000010010000100001000000001101011100011110100000000100

.logic_tile 15 9
000000000100001101000110100000011110000110100000000000
000010000000000001000111101001011100000100000000000000
000000000000000101000000001111101110001011000010000001
000000000000000011100000001011100000000010000000000100
000000100000000101000000000001000001000010010010000010
000000001010000101100010111011001111000010100000000000
000010001110010000000000000011111110001010000010000010
000001001010000000000000000101010000001001000000000000
000000010000001000010000010001100001000010010001000100
000000010100000101000011000001001111000001010000000000
000000010000010001100010001001100000000011100000000000
000000010001000011000100001111001001000010000000000000
000000010000000001000000011101001110001011000001000000
000000010000000000000010101111110000000001000001000000
000011110110110000000110101111101010001110000001000010
000001010000010000000010010011100000001000000000000000

.logic_tile 16 9
000000000110001101000011100001001110101111010100000000
000000000110000111100100001101001111111111010000000000
011000000001100011100000011001000000000000100000000000
000000000000100111000011010011001001000001000000000000
000000000000010111100010001000011111000110100000000000
000000000000010000000000000011011101000100000000000000
000000001110001111000000001111111011110010110000000000
000000000000010001100010000111001011010010110000000000
000100010000000000000010100111111010111110000000000000
000000010000000000000100000001011010101101000000000000
000010010001011001000110110001111110001010000000000000
000000010100001111000110001011010000000110000000000001
000000010000000001100110001101101110111110110100000000
000000010000000001000000001001001110110110110000000000
000000010001110001000110001000000001000010100000000010
000001010001011001000011100001001101000000100010000101

.logic_tile 17 9
000000000000000001000111110101001001001100111000000000
000000001010100000000011100000001011110011000010010000
000000000000000000000111100011101001001100111010000000
000000000000000000000100000000001101110011000000000000
000000000110010111000000000001001001001100111000000000
000000000010001001000000000000101110110011000000000000
000000000000000000000111000001001001001100111000000000
000000000000001111000100000000101010110011000000000010
000000110000000000000111100001001000001100111000000000
000000011110101101000000000000001100110011000000000000
000100010000000011100111000011101001001100111001000000
000001010010101111100111110000101100110011000000000000
000010110000010111000000000001101000001100111000000000
000001010000000000100000000000101110110011000000000000
000000111010000101000000000101001000001100111001000000
000000010001000000100000000000001101110011000000000000

.logic_tile 18 9
000000000110010000000011100111001001001100111000100000
000000001010100001000000000000101110110011000000010000
000000000000000000000000000011101000001100111000000000
000001000000000000000011100000001011110011000000000000
000000001010000000000111010101101000001100111000000000
000001001101011111000111110000101101110011000000000000
000000000000001000000000010011101001001100111000100000
000000000001011111000011100000101010110011000000000000
000000010110000001000000000011001000001100111000000000
000010110000000101000010100000001000110011000000000000
000001010000001000000000000001101000001100111000000000
000000110000000011000010100000101001110011000000000010
000000010111010000000000000111101000001100111000000000
000001010111000000000011100000001011110011000000000000
000000010000000101000000000011001000001100111000000000
000000010000000101000000000000001010110011000000000000

.logic_tile 19 9
000011000001010000000000000001101000001100111000000000
000000000110001101000011000000001000110011000000010000
011000000000000111100111100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010000001011111100000001000000000000010000000000000
000000000100000001100000000101000000000000000000000010
000000001100000011000010110000001010000010000000100000
000000000000000000000010110000000000000000000000000000
000000010000000001100000001101111000001001000100000000
000000010111011111000000000111110000000101000000000000
000101011100100000000110000101100000000000110100000000
000000110001010000000100000011101010000011000000000001
000000010000001000000000000001101110001000000100000000
000000010100001001000000000011100000001110000000000010
000000010110100001100000001000001001000100000100000000
000000010001000000100000001011011001010100100000000010

.logic_tile 20 9
000000000001001000000011101111011101110110100000000000
000000000000100111000000000111001100110000110000000000
011000000000001111100000001111101011111111010110000000
000000001000000101100011100101111110111111000000000000
000010100000000111000010110101011010111111110101000000
000000000110001101000111100011001101111001010000000000
000001000000000111100010110101111001100010000000000000
000010100000001101000010001001011000000100010000000000
000000010000101000000000010101011101110110100000000000
000000011100000001000010110001101100110000110000000000
000000010000101001000000000000001110000010000000000000
000000010001010111100000000000000000000000000001000000
000000110100000111000000000011111111110010110000000000
000001010000001001100000000101011100100001110000000000
000001011110001001000011101001111011111110110100000000
000000110000000001000011101101011010111101010000100000

.logic_tile 21 9
000010000000000111000111110000001111000100100000000000
000000000110000000000011000000011101000000000000000000
011000001100100000000110000000011100000100100000000000
000000000001000000000000000000001000000000000000000000
000000000001000000000110100000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000001000000000000000010101001001100001001000100000000
000010100000000000000100000011110000001010000000000000
000010010000000001000111110101011000000100000000000000
000000010000000000000111000000110000000000000000100000
000000010000100001100000000111000000001100110000000000
000000010001000001000010001001000000110011000000000000
000010110000010111000000010001101101000000000000000000
000000010000010000000011111101101011000000100000000000
000001011100100000000000011000000000000000100000000000
000010110001000000000011011111001101000010000000000000

.logic_tile 22 9
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000010110100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000011100000001001011010110100010100100000
000010000000000000100000000111011110010100000000000000
011000000000000001000110000000000000000000100100000000
000000000000000000100000000000001101000000000000000000
110000000000001000000000001001100000000000000000000000
000000000000000001000000000011000000000010000010000000
000000000001010000000000011011100000000010000010000000
000000000000100101000010001111000000000011000000000000
000000000000000000000010000001011101110100010100000000
000000000000000000000000000111001110010100000000000000
000000000000000001100000001111011110101001000100000000
000000000000001001000000001001001000100110000000000000
000000000000000111000000000001011011110100010100000000
000000000000000000000000000111001110010100000000000000
000000000000000001000000000111011110111000100100000000
000000000000000000000010010001001010100000010000000010

.logic_tile 2 10
000000000000000101100011101000000001000010100011000000
000000000000000111000000000011001001000010000000000000
011000000000010101100111100111100000000000100000000000
000000000000100000000111110000001001000000000000000100
010000000000000101000111100001011001101001010000000000
110000001010000000000100000101001101110000000000000000
000000000000000001000000000001000000000000000100000000
000000000000000000100000000000000000000001000000100001
000000000100000000000000000001011001110000000000000000
000010000000000000000000000101001101001111110000000000
000010100000001000000000001000000000000000000100000000
000001000000001011000010001001000000000010000000000010
000000000000000000000000000111000000000000000100000000
000000000000000001000000000000000000000001000000000000
010000000000000011100000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 3 10
000000000000000001000110010101001000001100111110000000
000000000000000000000010000000001101110011000000010000
011000000000001000000110010101001000001100111100100000
000000000000001001000010000000001000110011000000000000
000000000011001001100111100111001000001100111100000000
000000000000000001000000000000101001110011000000000010
000000000000010000000000010011101000001100111110000000
000000000000100000000010100000001001110011000000000000
000000000000000101100000010111101000001100111100000000
000010000000010000000011000000001011110011000000000010
000000000000000000000000000111101001001100111100000000
000000001110001101000000000000001011110011000000000010
000001000000000000000000000011001001001100111100000001
000000100000000000000011110000001001110011000010100000
010000000000001001100000001001101000001100110100000011
000000000000000001000000001001000000110011000010000000

.logic_tile 4 10
000010100000100000000000000011011100101100000000000000
000000000000000000000000000101101101101000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000
110001000000000011000000001101001110000011000000000000
110000000000000111100010110001000000000010000000000000
000000000001011000000000000111111100010110000000000000
000000000000101111000000000011001111010100000000000100
000000001011010111100010101111011110001011000010000000
000000000000001101000110101011110000000110000000000000
000000000000000101000000000011100000000000100000000000
000000000000001101000010111111001100000010100011000000
000000000000001000000111100000001100010110000000000101
000000000000001011000110100101011101010100000000000010
010010100001010101000000010000001100010110000000000001
000000001110100000000011001101001111010100000011000000

.logic_tile 5 10
000000001100000000000010100111111101100000010000000000
000000100000000000000010110011001010110000010000000000
000000000000100101000011100000001000010010100000000000
000000000110000000000000000011011110010000100010000110
000000000000000000000000001111001100101001010000000000
000010100000000000000010110101001001000010000000000100
000010100000000101000111110101111010000011010000000000
000000000100000000100010011001101011000010100000000000
000000000110100101000010100101001101001110000000000000
000001000000011111000111101011111010001100000000000000
000000000000000011100010001001011011101100000000000000
000000100000000000100000000001101011010100000000000000
000000000100000000000000001011111000000010000000000000
000000000111001101000000000111110000000011000000100000
000000000010000011100000000011001000000100000000000000
000000000000000101100000000000111101001001000000000100

.logic_tile 6 10
000011000000000101000000010111001100000001000010000000
000001000000000111000011010011110000000011000000000000
011000000000000001100000000001000001000000100000000000
000000000001010000100000000111001111000001010010000000
010001000000010000000010100001001110000010000010000000
100010000000101001000011100000011111101001010011000000
000000000000000000000011100101111111000010110000000000
000000000000000000000000001111101110000000110000000000
000000001000000000000110010101001010010100000110000000
000000001110001001000110010000011101001001000000100000
000010100000000000000000000001011100010010100100000000
000000000000000000000010110000111010000001000010000000
000010100000010000000110100001101111100000110000000100
000001000000101101000010111101011110010000100000000000
000001000000001101000000000111011110110100000000000000
000010100000001001100010011111101000110000000000000000

.logic_tile 7 10
000100000001010000000111011011111110010111100000000000
000100000000100000000111110001001100000111010000000000
000001000000001111100011110111001101010111100000000000
000000000000001001100010001101001100000111010000000000
000000101001000011100110000111011001010111100000000000
000001100000100000000110010011001110001011100000000000
000000000000000000000010110001101000000000010000000000
000000000001010000000110010011111001100000010000000000
000100000010000001000010101111111100010111100000000000
000100100010101111000000000011101100001011100001000000
000000000000000011100000001101001100010111100000000000
000000000000001001100010100011101101000111010000000000
000000000001000101100000000101111101000110100000000000
000000000010101001000010000011101101001111110000000000
000010000000000011100000010101101011001000000000100000
000000000000010101100010101111101001101000000000000000

.ramt_tile 8 10
000000000010001000000000001111111100100000
000000001110000011000000001101100000000000
011000000000010111000000000111111000000000
000000000000001011100000001011100000000000
110001000000000111100010010111011100000000
010010000000000000000111001101100000010000
000000000100000111100011110011011000000000
000000000110000000000111000011000000000100
000000000100001011100010011101011100000000
000000001100000011100111110111100000100000
000010100000000111100000001011111000000000
000000000000000000100010000111100000000000
000000001000000000000000000101111100000000
000000000001010000000011100101100000000000
010000000000110011100110001001011000000000
110000000000010111100110010001000000010000

.logic_tile 9 10
000000000111000101000010011001011101111001010000000000
000000000000000000100010001101111101111110100000000000
011010000000000000000000011000001011010010100100000000
000000000000000000000011110101001110000010000010000000
010000000110010111000010001101001000001011110000000000
100000000000100000100111101011111111101111110000000000
000100000000000111000111100101111101000000100100100000
000001000100001111000111100000001110001001010010000000
000000000011010000000000000111111111000100000100000000
000000000000100000000000000000101110001001010001000010
000001000000000001000111011101011101111001010000000000
000000100000001001100011001101111101110110110000000000
000010000000010000000011100011111111010100100100000000
000001000000100001000100000000001001000000010000000001
000110100000000111100000000000001000010110000000000000
000000000000100011000010010001011110000000000000000000

.logic_tile 10 10
000001100110010001000110001101101011011111110101000000
000001000000100101100000000011001111010110100000000000
011000000000000101100010101001101100011110100000000000
000000000000000101000000001101001110011101000000000000
000010000000011001100011101001111000011111110100000000
000001001100000101000000000011101010010110100011000000
000000000000000000000110110101101100001000000000000000
000000000000000111000011011011100000001001000000000000
000100000001111111100111110001001110001111110000000001
000100001000010011100110010011001101000110100000000000
000000000000000000000010010111001011111110100101000000
000000000000001111000011001001111110111110110000000000
000000000100001111000010111111011100010110100000000000
000000000000001011100011111011111110000001000000000000
000000000000000000000110000001001100010110000000000000
000000000000001111000000000111001100111111000000000000

.logic_tile 11 10
000000001000000000000010001101011000101011110100000000
000000000000000000000100000011101111111011110001000000
011000000000110001100000001011011101101001000100000000
000010000111010101000000001011101110101110000011000000
110000000000001000000000001111001011111110110110000000
100000000110000111000011101111011100111110100000000001
000000000000000111100111011001111101110000000110000000
000000000001000000100110100111001111111001010000000000
000010000000000000000000001011101010000011100010000000
000000000000011001000011111101001100000011000000000000
000000000000000001000011110111111011010110100000000000
000000000001011001000111100101011100000001000000000000
000000100000001000000010001111101001110100010100000000
000000000000100011000000001011011100010100100000000100
010000000000000111000010100011111011101111010100000000
100000000000000011000111111101001011111111100010000000

.logic_tile 12 10
000000100000001111000011110011001000001100111000000000
000000000000000111100110100000101101110011000000010000
000000000000001000000000010101001000001100111000100000
000000000000000011000011010000001000110011000000000000
000011100010001101100000000111001000001100111000000000
000010101010101011000011110000101000110011000000000010
000000001110100000000110110111001000001100111000000000
000000000001000000000011100000101011110011000000000010
000000000000000101100010100101101001001100111000000000
000000000000000000100010000000101011110011000000000010
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001100110011000000100000
000000000000000000000010010001001000001100111000000000
000000000000000000000111010000101001110011000000100000
000001000000000000000000000001101000001100111000000001
000010100000000000000000000000101010110011000000000000

.logic_tile 13 10
000001000111100111100111100111000001000011100000000000
000000000010001101100111101001101110000001000000000000
011000000000001111100000000011101100001001010000000100
000000000010001011000000000101101101101101010000000000
110000100100000000000000000101111001101001110101000001
010001000000000001000000001111001000101000010000000010
000000100000000111100000000111011011110000010100000101
000001000000000101000011101001101111110010110010000000
000010100001011011100110101001101110101101010110000000
000001000000101111100011101111001111010100100010000000
000000000000000101000010110101101111101001110101000000
000000000110100000000010100001011101010100100011000010
000000000000100000000011001011111010111000000111000000
000000000001000101000110010101011111111101000000000010
000001000001010111100111110001001111101001010111000000
000010000000100000000111000011011000010101100000100001

.logic_tile 14 10
000011000100000101100011110101011000100001010000000000
000010001100011011000111010101101000111001010000000001
011000000000000111000000011000001001000010000010000000
000000000000000000100011101111011110010010100000000100
010000000010001111100000010000001111000110100000000000
000000000000010101000011000001001001000000100000000000
000000000000000011000011100011111000000110000000000000
000001000011010000100100001001110000001010000000000001
000001000110000000000000011111100000000011010001000000
000010000000000001000010000011001101000010000000000100
000000000000011000000000010101011011101001000000000010
000000000100000101000011001111011000110110100000000000
000000000010000000000000010001001011000000100100000000
000001000001000001000011000000001010101001000000000000
010100000000000000000000010011000000000010000000000000
000000000000001001000010100000000000000000000000000000

.logic_tile 15 10
000010100000010111000000000111000000000000001000000000
000011101001010000000000000000001100000000000000000000
000000100000001000000000000101101000001100111000000000
000001000000001011000000000000101000110011000000000000
000000000010000000000000000000001000001100111000000000
000010000000000000000000000000001110110011000000000000
000001000000000000000110100111001000001100111000000000
000000000001000000000000000000100000110011000000000000
000001100000000000000000000000001001001100111000000000
000001001110001011000000000000001101110011000000000000
000000000001000001000000010111101000001100111000000000
000000000010100000000010010000000000110011000000000000
000000000000001001100111100000001001001100111000000000
000000000110001001100000000000001000110011000000000000
000000000000100001100000000000001001001100111000000000
000000000001000000100000000000001100110011000000000000

.logic_tile 16 10
000001000000000111100111001011111010101001110110000101
000010100000000000100110110101111001101000010000000010
011001000100100111000010100000011110000100100000000000
000000100000000000000011000101001000000000000000000000
010000000000000000000111110001111000000010100000000000
110000000000010001000111100000101100100000010000000001
000000000000100111000110101000001111000110000000000001
000000000001000111100011101001011100010100000000000100
000101000000100000000000000001011001010010100000000000
000010100001001101000000000000111011100000000000000101
000101001111101101100010001101111101110100010100100001
000000100100101011100010101101011010110000110000000010
000000000000000000000010101111011011101001110100000000
000000000110001111000100000101011100101000010010000010
000000000000000011100000001000011000010100000000000010
000000000000000000100011011111011011010000100000000000

.logic_tile 17 10
000000100001010000000000010111101001001100111000000100
000010100001110000000011100000001011110011000000010000
000000000000000000000000000111001000001100111000000000
000000001000000000000000000000001111110011000000000000
000010001010000000000011100011101001001100111000000000
000010101110101111000011100000101110110011000000000000
000001000000010000000010000111101000001100111000000100
000000100001110111000110000000101011110011000000000000
000110100000010000000000000101001000001100111000000000
000011100100000000000000000000001011110011000010000000
000000000000001000000111100001001001001100111000000010
000000000000001011000010010000101011110011000000000000
001000001010000001000000000111001001001100111000000000
000000000100001111000011110000001101110011000000000000
000010000000001001000011100011101001001100110000000000
000010100000000111000000000000001010110011000000000000

.logic_tile 18 10
000000000000000101100000000000001000111100001000000000
000001001100000000000010100000000000111100000000010001
011000000000000000000010111001000000000001110100000100
000000000000000111000010100101101011000000010000000000
000010000000100101000011111000011110010000000100000000
000000000100010000000010101111001011010110000000000000
000000000000000000000110100101000001000001010100000000
000000100000001111000010100001001010000010010000000010
000010100110000000000000001101100000000000010100000010
000000000010000000000000000011001110000010110000000000
000000000000001000000000001001100001000000010100000000
000001000000001001000000000101101011000001110000000010
000010000001000001000000000001111011000000100100000010
000010101100000000000000000000101011101000010000000000
000001000000000000000010011000011001010000100100000000
000000100000100001000010010101001111010100000000000010

.logic_tile 19 10
000011000001001000000000000000011110000010000000000000
000000001100101111000000000000010000000000000000000000
011000000000000000000111100011101101000100000100000001
000000000000000000000110110000001001101000010000000000
000010000001010101000000010000000000000010000000000000
000001001010001011100010100001000000000000000000000010
000000000000001000000000001000000000000010000000000000
000000000000001111000011001101000000000000000000100010
000010000000011000000000000000001010000010000000000000
000000000000000111000000000000000000000000000000000010
000000000000001000000000000000000001000010000000000000
000000000000001001000000000000001010000000000000100000
000000000000000000000000000111000000000010000000000000
000000000000000000000010010000100000000000000000100000
000000000000001000000000001101011000111110110100000000
000000000000000101000010010111011011111110100010000000

.logic_tile 20 10
000000000000000000000000011000000001000000100000000000
000000100000000000000010001101001001000000000000000000
011000000000001001000000010000000000000000000000000000
000000000000001011100010000000000000000000000000000000
000000000000000000000000000000011101000100100000000000
000000001010001001000000000000001010000000000000000000
000000000000000111100010000001011010000000000000000000
000000000000000000000000000000110000000001000000000000
000010100000000000000000001101011111000000010010000000
000000000000000000000000000011011011000000000001000110
000000000000000111000111100000011001010110100100000000
000000000000101001000100001111001111000000100010000000
000000000000010000000000011001100000000000000000000000
000000000110100000000010101111000000000011000000000000
000000001001000000000111100000000001000010000010000000
000000000000000000000011010000001101000000000000100000

.logic_tile 21 10
000110000000000001100000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000001101000000000000001000000000000000000000000000
000000000000100000000000001111001111000010000000000000
000000100001010000000010101001011010000000000000000000
000001001010000000000000000111001011000110100000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000011000001010000000011100000000000000000000000000000
000011000100101101000000000000000000000000000000000000
000000001101001000000000000111011101110010110000000000
000000000000000011000000000111101110010010110000000000
000000000000000000000011100011000001000000100000000000
000000001110001011000010010000101100000001000000000000
000000000000001001100000011001001101000010000000000000
000000100000001011000010001101101111000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000111000000000000000000000000
000000000000000000000000000000101110000001000000100000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010000000001100000110100001000000
000000000000000000000100000000011111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000010

.logic_tile 2 11
000010000100000000000111001111101010000110000010000000
000000000000000000000011100011100000000010000000000000
011000000000000111100110100000011101000110000000000000
000000000000000000100100001001001101000010000001000000
010000000000100101100000010000011111000110100000000001
010000000000000001100011100000001111000000000000000000
000010000000001000010111101101000001000010110000000000
000001000000001111000100001001001100000000110010000010
000010000100000001100000000000001010000100000100000000
000000000000000000000010100000010000000000000010000000
000000000001010101100010001000000000000000000100000000
000000000000100001000100000101000000000010000000000010
000000000000000011100000000111011001010111100000000000
000000000000001111100000000111001011001011100000000000
010000000000011011000011000011011110001010000000000000
000000000000001011100010000011100000000110000010100000

.logic_tile 3 11
000000100000000000000000000111100001000000000000000000
000001000000000001000000000000101011000000010000000000
011000000000000101100000001101000000001100110100100000
000000001100000000000000000101000000110011000000000000
000000000010000001100000000101011110000000000000000000
000000000000000001000000000000010000001000000000000000
000000000000000000000111001000000001000000000000000000
000000000000000001000100000001001111000000100000000000
000001000000000000000000001111100000000001000000000000
000000000000000000000000000111100000000000000000000000
000000000001010000000110011000000001000000000000000000
000000000000100000000110011011001111000000100000000000
000000000000000000000000001111100000000001000000000000
000000000000000000000000001011100000000000000000000000
010000000000000001100000000001000001000000000000000000
000000000000000000100010100000001111000000010000000000

.logic_tile 4 11
000000000000001000000000011000001110000000000000000000
000000000100001111000010101001000000000100000000000000
000000000000000111100110101101011111010111100000000000
000010100000000000100010111101111000001011100000000000
000000000001000111100111100011001100001000000000000000
000000000000100000100110100001101010010100000000000100
000000000000000001000000001000011000000000000000000000
000000000000000000000011110111010000000100000000000000
000100000010000001100010001011101011010100000000000000
000000000000000000000000001001011010010100100000000000
000000000000000101100000001011100000000011010010000000
000000000000000000000010111001101111000010100010000000
000000100000001000000010110111000000000010110010000000
000001001100010111000110101111101001000000110000000010
000010000001000001000111000111111000000000000000000000
000001000000100001000000000000010000001000000000000000

.logic_tile 5 11
000000000000001001000110001000000001000000000000000000
000000000000001101100100001011001111000000100000000000
000000000000001101000110010111001100111001010000000010
000000000000000101000111110101111001110101010011000011
000000000000000111000010110000001011000100000011000000
000000000001000101000011110000011001000000000000000010
000000000000000000000111001011001010111101010000000110
000000000000000101000100000101101110110100010001100011
000000000000000000000000000000000001000000000000000000
000000000000000000000010110111001101000000100000100000
000000000000000000000010000001011010000010000010000101
000000000001000000000010110001010000000000000010000000
000001000000001001100010011001111100010011100000100010
000000100111011001100011110001111101000011000000000101
000000000000000000000011101011001010000110000000100011
000010000000000000000100000001111111000111010010000101

.logic_tile 6 11
000000000000000000000110110000000000000000000000000000
000000000000001101000010101101001010000000100000000000
011000000000000001100000011001101110000000010000000000
000000000000000000000011000011101010010000100000000000
000001000110101111000010010111100001000000000000000000
000000101100011001000010000000101110000000010000000000
000000000000000000000010100111100001000000100000000000
000000000000000000000100000011101000000010110000000000
000000000110101111000000010000011100000010000000000000
000000000000010101000011101111011100000110000000100000
000000000000000101000011110001011010111101110100000000
000000000000000000000110011001011011111100110010000000
000001000000011111100111110111101110000000100000000000
000010000100010001100011010000001001000001010010000000
000000001010000011100110000011011100010110000001000000
000100000000000111000010010000111111100000000000000000

.logic_tile 7 11
000010000000100101000000011101001010001001010000000000
000010100000000000000010101001101111000000000000000000
011000001010000111100000000011011110001001010001000000
000000000000001111100010110001001010000000000000000001
000000000000000111100110001111111011000001000000000000
000000000000001111100010100101001101000111000000000000
000000000000111001100000001011111100000001000000000000
000100001011011011000000000111011101000011010000000000
000001000000000000010111000000000000000000100100000000
000000100000000111000000001001001011000010100010000000
000000000100101101000000000000001000000100000100000000
000000000001000001000011101111010000000110000010000000
000000000001011000000010010111101111010100000000000000
000001001110001011000010000000001000001001000000000100
000000000000000001000010001101011111000110100000000000
000000001000001001000100000011011000001111110000000000

.ramb_tile 8 11
000000000000000000000000000101011000000000
000000010000000000000011110101110000010000
011010100000011011100011001101011010000000
000000000110000011000000001111110000000000
110000000000000111000111111001111000000100
110000000000000000100111001011010000000000
000000000011000000000011001111011010000000
000000000100100111000010000101010000000000
000001000100000011100000001101111000000000
000010000000000000100010001111110000000000
000001000000000000000000000011011010000000
000000000000000000000010000011110000000100
000000000100000001000111100111111000000000
000000000000000001000000001001010000000000
010010000001010001000010000111111010000000
010000000000000001000110000111010000000000

.logic_tile 9 11
000001000000000111000011100000011001000000100000000000
000010000000000000100011100000001000000000000000000000
011010000000000011000010000001011111000110000000000000
000000000000001101000110011001101100000111000000000000
110000000000000111100010001000000001000000000000000000
100000000000000000000100000001001111000010000000000100
000100100000000001100111110001100001000000000000000000
000000001010000000000110000000001011000001000000000000
000000000001010000000000001111000001000010010000000000
000000001110100000000000001011101001000010100000000000
000000100001100111000010011011111011000110100000000000
000001000011110001000011010111011001000110000000000000
000000000001010000000000001000011110000010100010000000
000010100000100000000010011001011010010000100000000000
010100000000001001000111001101101010111111110100000000
100000000100100011000011101011011000110110100010000001

.logic_tile 10 11
000000000000001001000110010000001000010100100100100000
000000001110000101100010100000011000000000000000100000
011000000000100000000000010001000000000000100100000000
000000000000000000000010100000101001000001010000000010
010010100100000000000000000001011111000110100100100000
100001000000011101000000000000001001001000000000000000
000000000000000111100000001111000000000000000000000000
000000000000000000000000000111100000000001000000000000
000000000001000000000000000101001000000100000100000000
000000000000000000000000000000010000001001000010000010
000000000001000000000000011101100001000010100100000000
000000001010000000000011011111001110000001100010000001
000000000001010000000111001000001000000100000100000100
000000001100100000000100001111010000000110000010000000
000000000000000000000011100000011100000100000100000010
000000001000001101000111111001010000000110000000000000

.logic_tile 11 11
000000100000010111100111100000000000000000000000000000
000010000000100111100000000000000000000000000000000000
011000000000001000000000001111101110000110100000000000
000000000010000011000000001111111011001001000010000000
000001001111000000000000010000000000000000000000000000
000000100000100000000011100000000000000000000000000000
000000100000000000000010001101111100010111100000000000
000000000000001001000100000111101110001011100000000000
000000000001010000000000000001000000001100110000000000
000001000100100000000000000000000000110011000000000000
000000000000000000000000001111101110000110100000000000
000000000000000001000000001111111001001001000000100000
000000001001100000000010000111000000000000000100000010
000000000000010001000110110000100000000001000000000001
000000000000001000000111110001011001010000100000000000
000000100000000001000111010000001010000000010000000000

.logic_tile 12 11
000010100000000000000111000001101000001100111000000100
000000000000000000000100000000101110110011000000010000
000000000110100000000111000101101001001100111000100000
000000000001000000000000000000001101110011000000000000
000010000101011011100000000111101000001100111000100000
000001000000001011100010000000001010110011000000000000
000000000000001001000000000011001000001100111000000000
000000000000000111000000000000101011110011000000100000
000000000000001001000000000011001001001100111000000010
000010100000001001000010000000001110110011000000000000
000000000000000000000110100111001001001100111000000010
000000000000000000000011100000101010110011000000000000
000000000100000101100010000101001001001100111000000010
000000001100010000000100000000001101110011000000000000
000000000000000101100000000011001000001100111000000000
000000000000000111000000000000001001110011000000000100

.logic_tile 13 11
000001100010000111100111100101111010001001000000000000
000011101010000000100100001111011100000101000000000000
011000000000001111000011010101111110101111010100000000
000000000000000011000010010111101111111111100010000000
110000000000100111000111110001001000000110100000000000
100000000000000000000010000111011101001001000000000000
000000000000001000000010011101101101101101010100000000
000000000000001101000111111011111000001100000010000000
000000000001110000000011101011111001011110100000100000
000000001011010111000111011001011111001001010000000000
000000000000000001000111100101101011101011110100000000
000000000000000000100100000111101111110111110010000000
000000000000100001000010001111001011101011110100000000
000000000000001111000111111101011000111011110010000000
010000000000000111100010111101011010111111110100000000
100000000000001111100111010111111101111001010010000001

.logic_tile 14 11
000000001010010000000111101111011111001000000000000000
000000000000000000000000001111101000001101000000000000
011000000000001011000000010111101011000010000010000000
000000000000000111000011100000011101101001000010000000
000000000100000111100010000101000000000010110010000000
000010000000000001000111101101001010000000100000000000
000011000000010000000000000000011000000100000100000000
000010000000001101000000000000010000000000000010000000
000000000000000000010110000000000000000000100110000000
000000000000000000000010000000001101000000000000000000
000000000001010001000010000001111111000000100000000000
000000001010100000000000001001011000010100100000000000
000000100000000000000000011011001011000100000000000000
000001000000000000000010110001111111101000010000000000
000000000000001101100010001111111001000001110000000000
000000000000000001000000000101101100000000100000000000

.logic_tile 15 11
000000000000000000000111000000001000001100111000000000
000000000000000000000000000000001110110011000000010000
000000101100000000000000000000001000001100111000100000
000001000000000000000000000000001101110011000000000000
000000000001000000000010000111101000001100111010000000
000000000010000000000000000000000000110011000000000000
000100000000000000000000010101001000001100111000000000
000000000000000000000011000000100000110011000000000000
000001001100100000000110100101101000001100111000000010
000000000001000000000100000000100000110011000000000000
000000000110010011000000000000001000001100111000000000
000010100000000000000000000000001001110011000000000000
000000000000000011000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000010000000011001000000000111101000001100111000000000
000011100000001101000000000000000000110011000000000010

.logic_tile 16 11
000000000000000001100000001111000000000011010000000000
000010000000000000000000001001101100000001000001000000
011010100000000011100000010101011000010010100000000000
000000000000000000000011000000011101100000000001000000
000000000000000011100000011101011101010000000000000000
000010000000000000000010110011101011101001000000000000
000010100000000000000011110001111111000010100000000000
000000000000000000000110100000111110100000010001000000
000000001010000101000010100001101101010110000001000000
000000000001010001100100000000001001100000000000000000
000000100000001001100010100000000000000000100100000000
000000000000000111010100000000001000000000000010000000
000010100000010101100011000000011011010110000001000000
000001001010000000100010111111011001010000000000000100
000000000000000000000111000001101111000010100001000000
000000000000001101000000000000101101100000010010000000

.logic_tile 17 11
000000001001010111000011111011000001000000100000000000
000000000110100000100111111111101101000010000000000000
011000000000000001100000011000000000000000000100000000
000001000010100111000010110101000000000010000010000000
000000000000001000000000000000000001000000100110000000
000000000001000001000000000000001011000000000000000000
000000100000001000000110100001011000010100000000000000
000000000000000101000000000001111111100000010000100000
000010101000000001100010000001101010111110110110000000
000000001010000111000100000111001100111110100000000000
000010100000000000000000010001111111101011010000000000
000001000000000000000011101001011111000111100000000000
000000101101000101100000010001001101010000100000000000
000000100001011101100010001001001110010100000000000000
000000000001000001000011110000000000000000100100000000
000001000000000000000011100000001110000000000001000000

.logic_tile 18 11
000000100000011000000000000101111011000110100000000000
000011100010001111000011111101011101000000000000000000
011101000000000000000111000001011010101001000000000000
000010100000001001000000000111111010010000000000000000
010000001010010111100110011011011110101000010000000000
000000000100001111100010001111101010000000010000000000
000000000000001111000110101011111000110000010000000000
000000000000000001100011100111001101100000000000000000
000000100010011000000111101111001010100001010000000000
000001100000000111000100000101001100100000000000000000
000000000000000000000000001011101110000010000000000000
000000000000000001000010011001101011000011000000000000
000000001000000001100000010000000000000010000000000000
000010100000000111000011110000001000000000000000100010
010000000000001000000011100000000000000000000100000001
000000000000000011000000001111000000000010000001000000

.logic_tile 19 11
000000000000000000000000010000000000000010000000100000
000000000001010000000011110111000000000000000000000000
000000001110000111100110010001011001101111000000000000
000000000010000000100011101011111100010110100000000000
000010100001000000000111101101111111000110100000000000
000000100000100000000111110111011100000000000000000001
000000001100001000000010001000000000000010000000100000
000000000000000001000000000111000000000000000000000000
000000000000010000000011110011101111101000000000000000
000000001010010000000110101101111011011000000000000000
000000000000000111110110101111101110100000010000000000
000000000000000001000100000001111011010000010000000000
000000000000000011100110100000011000000100000000000000
000000000000000000000010010000011101000000000000000000
000001001100000001100011010000001001000100100000000000
000010100000000001000011010000011100000000000000000000

.logic_tile 20 11
000000000000010000000111100000000001000000100000000000
000000000110000000000000000000001011000000000000000000
000000000000001101000110001001101101000110000000000000
000000000000000001100000000001001001000010000000000000
000000000000000111100000000111000000000000000000000000
000000100100000000000000000000100000000001000000000000
000000100000000111100110110000000000000000000000000000
000000000000000001100011010111000000000010000000000000
000000000000001001100000001101101111100001010000000000
000000000110000011000011101011101010100000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000111000010000000000000000000000000000000
000000000000100000000000001101101100000100000000000000
000000100000001001000010010011000000001100000000000000
000000000000000000000000000011001011101000000000000000
000000000000000000000010001001101111100000010000000000

.logic_tile 21 11
000011100111010000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
001000000111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000010100000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000100000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000111000010000101001110001000
000000010000000001000111100000110000000000
011000000001000111100000010111101100010000
000000001000000000100011110000010000000000
010000000000000000000111100001001110000000
110000000000000000000110000000010000000100
000000000001001111100000000001001100001000
000001000010001011000000001001110000000000
000000000000000000000000000001101110001000
000000000000000000000010110001010000000000
000000000000000000000000000001101100000001
000000000000100000000000000111110000000000
000000000000001011100111100101101110010000
000000000000001111100010110111010000000000
010000000000010001000000001111001100000000
110000000000100001000000000111110000001000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100000000000
000100000000001011000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000010011100000000000000100000001
000000000000000000000011100000000000000001000000000000
011000000000000111000000000000000000000000000100000001
000000000000000000100000000101000000000010000000000000
110000000000000000000110000000011000000100000100000000
010000000000001111000100000000000000000000000010000000
000000000000000000000000000000001000000100000100000001
000000000000000000000000000000010000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000010

.logic_tile 2 12
000000000010000101000010000011000000000000000100000000
000000000000000111100010110000000000000001000010000000
011000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000010000000
110001000001000000000010100000000000000000000100000001
110000100000100101000000001011000000000010000000000000
000000000000001011100010000101000000000010010010000001
000000000000000111100100000101101111000010100000000000
000000000000000001000000010001011101001000000010000000
000000000100000000000010101001011111010100000010000000
000000000000000000000010100001000000000000000100000100
000000000000000001000100000000000000000001000000000000
000000000100000101000011001001011010010111100000000000
000010000000000000100011010011101110000111010000000000
000000000000000000000011000000011010000100000100000000
000000000000000000000000000000000000000000000000100000

.logic_tile 3 12
000000000000101111000010100000011101010000000000000000
000010001000001111000100000000011101000000000000000000
000010000000000101000010111111011100001000000000000000
000000000000000000100110100001001011010100000000000000
000010100000001001100010000111101010010110000001000000
000000000000000001000010000000001010101000000000100000
000010100001010001000000010111011000010000000000000000
000001000000100000100011111011011001110000000000000000
000000000000101000000010000001011011010111100000000000
000000000001000111000000001111011010001011100000000000
000000000000001111000010010011101010010000100001000000
000000000000000001000010100000111110101000010010000000
000000000000011101000111010001111110001000000000000000
000000000110001011100011000011111110101000000000000000
000000001110000000000000010001011101001001000000000000
000000000000001001000010011111011100001110000000000000

.logic_tile 4 12
000001000000000101100110110101111001110100000000000000
000000000000000000000010011001101111110000000000000000
000000000001010001100000000101101000101001010000000000
000000000000100000100011100101011000000001000000000000
000000000010001000000000000111101010000010000000000001
000000000000000101000010010000010000000000000000000000
000000000000001001100011110101101000101001010000000000
000000000000001011100010101111011001000001000000000000
000010100000011011100000000011011000101100000000000000
000001000000001001000000000011001001010100000000000000
000000000000000001100111011001011001100000010000000000
000000000000000000100111010001111100010010100000000000
000000100010001000000000011011111011100000000010000011
000001000000000111000010011011101011000000000010000110
000000000000000000000110011001011010101100000000000000
000000000000000001000110011111101110010100000000000000

.logic_tile 5 12
000001000000001001000000001001101111010100000000000000
000000000000101001000010101101011001010100100000000000
000001000111000101000010110001101111001001000000000000
000000000000100000000010100111101000001110000000000000
000001000000100001000010100001101100000010000000000000
000000001101010000000110110001001001010110100000000000
000000000000100101000011101001001011100000110000000000
000000001010000101100010110101101000010000100000000000
000000001000000001000000000000011001000100000000000110
000000000000000000100000000000011010000000000000000010
000000000000000000000110000111101000000100000001000000
000000000000010000000110000001110000000110000001000000
000000000000000001000000000101011010010000000000000000
000000000001001111000011110000111011000000000010000010
000000000100000000000110001001011100000011010000000000
000000000000000000000100001011111000000010100000000000

.logic_tile 6 12
000001000000010000000010100000000001000000000000000000
000010000000101101000011101111001000000010000000000000
000000000000001101100011111001011000000001000000000000
000000000110001011000011110111010000001011000000000000
000000000000000000000000000111011111001011000000000000
000000101100000111000000001011011110001001000000000000
000100000000000000000010101001000000000010000000000000
000100000000010001000100000011101010000000000000000100
000010100100000000000010111000001101000000100001000100
000011100110001111000110011111011101000000000011000000
000000000000000101000000001001000000000000110000000000
000000000000000000100010110011101010000000100000000001
000000000111011101000111000001111000000010000000000000
000010100000001001000100000000101100000000000010000000
000010000000101001100010101101101110110000100000000000
000000000001010011100110000101101001110000110000000000

.logic_tile 7 12
000000000100001101000111100000001010010100100110000000
000001000010000101100110010000011101000000000000000000
011010000000001111100110001111011000110100000000000000
000001000000001111000111111011111000111100000000000000
000000000000000001100000010101101100000001100000000000
000000000100101001100010000011111001000010100000000000
000000000000001000000111111001101010010111100000100000
000000000000001111000011100001001100001011100000000000
000000000000001101000111010111001110111101110101000001
000000000000000001000110010001011110111100110000000000
000000000000000000000010100111111101000110100000000000
000000000000000101010100001001001010001111110000000000
000000001000100001100110111101001001010111100000000000
000000000000011111000110011101011000001011100000000000
000010000000000001000010101001111111010111100000000100
000000100011010000000000000001011001000111010000000000

.ramt_tile 8 12
000000000000001011100011111111111010000000
000000000000000011000011010001110000000100
011010000000000000000111110001011000000000
000000001000001111000011111011110000001000
110000000010000111100111000101011010000000
010000000000000001100111101111110000010000
000010100000010011100111011001011000000001
000000000100000111100111111001010000000000
000100000110000000000010011001011010000000
000100000000000000000011110101010000100000
000010100000000000000000001101111000000000
000000000111000000000000000101110000000000
000000001000000000000111100001011010000000
000001000000000000000100000101110000000100
110000000000000011100000000101011000000000
110000000000000000100010000101110000100000

.logic_tile 9 12
000000100000001101000010111101100000000010010000000000
000101100000000111100011111111101111000010100001000000
011000000000101011100111000001011010010110100000000000
000000000101001101100100000101001000000001000000000000
010000100001010011100000000011101110000000000000000000
100001000000000101000000000000010000001000000000000000
000000000001010101000111100001011010010110100000000000
000000000000000101100111001001101000000001000000000000
000001101010100111000000010001111000000000000010000011
000010000000010000100010000000100000000001000000000000
000001100000010111100000001101011010000100000100000010
000010100000000000100000000111010000001110000000000001
000000001100000000000010010111101100000010100000000000
000000000000100111000011111011001010000000010000000000
000100001110001000000111101000011000010100100010000000
000000000110000001000100000101001110000100000000000000

.logic_tile 10 12
000000001011000101100010100101101010000000000000000000
000000001010100000000000000000000000000001000000000000
011000000000100000000000000011100001000001100100000001
000000000001010000000000001101101010000001010000000001
010000000000001000000111110001001100000010100000000000
100001000000000101000111110000011111000001000010000000
000000000000011111100000000111011110101010100000000000
000000000000000101000011101011111000110101000000000000
000010100001000000000010101101100001000000100100000000
000000000110000000000000000011001010000001110000000100
000000000000001000000000001000001011010000100100100000
000000000000001001000010000101011011000010100000000100
000001000100100000000010100101100001000000000000000000
000000000010000000000100000000001100000001000000000000
000000000000000000000010001000000000000000100100000011
000000000000001101000100000111001001000010100000000000

.logic_tile 11 12
000010000000000111100110111011001111111000110000000000
000010000000100011000010000101011001111100110000000000
011000000000101000000000001111011010000010100000000000
000000000001010001000011000101011101000011010000000100
000000001100000000000111101111101000000000010000000000
000001000000000011000011100111111011000010000000000000
000010001110101111100111100000000001000000100000000000
000001000000010111000111100001001110000010000000000000
000010101110000111000011100111011010110111110000000000
000001000000100000100000001001011111111101110000000000
000000000000001000000000000000011100000100000110000010
000000000000001011000010010000010000000000000010000001
000101000001100001000110010101001101000110000010000000
000000001100001101100011100111011011000111000000000000
010000000000000101000000000001011101000010000000000100
010000000000001101100010111101001010000000000000000000

.logic_tile 12 12
000000000000001011100000010011001000001100111000000100
000000000110000101100011000000001001110011000000010000
011000000000001000000111010101001000001100111000000000
000000000000000011000110010000001010110011000000000010
000000000001000001000111010111001001001100111000000000
000000000000000001000011110000101000110011000000100000
000000000000000000000000000111101001001100111000100000
000000000000000000010011100000001011110011000000000000
000000000000010001000110110001001001001100111000000010
000010000110000111000111010000001001110011000000000000
000000000000000000000110000101001001001100111000000000
000000000000000000000100000000101001110011000000000010
000000000000000000000000010011001000001100110000000100
000000000110000000000010110000101100110011000000000000
000001000000000001000000000001001101011111000110000000
000000100000000000000000001101011101111111000000000000

.logic_tile 13 12
000000000001000111000111101101111001110000010110000000
000000000000100000000111101111101010110001110011000000
011000000110000111100011101101011111101001110101000010
000000000000000000100010100001011101101000010010000011
010000000000000101000010100001111111101101010100000001
010000001100000000000000001101011111010100100000100010
000000000000000101000000010000011101010000000010000000
000000000000001111000010010000011001000000000000000000
000001100000010000000000000001111011101101010100000001
000101000000000000000000000111001111010100100001000000
000000000000000000000110111001111110101001110110000000
000000000010001111000011010001111111101000010000100100
000001000000000011100110110001101001111000000100000100
000000100000000000000010101111011111111110000010100000
000010100000100000000011000011111111101001010110000000
000000000001010000000010100001011000101010010000000011

.logic_tile 14 12
000001000000001111000000000111111110000010000001000000
000010000000001101100011110000101110101001000000000001
011001000000001111100110111001101100001110000010000000
000010000100001011100111100111000000000100000000000000
000000001000001000000000001001111101000001010000000000
000000001110000001000000001001001111000001100000000000
000000100000000011100000001111101000010000100000000000
000001100000001101100000000011111000101000000000000000
000110000000000000000000000000001010000100000100000000
000101001000000101000000000000000000000000000001000000
000010100000000101000010000000000001000000100100000000
000000000000000000100010000000001010000000000010000000
000000000000010001000000001011101111011110110000000101
000000000000101001000000001011101010000100100000000000
000000000001010000000111111001011111001001000000000000
000000000000100001000110101001011100001010000000000000

.logic_tile 15 12
000000101010000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000001000000000000000000001001001100111000000000
000000000110100000000000000000001011110011000000000000
000000001000000000000000000000001001001100111000000000
000000000001010000000000000000001110110011000000000000
000010000000000001000000000111001000001100111000000000
000000100100000000000010000000000000110011000000000000
000010000000000001000011000011001000001100111000000000
000000000001010000000000000000000000110011000000000000
000000000000000101100010000000001001001100111000000000
000000000000000000100000000000001100110011000000000000
000100000000100101100000000000001001001100111000000000
000100001100000000100000000000001010110011000000000000
000010000000000011000000000000001001001100111000000000
000000001000000000000000000000001101110011000000000000

.logic_tile 16 12
000100000000000000000000000000011101000110000000000000
000000000000000101000000001011001100010100000001000000
011001000000001000000000000011011010000110000000000000
000000100100000001000000000000101101101000000010000101
000000000000001000000000000011100000000010110000000000
000010000101000101000000001011101111000000100001000000
000000100000000101100110000000011000000100000100000000
000001000000000000000000000000000000000000000001000000
000001001010000000000110100111011110010110000001000000
000000001110000000000110000000101101100000000000000000
000000000000101101000110100001000000000000000110000000
000000000001001101100100000000000000000001000010000000
000000000000100000000010110000000001000000100101000000
000010100001010000000110110000001011000000000000000000
000000000000000011000000000111101100010010100001000000
000000000000001101000000000000011010100000000000000000

.logic_tile 17 12
000011001000010001000111100011100001000000001000000000
000011101011110000000010000000001101000000000000000000
000000000001000111000000000101001000001100111000000000
000000000000000000000000000000001000110011000001000000
000000000000000011100111100001001000001100111000000001
000000001010000000000100000000101011110011000000000000
000010000010000000000000000111001000001100111000000000
000001000000000000000000000000101111110011000010000000
000000001001001000000010010111001001001100111010000000
000000000000101011000111010000001100110011000000000000
000010000000100111100000010011001001001100111000000000
000000000000010101000011100000101110110011000010000000
000001100000001000000011000011001000001100111000000000
000010000000000111000010000000101100110011000010000000
000000001100010000000000000001001001001100111000000000
000000000000101111000000000000101000110011000000000001

.logic_tile 18 12
000011000000001111100010010111101010101000010000000000
000000000000000001000011010011111010001000000000000000
011000001000001011100010100000000001000000000000100000
000000000000001111100000001001001000000000100000000000
010010000001000111000010101011001000000110000000000000
010000000000100101000111111101111000000001000000000000
000001000000101111000110001111001100111111110110100000
000000100000011111100010000011111110111110110001000010
000000000111000000000111110001011000000000000000000000
000000000011001001000010100000110000001000000000000000
000000000111010001100000000001111111111000000000000000
000000000000100000000000000001001011010000000000000000
000001101000100000000110100111001010001011000110000110
000001001010000101000110101101100000001111000000000101
000001000000001011100000011111111011100000010000000000
000010100110000111000011110101001110101000000000000000

.logic_tile 19 12
000000000001110011100110001011101100010010100000000000
000000000100010000100011110011011011000001010000000000
011000000000000000000010010101011110000010100000000000
000001000000001001000111111001011100000001000000000100
000000000100000011000010000111011101100000010000000000
000000000000000000000100001001011001010100000000000000
000000000000000000000010101001111100101001000000000000
000000000000000001000100001001011111010000000000000000
000001101010110001000110100011011010000000000000000000
000010000000010000100000000000000000001000000000000000
000000001010001001000010001111111010000001000000000000
000000000000000001000010010011010000001001000000000000
000000000000010000000110100001000000000010000100000000
000000000000000001000011110000000000000000000000000100
000000000000000001100110001111001000101000000000000000
000000001000000000100010101111111110100100000000000000

.logic_tile 20 12
000000000000000000000111111001111001101000000000000000
000000000000001101000111001011011010100100000000000000
011000100000000101000111111101011010100001010000000000
000000001000000000100010001001001001010000000000000001
010010001001101111100010010111101100000001000000000000
110001000000110101100111101001100000001001000000000000
000000000000001001000000000001011000111111110100000101
000000000000001011100010100101011110111101110001000010
000000000000001011100000000011011010000000000000000000
000000000000001011100000000000000000001000000000000000
000000000000001001100111001111011111111111000110000010
000000000000001111000010010011101011111111100000000000
000010001001011001000011101101011100111000000000000000
000001000000100001000000000011111110100000000000000000
000000100000000101000000010011000000000001000000000000
000001000000000000100010100011000000000000000000000000

.logic_tile 21 12
000010101001001000000000001001111001101000000000000000
000000000000100111000000000001101010100100000000000000
000000000001010001000011001001111010000010000000000000
000000000000001111100010111111111110000011000000100000
000001100001010111100110111011101011100000000000000000
000011000111111001100011100111101111110000100000000000
000000101100100111000110001111101011100000010000000000
000000000000010000100010111011111011101000000000000000
000110001001010000000000000001101010100001010000000000
000001000000000000000011100001011101100000000000000000
000000000000001101000011000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000101010001000000110000111111101000110000000000000
000011100000100001000000001111101100000001000000000000
000000000000000111100011101111101011101001000000000000
000000000000000000000110000011101101100000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 24 12
000000001010000000000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000010000000000000
000000000000001011000000000000010000000000000010000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000101100000000001101010100000
000000001110000000100011100000110000000000
011000100000001101100110100001101010000100
000000000110010111100100000000000000000000
010000000000000111100110010011001010100000
010000000010000000100110100000010000000000
000000001100001001000111101011101010000000
000001000000001111010100000101100000000000
000000000000000111000111101111001010100000
000000001110000000000000001111110000000000
000000000001100000000000000101001010100000
000000000001110000000010011011100000000000
000000000000000000000010001001001010010000
000100000000000000000010011101010000000000
010000000000100000000111101111001010000000
110101000001000000000000000001100000001000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000001010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000000001010000100000110000000
000000000000000000000000000000000000000000000001100100
010000000000000001000011000000011110000100000000000000
010000001000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000111000001
000000000000000000000000000111000000000010000010100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001111000000001111101010010111100000000000
000000000000000101100000000101011110001011100000000000

.logic_tile 2 13
000000000000100101100011110111000000000000000110000000
000000000101001101000010100000000000000001000000000000
011000000000000001100011100001011101000010000000000000
000000000000000000100000000001011010000000000000100011
010000001100000011010111101001001011010111100000000000
010000000000000001000100000011001101000111010000000000
000000000000001101000111000000000000000000000100000000
000000000000000101100000001001000000000010000010000000
000000000000000011100000000011011000100000000001000010
000000000000000000100000000101011011000000000000000001
000000000000001000000000000000011010000100000101000000
000000000000001101000010000000000000000000000000000000
000001001101001000000000000001100000000000000110000000
000010100000101011000000000000000000000001000000000000
000000000000000000000000000101100000000000000101000000
000000000000000000000000000000100000000001000000000000

.logic_tile 3 13
000000000000000111000000000000000001000000100110000000
000000100000000000000010110000001101000000000000000000
011000000000001111100111010001011001100000010000000000
000000000000001101100010011101111000110000010000000000
010000001110000101000110111001111001000001010000000000
110000001110000000100111001111101001000010110000000000
000000000000000000000000010011011001010111100000000000
000000001111000001000011110011001011001011100000000000
000010000000100011100000000111100001000000000000000000
000000000001001101000000000000001001000000010000000000
000000000000000000000010011111101100010111100000000000
000000000000000000000110001011001110000111010000000000
000000000000001101000000001000011010010000100000000010
000000000000000111100000001001001010010100100000100000
000000000000000001000010110011001111000110100000000000
000000000000000001000011110001001111001111110000000000

.logic_tile 4 13
000100000000000101000111011111001010010100000000000000
000100000100000101000010011001101110010100100000000000
000000000000001101000000000001001100111001010010000001
000000000000000011000010100111001011111010100010000101
000001000000000101100000011001011100111001010010000001
000000000000001101000010100101011100110110010010000101
000000000000000111100000011001001101000110100010000001
000000000110000101100010110111101010000101010001000000
000000000110000101000010100001011010101100010010000100
000000001100000001100111110101111100111100110010000000
000000000000000000000110001011111000100000010000000000
000000000000001101000100001111011111110000010000000000
000000000000001001000000001111001101101000010000000000
000000000100001111000010000001101001101000000000000000
000000000001010000000000001011001100111101010000000101
000000000001101111000011000001011101110100010010100000

.logic_tile 5 13
000000000000000101000010111111011100000110100010000000
000000000000000101000011111001001101000110010010000001
000000000001010101100010111011001001111101010000000000
000000000000000000000010101001111000110100010011000000
000000000000101011100110010011011110111101010001000100
000000100001000101000010011011001000111000100000100111
000000001010000011000110000101101100000110100000000010
000000000000000000000010001001011010001010100000000100
000000000000000001000111110000000001000010000000000100
000000001010000000000110011101001011000000000000000101
000000000001000101000111101101001100000110100011000100
000000100000000000100100001011011011000101010000000001
000000101110001000000110000011001111010111100000000110
000000000000011111000110111011111111000010000010000111
000000000001011000000110000111001101010111000010000100
000000000000001111000100000001111011000011000000000101

.logic_tile 6 13
000000000000000000000110100111001110111000100100000001
000000100110001101000010111111011010101000010000000010
011000000000000101000110101001011000000000000000000000
000001000000000101000010110111111011001000000010000000
000001000100100101000110110101111000010110100000000000
000000100001000000000010100000111011100001000000000000
000110100000001000000010111000001011000000000000000001
000000000000000101000110101101011001010000000000000000
000001000000000001000110001011101100010111100000000000
000010100000000000100000000001111000000111010000100000
000010100000001001100010100001111101000001000000000000
000001000100011001000100001001101001001001000000000000
000001000000100000000110110001111011001111110000000000
000000001001001101000011001001001001001111010010000000
000100000001101000000000000000011011000010000000000000
000000000000111001000000000011011100000000000000000000

.logic_tile 7 13
000110000000001001100111100111011010000110100000000000
000011100001011101000000000111011101001111110000100000
011000000000001000000110111011011010100001010000000000
000000000000101011000010001011001011100000010000000000
000100000000000111100110010111011110001000000000000000
000010100000010000100010101111110000000000000010000100
000000000000011101000000010001000001000000000000000000
000001000011010011100011010001001001000000010000000000
000000001110000000000011100011011011011101000100000000
000000000000001101000011101101101101101001000010100000
000000000001000001100010001001111000001110000000000000
000001001000000000000111100111100000000100000000000000
000000001010000101000110000011101000010110000100000000
000000000001010001000110110000011010100000000010000000
000000000000000011100000000001111110000100000000000001
000001001110100001100010110000000000000000000000000000

.ramb_tile 8 13
000000101000000111100011100111001100100000
000010110000000000000111111001110000000000
011000000000000000000000010111001110000000
000100000010100000000011011001010000000000
010000000000000000000111101011001100000000
110000000000000000000000001011010000010000
000010000000000000000011101111101110000000
000001001000101001000100001011110000000000
000000000001110011100111001101101100000000
000000000000000000000010011101010000000000
000010100000001001000011100011001110000000
000000000100000011000010010001110000000000
000000000000000001000111011011101100000000
000001000001010000000011001001010000000000
110000100000100001000010001111101110000000
010001000001001001100100000111010000000000

.logic_tile 9 13
000010000000010101000000001001101100101001010000000000
000001000010100111100010101111001001101000010000000000
000000000001001111100000010001011000000000000000000000
000000001000100111000010000000011101101000010000000000
000010000001010101000000001011011100101000000000000000
000000000100101101100011000101001010011100000010000000
000100001110000001100000000001011100001001000000000000
000000000000100101000000001111101010000110100000000000
000000000000001001100111100000011010000100000000000000
000010100000001111000111111111000000000000000000000000
000011000001100111100000001111101100000000010000000000
000010100010011111000000000111001011000000000000000000
000000000000000000000111000000000001000000100000000000
000001000010000000000110101011001000000000000000000000
000000000001001111000111100111101000000010100000000000
000000000000101111100000000011111000000000100000000000

.logic_tile 10 13
000000000001000000000000000011101011101101010000000000
000000000000100101000010110101011101011101010010000000
000000000000000000000000000000001110010000100000000000
000001001000000000000010101101011100000010100010000000
000010100000001111100111101101011111100001010000000000
000000000000000101100110111111101110110111110000000000
000000000000000000000110100001001010010100000000000000
000000000010000000000000000111011101010100100000000000
000010100100000101100010111111101110001100110000000010
000000001110000000000110101101111001101100110000000100
000100000001000101100111110111001110011010010000000000
000001000000000000000010010011101011010101010000000000
000000100001011001000110010101001011101000010000000000
000000001010100111100110001011101001111110110010000000
000000001100001111100110111000000001000000000000000000
000000000000001001000011100111001101000010000000100000

.logic_tile 11 13
000010100000010101100110100011100000000000000100000000
000100000110000000000000000000100000000001000000000000
011000000000001000000000010000000000000000100100000000
000000000010000101000010100000001000000000000001000000
000010000000001000000000000000000001000000100100000000
000001000010100101000000000000001001000000000000000001
000000000000000000000000000111100000000010000000000000
000000000000000000000000001111000000000000000000000000
000101000000010000000000001001001110000101000001000000
000100001100110000000000001011110000000110000000000100
000000000000000000000010110000000000000000000100000000
000000000000100000000110000101000000000010000010000000
000000000000010000000000000111100000000000000100000000
000000001100000000000010110000000000000001000000000000
000010000000001001000000000000011000000100000100000000
000000000000000001000000000000000000000000000000000001

.logic_tile 12 13
000001000000001000000110001001001011111000000110000001
000000100110001011000010110101111111111101000000000000
011000000000100011100000000001111111101001010101000000
000000001101000000100010010101111000010101100000000010
010010100001000000000111100111001100010110100000100000
110000000000100001000010000011011000100001000000000000
000001000000001011100000001111101001000001110000000000
000010101100001101100000000101011111000000100000000000
000000000000001101100010101111011101111000000100100000
000000000000001011100100000101101111111101000011000000
000000001100000011100010111111011110110000010101000000
000000000000000000000110100001111100110001110011100000
000000000000100000000110111011111001101001110110000001
000000000000000111000010101111101101101000010010000000
000001000000000001100111000000000000000000000000000000
000010100000000000100010000000000000000000000000000000

.logic_tile 13 13
000001001010000001100011100011011101111000000000000000
000010100000001001100100001111001001100000000000000000
011000000000010000000010110000000000000000000100000001
000000000000101111000111100001000000000010000000000000
000000000001011101100000000111001011010100000000000000
000000000110000111100000001011101010100000010000000000
000000100000000001100011100001101100000000010000000000
000000000000000000100000001111011101000001110000000000
000000000000000001100011101001101111000010000000000001
000000000110000000000110110111101111000011000000000000
000000000000100101000010000000001100000100000000000000
000000000000010000100000000000010000000000000000000000
000000000110001000000011100011101110001001000000000000
000010100000000001000011100101111101001010000000000000
000001000000000001000110001001011010101000010000000000
000010000000000000000010011111011001000000010000000000

.logic_tile 14 13
000000000000001111000111100011001111101001110110000010
000000100000000111000010000111101000101000010000000000
011000100001000101100011101101011000101000000000000000
000001000000101111000110011001111001100100000010000000
110000000100100000000010001111001110111000000101100000
110000000000010000000111000111011110111110000000000000
000000000000010111100000010101101111101001110110100001
000000000000000000000011010111001101101000010000000010
000000000000000001000111101111101100001010000001000000
000000001100000111000100001011100000000110000000000000
000000000000000000000011110111001001110100010110000010
000000000000000000000110100111011011110000110000000101
000100000000000001000010001101011000000001110000000000
000100000000001001000010001111101000000000010000000000
000010100001010001000010010111001100110100010110000000
000001001100000000100110110111001000110000110001000110

.logic_tile 15 13
000010001010001000000010000001101000001100111000000000
000000001100010011010000000000000000110011000000010000
011000000001000011100000000111001000001100111000000000
000000000000100000100000000000100000110011000000000000
010000000000001000000011100111001000001100111000000000
110000000000000111000000000000000000110011000000000000
000000100000010000000000000011001000001100111000000000
000000100110100000000000000000000000110011000000000000
000000000000000000000010000000001001001100111000000000
000000000001000001000100000000001110110011000000000000
000000000001000000000000000000001000001100111000000000
000000000000100000000010000000001111110011000000000000
000001000000001000000111000001001000001100110000000000
000010001010001011000110000000100000110011000000000000
000000000000000001000000000001011100101001010110000001
000000000000000000000000000101011101010101100000100000

.logic_tile 16 13
000010100110001101100011110011011110001010000001000000
000001000101001011000110101001110000000110000010000000
011000100110000111000000011000011000000010100010000000
000001000000000111100011001111011000010000100000000100
000000000001010111000010100000001010000100000101000000
000000000000000001000010100000010000000000000000000000
000010001000000000000000000000000000000000100101000000
000010100100000000000000000000001010000000000010000000
000000000000001000000011010111001000110000010000000000
000000000001010001000010001011011010010000000000000000
000000001100000000000000001001011000000110000000000000
000000000000000000000000000111001111000001000000000100
000000000000101000000000000001101110100000010000000000
000000001000011011000011111101001010010000010000000000
000000000000011000000000010011000000000000000100000000
000000000000000001000010110000000000000001000010000000

.logic_tile 17 13
000001000000000011100000000001101001001100111000000000
000000101100000011100000000000101001110011000000010010
000000000000001111100111110001001000001100111000000000
000000001111001011100111000000001101110011000001000000
000000001101010111000000010111001001001100111000000001
000000000001100000000010110000001000110011000000000000
000000000110000000000000000111001000001100111000000000
000000100000000000000000000000001011110011000010000000
000000000000000111000111000001001001001100111010000000
000000000000000000000100000000001100110011000000000000
000000000001010000000000000111001001001100111000000000
000000000001100101000000000000101111110011000010000000
000000000001110111100010000011001000001100111000000000
000000101100100101000000000000001010110011000000000010
000000000000000000000111010111101001001100111000000001
000000001010000000000010100000101000110011000000000000

.logic_tile 18 13
000000000000000011000010101001011000010110100000000100
000000100000000000000010100001101110000000010000000000
011000001000000111000000010111001110111111000100100100
000000000000000101100011110011011011111111100001100010
110000000100100111000000001011100000000001010000000000
010001001010000000000010110101001110000001000000000000
000000000000000111000000010111001011010100000000000000
000010000110000000100010000000001000100000000000000000
000000101110100001100010101111111100101011110100000110
000000001110010000000011100011011110011111110001000011
000000001100101001100111100001000000000011110100000011
000000000001010101000010001111101101000010110000100011
000001000001010101000110111000011111010110100110000001
000000000000000000000010001001011111010110000000000011
000000001000001000000110010011101111010110000000000000
000000000011000001000010100001101011111111000000000000

.logic_tile 19 13
000010100001001101000000010111011100101001010000000000
000000001100101111100011110101111100010000000000000000
011000000001010101000111000001000001000000110000000000
000001000000100000000100000001001111000000010000000000
110000000001000111100000000001101111101000010000000000
110000001000000000100000000011111111101000000000000000
000000000000001101000110000001001101101001010000000000
000001000000001111100000001111101101100000000000000000
000000100000000000000000010111011101100000010000000000
000110100000000101000011100011111110110000010000000000
000000000000000000000011001111101100101000010000000000
000000000000000000000000000101101111010000100000000000
000000000110000000000010000011101110101000010000000000
000000000100000000000010101011111100010100000000000000
000000000000000011100011011101111010111111110100000100
000000000000000000100010100001011000101101010010000110

.logic_tile 20 13
000000100001000000000111000001001010100000010000000000
000111000001010111000010111001101000110000100000000000
011000000000000001100110001101101110010110000000000000
000000000000000101000000000011101100000110000000000000
110010100001000101100000000101111011000111010000000000
110000000100101101000010100111101101010111100000000000
000000000000000011100010100111011001000011100000000000
000010100001000111100011101111001100000001010000000000
000010000001010101100000000011111011000111010000000000
000000001111110000000010100111101100010111100000000000
000000000110001111000010010011001111111111110100000010
000000000000000101100010101101101000101001110001000111
000010100000010101000010010000011001010110000100000000
000000001110100000100010100101011010010110100010100010
000000000000000000000010000111101000101000010000000000
000000000000000000000000001001111010101000000000000000

.logic_tile 21 13
000010100000001101100110110101101111101001010000000000
000000100100000001000010101011101010100000000000000000
011000001010001111100111000001001110111111110101100001
000000000001000001000011100001011011111101110010000011
010010100000010101000011101011001001111011110110000101
110000000010100000100010101101011001111111110001000011
000001000000001111100110000011011101101000000000000000
000010100000000101000011110111111000111000000000000000
000010100110001001000110001011011010001111000110100000
000000100000001111100010110111100000001011000000100111
000010100000000000000110100011011001000110000000000000
000000000001000000000011111111001101000001000000000000
000010000000000000000010000000011000000110100110000001
000000100000001101000110000101011001010110100000100000
000000000000000001100111000111101101101000010000000000
000000000000000000000100000111111000101000000000000000

.logic_tile 22 13
000000000001000000000110100000000000000000000000000000
000000100000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001001100000001000000000000000000000000000000000000
000010000000000111100000000000000000000000000000000000
000000000000000000000000000111101010100000010000000000
000000000000001001000000001001101010100000100000000100
000000100000000000000000000000000000000000000000000000
000001000101000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110100000000011100101001101101000000000000000
000000000001010000000000000101011010010000100000000000

.logic_tile 23 13
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000001000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000001101110010000
000000010000000000000000000000110000000000
011000000000000111100011000111101100000001
000001000000000000100100000000010000000000
110000000000000000000011100111001110000000
110000000000001001000000000000010000010000
000000000000001111100000000011101100000000
000000000000011101000000000011010000010000
000000000000001001000000010001101110000000
000000000000001011100010011101010000010000
000000000000100011100000011111001100100000
000100001000000111100011000101010000000000
000010000000001111000010011011101110000000
000001000000001001100110011011010000100000
010000000000100001000000000011001100000100
110001000001010000100000000101010000000000

.logic_tile 26 13
000010000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000101000010010000011110000100000100000000
000000001010000000000010000000010000000000000001100100
011000000000001001000000000000000000000000100100000001
000000000000001011100000000000001110000000000011000110
110000000000001000000000011101101100010111100000000000
110000000000001101000011000101001110000111010000000000
000000000000000001000111101111011000010111100000000000
000000000000000011000111100001001011001011100000000000
000000000000001001100000011101001000010111100000000000
000000000000000001000010100001011100001011100000000000
000000000000000000000000000101101101010100000000000010
000000000000000011000000000000111011101000010010000010
000000000000000001100111111001011110010000000000000000
000000000010001001100111000011001001110000000000000000
000000000000001000000000010000000001000000100001000000
000000000000000001000011001111001111000000000000000000

.logic_tile 3 14
000000000001011101100010100011001111000000010000000000
000000000000000101000100001101001110010000100000000000
000000000000001111100000000111001110000110000000000000
000010100000001111000000000101010000001000000000000000
000001000000001000000110100101100000000010100000000000
000000100010000001000000000111101111000000100000000000
000000000000000000000000011011101100000001110000000000
000000000000000001000010100101001001000000110000000000
000000000000000001100010000000011110000010000000000000
000000000000001111100010001111011110000010100000100000
000001000000000000000011111001011000010111100000000000
000010100000001101000111001011001000000111010000000000
000000000000001101000010101011001100001001010000000000
000000000000000011000000001111101101000000000000000000
000000000000000001100110011001011100000110100000000000
000000000000000000000010000001011000001111110000000000

.logic_tile 4 14
000000000001011111000010100000001000010110000000100000
000000000000001111000111101001011010000000000000000000
011000000000001000000111100001111100000010000010000000
000000000000000001000100000000011011100001010000000000
110000000000000101000010001111011010010100000000000000
110000000000000000100010001101011011101000010000000000
000000000000000000000010010000000001000000100101000001
000000000000001101000010000000001001000000000010000000
000000000000000000000000000101111111000010000000000000
000000000000100000000000000000001100000000000001000100
000000000000000000000000011011111011000001110000000000
000000000000001101000010010101011110000011110000000000
000000001000100000000011100001000000000011000000000000
000000000000010011000100000101101000000001000000100000
000000000000001000000000000101000000000011000000000000
000000001110001001000000001001001000000010000000000010

.logic_tile 5 14
000001001100000101000010101111111000101011110000000000
000010100000100101000000000001101110110111110000000000
000000000000001101000000000011100001000000000000000000
000010000000000001100000000000101110000000010000000000
000000000000000000000000000000001101010000000000000000
000000000000000000000000000000011010000000000000000000
000010100000000101000000000011001110000010000000000000
000001000000000000000010100011100000000000000010000000
000000000000100101100110011111000000000001000000000000
000000000000010000100110011111100000000000000000000000
000000001000010000000000011000011110000010000010000000
000000000000000000000010000111010000000000000010000000
000000000000000001100000000101101000000000000000000100
000000000000000000100010100000110000000001000000100011
000010000010001000000110000001000000000000000000000001
000000000000001001000110100001000000000001000000100001

.logic_tile 6 14
000000000110001000000010100000001100000000000010000010
000000000111000001000000000011000000000100000000000000
000000000000010101100000011001001100011111100000000000
000010100000000000000010101101011001101111000000000000
000010000000001000000110100011111110000000000010000100
000000000010000001000000001111110000000100000000000001
000001000000000000010000010000011000010000000000000000
000010000111000000000010000000011010000000000000000000
000000000000101001100000010111001000000100000000000000
000000000001011001100010010000110000000000000000000000
000000000000010000000110001101000000000010000000000000
000000000000000000010100000001101111000011000000000000
000000101100010000000110010011000000000010000010000111
000001000000000000000110010000001100000000000001100000
000001100000000000000000011000001111000000000000000010
000011000100000000000010011101011111000100000010000000

.logic_tile 7 14
000101000001000101000110001011111101010111100000100000
000110001110100000000100001011011010000111010000000000
000000000000000101100010110011111111110000110000000000
000000000000100000000010010001011010010000110000000000
000011000100000101100110100111111001000000010000000001
000011100000001111000000001101011110000001010000000000
000000000110101001100111100111000000000001000000000000
000000000001001111100010110101100000000000000010000000
000000000000000000000010101111111101010111100000000000
000000000000000000000000001011111001000111010000100000
000010100000001101000111110111100000000000000000000000
000000001110000011000111110111000000000010000000000000
000000001111000101000110000101111000101000010001000000
000000000000101101100100000101101110010110100000000001
000000000110001101000110000101111100000110100000000000
000000000001001001100110101011111001001111110000100000

.ramt_tile 8 14
000001001100000000000011101011101000000000
000000000000000001000011011101110000001000
011100000001000000000000011011111100000000
000000000000101111000011101111100000000000
010000000001010000000011110101101000010000
010001000000110000000111000001110000000000
000000000000000011100011110001111100000000
000000000100000000100111001111100000010000
000000000001010001000010001101001000000000
000000001000000000100100000001110000100000
000000000000000000000010010111011100000000
000001001011000001000111001011100000000100
000010000000000000000010010111101000000000
000000000000000000000011011101010000010000
010000000001000000000111010111111100000000
110000000110000111000011010011100000010000

.logic_tile 9 14
000000000001000111100110010000011100001100110000000000
000000000001110011000011100000000000110011000000000000
000000000000100000000000010001000001000001000000000000
000000001001001111000011011101101011000000000000000000
000000000100010011100000001001011110000000010010000000
000000000000101101000011111001001101010110100000100000
000000000001000000000000001011100000000000000000000000
000000000000001101000010100101000000000001000000000000
000010000000010011100000001001000000000010100000000000
000000000000100000000011100111101000000001000000000000
000000001101001111100010001011100000000000110000000000
000000000000001011100000000101001010000000100000000000
000000001000000000000000011011101100000001000000000000
000010000010000000000010100001100000001011000001000000
000010000000000111000000000101011101000000000000000000
000100000010000001000000001111001010000100000000000000

.logic_tile 10 14
000000000000000111000111010001011001000010000000000001
000000000000001101100010101101101010000010100000000000
011001000000001101100110100101100000000000000100000000
000010100100000011000011100000100000000001000000000000
000000000000001000000011000001011011000000000001000000
000000001110101001000000001001011001000000010001000000
000000000000100111000010110001000000000000000100000000
000000000001000000000111010000000000000001000000000000
000001000010100000000010000101001110000010000000000000
000010101111010000000011100000010000000000000000000000
000000000000001000000111111011011100011110100000000000
000000000000001001000110111011111101011101000000000100
000000001100000000000111111111101110000100000000000000
000000000000000000000110000011111111101000000000000000
000000000000101000000000011101011001000110100001000000
000000000001010001000011000111101001001001000000000000

.logic_tile 11 14
000000000100000101100011111011001111101111010100000000
000000000000000111000111010101101101111111010001000010
011000000000001000000000011111011110100101100000000000
000000000000000011000010001101101011101010100000000000
110011000010000011100110110001011010000010000000000000
100000001100000000000010100011011011000000000000000000
000000000000000111100111001111100001000011100110000000
000000000000001111100010100111101010000010100000000110
000000000000001000000010101111001100111111010101000001
000000000000100101000100001101011001111111000000000010
000000001000000111100000010101011000111011110101000000
000000000000000001000010100111011101110011110000000010
000000001000000101100110000011101001000011100000000000
000000000000001001000100000001011000000011000000000000
010000000000001011100110100011101110101011110110000000
100000000110000111100000001011001110110111110010000000

.logic_tile 12 14
000100001010001000000110000111100000000000000100000000
000101000000001111010000000000100000000001000000000000
011000000001011000000111101111101011010110100000000000
000000000000100001000111111001101110000010000000000000
000010000000011111000000011111001010000000000000000001
000000000000001011100010100001100000000010000010000011
000001001110001000000000011011111111000010100000000000
000000100000000111000011000111011011000011100000000000
000010101110000001100000000011011101000010000000000000
000001000000000111100000000000011110000000000000000000
000000001100001000000110000001011000000001010010000000
000000000000000011000111110111011011000001000010000000
000000000000001000000000010000001000000100000000000000
000000000010001001000010010000010000000000000000000000
000000000000010001100011101011011100000110000000000000
000001000000101001100110110101010000000001000000000000

.logic_tile 13 14
000000000000100111100010110011001010101101010100100100
000000000001010001000111110001111011010100100001000000
011010000000000111100000000011111110000110000001000000
000001000000000000000011111111111001000010000000000000
110000001010000000000111100011011010101101010101000000
110000000000000000000111101001111011010100100000000010
000000000000100000000000000111000000000000000000000000
000000000001010000000010110000000000000001000000000000
000010001100001011100011000011001100101001010110000000
000001000000000101100010010011011011101010010001000010
000000000000010111000000010000000000000000000000000000
000000001110100111100010000000000000000000000000000000
000000000000000101000011100001011111111000000000000000
000000000010000000100010001011011001010000000000000000
000000000000000000000110001011100001000000000010000000
000000001100000000000010000001001100000000100010100000

.logic_tile 14 14
000000100001000111000011110001001111001000000000000000
000001000000000000100110001011101100001101000000000000
011000001110001011100110100111011000100000010000000000
000000000000001101100000000101101000101000000000000000
000000001110101001100110110101011001101000000000000000
000000000000011111000011111111001101010000100000000000
000010100000001111000110101001011011000110000000000001
000000000000000001000000001111111010000010000000000000
000001001010000101100000001111001110101001000000000000
000010000000000000100010011111101011100000000000000000
000000000000000000000000000000000001000000000001000000
000000000000001111000010000011001001000000100000000000
000000001000001000000010111111101010000110000000000000
000000000000000101000011101101011010000010000000000000
000000000000000000000011100000011010000100000101000000
000000000000001101000010000000000000000000000000000000

.logic_tile 15 14
000000000000000111000010100000000000000000000100000000
000000100000000000110100000101000000000010000000000000
011010100000000000000000011000011100000000000000000000
000001000000000000000010101111010000000100000000100000
000001000000000001100110010000000000000000100110000000
000010101010000000100010000000001101000000000000000000
000000000000100000000000000111111110101000010000000000
000000000001000111000010111101101000000000010000000000
000000100000000101100000000101101000101000000000000000
000001000000000111100010001111011110011000000000000000
000000000011000001000010011011100001000000100000000000
000000001100100000000111100011101011000000110010000000
000001000000000111100011101000011100000000000000000100
000010000000100000000100001001011100000110100000000000
000010100001001001000111110011101011000010000001000000
000000000000100001000110110011111110000011000000000000

.logic_tile 16 14
000010000111001000000011101011011111101000010000000000
000000000010101011010100001111101011000000010000000000
011001000000001000000110010001101101101000010000000000
000000101110001111000011111011101110000100000000000000
000000100000000000000010100111100000000000000100000000
000001101110100000000100000000100000000001000000000001
000000000000000101000011100001011001000110000000000000
000100001001010000100110100111001011000001000010000000
000000100000000001100010101111100000000000000001000000
000001000000001111000100000111100000000001000000000000
000011100000001000000110101101011001000110100000000000
000011100001011111000100001001101101000000000010000000
000010100000001011100010001001001100000010100001000000
000001000000000001000011110101101110000001000000000000
110000100000101101100010010011101110110000010000000000
110000001000011111100010111111011101010000000000000000

.logic_tile 17 14
000000000000001000000000000111101001001100111000000000
000000000000001111000000000000001111110011000001010000
000000001000001000000111010101001001001100111000000000
000000100000101011000111010000001001110011000010000000
000010100000000111000000000011001001001100111000000000
000000001100001111100000000000001100110011000010000000
000001000000000001100000000111001001001100111010000000
000010000001010011100011000000101010110011000000000000
000000000001100111100111100111001001001100111001000000
000010001000000000100100000000101000110011000000000000
000001000000101000000000000001101000001100111000000000
000010000000011011000000000000101010110011000010000000
000000000000100000000111000011001000001100111010000000
000000000011000000000011110000101000110011000000000000
000010000110000000000111100101101001001100111000000000
000000100000000001000100000000001011110011000001000000

.logic_tile 18 14
000000001110001101000010000011001011111111010100000000
000000001110101111000011110011001111011111100011100010
011000000110000111100000010101101110010110100000000000
000010000001000000100010001101101110001000000000000000
010000100000011001100111100001001110000001000000000000
110001000001100001000111001011000000000110000000000000
000010000000001011100110001001001001110000010000000000
000011100000101111100011100101011011100000000000000000
000001000000101101100111111001101110001110000110000000
000010100001000101000111101001010000001111000000000111
000000000000001001000110101000011011010110100100000100
000000001010000001000000001111001100010010100001100100
000010100000000101100110010001001101001111010000000000
000000000001000111000010100111111100011111100000000000
000000000000000000000111101111001011111011110100000000
000000000000000001000111110111101101111111110011000101

.logic_tile 19 14
000100000001010000000010101111011110101001010000000000
000100000000110000000111110101101100010000000000000000
011000001001000000000000010011001101111111000000000001
000000000001011111000011111001101110010110000000000010
010010101000000001000000000111101111110000010000000000
010001100000000000100000000011011110110000000000000000
000010100000010111100000000011011001101000000000000000
000001000000100000100011001111011110110100000000000000
000010100000001000000110100101101101010110100100000110
000001000000000101000011000000111101100001010001100001
000001000000000000000000011011101100101000010000000000
000000101010000001000010000111001111100000010000000000
000000001101100000000000011111011110101001010000000000
000100000000000000000010100001101100010000000000000000
000000000000000011100000000101001101101001010000000000
000000000000000011100000001111001110100000000000000000

.logic_tile 20 14
000000000000000001100000011000011111010010100010000000
000000000000000000000011101001011111000000000000000100
011000000000000001100011111101001101011111110000000000
000000000000000011000111110001011001101001010000000000
010000000001011101100000000011001010000000000010000001
010000000010100111000000000000100000001000000000000000
000000000000001000000110001101001101001111010000000000
000000000000000101000000001001011010101111010000000000
000010100100001101100010111011000000000011110100100010
000100001110010101100111011101001100000010110001000011
000000000010000000000110110001111100010110100110000000
000000000000000111000010100000011000101001000001100100
000010100100000000000000000000011101010100000000000000
000001000000000000000000000101011100010000000000000000
000011100000001000000111001101011100001000000000000000
000011100000000001000010000111000000000110000000000000

.logic_tile 21 14
000100000100100000000000010101001100101000000000000000
000000000000010011000010101001011100110100000000000000
011001000100000000000000010101101100101001010000000000
000000000000000000000010101101001010100000000000000000
010010100001111000000111010101001011110000010000000000
110000000000010101000010100011011011110000000000000000
000000000000001111000011101011111110101000000000000000
000000000000000001100100000011001110100100000000000010
000000100110100000000111000101001010100000010000000000
000000000111001001000000000011101000110000010000000000
000000000000001111100000000111001100101000010000000000
000000000000000111000000000101101011100000010000000000
000000000000000001000111110101001010101001010000000000
000000001100001001000111100111101100010000000000000000
000001000000000001000000000000011001010110100110000001
000000100000000000000000001111011010010100100010100010

.logic_tile 22 14
000010000001110000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000010000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000

.ramt_tile 25 14
000000000000001111000000000011011000000001
000000000001001111000011110000100000000000
011000000001001011100000000001011010100000
000000000010101111100011100000100000000000
010000000000000000000010000001011000010000
110000000000000000000011100000000000000000
000000000001010011100010011011111010000000
000000000000100000100110101101100000010000
000000000000000000000111101111011000000100
000001000000000000000000001101100000000000
000000000000001011000000000001111010001000
000000000000001111100010000111100000000000
000000000000000000000000001011111000001000
000000000000000001000010000001000000000000
110000000000000000000000000001011010000000
010000000000000000000000001101000000000001

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000011010000100000000000000
000001000000000000000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000

.logic_tile 2 15
000110000000000101000010100000000000000000000000000000
000100000000000000100111100000000000000000000000000000
011000000000000000000000010000011110000110000010000000
000000000000000000000011101001010000000010000001000000
010000000000000000000000000000000001000010100000000001
010000000000000000000000000011001111000010000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000001000000000000000100000
000000100000000000000000000000000001000000100100000000
000001000000000101000000000000001001000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000111100000000001000000100110000001
000000000000001101000100000000001100000000000000000000
011000000000000000000000001101101110000010000000000000
000000000000000000000010111101000000000110000000100000
110000000000100000000000000011001100000110000000000000
110000000000000000000000000000100000000001000001000000
000000000000000101000000001111011000000011000000000000
000000000000000000100010001101010000000010000000100000
000000000000001011100010100001011010000000000000000000
000000000000000011100100000011111110000000100000000000
000000000000001000000000000111100000000000000010000001
000000000000000011000000000000001101000000010000000000
000000000000000101100111100000001100000110100010000000
000000000000000000000000000000001000000000000000000000
000000000000000011100000000111100001000000000000000001
000000000000000000100010110000001111000000010000000100

.logic_tile 4 15
000000000000000000000000001011111001001000000000000000
000000000000000000000000000011011001011100000000000000
000000000001000000000110010000001100010000000000100000
000000001010100000000110000000001011000000000001000000
000000100000001001100110000000011111000000100010000001
000000000100001111000011110000001011000000000000000000
000000000000000111000110010111111010011111110000100000
000000000000000001100110010011001010001111110000000100
000000000000000011100000000111001110000111010000000000
000010100100000111000000001101011010010111100000000000
000000000000000001100000001000000001000010000000000000
000000000000000001000010000111001011000000000000000000
000000000000000001000010100000011110010010100000000000
000010100000000101000010111111011110010000000010000000
000010100000000011100000010001111101000100000000000000
000001000000000101000011110000111010000000000000000000

.logic_tile 5 15
000001000000001011100111010001111001101001010000000010
000010100001001001000110010101101001001000000000000000
000010100000000101100010101001001100100001010000000000
000000000110001101000010111011011010010000100000000100
000000001000001101000010010101101100111000100000000000
000000000000000101000010010011011110111001010000000000
000000100000000101000011110111001000001111000000000000
000011000000000111000010010011011000001011000000000000
000001001000001101100110010101001100001000000000000100
000000000000001101000010000011100000000000000000000000
000000000000000000000011111101111100010110100000000000
000000001110000000000110001101111001111111010000000000
000001000000000111000110100000001011000110000000000001
000010100000000000100100001111011000000010000000000000
000000100000010000000000000101011010000000000000000000
000001001011010000000000000000100000001000000011000000

.logic_tile 6 15
000001000111010000000110000000011100010000000010000000
000000100000000000000000000000001111000000000000000000
011000100000000000000000001011001110100000000000000000
000001000100000000000000000011111111000000000000000000
000001000000000001100000001000000001000000000000000001
000010100001000000100010111111001100000000100010000000
000000000000010011100010000111011010101100000000000000
000000000010000000100000001011011011001100000000000000
000000000000000101000110100011001000010100100100000000
000000000000000000100010110000011010101001010010000001
000000000000000001100000010000001100010000000000000000
000000100000001101100010010000011111000000000010000000
000000000000000001100110011011000000000001000000000000
000000000110000000100110011011100000000000000010000000
000000000001010000000110001111011010000001000000000000
000000000000000000000100000011100000000000000000000001

.logic_tile 7 15
000000100001011000000000000111101110000000000000000000
000000000000000101000010110000000000001000000000000000
011000000001010101100000000001011111001000000010000000
000000000000000000000000001101011000011100000000000000
010000000000000000000000010000011011010000000110000000
100000000000000000000011011001011010010110100011000000
000100000000010101000110110011100000000001000000000000
000000000000000000000010000111100000000000000000000000
000001000001000000000000010111111101100000010000000000
000000000100000000000010011011001110100000110010000000
000000001100000001100000010000000000000000100000000000
000000000000000000100011001111001110000000000000000000
000010001110001000000000010111000000000000000000000000
000001000000011001000011000000001101000000010000000000
000000000000001001100110000101101100000100000000000000
000000000000001001000000000000110000000000000000000010

.ramb_tile 8 15
000000000000000011100000001001101100000010
000000010000001111000010011001000000000000
011000100000001011100011100101101110000000
000001000001010011000011101011100000010000
010010100110000111000000000001001100010000
010001000000000000100000000101000000000000
000000000000100000000111101111101110000000
000000000000010001000100001001100000000000
000010000000100111100111001101101100001000
000001000001000000100010001011000000000000
000000000001010000000000011011001110000000
000000000000000000000011011111100000000000
000000000010000111100000000111001100000000
000000001010000001100000000001000000000000
010010001010010001000010001111101110000000
010000000000000001000010000111000000100000

.logic_tile 9 15
000000000000001000000000010000000001001100110000000000
000000001110000111000010010000001011110011000000000000
011000100000001111100110001000011110010000000000000000
000001001000101111100000001001011111010100000000000000
010000000001010000000000000000011100000010000010000000
100000000001010101000011100000010000000000000000000000
000001100001000111000111000001011110010111100000000000
000011100000000000100010010011001010000111010000000000
000000000000000111100000001011100000000001000000000000
000000100001010000100000000101000000000000000000000000
000000000000010111100111010000011100000100000110000000
000000000000000000000011100000010000000000001010000000
000000000000000000000000010101011000000000000000000000
000000000000000000000011111001100000000100000000000000
010000000000000111000011101001011011101000000000000000
010000000010000000000000001101011100100000000000000000

.logic_tile 10 15
000000001011010101000000000011111010101001110000000000
000000000000100000100010101101011001100010110010000000
011000000000000000000111010001001010000010000000000000
000000001000001101000010100000100000000000000000000000
110010100000000101000010111001001010000110000110100000
100000000000000000000011010001010000001101000000100000
000000100000000101000000001000000000000000000010000000
000000000000000000100010101011001000000010000000100010
000001000000000001100111100001011001001111110000000000
000000100000001001000111100011011111001001010000000000
000001000000001111100010001001111100100111010000000000
000000100000001001100100001111101100011000100000000000
000010100001100000000000011011001110000110100000000000
000001000000110000000011100101111101001001000000000010
000000000000001000000111000001100001000010100001000000
000001000000001001000010000011101110000000010010000000

.logic_tile 11 15
000000000000011101000111010101011100100010000000000000
000010100001101001000111101111011010000100010000000000
011000000000001101100000001101011010010110110000000000
000000000000000111000000001101101100010001110000000100
110000000001011111000111101111100001000001010100000000
100000000000100101000100001011101010000001110010000010
000000000000001001000111011111101100111011110000000000
000000000000000011100111110001001000111111110000000000
000111000000001101000000000101101001010000000000000100
000111100000000001100000000111111000000000000000000000
000100100000000000000110001001001000100101100000000000
000101000000000000000110000101011111010101010000000000
000001000100000011100111010111011010000001000001000000
000010000100001101000110010001100000000111000000000000
010000000000010001100111010111111010101111000100000000
100000000000100000000110100011111110101111010000000110

.logic_tile 12 15
000001000001011000000110100000000000000000100000000000
000010100000001111000000000000001000000000000000000000
011001001110100000000000000000001010000100000110000001
000010100001010000010000000000010000000000000011000000
000000001000000000000011100000000000000000000000000000
000001001110000000000100000000000000000000000000000000
000000000000001001100010000000000000000000000000000000
000000001110001111000100000000000000000000000000000000
000100000000000000000011101000000001000000000000000000
000100001000001101000000001111001101000000100000100001
000001000000000000000000010000000000000000100000000000
000010100000000000000010110000001001000000000000000000
000000000000000000000000000101101101111100000000000000
000000000100000000000000000011011011111000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000010100000000101100000001111001111010100000000000000
000001000000000000000000000101101111010000100000000100
011000000000000000000110000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000001101100011100000000000000000100100000000
000000001111010111000100000000001111000000000010000000
000000000000000111100011100101011111100000000000000000
000000000000000000000100000001111100110000010000000000
000001100000000000000000011011111100101000000000000000
000010000110000000000010000001101010011000000000000000
000000000001010001100010000011011010000000100000000000
000000000000100000100010001111101010101000010000100000
000101000000010000000010011001101111000001010000000000
000110100000101001000010011101111010000010010000000000
000000000000000000000110000000011100000100000100000000
000000001100000000000000000000010000000000000000000000

.logic_tile 14 15
000000101100000000000000000111000001000000001000000000
000000100000000000000000000000101010000000000000000000
000000000000001011100000000001101000001100111000000000
000000000000001011000000000000000000110011000001000000
000000000000000000000000000101001000001100111000000000
000000001110000001000000000000000000110011000000000000
000010000000000111000000000000001001001100111000000000
000000001100000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000010100000000000000000000000001110110011000001000000
000000000000000000000000000000001001001100111000000000
000000001100000000000000000000001000110011000000000000
000001000000000101100000000111101000001100111000000000
000000100000100000100011000000100000110011000000000010
000000000000000000000110100111101000001100111000000000
000000001100000001000111110000100000110011000001000000

.logic_tile 15 15
000000001110001000000000011101101011110000010000000000
000000100000001111000010001101101111100000000000000000
011000000000000000000111101011111111001001000000100000
000000000000100000000011110101001110001010000000000000
000000001000011000000010001011011000100000010000000000
000001000000000111000010010101111100101000000000000000
000000000000001001000011100000000000000000100010100001
000000000000001101100110111111001100000000000000100001
000000001000000001000110000000000000000000000100000000
000000000000001111000011001011000000000010000000000000
000000000000001001100000000001111010000000000000000000
000000000000000001000000001111101100100000000000000000
000001001100001111100000000111001010000110100000000000
000010000000000001000010101001011000000000000000000000
000000000000000111100010000101001111000110000000000000
000000000000001001000100000000101100000001000010000000

.logic_tile 16 15
000001000000101000000110101000000000000000000100000000
000010100001000111000000001001000000000010000000000000
011000000000001101100010110011011001000010000000000000
000000000000100001100111010101101101000011000000000001
000000000000101111100000010111001111001101000000000000
000000000000011111000011100001011100001000000001000000
000001000000001101000011100011111111111000000000000000
000000101000000101100111100111111000010000000000000000
000000000001010111100000010101101011100000010000000000
000010000001110000100011000101011111100000100000000000
000000001010000011100110001111111100100001010000000000
000010000000000111000011111101111100100000000000000000
000000101010001101100011101111111000000010100000000000
000000000000100001100010000101011110000001000000000001
000000000000001000000011100111011011101000010000000000
000000000000001111000000001001111100000100000000000000

.logic_tile 17 15
000100000000001011000111110011101001001100111000000000
000100000000000011000011100000101110110011000000010001
000000100000100111100111000101101001001100111000000000
000001100000010000000100000000101001110011000010000000
000000000001000000000110100101101000001100111001000000
000000000010100000000111000000001011110011000000000000
000000000000000001100011000001001000001100111000000000
000000101100100111100000000000001001110011000010000000
000000000000000000000000000111001000001100111000000000
000000001010000000000000000000101001110011000010000000
000000001000100000000111000101101001001100111001000000
000000000000010000000111110000001000110011000000000000
000001000000000000000000010001001001001100111000000000
000010001000000000000011010000001101110011000010000000
000000001000000001000000000000001001001100110000000000
000000000010001111000000001101001110110011000010000000

.logic_tile 18 15
000000001111110001100000000001011111001111010000100000
000000100000010000100010011111001010101111010000000000
011000000000101000000111100011001110101101010100000100
000000000000011011000100001111101000111111110000000001
010000100000000001100110001001011101000110000000000000
010001101001010000100000001101001110001001010000000000
000000001010101101000011100011001010101101010101100000
000000000010000111000000001011011000111111110000000010
000000000000000101000010111111011011101000010000000000
000010000000100101100010101111001000010100000000000000
000000000110001011100000010011111101000010100000000000
000000000000000111000010100001011100000110100000000000
000000001100010001100010000011101100000100000000000000
000010100000101001000110100000001010101000000000000000
000000000110000101000010001101001111011111110000000000
000000000000000001100000001001011110101001010000000000

.logic_tile 19 15
000001000100001000000010011011001010101000010000100000
000000000000001001000110011001111000010100000000000000
011000000000001000000110111111111110001111000100100101
000000000000000001000010111001010000001011000001000000
010000000000000111000111110101001001000000000000000000
110000000100000000100110010000111100101000010000000000
000000000001101101100000000101000000000011000000000100
000000100000000111000000001111001100000010000000000000
000000001000001101000011000011011010101000000000000000
000010100000000111100000001001101000110100000000000000
000001000000100000000000000001001100111000000000000000
000000000000011001000011111011001011110000000000000000
000000100000100000000000001111111111111111010111000001
000101101011010000000010000001101010111111110000100000
000010100000000001100111100001011100111000000000000000
000000000000001101000010111011011011110000000000000000

.logic_tile 20 15
000000001010000000000111101000001000000110100101000100
000000001101011101000100001011011010010110100001100001
011000000000000011100011111001101100001111010000000000
000000000000000000100011001001111010101111010000000000
110000000001011001100111110001111011010011110000000000
110000100011000001000010001011111001110011110000000000
000000001110000111100110111001011000110000100000000000
000000001110000000000010000011011101100000010000000000
000000000000000011100011100001111101010011110000000000
000000000000000000100111101011111001110011110000000000
000000001010000101100110010101011001000110000000000000
000000000000000000000010100011111000001110000000000000
000000000001010111100010010111001010001111000110100000
000000000000100000000110100111110000001011000000000010
000000000000101000000000000101111011010110100100000001
000000100001010001000000000000011110101001000011000100

.logic_tile 21 15
000001000000000111100110100011111110101000010000000000
000010000001000011000011111111101000000000010000000000
011001000010000101100110010111101011100000010000000001
000000000000001011000011100101111100101000000000000000
110000000001011000000111101111001110110000010000000000
010100001100001111000000000111011001110000000000000000
000000000000001101000111101101101100111111110110000100
000010100001001011000000000001001000111101110000100010
000010100000001000000000001101101011100001010000000000
000000000000000001000011101111001011010000000000000010
000000000110000011100111100011100001000011110100100001
000000000000000000100010001001101001000001110001100001
000010000000011000000111111111001111101000010000000000
000000000000001001000010010001011110010100000000000000
001000000000000001000010000001111110101000010000000000
000000000000000111000100000111101111100000010000000000

.logic_tile 22 15
000010000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001100000000000000000001101111000101000010010000000
000011001111000000000000001111001110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000010101011010000000
000000010000000000000010010000110000000100
011110000000000011100000000101011000010000
000000000000001001000011110000110000000000
110000000000000011100111010011011010000000
110000000000000011000011000000010000010000
000000101110100011000000001101011000000010
000001000001000000000011111111010000000000
000011100000000001000000000001111010000000
000011100110000000100000001001010000100000
000000101111000111000000001001111000000000
000001000000100001100000000011010000010000
000000000000001000000010001111011010000000
000000000000000011000000000101010000010000
110000000000100000000111010111111000000000
010000000000010000000011100101110000001000

.logic_tile 26 15
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000001011000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
011010100000000101100000000011000001000010000000100000
000001000000000000100011110000101010000000000000000001
110000000000001111100000000101000000000000000100000000
100000000000001001100011010000000000000001000000000100
000000000000000000000000000001001010000010000000100001
000000000000001101000000001101000000000000000000000000
000000000000000000000000011001011001010000100000000000
000000001000000000000011011001001111001001100000000000
000000000000000000000000000111111001000000000000000100
000000000000000000000000000001111000100011110000000000
000000000000100000000000000101000000000000100000000001
000000000001000000000000000001101010000000000000100000
000010100000000000000110000000000000000000000000000000
000001001100000000000100000000000000000000000000000000

.logic_tile 3 16
000000000000100000000110000000011111010000000000000000
000000000001010000000110011101001010000000000000100100
011000000000000101000000000101011010000011000000100000
000000000000000000100011101001010000000010000000000000
010000000000000001100110101000001111010100000000000000
010000000000001111100110110111011101000100000000000000
000000000001010011000010101000000000000010000101000000
000000000000100000100100001111000000000000000010000100
000000100000100101100010001000001100000010100000000000
000000000001000000000100000011001110010000100000000000
000000000000001011000000000111111100000000010000000000
000000000000001101100010101011111011100000010000000000
000000000000000001000000001101011101001001010000000000
000000000000000000000010101001001101000000000000000000
000000000000000001000010100101000001000011000000000000
000000000000001111000010001001001000000010000000000100

.logic_tile 4 16
000000000000000101000111000001000001000000000000000000
000000000000000000100110100000101010000000010000000000
011000000000001101000011101101011001001011100100000001
000000000110000101100110111111001101001001010011000000
000000001100101111100110000101011101010100000000000000
000000000001010001100010001011101010011100000000000000
000000000000010001000010101011101100000110000000000000
000000001010000000000010101001011010000010000000000000
000000101110000000000000001000001111000000000000000000
000001000000010000000010100111001001000110100000100000
000000000000000001100110000011111011000010100000000000
000000000110001101000010000001111011000001110000000000
000000000000000000000000010111100001000000000000000000
000000000000000001000011011001001000000010000000000000
000010100000000101000110100101011111011100000000000000
000000000000000001000010101111111000101000000000000000

.logic_tile 5 16
000000001100000101000010110001111011010111100000000000
000000000000001001100111110011001101001011100000000000
011000100000000111100000011001011010101001000000000000
000001000100001101010010100011001110101000000000000000
000000000100000001000111001000001100000000000000000000
000000000000000001000111100111011110000100000000000000
000000001010010001100011111011111011111111010110000000
000000000000001111000010011011011111111101010001000000
000000000000000111000110101000000000000000000000000101
000000000000001101000100001111001011000000100000000000
000100000000010001000011100000011000000000000000000000
000100000100001101000110100101001001000100000000100000
000001000000000011000000000101001100001011000000000010
000010100000000001000000000101100000000010000000000000
000010100001010101100110111001101000000110000000000000
000000001010000000100110011101111000000010000000000000

.logic_tile 6 16
000000000000101101000000000011101110001111110000000000
000000000000010011100010100001101010000111110000000000
000000000000001101100010100101100001000001000010000000
000000001110000101000010101111001001000000000000000000
000000001111000011100011100101101010011111100000000000
000001000000000001100011101001011011111101010000000000
000000100000001001000000010000001101000000000000000100
000001000110001111000010000101011110000010000000000000
000001000000001000000010111001001100101111010000000000
000000100000000001000111000001011100111111100000000000
000111001010000111000010001111111011000001010000000000
000110001010000000100010001101101000001001010000000010
000001000000001000000000001111011110001001000000000000
000000000000101101000010111011110000000010000000000000
000000000000000000000110011001101001001011100000000000
000000001010000001000010011011111100010111100000000000

.logic_tile 7 16
000000000000001000000010110111011101000111000000000000
000000000000000001000111011101111011001111000000000000
011001001000000111000000010001011000010100000100000100
000000100000000000000010000000111110101000010010000000
010000001010000001000110110101001000000000000000000000
100000001010000101000011110000111010100000000000000000
000000101110011011100110000011111110000010000000000100
000001000000000101000010100101100000000000000000000000
000010100000001111000000011101101010111111010101000001
000000101000001001100011000101001000111111000000000000
000000001110010001100010010000001101000000100000000000
000000000000000001100010010000001011000000000000000000
000100001010000000000000011011111000000000000000000000
000100000000000001000011000011101011000000100000000000
001010000000000001100010101011011110110100000000000000
000000000001000000000100000011111100111100000000000000

.ramt_tile 8 16
000000001010101111100000010111111000100000
000010100000010011000010111101110000000000
011001000000000111000111110001101010000000
000010101110000000100111000101100000010000
110000001010001111100111101101011000000000
010000000000001111100011101011110000000010
000010000000010011000111001001001010000000
000000000100100111000000000001000000000100
000000000000000000000010000111011000000000
000000000000000000000011110111110000010000
000000000001000000010000010001001010000000
000000001100100000000011101011100000000010
000000001010000111000000011101111000000000
000000000010100000100011010101010000100000
110100000000010111000000000101101010000010
110000000000100000000010000001100000000000

.logic_tile 9 16
000000100001000101000010101011011110000110000100000000
000000000000000111000010111011100000001110000011000001
011000000000000000000010000000001110010000100000000000
000000001110000101000100000101011001000000100000000000
010010000000000001100000010001001110101111010100000000
100001000000000101000011100111001010111111010000000001
000100000001011111100000001011011000000110100000000000
000110101100100111000000001011001100001111110000000000
000101000000001111100110001001111111010100010000000000
000000001100001101100010010011111010000000010000000001
000000000001110001000011101111100001000000000000000000
000000001100110001000010010011001010000000100001000000
000000100000000001000011100000000000000000000100000000
000000000000100001000000000001000000000010000000000000
000000100110011011100000000001001100001110000000000000
000001001000101011000011111101110000001001000001000100

.logic_tile 10 16
000001000000000000000111110001111011000110100000000000
000010000000010000000111001111001111001111110000000000
011000000110000011100111011000011010000010000000000100
000000000000000101000011010111011010000000000000000001
110000000000001000000000001011001101000010000000000100
100000000000000101000000001011011110000000000000000000
000000000000010000000110110111111001101011110100000000
000000100000100111000110101001101101010011110010100010
000010000000010101100110101011111010000110100000000000
000001001010101001000000001001111111001111110000000000
000000000000000000000111110111101101010000000000000011
000000000000000000000010100000101101101000000000100100
000000000000000000000010101011001101000000100000000000
000000000000000000000100000111101101000000000000000000
010000000001010101100011101001011111110110110110000000
100000001000100111000000001011111001110110100010000010

.logic_tile 11 16
000000000000011111100000001101000000000000100000000100
000000000001101001100011100101101010000000000001100000
011000000000000111100000010011000000000000000100000000
000000000000000111100011110000100000000001000000000000
010000000000000101100111001000011110001100110000000000
010000000100000000000011110001010000110011000000000000
000010100000000111100000000000001100000100000100000000
000001000001010000000000000000010000000000000000000000
000000000000000111100000010011000001000000010100000101
000000000001000000000011010001001001000010110001100110
000000000000000000000000000000001110010100000110100011
000000000010000000000011100011001000010000100001100011
000010100001000001000000010011001110001101000111000101
000000000000100000100010001101010000000100000001000010
000000000000000000000000001011100000000001010100000001
000000000001000000000010110001101100000001100001000011

.logic_tile 12 16
000001000010001001000010000000001010010000100100000000
000000100000001111100110110101011000010100000000000101
011000000000001111100000010000001010000000100100000010
000000000000000111000010111001001100010100100001100101
010000001111101001000000000001111010010000000110000110
010000001100100111000010000000001010101001000000100111
000000000000001000000000000101011001010100000111000000
000000000000001011000000000000011101100000010000000101
000000000001010101100000000000001010010100000100000101
000000100000100000000000000101001111010000100001000001
000100000000000000000010010011101010001001000100000110
000100000010000000000010100001100000000101000001000011
000000000000001111000111011000001110010000000100100001
000000000000000101100111000001011010010110000000000100
000000000000010000000000000101001110010000100100000110
000000001000000000000000000000001110101000000001100000

.logic_tile 13 16
000001000000000000000110010101000000000000000000000000
000010101000101001000111110000100000000001000000000000
011000000000000011100111000000000000000000000000000000
000000000000000000100000001001000000000010000000000000
000011000000000111100111110111000000000011100000000001
000011000000000000100010011001101010000001000000000000
000000000000000001100000010111100001000011100000000000
000000000000000000100011011111101011000010000010000000
000000000000010000000000000000000000000000100100000000
000000000000100000000000000000001011000000000000000000
000000000000001000000000000111100000000000000000000000
000000000000000001000000000000000000000001000000000000
000001000000000000000000011000000000000000000000000000
000000101000000000000011100101000000000010000000000000
000000001110000101100110001001011101010000000000000100
000010100000000000000000000001001001101001000000000000

.logic_tile 14 16
000010100001000000000000000101101000001100111000000000
000001000000000000000000000000000000110011000001010000
000000000110000000000000000111001000001100111001000000
000000000000000000000011100000100000110011000000000000
000000000001000000000010000101001000001100111000000000
000000000000000111000010000000000000110011000001000000
000000101010100000000000000011101000001100111000000001
000010100000010001000000000000100000110011000000000000
000000000001010000000111000000001000001100111000000000
000000000000100000000000000000001011110011000001000000
000000000000100000000000010000001000001100111000000000
000000000000010000000010110000001011110011000000000000
000000000000000000000110100011001000001100111000000000
000000001000000000000100000000100000110011000000000000
000000000000010000000000000001101000001100111000000000
000000000001000000000000000000100000110011000000000000

.logic_tile 15 16
000000000000000011100000000001000000000000000100000000
000000000000001101000000000000000000000001000010000000
011001000000000000000011110111000000000000000100000000
000000000000001001000110000000000000000001000010000000
000000001111010000000000010001100001000011100000000000
000000000000000000000011010001101110000001000000000000
000000000000001000010000000000011100000100000100000000
000000000000000111000011100000010000000000000000000000
000000000000000101100000001101011011001101000000000000
000000000001000000100000001001111000000100000000100000
000000000000000000000110100001111111010000100000000001
000000000000000000000110001101011010010100000001000000
000100001010000001000000000011100000000000000100000000
000100000000000000000000000000100000000001000000000000
000000000110000111100110000000000000000000100100000000
000000000000000000000000000000001100000000000010000000

.logic_tile 16 16
000000101000101111100000001111001010000010000100000000
000000000000000101100000000101010000000111000000000000
011000000000000101000011100101011100000001110000000000
000000000000000000100010110001101010000000010000100000
110000000000000101100110110001101111000000000010000000
110000000100000001000010100000001001000001000010000000
000000000000001111000000000001111010000110000000000000
000000000000000111000000000000100000000001000000000000
000010000000110000000110000001011101001101000010000000
000001000000010000000100000001011100000100000000000000
000000000000001000000111001111011110100000000000000000
000000000000000011000000000101001101110000100000000000
000000001100001001000110010001011001001101000000000000
000000000000100001000011010101011100000100000000100000
000000000000000001000111000101011111101000010000000000
000000000000000000000111111111111111000000100000000000

.logic_tile 17 16
000000000000001000000111011001111010101000010000000000
000001001010000111000110101101001000001000000000000000
011000001100101001000111110001111100010010100111000100
000000000000011001100110010000101110101001010010000010
110001000000011001100111110011100000001100110000000000
010010000010001111000110010000101010110011000000000000
000000000000001011100111110111001011100000000000000000
000000000000001101100010111001101001110000100000000000
000001000000001000000110000111011110000011110000000000
000010001001010001000010101001111111000010110000000000
000000000000001000000011100011011000111111110100100010
000001000000000001000000001101001101111101110011100011
000010000000001000000010010101111001100000000000000000
000001000000000101000011010001101010111000000000000000
000000001000000000000000010111001011110000010000000000
000000000000010000000010000101111001010000000000000000

.logic_tile 18 16
000000000000000000000011100011001011101000000000000000
000000001010000000000010001101111010110100000000000000
011000001010001111100110010101000000000000000100000100
000000000001000111100011100000100000000001000010000000
110000000000001000000010011001111110000110100000000000
110000000000001111000110101101101001000000000000000001
000000000000000001000110111101000000000001000000000000
000000000001010000100011111111100000000011000000000000
000000000010000000000111101011101011101000010000000000
000000001010000000000100001111001001001000000000000000
000000000000001011100010001001111111100000000000000000
000110100001011101000010000001001100110000010000000001
000010100000000111000110000101101001101000010000000000
000001000000000000000000000111111100000000100000000000
010001000010000111100111101011111001100000010000000000
000010000000011001000010011011111100100000100000000000

.logic_tile 19 16
000001000000000111100000011111101110000000100000000000
000000000000001111000011111011001111000000000000000000
011000000010000000000110010001111111010110000000000000
000000000010000000000011100000111001000001000000000000
010010100000000000000010000000001100000000000000000000
110101000001010000000000000001011100010000000000000000
000000100000000000000000000001001100000000000000000000
000100000000000000000000001011001111001000000000000000
000000000000000000000010111000000000000000000100000000
000000000000000001000011010011001110000000100000000000
000001001100001001000011101011011100000000000100000000
000010100000000011100010101011101000000100000010000000
000011000000000011100111000011100000000011000010000001
000001000000000101000010101001000000000010000011000000
010000000000000000000111001011101100100000000100000000
000000001000000101000000001011011000000000000000000000

.logic_tile 20 16
000000000000000101100111101101011110010110100000000000
000000000000001101000100001111011100101011010000000000
011000000000001101100110111001011000000010000000000000
000000000000000101000011010001001001000000000000000000
000010101010001011100110100000000000000000100000000000
000011000000001111100100000000001011000000000000000000
000000000000101011100110011011001010110110100000000000
000000000000000101100011010101101110111000100000000000
000000000000000000000110001101101111000100000000000000
000100001110001001000011100111101000000000000000000000
000001000000001000000011100101101111000110000100000010
000000000000000001000100000000011101001000000000000000
000000000100001000000010001001101111101001010000000101
000000001110001101000111101101111100010110000000000010
010000000000100101100111000101011000000000010000000000
000000000000010000000010101011011000010000100000000000

.logic_tile 21 16
000000000000001000000000011111101101000000000100000000
000000000010000001000011011101011001100000000000000000
011001000110000000000110001101111001000000000100000010
000010000000001101000011100101111110010000000000000000
010000000000000000000000000001100001000010000000100110
010000000000000000000000000000101000000000000000000011
000000000000001000000111100000000000000000000000000000
000000000001001101000100000000000000000000000000000000
000000000111010001100010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000001010000000000000000000001110000100000000000000
000001000000000000000000000000010000000000000000000000
000000000000000000000010100000001100000010000000000110
000000001110000000000000000000001000000000000000100000
010000000001101000000000000001111011100000000110000000
000000000000000011000000001011111110000000000000000000

.logic_tile 22 16
000000001100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011001000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000001001000000000011100000000000000000000000000000
000010000000100000000100000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000001000000000001101100001000000100000000
000000000000000000100000000101111110000000000000000000
010000001001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000

.logic_tile 23 16
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000011001010000000
000000000000000000000010000000000000010000
011000000000000111100000000111101010000000
000000000000000000000000000000100000100000
010000000000001011100111000101101010001000
010000000000001011000000000000000000000000
000000000000100011000111101101001010100000
000000000000001001100100000001100000000000
000000000000000011100011000011001010000000
000000000000000000000000001111100000100000
000000100000001001000000001101101010000000
000001000001000111100000000011000000010000
000000000000000000000111101111001010000000
000000000000001001000100001101000000001000
110001001010100011100010001111101010000000
010010100001000000000011101111000000001000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000101010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000110101101011011000001010000000000
000000000000000000000110011101111110000110100000000000
011000000000000000000110001101100000000000000000000000
000000000000001101000000000101100000000001000000000000
010000000000000111000010101101011011001001010000000000
010000000000000000000011011101111110000010100000000000
000000000000000101000011111000001010000110000000000000
000000000000000101100111111001010000000010000010100000
000000000000000001100000000011001001010000000100000000
000000000000000000000000000101011100101001010000100010
000000000000001000000000000101011000000110000001000000
000000000000000001000000000000100000000001000010000000
000000000000001000000000001001111111011111110010000001
000000000000000001000000000101101000111111110010100010
000000000001011011100110000101011110010000000100000000
000000000000100001100000000111011001010110100000000001

.logic_tile 3 17
000000000000000101000111100000000000000000000100100000
000000000000001101100010110011000000000010000000000000
011000000000000111100000011101011100010111100000000000
000000000000000101100011011011001101000111010000000000
010000101110000111100111001111001010010111100000000000
110001000000000001000010001101011000000111010000000000
000000000000000000000111110101011000010111100000000000
000000000000000000000010000111011010000111010010000000
000000000000000101100110101011011000001000000000000000
000000000000000011000000000001000000001001000000000000
000000000000000001000010010111011101001001010000000000
000000000000000001100110100001011100000000000000000000
000000000001001001100110100111101000000110100000000000
000000000000000101000011111111111010001111110000000000
010000000000000000000000001011101000001000000000000000
000000000000000000000010011101111111010100000000000000

.logic_tile 4 17
000000100000001000000110010111000000000000000100000000
000000001000101101000011010000000000000001000010000110
011000000000001001100111000000011000010000000000000000
000000000000001001000110110000011010000000000000000100
010000000000001001000111100111011100000110100000000000
010000000000101111000010100011111111001111110000000000
000000000000001000000000001000000000000000000100000000
000000001100001111000000001001000000000010000010000000
000000000001000000000010100101011001010000100000000000
000000000000101101000000000000101110100000000000000000
000000000000000000000010000000011001010000000000000000
000000000000000000000100001011001110010000100000000000
000000000000001000000110000101101000000010000000000000
000000001110001001000010000101011100000000000010000010
000000000000000101000000000001001011010111100000000000
000000001010000001000000001001011010001011100000000000

.logic_tile 5 17
000000000000000101100110001011001000111111110000000000
000010000000001101000010101011011101000000010000000010
000000000000110000000111100000000000000010000000000000
000000001001010000000110100101001101000000000000000000
000000000001011000000010001101011010000000000000000000
000010000100001011000010111111001001010000000000000000
000000000001011111100000000000001000000000000000000000
000000000000000001000000001111011010000100000000000000
000000000000000011100010000000011111000000000000000000
000000001000010000100011000111011100000010000000000000
000100000000001101100000001001011011000000000000000000
000100000000001101000011100011001001000110100000000000
000000000100000011100000000101001110000100000000000000
000000000000000101100011100000100000000000000000000000
000000000000100000000011100101011000000000100000000000
000000000000000000000011000000111000100000010000000000

.logic_tile 6 17
000000000000000111100000001011000000000000000000000000
000000000001010000000011101111101010000000010000000000
011000000001101000000111010111100001000000100000000000
000000000101111111000110000000101010000000000000000000
010001000000001011100010010011000001000000000000100101
010000000000000011100011010000101110000000010000000000
000000000001011000000010000101101010000000000000000000
000000000111000101000000000000111010000000010000000000
000000000000000111100010100001100001000000000000000000
000000000000000000100100000000101101000000010010000000
000000000110000001000000000001111001010111100000000000
000000000000010000000010010001011100000111010000000000
000001001000100000000010000011000000000000000110000000
000000000000000000000000000000000000000001000001000000
000000000000000101000010000111000000000000000000000100
000000000000000000100000000000101011000000010000000000

.logic_tile 7 17
000100000000001111100110010001001100010000000000000000
000100000000000101000011011011001110110000000000100000
011010000001000101000111111001101110010111100000000000
000000000000100000000010100111111111001011100000000000
010000000000100011100110100111011101000110100000000000
100000000001000000100010001111011001001111110000000000
000000000000011011000111000101000001000000100000000000
000000000100010101000100000000001010000000000000000000
000000000000000001100110000001100001000010100000000001
000000000000000000000110000000101010000001000000000000
000000100000010000000110100001001011111001110110000000
000000000000000000000000001011111000111101110010000000
000100000000001011000111110101001001000000000110000001
000110100000001011000110100000111011100000000010000010
000000000000000000000000000001001010001001000110000001
000000001011001001000000001001010000001101000000000100

.ramb_tile 8 17
000000000000000111100011101011101110010000
000000010000001111000110001011010000000000
011000000111111111000000000101101100000000
000001000101010111100000000001110000000000
010000001100001000000010001101001110000000
010000000000001111000100001111010000000000
000000000001100000000111000101001100000000
000000000000010000000110000111110000010000
000100000000000000000000010101101110000000
000100000000001001000011100001110000000000
000000001100001111000000000111101100000000
000001000000001011000011101001010000000000
000000000000000000000000011111101110100000
000000000000000111000011100011010000000000
010010001110100101100010001011001100000000
010001000001000001100100000001010000000000

.logic_tile 9 17
000000000000000000000000001111111011010110000000100000
000000000000000000000000000111011001101010000000000000
011000000000000101000010111000000000000000000000000101
000000000000000000000110111001001010000010000000000000
010011000000100111100000001000000000000000000000000000
100011001100011111100000001111001110000010000000000000
000000000000000111000000001101101011101001010111000110
000000000000000000000010110001001100111001010010000010
000000000110000000000000000101111000000010000000100000
000000000000000001000010000000110000000000000011000000
000000001110000111100111001011011100000001000000000000
000000000000000001100110101011010000000000000000100001
000011001000100001000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000001100110111011011100000000000000000000
000000000000000111000010101111100000000100000000100000

.logic_tile 10 17
000000000000000000000000000101001010000100000000000000
000000000000000000000010100000101111101000010000000000
011000000000000000000000001001101111100000000000000000
000000000000000000000010100111101100000000000001000000
000110000111011001100000010111000000000000000100000000
000101000000101011000010000000000000000001000000000000
000000001110000101000000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000001111001001100000000010000000
000000000000000000000000000111011100000000000000000000
000010100000001101100110000111001110000000000000000100
000001001010000001000010110000010000001000000000000000
010000000001011000000000000101001100000000000000000000
000000000000100101000000000000010000001000000000000100

.logic_tile 11 17
000010100000000111000011110000000000000000000000000000
000000000000000001000010010000000000000000000000000000
011000001100001001100010110101011001000010000000000000
000000000000001001100010010101101111000000000000000000
110100000000001001100110010101001000111110110101100000
100100000000001001100111011111111101010110100010000000
000000000000000000000110000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000001101000000001111011000000010000000000000
000010101000000011100011101001011001000000000000000000
000000000000000000000000001101101011000010000000000000
000000000000000000000000000101101000000000000000000000
000100000000011000000111110111101100000000000010000000
000100000000000101000011100001000000000010000010000011
010000000000000000000000010000001100000010000000000000
100000000000000001000010101111001000000000000010000000

.logic_tile 12 17
000000000000000000000000011101100000000001010110000000
000000000000000000000011111101001101000010010000000000
011010000000000001100000000000001111000100000010000001
000010000000000000100000000000001100000000000000000000
010000000001010001100000010000000000000000000000000000
010000000000100000000011100101000000000010000000000000
000011000000001000000111100011000001000000000000000000
000000000000010011000100000000001101000001000010000000
000000000000001000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000001111100110000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000011100111100001101010001000000100000000
000000000000100000100100001011010000001101000000000001
000001000000000000000000000011101111010100100000000000
000000000110001111000000000000011110101001010010000000

.logic_tile 13 17
000001001010000000000000001000001010010000000100000001
000000100001010000000011100011011100010010100000000001
011001000000000011100110010101100001000001110100000001
000000100000000000110110011101101101000000010000000000
010000001000000111100011101101001100001000000100000001
110000100000000000000010010111100000001110000000000100
000000000000000000000010000101001110000100000100000000
000000000000000000000100000000001011101000010000000001
000000000000001001000000000101011000001000000100000000
000001001100000111000000001111100000001110000000000001
000000000000001001000110110000011101010100000100000000
000000000000000101000010101101011111010000100000000001
000010000001000101100110100011101011000000100100000000
000001001001010000000000000000011001101000010000000001
000000000000000101100000000000001001010000100100000000
000000000000000000000010011101011001010100000000000001

.logic_tile 14 17
000000000000101000000000010000001000001100111000000000
000000000001010011000011000000001001110011000000010000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000110000000000000000111101000001100111000000000
000000000010000000000010000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000001000001000010000000001011110011000000000000
000001000000000000000000000101101000001100111000000000
000110000000000001000000000000100000110011000000000000
000000000000000101000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010000000001010110011000000000000

.logic_tile 15 17
000000000000000011000111100001001010010100000000100000
000000000000000111000000000111011111100000010000000000
011000000000000111000111100101100001000011010100000000
000000000000001111000010011111001001000010000000000000
000000000000000000000111011000011010000010100000000000
000000000000000001000011110001011011000110000000000000
000000000000000011100000011000000000000000000100000000
000000000000100000100011100001000000000010000000000001
000000000110000000000110110101000000000000000100000001
000000000010000000000010000000000000000001000010000000
000000000000100000000000000011011010010010100100000000
000000000000010000000000000000101101100000000000000000
000001000001000001000110010001000000000000000100000100
000010000001010000000010100000100000000001000010000011
000000000100000000000000000001011000000000000011000000
000000000000000000000000000000010000001000000001100000

.logic_tile 16 17
000000000001000000000111000111100000000000001000000000
000000000000000000000111110000100000000000000000001000
011000000000000000000110000101000000000000001000000000
000000000000000000000000000000101010000000000000000000
000001000001000101100111000001001000001100111000000000
000000100000000101000111110000101010110011000000000000
000000000000000101100000000101101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001101100000000001101000001100110000000000
000000100000100101000000001101100000110011000000000000
000000000000001000000000001101011010000010000000000000
000000000000000001000000001001000000000000000000000000
000000100000000000000010000011000000000010010100000000
000000000010000000000100000011001001000010100000000000
000000001000000000000000010111011100001110000100000000
000000000000000000000010001101100000000100000000000000

.logic_tile 17 17
000000000000101000000011100101100001001100110000000000
000100000000010011000111000000101101110011000000000000
011000000000001011000111101000011001010010100000000000
000000000000000001000000000101001110000010000000000000
010001000000101000000010100001100000000000000010000000
010010001000001101000110010000101101000000010000000010
000000000000000011000011110111001101010000000000000000
000000000000000011000110101001101000101001000001000000
000000000000001000000110011001101000000000010000000000
000000000000010111000010011101011000000010110000000000
000000000000001011100000001001111100101001010110100010
000100000010000111000010000011001011010101100010000100
000000000000000000000010001101001101110100010100100000
000010100001010000000000000011111111110000110010000010
000001101110000000000011100101101010001000000000000000
000010000000001111000100000101011001001110000001000000

.logic_tile 18 17
000000000001001000000010011001111101100111010000000000
000000001001010001000011101011011010010111100000000000
011000000000000111100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000001110001000000110000000011010000100000000000000
010001000000001111000000000000010000000000000000000000
000000000000100111100010100111011101111001010000000000
000000001001000000100110111011011110111111110000000000
000000100000000011100010100011101000001001000000000000
000000000000001001100000000011010000000100000000000010
000000001010000001000111010111001101000110100000000000
000100000000000000100010000000001001101001010010000000
000000000000000101000000000111101100111101110110000010
000000000000000001000000000001101011111100110000100000
010000000000000000000000010101101110000000000000000000
000000000000001101000011100101101110000000010000000000

.logic_tile 19 17
000001000000000101000000000001001100101001000100000100
000010000000000000100000000011001101100000000000000000
011000000001000000000010101111011111000010000000000000
000000000000000000000000001011001001000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001001110100000000111100000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000001101100110110111001100000000000000000000
000000000000000001000010110101110000000010000000000000
000000000000001000000010100000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000000000000101000111010001011111100000010100000000
000100000000000000000010101011011100101000000000000100
010000000001010011100000010000011010000100000000000000
000000000000100000000010000000010000000000000000000000

.logic_tile 20 17
000000000001000101000010010011111111000000000100000000
000001001100000000000110110111111111000100000000000000
011001000000100000000000000111000000000001000100000000
000010000001000000000000001111100000000000000000000000
110000100000000000000000010101011101000001000100000000
100000000000000000000010110111111111000000000000000000
000000000000000000000111000101101000000000000100000000
000000000001000000000100000000110000001000000000000000
000000000000001000000000000000000001000000000100000000
000000101010000101000000001111001011000000100000100000
000000000000100000000011100011000000000001000000000000
000000000001010000000000000001000000000000000000000000
000010000000000001000010000001000000000000000100000000
000001000001010000000111110000101111000000010000100000
000000000010000000000111100001000000000001000100000000
000000000000000000000010011111100000000000000000000000

.logic_tile 21 17
000000000000100111000000000111111100000010000000000000
000000000000010101000000000001101110000000000000000000
011001000000000101000000000000001101010000000100000000
000000000000001101100000000000001000000000000000000000
110000000000000101000000000011011111000010000010000100
110000000000000000100011110101011000000000000011100010
000000001000000000000011101000000001000010000000000000
000000000000000000000000000011001101000000000001100010
000000000000001001100111011101001111100000000100000000
000000000000001011000010011011111011000000000000000000
000001001010000001100110010011111011000000000100000000
000000000000000000000010111101111000000000100000000000
000000000000010001100010010011001110000000000100000000
000000001100101111000110010000100000001000000000000000
010000000000000000000000010011101100010000000100000000
000001000000000000000010000001111011000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000000000000010101111100001000001110100000000
000000000000000000000110101001101010000011110001000000
000000000000000000000010100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000000000000000000000011101011010100100100000000
000000000000001101000010100000111011101001010000000100
000000000000000000000000000001111011000010000010000000
000000000000000000000000001101101001000000000001000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000100000010000000100000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000101101100000000
000000010000000000000000000000110000010000
011000000000000000000110110011101100001000
000000000000000000000111110000100000000000
110000000000001011100010000011001100000000
110000000000000011100000000000010000000010
000000000000000001000111001001101100001000
000000000000000000000010000011100000000000
000000000000001001000111000111001100000000
000000000000000011000000001101010000001000
000000000000000111100000011101101100000000
000000000000000000000011001001000000010000
000000000000001000000010000101001100100000
000000000000001011000000000101010000000000
110000000000100001000000001101101100000100
110000000001000000000010011111100000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001110000100000100000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000001101101101100000000000000000
100000000000000000000000000011001010000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000101000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000001100000000000111100001011001000100000000000100
000000000000000000000110100000101010000000000011000001
011000000000000001000010101011100000000000100000000000
000000000000000000100000001001001101000000000010000000
010000000000100011000011100000000000000000000000000000
110000001001010000000011100000000000000000000000000000
000000000000000111100111110000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000001110000000000010001101111110010000100100000000
000000000000000000000000000011011001010100100000000001
000000000000001000000000001011111111010000100100000000
000000000000000001000011100101101011101000010000100000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101010000000010000000000000
000000000000000001100000000101111011000000000000000000
000000000000000000000011100000101000000001000000100001

.logic_tile 3 18
000100000000101001100000010000011000000100000100000000
000100000001011001100011110000000000000000000010000000
011000000000001011100111110001001010010111100000000000
000000000000001111000110010111011111001011100000000000
010000100000101001100111100101101110010111100000000000
010000000001001101100110110001001100000111010000000000
000000000000000001100111101001111100000000010010000000
000000000000000001000100000011111011010000100000000000
000000000000001000000110101001000001000001010000000000
000000000000000111000000001101001010000001000000000000
000000000000000101100000000111011000010110000000000000
000000000000000000000010000000001010100000000000000000
000000000000001101100000010001111111000010100000000000
000000000000000001000011100101111111000001110000000000
000001000000010101100110000111100000000011010000000000
000010100000100000100010100101001101000001000000000000

.logic_tile 4 18
000000000001010111100010110111101011000110000000000000
000000000010101101100011010001111000000001000000000000
011000000000001101100110001111101101111011110100000001
000000000000000101000100000001101101111001110000000000
000001000000001000000000010101011101010000000000000000
000000100010100001000010010000101101101000000000000000
000010100000000101000110111111111010000011000110000000
000001000000000000000010101101011110101011010010000000
000000100000000001000000000111011001101001010000000000
000000000000000101000010011001111010010100100000000000
000000000001011011100110100111011100000110100000000000
000000000000101011000010000001001001001111110000000000
000000000000010111000000010011000000000000000000000000
000001000000000101000010000000001101000001000000000000
000000000000000101100110000101111110000100000000000000
000000000000000000000010000000001010101000000000000000

.logic_tile 5 18
000001000000100111000010111011000000000001000000000000
000000100001010000100011101101100000000000000000000000
000000000000001011100110011101011001001000000000000000
000010100001010011000110011101101111010100000000000010
000000000000100000000111101001100000000000110000000000
000000000110000000000000000101001001000000010000000000
000000000000000011100111011000000000000000000000000000
000000000000000101100110000101001001000010000000000000
000000000000000000000110000011111100000000000000000000
000000001010000001000100000000010000000001000000000000
000000000000000101100010010011101110000000000000000000
000000100001000001100111000000010000001000000000000010
000000000000001000000010101001001111010111100000000000
000000000000001001000000001011001001001011100000000000
000000000111010000000000011111001100000001000000000000
000000000000000000000010011001100000000000000000000000

.logic_tile 6 18
000000000000000011100000010000011111000000100000000000
000000000000001101000010010000011101000000000000000000
011000000000001111100111110101111100000010000000000000
000000000000000011000010000000100000001001000000000010
000000000001011101000010010101101110000100000000000000
000000000000100001000110100000110000000000000000000000
000000001001000000000010001111001000001000000000100000
000000000100001101000010000001011101101000000000000000
000000000000100000000011111111001111101001000000000000
000000001110010000000010000111011000011101000000000100
000001000000000000000000001111011001111101010101000000
000010100000000001000010100101111001111110110001000010
000000001010000101000110110101001010001011000000000000
000000000000000011000111011011101000001111000000000000
000001000100001001000000011101001010101001010000000100
000000000000001101100010110111101000111101110000000000

.logic_tile 7 18
000011000000100000000000000111111010010111100000000000
000001000000010000000000000111101111000111010000000000
011000000000000001100000011101001111010111100000000000
000000000000100000010011101011011111001011100000000000
000000000000000001100011101001101110000000010000000100
000010000001001001100110011111001011100000010001000000
000000000111001001100111100011101110000110100000000000
000000000000001001100000001011111011001111110000000100
000000000000001000000110100011101011010111100000000000
000010000000000101000010010011001101000111010000000000
000000100000000001000010011111111011010111100000000000
000001000000001001100010011111001100001011100000000000
000000000110000001000010011000001111010010100100000000
000000000000001111000110011001011100010000000010000000
000000000111010101000010011101101101000110100000000100
000000000000100000000110011111111100001111110000000000

.ramt_tile 8 18
000000000000000000000000010101101110000000
000000000000001111000011100001100000000000
011000000000010001000000011001101100000000
000000000001000111100011000111100000010000
010000100000000001000011100011101110100000
110000000000000000100000000101100000000000
000000000000100111000111001011101100000000
000000000100011001000011100011000000000000
000000001110001000000111000011001110000000
000000100000000111000000001001100000100000
000000000000001011110111001101101100000000
000000000111000011000100000001100000010000
000000000000001000000000001111101110000000
000001000001010111000000001111100000100000
010010100000100000000111011001101100001000
110001100001000111000011100101000000000000

.logic_tile 9 18
000000000001000111000010011001001010100100010000000000
000000000000100111000110001001001101000100000000000000
011000000000001101000010101111111010000000000000000100
000000000000000001000111110101100000000100000000000000
000000000000001111100111000011111000111001010011100000
000000000000000111000010101111001100110000000000100111
000001000110001001100000011001001000001010000000000000
000000101010000111100011110111010000001001000001000000
000000000000000000000000000101001110000010000000000000
000000000000000001000010010101111110000000000000000000
000000001110100001100000000011111001000000000100000000
000010100001010001000000000000001011001001010000000000
000000000001011001100010110001111001110000010000000000
000000000000100111000010101101011110010000100000000001
010010100100101001000111100000011110000000000000100000
000000001111010111000100000111001001010000000000000001

.logic_tile 10 18
000000000000000000000010100001101101010000000000000000
000000000000001101000100000000111011101000000000000010
011000000000000101100010010001001110000110100000000000
000000000000000000000111110000011011000000000000100000
000000000000001000000000011111011011000000010000000000
000000001110001111000011101001001110000000000000000100
000000001110001111000011100000000001000000100100000000
000000000000000011000010110000001011000000001000000000
000000000000000000000111100000000000000000000000000000
000000001110100000000100000000000000000000000000000000
000000000000000000000000001000000000000000100010000000
000000000000000001000000000001001001000000000000100100
000001000000001000000010000101111110000100000000000001
000000100000001101000100000000110000001001000000000000
110000000000000001000000011111011010100111110000000000
010000000000000000000010100001101010010111110000000001

.logic_tile 11 18
000000000000011000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000010000000001011100010101011101100000000010000000000
000000001100000001010000000101011010000000000000000000
000000000000001000000011100111011110100000000000000001
000000001110000011000000000111101111000000000001000000
000000000000010111100000010000011001010000000000000000
000000000000100001000010010000001100000000000000000000
000010100001010000000000000101111010000000000000000000
000001000001110001000010000011101000100000000000000000
000000000000100001100000000011101101010000000000000000
000000000000010001000000000101011111000000000000000000
000000000000000101100110110000001111010010100000000000
000000000000000101000010100000001010000000000000100000
000000000000011101000000001111101011000000010010000000
000000000000100101000010000001011001000000000000000000

.logic_tile 12 18
000001000100001001100111110011011100100000000000000000
000000100000001001100110001001001010000000000000000000
000000000000000001100000001101011010000010000000000000
000010000000001101100000001101111110000000000000000000
000000000000000101100110011001011000000010000000000000
000010100000000101000110010111001111000000000000000000
000000000000001011100110011011101110100000000000000000
000010000000001001000110010111101111000000000000000000
000110000000001001100000001101011010000010000000000000
000101000000000001100000001111101000000000000000000000
000000000001000001100000011101101110000000000000000000
000000000100100000000010101111001010000001000000000000
000000001110001101100110111000001000010100000000000000
000000000000000101000010100001011100000100000001000000
000010100101001101100110111111101110010000000000000000
000000000100000101000010100001011000000000000001000000

.logic_tile 13 18
000000000000001000000000010101011100000000100100000000
000000000000001001000010010000111000101000010000000001
011000000100001000000000001101000001000001110100000001
000000000000001111000000001011101110000000010000000000
110001001100000000000111100011011100001001000100000001
010000100000000000000111000011110000000101000000000100
000000000010100111000011100000011011010000000100000000
000000000001000000000000000011001101010110000000000001
000001000000000101100110111011101110001101000100000000
000000000000001111000010011101110000000100000000000101
000000000000100000000010001000001110010000100100000000
000000000000010000000000001011001110010100000000000001
000001000000001001000000011011100001000000010100000000
000000100000000101000010100111101111000010110000000010
000000000010001101100010000001011001010000000100000000
000000000000000101000000000000101101101001000000000000

.logic_tile 14 18
000001100000000000000000000011001000001100111000000000
000010000000000000000000000000000000110011000000010000
000010100001010000000000010111001000001100111000000000
000010100000000000000011100000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000100000000000000000001011110011000000000000
000000000000000000000111110111001000001100111000000000
000000000000000000000011010000000000110011000000000000
000000000000000001000000000000001001001100111000000000
000000000010000000000000000000001001110011000000000000
001000000000010000000000001000001000001100110000000000
000000000001000000000000001101000000110011000000000000
000000100000000011000110110111000000000010000000000000
000000000000100000000111100000100000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000001000000000000000011000000100000100000100
000000001000000111000000000000010000000000000000100000
011000001010000000000111000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
110000001011000000000000000011011011000000000000000000
110000000000001001000000000000101101101000010000000000
000000000000001000000000000001000001000000000000000000
000000000001000111000000000000001100000000010000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000000111000000000000000000000100
000001000000000001000000010000000000000000000000000000
000000100000000000000010100101000000000010000000000000
000000000000000111100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 16 18
000000001000100111000000000111001110001100000000000000
000000100001000000000011101101100000001000000000000000
011000000000000000000000011101011010000010000000000000
000000000000000111000010001111001010000000000000000000
010001000000000111000010110111001110000000000000000000
010010000000000111100110101101100000000100000000000010
000000000000000111000000011011101110110100000100000100
000000000000000000000011100111101101110000000000000010
000001000000000001100110001001011111011110100000000000
000010101000000000000000001001001101101110010000000000
000000000000001001100000000101000000000000010000000000
000010000000000001000010011111101110000000000000000000
000000000001011011100000000011111011101001010110000011
000000000001010101000010010111011100111111010000000100
011000000000000000000000000000011000010000100011000000
000000100000000001000010000011001011010000000000100000

.logic_tile 17 18
000000000000001000000000000001111111001111000100000000
000000001000000101000010101011011111001101000001000000
011000000000001101000111110001001001000110000000000000
000000000000010001100011010111011100000010000000000000
000000001010000000000010010111111010000000000000000000
000000000000001001000110101001001000000001000000000000
000000000000000011100000010101100000000000000100000000
000000000001001101100011100000000000000001000010000000
000000000000000001000000011111001010110000000110000001
000000000000000101100010000011111011110000010010000000
000000000000000001100000010011101100101000000000000000
000000000000001001000011010011101010010000100000000000
000001000000100001100000001101101101001100000000000000
000110001111010101000010101001101101001000000000000000
000000000000001000000011110001101111010100000000000001
000000000000000011000010000101001001101100000000000000

.logic_tile 18 18
000000000000000001100000010011000001000000000010000000
000000000000000000000010111001001111000001000011000010
011000000100101000000010100001101110000010000000000000
000001000001010101000000000111001101000000000000000000
110000000000001000000000000001100001000000100000000000
010000000000000101000011100000101010000001010000000000
000000000001000101000111111000011010000000100000000000
000000000001010000100111111011011011000000000001000000
000000100000000001000110110000011000000100000100000100
000000100000000000100010000000010000000000000001000000
000010100100100000000111000101100001000000100000000000
000000000001000000000100000000001011000001010000100000
000000000000100101100110101001000000000000000010000000
000000000000001001000000000111000000000010000011100100
010000000000000001000010000111011001000010000000000100
000000000001011001000000000101101110000000000000000000

.logic_tile 19 18
000000000110000001100000011011011100100001010000000000
000000000000000000100010001001001100000000000000000000
011000001100001001100010110011111000101001010100000100
000000000000000001000111110101011110110110100000100010
000000000000001101000000001011001010000010000000000000
000000001100000001100010110011111010000000000000000000
000000100001001101000000000001111001000000000101100101
000000000000001001100000000000101101101000010000000011
000000000000000001100111110001101110101000000000000000
000010100000001101000110100101101001110100000000000000
000000000000000111100111110011101110000000000000000000
000000000000001101000010000000110000001000000000000000
000010000001011111000110101001011011000010000000000000
000001001100100111000000000101001110000000000000000000
000000000000000101100000001111001101000000000000000000
000000000000000000000011101111011000010000000000000000

.logic_tile 20 18
000000000001110000000111100000011100010000000100000000
000000000000110000000100000000001100000000000000000000
011000000000000101000010110011101110000000000100000000
000000000000000000000010000000010000001000000000100000
010000000110000000000111101111111000100000000000000000
110000000000000000000000001001001101000000000000000000
000000000000001111100110001111111011000010000000000000
000000000000000001000110101001111011000000000000000000
000000000000000000000000010011111100000000000100000000
000000000000001111000010100000010000001000000000000000
000000001000000101100110001000001110000000000100000000
000100000000000101000100001011010000000100000000000000
000000000000101001000010011111011011000010000000000000
000000001111010001000011010101001110000000000000000000
010001000000001101000010100111001110000000000100000000
000000000000001001000000001111101001100000000010000000

.logic_tile 21 18
000010101000000011000110000001000000000000000000000000
000001001100000000000000000000000000000001000000000000
011000000000000000000111101101100001000000010100000000
000000000000000101000000001001001010000000000000000000
110000000000000000000000001001011110000010000000000000
100000001101010000000000000001111110000000000000000000
000000000000000111000000000101111111000000000100000000
000000000000001101100000000000001001100000000000000000
000000100000000101000000000001101100000000000110000000
000000001110000000100000000000100000001000000000100000
000000000000000000000000000011111010000000000000000000
000000000000000111000000000000000000001000000000000010
000000000000000001100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010000111100000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 22 18
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000101100000000111011010000000000100000000
000000100000000000000000001101001100010000000000000000
000000000000000001000000000011001011010000000100000000
000000100000000000100011110111011010000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000001000000000001000111100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000011001110000000000100000000
000010100000000000000000000011101011000000010000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000001000000000000101011010000000
000000000000001111000000000000110000000100
011000000000001001000111010001111000000000
000000000000000111100111010000010000010000
110000000000000111100000010101111010100000
110000000000000000100011000000010000000000
000000000000000011100000011011111000100000
000000000000000001000011010001110000000000
000000000000000000000000000011111010100000
000100000000000000000010011011110000000000
000000000000001001000110111001011000000010
000000000000001111000111000011010000000000
000000000000000000000111100111011010000001
000000000000000001000100000101010000000000
110000000000000000000000001101111000000100
010000000000000000000000001001010000000000

.logic_tile 26 18
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001111000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000110000111111101011111110000100000
000000000000000000000000001011011000111111110000000000
011000000000000000000011111000000000000000000100000000
000000000000001101000110101101000000000010000000000000
110000000000000101000010010000000000000000100100000000
100000000000000000100010000000001100000000000000000000
000000000000000101100110110000011010000100000100000000
000000000000000111100111110000010000000000000000000000
000000100000001000000000010001011001000100000000000000
000000000000000101000010010111111001000000000000000000
000000000000000000000110000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000100001100000000101100000000000000100000000
000000000001000000000000000000000000000001000000000000
000000000000001000000000010101011011010000000000000000
000000000000000001000010001101001111000000000000000000

.logic_tile 3 19
000000000000001000000110010000001110000100000100000000
000000000000000001000011110000010000000000000000000000
011000000000000011000111010000001101000010000000000000
000000000000000000000111111101011101010110000000000000
110000000000000001000111000101011001010111100000000000
010000000000000101000010000011011111001011100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000000000000000000011100000011001010110100000000000
000000000000000001000111111001001110010000000000000100
000000000000000000000010100001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000100000000000000000000000000000000000100110000000
000000000000000001010010000000001010000000000000000000
000000000000000001000010000001001010001010000000000000
000000000000000000100000001001011101000000000010000000

.logic_tile 4 19
000000000000000011100000000111101110000000000000000000
000000000000001101100010000000000000001000000000000000
011000000000000001100000000001001101011111000000000000
000000000000001101100010111111111011001001000000000000
000000000000000101000110011000011100010010100000000000
000001000010000000100111011001011111010000000000000000
000000000000001001000000001011100000000010000000000000
000000000000000001000010100001101100000011000000000000
000000000000001101100010010001001100110000000000000000
000000000010000101000010000001011011110110100000000000
000000000000000000000111111101011100101000000000000000
000000000000000000000010000001011011010100100000000000
000000000000000000000110100111111111010100000000000000
000000000000000001000110000000101010100000000000000000
000000000000000000000000001011011001100010110101000001
000000000000000001000010000101001000010010100010100000

.logic_tile 5 19
000000000000011011100000011101001011000000010000000000
000000000000000101000011010101011110000001010000000000
011000000000000101000110001111001011100001010000000000
000000000001000101000010110011101010000000000000000000
000000001000001101100000001001111110111001110111100100
000010000000001001000010100011101111111001010000000000
000001000000000111000111011011011100000010000000000000
000000100000000001000010001101011000001001000000000000
000001000000101000000010001111101111000010000000000000
000000100000000101000000001101101000000011000000000000
000000000000001101000000010001011001010100000100000001
000000000000000001000010010000011000101000010000000000
000000000000000000000110100011000000000000000000000000
000000000000000011000000000000101001000000010000000000
000000000000001011100110110111100000000010100000000000
000000000000011001000110110101101011000000100000000000

.logic_tile 6 19
000000000001001001100011101000011000010010100000000000
000000000000000011100111100101011010010000000000000000
011000000000001011110111110000000000000000000000000000
000000000000001011000011110111001011000000100000000000
110000000000001111000110100000001101010100000110000000
110000000000001111010011100111001000010100100010100001
000000000000000101000011100101101100000100000000100001
000000000000000000000110011001111010000000000000000010
000001000000000001100110000011011111100000010000000000
000010000000000000000010001101111111101000010000000000
000000001010001000000000000111111001001001010010000000
000000000000000011000000000001011011000000000000000000
000000000000000101100010000001101110010100100000000000
000000000000000001100100001001001000010000100000000000
010000000000000101000110000001011100000000000000000000
000000000000000000000010000000000000001000000000000000

.logic_tile 7 19
000000000000000000000000011011000001000000000000000000
000000001000000101000011000011001111000001000000000000
000000000000000000000010101101111100000110100000000000
000000000000001101000100001011011110001111110000000000
000000000000000000000110101111111010001000000010000000
000000000000000000000000001101101110010100000000000000
000010001000010001000111011001001101001001010000000100
000000000000000101100111011001011111000000000000000000
000001000000010101100000000011100000000000000010000000
000010000000000000100010001001000000000001000000000000
000000000000001101000110100000011110000000100000000000
000000000000000001100010010000011100000000000000000000
000000000100000111000111010000011010000000000000000010
000000000010000111100011101101010000000010000000100000
000000000000000000000110010001101111001000000000000000
000000000000000000000111001111011111101000000001000000

.ramb_tile 8 19
000000001100010000000010001001101100001000
000000010000001111000010011001010000000000
011010000000000111000111101111111010000000
000000000000000000000011101101110000000000
010000000000000000000010000111001100000000
010000000111010111000000000001010000000000
000111000000000111100111100101011010000001
000011100000001001100111110101110000000000
000000100000000000000111001001001100000000
000000000000000001000000000011110000000000
000010000000000000000000001111011010000000
000001000000000111000000001111010000000000
000000000000001101100000001101101100001000
000000000000001101100000000111010000000000
010000000000010001000111001011011010000000
110000001100000000000110001001010000000000

.logic_tile 9 19
000001000000000000000000010101011010000111000000000000
000010000000001001000011101111000000001111000000000000
011000001110001001100010111001011101111110110100000000
000000000000011101000110011001001110111001110000000000
010000000000000000000111101101101011101001010000000000
010000101100000101000010100111111011010010100000000000
000000000000000001000111101101011001111101110000000000
000000000000010001000010101101111000111101010000000000
000010100000000000000010011101011011000000010000000000
000001000001000000000110001101111110000000000000000000
000010000000000000000000001111100000000000000000000000
000101000000000101000000001111001011000000010000000000
000001000010000000000111100111001101101001110100000000
000010000000000000000110101011111111111111110000000000
010000001100101101000110000011111001000000000000000000
110000000001000001000010000000001111100001010000000001

.logic_tile 10 19
000000000000000111100011111011101111001100000000000000
000000000000000000000010000011011000000100000000000000
011000000000000101000110110001111010000100000000000000
000000000000001101100011011001110000001100000000000000
110000000001010101100010100001001110000010100000000000
010000000000000111000000000000001111000001000000000000
000001000000001011100111011111011111100011110100000000
000010000000000001000110101111011000110011110000000000
000001000110000101000000000001101001101110000000000000
000010100000100000100010011001111000011110100000000000
000000000100000001100000000001100000000010000010000000
000000000000001001000000000101100000000000000000000000
000000000000000001100110010000001100010000000000000000
000000001110001001000010010000001011000000000000000000
010000000001110000000110011111001011100001010000000000
110000000000110000000010010101001011010110100000000000

.logic_tile 11 19
000010100000001000000000001011101011100001010000000000
000001000001010001000000001011111001000000000000000000
011000001010000000000000000000000000000000000000000000
000000000110010000000011100000000000000000000000000000
110000000000001000000111110000000000000000000000000000
010000000000001111000111110000000000000000000000000000
000010001010000001100000000001111011110000000000000000
000000000001000000000000001101101101100000000000000000
000000000001001000000110000000001010000000100000100000
000000000000000101000010100000001100000000000010000010
000000000000000000000010010000001011010000000110000010
000000000000010000000010001011011111010110100000100000
000001000000101111100010000000011110010000000100000000
000010100001011111000010000001011111010110100011100100
000000000000000000000010000111011110000010000000000000
000000000000000000000011101111011110000000000000000000

.logic_tile 12 19
000000000000100001100110010000001100000100000110100101
000000000000000000100011010000000000000000000011000000
011000000000001011100000011001001011001000000000000000
000010000000001001000010011101111000000000000000000000
110000001110000101000111010000000000000000000000000000
010000000000010000000010010000000000000000000000000000
000000000000000000000110100001111000000001000000000000
000010000000000101000010000001101011000000000000000000
000000000000000101000110000101111110000000000000000000
000000000000000000100111110000001010100000000000000000
000110000000000111100000011101111101000000000000000000
000110000000000000100011101111111100000001000010000001
000000000000000001100110101111111101010000000000000000
000000100000000000000000001011101011000000000010000000
000010100100010000000000000111001110100000000000000000
000000000000000001000011101011101001000000000010000000

.logic_tile 13 19
000101000000101001100000000000000000000000000000000000
000110100001000101000000000000000000000000000000000000
011000000000000000000000001101101110100000000000000000
000000000000000000000000000101101100000000000000000000
000001000000100111100000011101011101000000000000000000
000010000000010101000010000111011111100000000000000000
000000000000001101100010100000000000000000000000000000
000000000000001011100000000001001011000000100000000000
000001000000000001000000000000000000000000000100000100
000010100000000000000000000101000000000010000011000100
000011000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001000000001000000000000000000000000000
000100000000000000000000000101001000000000100000000000
010000000000100001000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 19
000000000001000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000001000000100000000111110101100000000010000000000000
000010000000010000000111010000000000000000000000000000
000000000110000000000111100000011000000010000000000000
000000000000000000000100000000010000000000000000000000
000000100000000111100111100000000001000010000000000000
000001000000000000000000000000001111000000000000000000
000000001000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000100001000000000110010000001010000010000000000000
000001100000101111000111110000010000000000000000000000

.logic_tile 15 19
000001000000000000000000010000000001000000001000000000
000010000000001111000010100000001010000000000000001000
000000000000001000000110110101000000000000001000000000
000000000000000101000010100000101010000000000000000000
000000000110000101100110100101000000000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000101100000000001000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000100000000000000101000001000000001000000000
000000000000010000000000000000001000000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000001010000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101010000000000000000000

.logic_tile 16 19
000010000000000000010000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
011000000000000000000000001000001100000100000001000000
000000000000000000000000000101010000000110000010000000
000001000000010000000010100000000000000000000000000000
000010000000101111000100000000000000000000000000000000
000000000000001000000000001111100000000001010100000101
000000000000001011000000000011101101000011100000000100
000010100001010000000110110000000000000000000000000000
000001000010100000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000000000000000101011110010000100101000001
000001000000000000000000000000011011101000010001000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 17 19
000000000000000000000110100111011010000010000000000000
000000000000000101000010010000110000001001000000000001
011000000000000000000000000101000000000010000101000000
000000000000001101000000000000000000000000000000000000
010010000000000001000110000000011010010010100000000010
010001000000000000100100000000011000000000000000000000
000000000000000000000000011111101011000000000000000000
000000000000000000000011100111111101000100000000000000
000001000000100000000000000000001110000000000000000000
000010000000010101000000000101010000000100000000000010
000000000000000000000011100111011111000000000000000000
000000000000000000000100000111011101101000010000000000
000010100001011011100000010111000000000010000000100000
000001000001110101100010100011000000000000000001100100
010000000000000000000010000001100000000000000000000000
000000000000000001000000001001000000000010000000000010

.logic_tile 18 19
000000100001000001100010100000000001000010000110000000
000010100000000011100000000000001010000000000000000010
011000000000000000000110000000000000000000100000000000
010000000000000000000100001101001000000010100000000010
110000000000000101000000010001111110000000000000000000
110000000000000000000010100000100000001000000000000000
000000000000000001000110010011011011000000010000000000
000000000000000000000111111011011110000000110000000000
000000000000000000000110100011111000000000000000000000
000000001100000111000010100000010000000001000000000000
000000000000001011100010100000011100010110000000000000
000000000000000011100100000000001110000000000000000010
000000000000000000000011100101111101101001000000000000
000000000000001111000000001011111100010100000000000000
110000000000101001100000000001001010010000000000000010
110000000000011001000000001101001001000000000000000000

.logic_tile 19 19
000000000110000001100000011111001111101001010000000001
000010100000001101000010001001011110101000010000000000
011000000000000011100010110000001111000100000100000000
000000000000000000000010000000011101000000000000100100
110000000000001111000000001011111000111100110111000000
100000000000000101100010101011001111111100100000000110
000000000000001000000011111001011110000000000000000000
000000000000001011000011011101101000000010000000000000
000000000000010000000000011111101010100000000000000000
000000000000100000000011000011101000010000100000000000
000000000100000001000110111101011101000001000100000000
000000000000000001000011010101011100000000000000000000
000000001000000000000011011001101011000100000000000000
000000001100000111000110001111111011000000000000000000
000000000000000001000110000000001101000100000100000000
000000000000000000000010000000011101000000000000000000

.logic_tile 20 19
000010000000101000000000000000000001000000000000000000
000001000001011001000011111111001101000000100001000000
011000000000001101000011100011111010000000000000000000
000000000000000011100010110000000000001000000000000010
010000000000000001100010101000000000000000000000000000
010000000000000000000110110111000000000010000000000000
000000000000000111100010101101111001100000000000000000
000000000000001101000111110101111000000000000000000000
000000000000001000000000000000000000000010000000000000
000010100000000001000000000011000000000000000000100000
000000000000001000000000010001111110001100110100000000
000000000000000101000010000000000000110011000000000000
000000000000000000000110001101011110000010000000000000
000000000000000000000000000111111011000000000000000000
000000000000000001100000001001001011000011110000000000
000000000000000000000010101101001001000011010000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000010000000000000000000011000001110010000000000000000
000001000001000000000011100101011101000000000000100000
000000000000000000000000000101101110001000000100000011
000000000000000000000000000111100000000000000001100001
000000000001110011100010010000000000000000000000000000
000000000000111111100010110000000000000000000000000000
010000000000000000000000001000011010000000000100000000
000000000000000000000010001111010000000100000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000110010011000000000000000100000000
000000000000000000000010000000100000000001000000000000
011000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000000
000000000000000001100000011000000000000000000100000000
000000000000001111100011110101000000000010000000000000
000000000000000000000010001111001000000010000000000000
000000000000000000000100001011011001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000110100101100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000001000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000111000010001101101000000010000000000000
110010100000000000100100000101111010000000000010000000
000000000000000101000000010000000001000000100100000000
000000000000000001000011110000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000010001100000000000000010111011101001001010000000000
000000000000101001000010000001001000010110100000000000
011000000000001000000000000000001111000100000000000000
000000000000000001000000000000001101000000000000000000
000001000000001001000010100111100000000000010000000000
000010100000001001000010101111101010000010110000000000
000000000000000000000010100001000000000011100111000101
000000000000000000000000000011101010000001010010000000
000000000000000101100010001011011110001010000000000000
000000000000000000000010001101110000001001000000000000
000000000000001001100010001011000000000010000000000000
000000000000000101000000001011100000000000000000000000
000000000000001001100110000101001010000110100111000001
000000001000100111100000000000011011001001000000000001
000000000000000000000000000111011100000111000101000000
000000000000000000000010000101000000000011000001000001

.logic_tile 5 20
000000000001001011100110100111001010100000000000000000
000000000000100011100000000001011110011001000000000000
011000000000001001100111000011101010010111110000000000
000000000000000111000011101111011010001011110000000000
000000000000001000000110001001111011100000010000000000
000000000010000001000110000001011110110000010000000000
000000000000000101100111001111011001010101100100000000
000000000000000000000110101001111111101001010010000100
000000100000000101100010001011011100000011110000000000
000000000000000000100000001101101011000011100000000000
000000000000000001100110000001111010101011110000000000
000000000000000001100010000001101001010011110000000000
000000000000000011000110011011011111000001110000000000
000000000000000001000010001001011101000000010000000000
000000000000000101100000011101111001010100100100000000
000000000000000000000010101111111101010110110001100000

.logic_tile 6 20
000000000000001101000010101101101001101010100000000000
000000000000000001000000001101111001011100000000000000
011000000000001000000011101001111101000001100000000000
000000000000000001000010101011011001000001010000000000
000001000000001001100110010000001000010100100100000000
000010100000000011000010001101011000000100100011000000
000000000000000000000110010011011110010111100000000000
000000000000000000000010010001011010001011100000000000
000001000000000000000000000001001000111000110100000001
000000100000000011000000001111011010110000110010000000
000000000000001001000010010000000001000000000000000000
000000000000010011000010000111001100000000100000000010
000001000000101000000011101101100000000000000000000000
000000100001011101000100001001100000000001000000000000
000000000000000000000010001011100000000011010000000000
000000000000000000000000001001001011000001000000000000

.logic_tile 7 20
000010000001010001100000000111101010101110000110000000
000000000000000101110000000101101000101001000000000000
011000000001010000000000000011011110010111100000000100
000000000001100101000010010111101011000111010000000000
010000000000001111000111111000000000000010000100000000
100000000000001011000110010101001011000000000010000000
000000100000001101000011111001111010111011110100000000
000000000000001001000011111101001010111001110010000000
000000000110000000000110101111001101010111100000000000
000000000000000000000010101001011110000111010000000000
000000000001000000000110100111011110010111100000000000
000000000010000101000100000001001110000111010000000000
000000000000000101000000001011101010101110000100000000
000000000001000001000000001101101000010110000001000000
000010000000000011100000011111111100010111100000000000
000010100000000000000011100101001110000111010000000000

.ramt_tile 8 20
000001000001010111100010000111101110000000
000010000001010000000000001101100000001000
011000000000101011100111001111101100000000
000000000111010011000100001101110000000100
110000000000000000000111001001101110100000
110000000000000000000100001101100000000000
000010100000000111100010011001101100000000
000000000000000001100011100001010000000000
000000000000000000000010000001001110000010
000000000000000001000010110111000000000000
001000000000001000000000000011101100000000
000000001010000011000000001011010000000100
000011000000001011100010000001001110000000
000010100000001011100000000011100000100000
010000001110100011100111001111101100100000
110000001011000000100011100101010000000000

.logic_tile 9 20
000000000000001101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000000000010000000101001110000100000100100000
000000000000001111010010100000010000000000000000000000
010000000000000011110010100000000000000000000000000000
110000000000000000110010000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000010000000000000000000000000011111000110100000000100
000001000000000000000000000000011000000000000000000000
000000000000000101100000000011111000000010100010000000
000000001010000001000000000000001011100001010000000000
000000000000000000000110100011111010001110000000000010
000100000000000000000000001111000000001001000000000000
110000000000010111000000000001011001111110110000000000
110000000000000000100010010001011010101001110000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000011111000000000001000000000001
000000000000001111000011011111000000000000000000000000
110000001010000000000011100011000000000000000000000000
100001001101010000000100001101000000000001000000000000
000000000000001000000000000000000001000000100000000000
000000000000001001000000000000001010000000000000000000
000001000000100001100000000111100000000010000000000000
000010000000010000000000000000101110000000000000100000
000000000000000000000000000111000001000000100000000010
000000000000000000000000000000001111000000000000000000
000000000000001001100000010000011010000010000000000100
000000000000001001100011110000000000000000000000000010
000000000000000000000000010001111000000000000100000000
000000000000000000000010011111101110000010000010000000

.logic_tile 11 20
000000000000001000000000010000000000000000000000000000
000010100000001111010010000000000000000000000000000000
011000000000001000000110010000000000000000000000000000
000000000000000001000010000011000000000010000000000000
110000000000000111100111101011001010001001000110100000
010000000000001111000110001001100000001110000000000011
000001000000100111100000001000001010010000000110000000
000000000000000000100011110011001101010110100000100001
000000001010000101100111011001101100001001000101000001
000000000000000000100110100101110000001101000000100000
000000000000000001100000001111001010100000010000000000
000100000000000000000000001101111011000000010000000000
000001000001000000000110000101101010110000000000000000
000010000000000000000000000001111001100000000000000000
000000000000000000000000000001011001100000000000000000
000000000000000000000000001101001011010100000000000000

.logic_tile 12 20
000000000001100000000111000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000001000000001001000000000010000000000000
000000000000000000000011100011111100000000000000000000
000000000000000000000000001001011010000100000000000000
000010100000000000000110011000001100000000000000000000
000001000000000000000010111101011101010000000000000010
000000000000000000000000010000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000010000000000000010000000000000
000100000000000000000011000101000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000000011000000001101000000000000000000000000
000000000000001011100000010000001110000010000000000000
000000000001011011100011010000000000000000000000000000
000001000000000111100000010101100000000010000000000000
000010000000000000100011000000000000000000000000000000
000000001010000000000000000000000001000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000

.logic_tile 15 20
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001001000000000000010000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000001000000110100000000000000000001000000000
000010100000000011000000000000001011000000000000000000
000000000000000101100110100001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000010100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000011101000000000000000001
000000000000000000000000001001011110000100000000000000
000000000000100000000000001000000000000000000100000000
000010100001000000000000000011000000000010000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000010100000000001000000001001000000000010000000000000

.logic_tile 17 20
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101000000000000000000000000100010000000
000000000000000000000000001001001011000000000000000011
000000000000000000000000010000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000100010

.logic_tile 18 20
000000001100000000000010101001011001010010100110100000
000000000000000000010000000101111100101001011010000100
011000000000000000000111000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000010101101111010001111000000000000
000000000000000000000011101101010000001101000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000110001000001000000100000110100101
000000000000000101000000000001010000000110000000100000
011000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010101111000000000001010111000100
000000100000000000000000001011101000000000010001100000
000000000000001000000000001011101010000000000000000000
000000000000000111000000000101011111010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000010100000000000000000010001100000000000001000000000
000001001110000000000010000000000000000000000000001000
011000000000000101000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
110000000000000000000110000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000010000000000000101101000001100111100000000
000000000000100000000000000000000000110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010100000000000110011000000000000
000000000001010000000110100111101000001100111100000000
000000001100100000000000000000100000110011000000000000
000000000000000001100000010000001001001100110100000000
000010000000000000000010000000001101110011000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100000000000000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000000000011010000010000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000010000000000000000000000000100
000000000000000111000011110001001001000000100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000001000010000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000001011110000000000000000100
000000000000000000000000000000110000001000000000000010
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 21
000000000000000001100111011000000001000010100000000000
000000000000000000000110001001001101000010000000000000
011000000000000000000000000101111000000110000000000000
000000000000001111000011100000100000000001000000000110
110000001000000101000000001000000001000010100000000001
010000000000000000100000001101001101000010000000000000
000000000000000000000111010001111000000110000000000000
000000001000000000000111000000010000000001000000000000
000000001110001000000000000001000000000010100010000000
000000000000000001000011100000001001000001000000000000
000000000000000000000000010000000000000000000110000000
000000000100000001000011010111000000000010000000000000
000000000000101000000110000001011011001001010010000000
000000000001011101000000000101111100000000000000000000
010010100000000000000000000111001100000110000000000001
000000001000000000000000000000100000000001000000000000

.ramb_tile 8 21
000000000000000001000110110101001000100000
000000010000000001000011101111110000000000
011000001100011111000000001101101010000000
000000000000000111100010011111110000000000
010000000000001000000110111101101000000000
010000000000000111000011111001110000000000
000010000000100001000111011001001010000000
000001000001010001000111110111010000000100
000000000000000000000000001001001000000000
000000000000000000000000001111010000000000
000010000000000000000000010101101010000000
000000000000000000000011010101010000000000
000000001001000101000111001101101000000000
000000000100100000000000001011010000010000
010000000000001000000010011111001010000000
010000000000001011000011000001010000000100

.logic_tile 9 21
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000101000000
000000000000000000000000000000000000000000000000100010
000010100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000001010111000000000000000000000000000000000000
110000000110000000100000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000010000000001000010000000000000
000000000000000000000011000000001010000000000000000000
000000000000001111000111001000000000000010000000000000
000000000000000011000100001101000000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000011000000010000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 15 21
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001100000000000000010000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001101100110100000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000001100000000001100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000001111110000110100000000000
000000000000000000000000001011001111001111110001000000
000000000000000011100000001111011110010111100000000000
000000000000000000000000000001101100001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001111100000010101011000010111100000000000
000000000000000101000010100111101111001011100000000100
000000000000000101000000001111011011010111100000000000
000000000000000000000000000001101100001011100000100000
000000000000000101100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000001111001100010111100000000000
000000000000001001000000000001101010001011100000000100

.ramt_tile 8 22
000000000000000001000011100101101110000000
000000001010001111000011100001100000000000
011010100001011111100000000101101100000000
000000000000100011000000001001100000000000
010000000000001000000011100101101110000000
010000000000000111000100001111000000000000
000000000000000011100111001111101100000000
000000000000000001100011100001100000001000
000000000000001101000010010011001110000000
000000000000001001100111011101000000010000
000000000001010000000000000001101100000000
000000001010100000000000001011000000000000
000000000000001000000010000001001110001000
000000000000001001000000001011000000000000
110010100000100011000111000101101100100000
110001000001010000000000000101000000000000

.logic_tile 9 22
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001010000000010000000111000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110100000001100000100000000000000
000000000000000000100100000000010000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000011000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000101100000010101100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000001000000001000010100010000000
000000000000000000000000000011001010000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000100000000000001000011010000110000000000000
000000000001000000000000000101010000000010000000000000
000000000000000111000000010000000001000000100000000000
000000000000000000000011010000001111000000000000000000
000000000001001000000000010101100000000010000000000100
000000000000000001000011011011100000000011000000000001
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000000000000000010000001110000110000000000000
000010100000000011000010000011010000000010000000000000
000000000000000000000000010011011100000110000000000101
000000000000000000000010000000100000000001000000000000

.ramb_tile 8 23
000000000000001111100111110101101010001000
000000010000001111000111011001000000000000
011010000000001001100000010001011110000000
000000000000001001100011010001000000001000
110000000000001001100010001111001010000000
010000000000000101100010001011000000000100
000000000001011111100000000001111110000000
000000000000101111100000001001000000000100
000000000000000000000000001001101010000000
000000000000000000000011110011000000000100
000000100001010000000000001101011110000000
000001000000100111000010001111100000000000
000010100000000000000000001101001010100000
000000000000001011000010001001100000000000
010000000000010111000000000101011110000000
110000001110000000100010001111000000100000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000010000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010101100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000001011100000011101101110000000
000000000000000111000011011001110000001000
011001000000000000000111010011101100000000
000000100000000000000111011101110000001000
110000000000001000000010000001101110000000
110000000000001001000011111101110000000100
000010000000000111100111010101101100000000
000000000000000001100011100001110000001000
000000010000001101000010010011001110000000
000000010000000011100010010001010000000100
000000010000000000000000000011001100000010
000000010100000000000010001011010000000000
000000010000000000000110010101001110000000
000000010000000000000110011001010000000100
010000010000000011100000001111101100100000
110000010000000000100000000101010000000000

.logic_tile 9 24
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000011010000110000000000000
000000000000000111000000000001010000000010000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000001000000000000000000000000001110000100000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000010101111000000000
000000010000000000000011111101110000000100
011000000000001111000111000101111010000001
000000000000000111000010010111010000000000
010000000000000001000111001101111000000100
010000000000000001000000001001010000000000
000000000000001101100111011011011010100000
000000000000001101100011100001110000000000
000000010000000000000010001011011000000000
000000010000000000000010000011110000000010
000000010000000000000010010101011010000000
000000010000000001000011011111010000000100
000000010000011000000000011101011000100000
000000010000001011000011011011010000000000
010000010000000001000000001111111010000000
010000010000000000000000001011010000010000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000101100000000101111010000010
000000000000000111000000001101100000000000
011000000000001111000011101011111000010000
000000000000000011000000000001000000000000
110000000000001111000011110011011010000000
010000000000001011100011001111000000000001
000000000000001011100111000111111000000010
000000000000000011100011100101100000000000
000000000000000001000010010001011010001000
000000000000000000000010010101000000000000
000000000000000000000000001101111000000000
000000000000000001000000001001100000000100
000000000000000000000010000011011010000000
000000000000000000000000000001100000000100
110000000000000101100111000101111000000100
110000000000000000100000001101000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000111000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 7
9793673300f6f8070090fe0601e700f7008f00840017408e00f6aa9d00e68285
8e1314b70613363707135637d2931f63d61300d78f9906b38633b4b3dce3e6b3
9626830974b387330014fff48cc1d41300848cc1d41300240057eec1831304b7
47b34881a05997b300e240e444fd96b3dc630493771302068261063376330046
8cc1d41300848cc1d41300248cd5d493b80788ae0066140700e5aaa182b28fd1
40c3478196b3c8e30493771382610633763300469626830974b387330014fff4
487d8613759387138e33d863458500b57ff0007700c57fe000e5964236330713
0016a82900c6000600e0fe0503fe8f4d973300b4001740b800e6a82195b30006
4595005601430067011500368f4d9713d593f61367b300b700b640b801c701c6
00b600a6f77582b26733014144a2851698ae35b3001700a64511001200b600f5
3733c709373386630737e73d3733c709373306630737f833079307370067f317
577d37b3e79100b600d58082a025577da7b38063db6300b6cf09010700a6eb39
3eb3033341cca2834194a383288328031141853ad5758d4d8d31577d37b3853a
073302769416343302b307b33f3301ef00ff02d602d69e3e37b38f3307b33e33
202300c601d695b636b3863395b2b733963e00f7973e86b302d895a2b43385b3
0000000000000000000000000000000000000000f000808280824432c5142223

.ram_data 8 15
bef98a1305b31633e2b3d733873300d2a82100f60007fe0703f6035581e185b3
010600f47fe001440084147d043794bab4b30793f73308130737c62200830000
026308b700f0fff7a01d00840084147d0437949ab4b3079301060017fff7a889
4701926301177ff0e7f5b7b3076307b700e706f77ff0a8b185328e2a18fd3733
f3337693d6137393d6138e3218fd3733014144a2853a862e7ff88ed180008ead
07b78e9317b70613363707135637529300b70008d7d137b32006011482aa8063
57138e7900c740e78f61d413c79301078fc1d41300478fc1d41367b310638393
8fc1d41300478fc1d41367b3579382b268b3053700c0a8b10613027601d6963a
000443b1841377930713027601d6963a57138e7900c740e78f61d413c7930107
55565555001ee6edf63383b312b36333d7b307b300e3a00d9763f63383b31333
8f61d413c79301078fc1d41300478fc1d41367b310170101f0f70f0f33363333
01078fc1d41300478fc1d4130016a0a1869303e601f696bad7138ef900d740e7
008e00044f3184137793871303e601f696bad7138ef900d740e78f61d413c793
40d3003e8e5901de008000e7003301d200b440df00ee8e5dd7b307b300e6a819
149307b35733d1633f338793e4b31f3306044e7d0493f41307b3e26307930066
01f60017001718068e75063706b300e797bac863e6b39793460100d68f5d97b3

.ram_data 8 11
0106062e00b201568d4165b304b335b384134a017fe7ac714933f6330f636633
7fe0c027c78d8fc574b3f7b38733554255b280e7109700301028c42ad002c802
07138dd901f68d59d7138ed901f5c017ac01e933063700a0a405693305b704f7
00151a058dd180001a06012700b656fd8c6306b701470166015504e7470541e3
00d50105c53def2d00e8a25102e403f08f1d8532e933053703e33733992e35b3
8e5d97b397935633d06384338493779312b313b343014063fe0703f4fff7a2b5
10050147d9ad65b300f5a2110937a0d5d7330087001600e50e0400f300c300e5
549300878f455493002700650e0e10170101f0f70f0f33353333555555550015
5433541387b39833020581e185b3f5b3004595ba8289f73306b30017fff78f45
f00400f300c300954781c4e3843384937793183362b357b354139833133363b3
446649464a264b0685ca992ab533059399e36933369398e306b76633e5b3d533
8df500b640d78ee55493471301078f45549300478f455493673357134a016125
1533ee3357b307b300eea8210095000446b184937793871302f5007595b6d693
8f455493673397630793073703131737859335b7869355b7589399e3d5938a33
a0a9859302f5006595b6d6938df500b640d78ee55493471301078f4554930047
f5b3004595ba8289f73306b30017fff78f45549300878f455493002700e20012

.ram_data 8 9
f9a00000c606fe5f00800001fe01000000013ec1000000400000000000000140
0591421406131637fc63859305b705130537ede3000500a50005000000050000
0537842a80e700978593c5b705139537c226c606f4030000000080e70097ece3
012055fd80e7009785224401446380e700974601852218000000852206370693
656343207ff581d1ca56ce4ed226d606a0012823cafec10ce593c14c25031537
a0290004a845d1600000468185a24532c62e6ec000004601852606b7f9630513
00973fe089ae0920000086ca6a000000460106b780e7009785ca433000a48000
000086ce85ca8aaa80e7109785cebfe0a80d06b780e70097865285265d6380e7
07376145542259024a6285a2842e8000000484aa80e70097852606b74b636440
00e700f77ff08f75587d37b38542587db7b3886307b7f8b38000604300008eb9
a811587da7338c634501ff5500d502d500e757fdf7338f5d673367b300c0b7d5
0200c01704f73ff07ff6014506054501808200a08d4d8d31587d3733f34500c5
95be0713f61306b3061300b50015962ab6330593f53307930537fff501f500e5
d7130b1307370837c0dac4d2c8cacca2711d8d4d95b340c646fd553300e50007
37b387130166016501077ff700947fd0a029c493b4b3e763c7b38493d7137b93
976300e77ff01207011712e87ff000e6ecc5b4b38d6304b7f7b30713470117fd

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 25
01e746015733c3e33f338793e4b317b36f33d433549304331f33038567b38f5d
0f0f3336333355565555001710060176ce51e633409640c600e7f80e006f0032
8e7900c740e48f61d413c49301048cc1d41300448cc1d413e4b310140101f0f4
a29d428100c78ed9d733873300c60804fe0703f616610613026601c6963a5713
01048cc1d41300448cc1d4130016a2899fe382aa67b38f6367b388b6e7810113
83b30097f604fe0703f61661026601c6963a57138e7900c740e48f61d413c493
fe0503f7fff3407506b3537da87d68b305b75763f533071372b300c70016567d
96134681d633466337338613759300e78dd1d5b3d49305b3963300c747014663
8d4de2b3979376b3f5b3d59301d60037007700e64381e63315b305b3d7b3d6b3
f8b372b388b600668082443285c682aa0055951675131963a0398513656368b3
a8b100f700e77ff08ff500a0a895010700e87ff000f5fff780004dc3ffffb7cd
00c5a819577da7b38d634501ef9900d502d500e757fdf7338f5de7b3673300c0
02d7425000c542180085008600c6c6228082470547018db5fbfd00a68082c799
962206330277025702b602b69ebeb7b30fb307b33eb301df00fe02b702b702d7
95b2b63306b300d601c695ba00e696ba967a37b302d895a2043302d802b80277
0000000000000000000000000000000000000000000080820141c54c01f50065

.ram_data 8 19
00c540ba00d600e700e840e444fd97b3460112b3c6630793f713869302f50065
f333b7b30493d7938c637ff014fd00a7fff50105fff78000c426114100670317
0010cf9137b3c793e799b7b386637ff014fd00c7fff6e3b1f333b793c793cb89
40078fc947b308b700670ef37ff0efa5b7b30d6307b785b684aec32d006706e3
7ff601447ff6014584b6f34d00c58082443285b2872ac29906378ebd07b78e29
f0f70f0f33363333555655550015a30168b305b700a0a2159863f63302030115
963e830977b387330017fff78fc1d41300878fc1d41300270055060310170101
00878fc1d413002700f30013a9bd00a30008df8137b302068261063376330046
4c63fe0703f703568261063376330046963e830977b387330017fff78fc1d413
871356b75e93011440c300e500f300f240f4447d13331006011440c300854281
0017fff78fc1d41300878fc1d413002701dee6318f1307b78f9317b7869336b7
d41300878fc1d41300278fd15793020682e186b3f6b3004696be830977b38733
16334663fe0703f7035682e186b3f6b3004696be830977b387330017fff78fc1
86b31713060e57130337efb31793d713ceb306b31e3300fe40f4447d16334e01
40de00d708070090fe0601e700974781c863fe0403f740d004d703f0c6b96633
9793d713f6130863010000e69636b733060e006f00324705a0bd563300f40016

.ram_data 8 23
e6b38ed997135693009e00bb0154001a5afddb4d371300b60106180601161204
071307939752008500960179562256d2ac800000ce36082cc62ecc32d202ca02
06060586571301f5050606865713079300c50008d4b134b300b97ff045015363
75939b638db506b78b636933a6b31ad580008f559713f6b37533cb63fcf77fe0
4933f5338d5d8f51c7334501d0630493aa4900a60008ee0700c0a25d00b5952e
0087001500e6100440f8fe0703f70085008648010e0448fd8413f79384938532
9563d5930116dda565b37ff8450100e68d5d97b397935533da63e5b36633d7b3
8f45549300478f455493673313630793073703931737859335b7869355b75313
001640f80095a0cd859302f5007595b6d6938df500b640d78ee5549347130107
cae3e5b36633d633f00440f8fe0703f7009500f800f4001500960096008800f4
44d649b64a965bf2852e00a50015e40601270016e4d580000106005500964701
8289f73306b30017fff78f45549300878f455493002700ee001ea8bd808240f6
00f400f340f4447d14b345011e33c663fe0703f7035581e185b3f5b3004595ba
00270116040210170101f0f70f0f33353333555555550016cc05014840b600e5
020581e185b3f5b3004595ba8289f73306b30017fff78f45549300878f455493
95b6d6938df500b640d78ee55493471301078f45549300478f455493e733d713

.ram_data 8 21
80e710971141f06f006f043301130117821381930197006f000000000000006f
c1943d86000000a50005000000050000fea50591a023f763859305b705130537
84ae06e0000070854160e43567adc04ac42211410067131701200000fea50611
43631ee0000085a6448100a016e00000468185a6892a80e70097ffe0fff541f0
84aa0613f593842ecc52d04ad4227179aab54585c5370015410c3d45000085aa
8922446384aa80e71097460185264522c42a80e7009785a2433002a53fe00eb6
460106b78a2a80e70097862680e70097c3306ae000004601852606b749330537
009786528526ca0000004601855206b7bff066e0000086ce85ca00a008e00000
808250b2549249f24ad285268da90537556362e0000046013ff0015084aa80e7
b7b3066307b7fbfd00a08082c799011700f87ff000e5177d0737006703178000
f74d00b600d58082a01d587da7338063db6300b6cf09011700a6fff937b3c789
071305136a630793f713d693c263862a854238338db5fb5900a6a029587d3733
fe0603f640d6033095b235b3851300c5fff600f5fff5001080824513d5136763
fff700108000de5ec2d6c6cecaa6ce86808200c50586863300d58082d5334563
fff9e889f2b3fe33f933799334b3041300140174017400b6fffb01467ff70145
8cc9c4b307371163373381630737f8b300f40a977ff000e5fff8eb29cba10137

.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 1
0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cea0cea0cea0cea0cea0cea0cea0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea
0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ceb0ceb0ceb0ceb0cea0cea
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ed80ed80ed80ed80ed80ed80ed80ed80ed80ed80ed80ec90ec90ec90ec90ec9
0ede0ede0ede0ede0ede0ede0ede0edc0edc0ed80ed80ed80ed80ed80ed80ed8
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0edf0edf0edf0edf0edf0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede

.ram_data 8 3
4cba4cba4cba4cba4cb848e548e548e548e548e548c648c648c248c248c248c0
c770c761c761c761c743c743c7064f8e4f8e4f8c4f8c4e9d4e9d4e994e994cbb
b00bb00bb00ab008b008b008b008e55dc777c777c777c777c776c776c770c770
b3c0b1e2b0f3b0f3b0f3b0f3b0f3b0b4b03cb03cb03cb03cb03cb00fb00fb00b
b7b9b7b9b7b9b7b8b7b8b7b8b792b3d6b3c7b3c7b3c7b3c7b3c5b3c4b3c4b3c0
8c528c528c5284da84c984c9848d848d848d848ca6aea6aea6aea6aeb7bfb7bb
cb01cb01c923c923c9228d668d668d668d648c758c758c758c758c758c528c52
da68da68da68da2cda2ccb3dcb1fcb1fcb1fcb1fcb1ecb1ecb18cb10cb10cb01
fc93f8d7f8d7f85ff85df85cf85cf85cf85cf85cda6bda6bda6bda6bda6bda6a
ff94fdb6fdb6fdb6fdb6fda7fda7fda1fda1fda1fda1fda0fda0fda0fd82fd82
eeedeee5eee5eee1eec3eec3eec2eec2eec2eec2eec2ffd1ffd1ff95ff95ff95
898a898889888988898889888899aabbaabbeeffeeffeefeeefeeefeeefceefc
89fb89fb89fb89bf89bd89bd89bc89bc89bc89bc899e898f898f898f898b898b
9ade9ade9ade9ade9ade9ade9acd9acd9ac99ac99ac99ac89ac898ea98ea98ea
bd899fab9fab9fab9fab9faa9faa9faa9fa89fa89fa89eb99afd9afd9afd9adf
ace8ace8ace8ac8eac8ebd9fbd9fbd9fbd9fbd9fbd9cbd9cbd9cbd9cbd9cbd9c

.ram_data 8 5
793f3c51168a01e1223affd9fd82da2d8f45849eb3f5b1267cc94f9248796a22
68cd5b961c7f0d1523c220295772de99d8c2eb2bae41b1de92b5d46e4d8d6ad6
4e9b48e259093e5225b802f3020a5561febaebd1ad4e8e2593cd9096e77de526
4da56a7e7b1f3d6416af03c5001e7777ff8cf8c7cb388e51848ab3e0b02be550
6f316962608b17f0143b0153aba8ece3fd90da7dd82685cda696b17cb0155ece
706d433e06558cacbbe6ba0ded5ece37c2ccd1c3f23aa759a5020ae81b815c5a
da1b8d71af22a2cfb1b4d6f7d60ec1656abe7b9b3de01e2a0b41083077fb7780
b7263acd29964ef74e485d217a63639824f106a6134d10346777efc8eca1dbf2
310956704537c9cceaadf9b2bc5b9e288b418816f7fcf69df482c36bc2189553
d15ef235b6442dcb0eba1bd119a47e6f6f1e6c316840538a14ed059422d7206a
35139bea9a8dcdfceef3ee82f969f80d8f568c738c00b3edb0bee5d7c7e0c42b
5d197b6c782f69120e730e0411ed32fa239b65e464855792507b500c27652436
93f79348902dc55ce65be422f145d234c3110dca2eaf3f9838f938844fc74cf2
fb5af928bc4d8f348c338846bb25ba10e5fdc7aec68bd1fad09df2a0a7c1a496
dddefebffe8ae9efe894dbb19fc49c87afb2aad7a8e0b981de7ccf59cd0aea6f
9bca98af899befeeeecbfdb8f8dddae8cb8d8cdebffbbf8ebca9a9d88abd8a89

.sym 1 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 2 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 3 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 4 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 5 cd_sync_clk16_0__i_$glb_clk
.sym 6 cd_sync.ready_$glb_ce
.sym 7 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 8 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 39 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 40 U$$2.picorv32.pcpi_mul.next_rs2[42]
.sym 42 $abc$27913$auto$maccmap.cc:112:fulladd$6618[3]
.sym 43 U$$2.picorv32.pcpi_mul.rdx[39]
.sym 44 $abc$27913$auto$maccmap.cc:111:fulladd$6617[3]
.sym 46 $abc$27913$auto$maccmap.cc:112:fulladd$6604[0]
.sym 47 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 48 U$$2.picorv32.pcpi_mul.rdx[42]
.sym 49 U$$2.picorv32.pcpi_mul.next_rs2[43]
.sym 50 $abc$27913$auto$maccmap.cc:112:fulladd$6604[1]
.sym 51 $abc$27913$auto$maccmap.cc:111:fulladd$6603[1]
.sym 52 $abc$27913$auto$maccmap.cc:112:fulladd$6604[2]
.sym 53 U$$2.picorv32.pcpi_mul.rdx[41]
.sym 54 $abc$27913$auto$maccmap.cc:111:fulladd$6603[2]
.sym 63 U$$2.picorv32.pcpi_rs2[31]
.sym 93 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 178 U$$2.picorv32.pcpi_mul.rd[42]
.sym 179 U$$2.picorv32.pcpi_mul.rd[43]
.sym 180 U$$2.picorv32.pcpi_mul.rdx[44]
.sym 181 U$$2.picorv32.pcpi_mul.rd[44]
.sym 182 $abc$27913$auto$maccmap.cc:111:fulladd$6667[0]
.sym 183 $abc$27913$auto$maccmap.cc:111:fulladd$6603[3]
.sym 184 U$$2.picorv32.pcpi_mul.rd[41]
.sym 190 $PACKER_GND_NET
.sym 264 pin_dac_0_dac_0__o
.sym 281 pin_dac_0_dac_0__o
.sym 291 U$$2.picorv32.pcpi_mul.rdx[59]
.sym 292 U$$2.picorv32.pcpi_mul.rdx[45]
.sym 293 $abc$27913$auto$maccmap.cc:111:fulladd$6667[1]
.sym 294 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 295 $abc$27913$auto$maccmap.cc:112:fulladd$6668[1]
.sym 296 $abc$27913$auto$maccmap.cc:112:fulladd$6668[0]
.sym 297 U$$2.picorv32.pcpi_mul.next_rs2[46]
.sym 298 U$$2.picorv32.pcpi_mul.rdx[46]
.sym 346 U$$2.picorv32.pcpi_rs2[31]
.sym 347 pin_dac_0_dac_0__o
.sym 406 U$$2.picorv32.pcpi_mul.rd[46]
.sym 407 U$$2.picorv32.pcpi_mul.rd[47]
.sym 408 U$$2.picorv32.pcpi_mul.rdx[48]
.sym 409 U$$2.picorv32.pcpi_mul.rd[48]
.sym 410 U$$2.picorv32.pcpi_mul.rd[45]
.sym 411 $abc$27913$auto$maccmap.cc:111:fulladd$6667[2]
.sym 412 $abc$27913$auto$maccmap.cc:112:fulladd$6668[2]
.sym 446 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 519 U$$2.picorv32.pcpi_mul.rdx[47]
.sym 520 $abc$27913$auto$maccmap.cc:112:fulladd$6660[0]
.sym 521 $abc$27913$auto$maccmap.cc:112:fulladd$6668[3]
.sym 522 U$$2.picorv32.pcpi_mul.next_rs2[49]
.sym 523 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 524 U$$2.picorv32.pcpi_mul.next_rs2[48]
.sym 525 $abc$27913$auto$maccmap.cc:111:fulladd$6667[3]
.sym 526 $abc$27913$auto$maccmap.cc:111:fulladd$6659[0]
.sym 544 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 558 U$$2.picorv32.pcpi_mul.rd[45]
.sym 569 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 598 U$$2.picorv32.pcpi_mul.rd[47]
.sym 599 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 633 U$$2.picorv32.pcpi_mul.rdx[6]
.sym 634 U$$2.picorv32.pcpi_mul.rdx[49]
.sym 635 U$$2.picorv32.pcpi_mul.rdx[10]
.sym 636 $abc$27913$auto$maccmap.cc:111:fulladd$6560[0]
.sym 637 U$$2.picorv32.pcpi_mul.next_rs2[58]
.sym 638 U$$2.picorv32.pcpi_mul.rdx[9]
.sym 639 U$$2.picorv32.pcpi_mul.rdx[53]
.sym 640 $abc$27913$auto$maccmap.cc:112:fulladd$6561[0]
.sym 644 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 661 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 748 U$$2.picorv32.pcpi_mul.rd[50]
.sym 749 U$$2.picorv32.pcpi_mul.rd[51]
.sym 750 U$$2.picorv32.pcpi_mul.rdx[52]
.sym 751 U$$2.picorv32.pcpi_mul.rd[56]
.sym 752 $abc$27913$auto$maccmap.cc:111:fulladd$6652[0]
.sym 753 U$$2.picorv32.pcpi_mul.rd[52]
.sym 754 $abc$27913$auto$maccmap.cc:112:fulladd$6653[0]
.sym 755 cd_sync.ready
.sym 777 U$$2.mem_w_data[13]
.sym 791 U$$2.picorv32.pcpi_mul.rd[9]
.sym 861 $abc$27913$auto$maccmap.cc:111:fulladd$6659[2]
.sym 862 $abc$27913$auto$maccmap.cc:112:fulladd$6660[2]
.sym 863 U$$2.picorv32.pcpi_mul.rdx[50]
.sym 864 U$$2.picorv32.pcpi_mul.next_rs2[57]
.sym 865 U$$2.picorv32.pcpi_mul.next_rs2[51]
.sym 866 U$$2.picorv32.pcpi_mul.rdx[51]
.sym 867 $abc$27913$auto$maccmap.cc:112:fulladd$6660[3]
.sym 868 $abc$27913$auto$maccmap.cc:111:fulladd$6659[3]
.sym 888 U$$0_phase_step[11]
.sym 975 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 976 U$$2.picorv32.pcpi_mul.rdx[54]
.sym 977 $abc$27913$techmap$techmap5435\U$$2.mem.1.1.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5434_Y
.sym 978 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 979 U$$2.picorv32.pcpi_mul.next_rs2[56]
.sym 980 U$$2.picorv32.pcpi_mul.next_rs2[55]
.sym 981 U$$2.picorv32.pcpi_mul.next_rs2[52]
.sym 982 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 984 U$$2.mem_addr[7]
.sym 989 U$$2.picorv32.pcpi_rs1[1]
.sym 995 U$$2.mem_addr[3]
.sym 1001 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 1006 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[2]
.sym 1055 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 1090 $abc$27913$techmap$techmap5417\U$$2.mem.1.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5416_Y
.sym 1093 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 1096 U$$2.picorv32.pcpi_mul.rdx[55]
.sym 1115 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 1120 $abc$27913$U$$2.mem_r_data[18]_new_inv_
.sym 1124 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 1203 U$$2.picorv32.mem_16bit_buffer[8]
.sym 1204 U$$2.picorv32.mem_16bit_buffer[15]
.sym 1205 U$$2.picorv32.mem_16bit_buffer[2]
.sym 1206 U$$2.picorv32.mem_16bit_buffer[11]
.sym 1210 U$$2.picorv32.mem_16bit_buffer[6]
.sym 1214 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 1216 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 1228 $abc$27913$new_n2469_
.sym 1235 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[4]
.sym 1237 $abc$27913$U$$2.picorv32.mem_rdata[3]_new_inv_
.sym 1318 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 1319 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 1321 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 1324 $abc$27913$new_n3087_
.sym 1346 U$$2.mem_rdata[19]
.sym 1349 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 1365 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 1451 U$$2.picorv32.mem_16bit_buffer[14]
.sym 1456 U$$2.picorv32.mem_rdata_latched[12]
.sym 1458 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 1461 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[13]
.sym 1466 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[4]
.sym 1468 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 1471 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[13]
.sym 1479 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 1497 U$$2.picorv32.mem_16bit_buffer[1]
.sym 1508 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 1511 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 1552 U$$2.picorv32.mem_wordsize[1]
.sym 1565 $abc$27913$techmap$techmap5409\U$$2.mem.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 1573 U$$2.mem_w_data[6]
.sym 1575 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[5]
.sym 1579 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 1582 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 1588 U$$2.mem_r_en
.sym 1623 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 1627 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 1678 U$$2.picorv32.mem_wordsize[1]
.sym 1691 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 1692 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 1742 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 1768 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 1781 U$$2.picorv32.pcpi_rs1[0]
.sym 1785 U$$2.picorv32.mem_wordsize[0]
.sym 1786 U$$2.mem_addr[11]
.sym 1803 U$$2.picorv32.mem_rdata_q[0]
.sym 1856 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 1884 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 1887 U$$2.picorv32.pcpi_insn[5]
.sym 1888 $abc$27913$new_n2437_
.sym 1890 U$$2.picorv32.pcpi_insn[4]
.sym 1891 U$$2.picorv32.pcpi_insn[0]
.sym 1900 U$$2.picorv32.pcpi_rs1[0]
.sym 1952 U$$2.mem_r_en
.sym 2006 U$$2.picorv32.pcpi_insn[27]
.sym 2027 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 2045 U$$2.picorv32.mem_rdata_q[5]
.sym 2078 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 2123 U$$2.picorv32.pcpi_valid
.sym 2139 U$$2.picorv32.mem_rdata_q[26]
.sym 2142 $abc$27913$new_n2960_
.sym 2248 $PACKER_VCC_NET
.sym 2256 U$$2.picorv32.mem_rdata_q[12]
.sym 3334 cd_sync_clk16_0__i
.sym 3339 cd_sync_clk16_0__i
.sym 3704 U$$2.picorv32.pcpi_mul.rd[38]
.sym 3705 U$$2.picorv32.pcpi_mul.rd[39]
.sym 3706 U$$2.picorv32.pcpi_mul.rdx[40]
.sym 3707 U$$2.picorv32.pcpi_mul.rd[40]
.sym 3708 $abc$27913$auto$maccmap.cc:112:fulladd$6618[2]
.sym 3709 $abc$27913$auto$maccmap.cc:111:fulladd$6603[0]
.sym 3710 U$$2.picorv32.pcpi_mul.rd[37]
.sym 3732 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 3745 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 3793 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 3797 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 3804 U$$2.picorv32.pcpi_rs2[31]
.sym 3805 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 3807 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 3809 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 3812 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 3813 U$$2.picorv32.pcpi_mul.rdx[39]
.sym 3816 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 3817 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 3818 $PACKER_GND_NET
.sym 3819 U$$2.picorv32.pcpi_mul.rd[39]
.sym 3820 U$$2.picorv32.pcpi_mul.rdx[40]
.sym 3821 U$$2.picorv32.pcpi_mul.rd[40]
.sym 3826 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 3827 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 3828 U$$2.picorv32.pcpi_rs2[31]
.sym 3829 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 3832 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 3833 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 3834 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 3835 U$$2.picorv32.pcpi_rs2[31]
.sym 3844 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 3845 U$$2.picorv32.pcpi_mul.rdx[39]
.sym 3846 U$$2.picorv32.pcpi_mul.rd[39]
.sym 3847 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 3850 $PACKER_GND_NET
.sym 3856 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 3857 U$$2.picorv32.pcpi_mul.rdx[39]
.sym 3858 U$$2.picorv32.pcpi_mul.rd[39]
.sym 3859 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 3868 U$$2.picorv32.pcpi_mul.rd[40]
.sym 3869 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 3870 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 3871 U$$2.picorv32.pcpi_mul.rdx[40]
.sym 3872 cd_sync.ready_$glb_ce
.sym 3873 cd_sync_clk16_0__i_$glb_clk
.sym 3887 U$$2.picorv32.pcpi_mul.rs2[63]
.sym 3888 $abc$27913$auto$maccmap.cc:111:fulladd$6617[1]
.sym 3889 U$$2.picorv32.pcpi_mul.next_rs2[63]
.sym 3891 $abc$27913$auto$maccmap.cc:112:fulladd$6618[1]
.sym 3892 U$$2.picorv32.pcpi_mul.rdx[37]
.sym 3893 U$$2.picorv32.pcpi_mul.rdx[63]
.sym 3894 $abc$27913$auto$maccmap.cc:111:fulladd$6624[3]
.sym 3904 U$$2.picorv32.pcpi_mul.rd[37]
.sym 3905 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 3910 U$$2.picorv32.pcpi_mul.rd[39]
.sym 3914 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 3920 $PACKER_GND_NET
.sym 3932 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 3941 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 3949 U$$2.picorv32.pcpi_mul.rd[42]
.sym 3953 $abc$27913$auto$maccmap.cc:112:fulladd$6604[0]
.sym 3965 U$$2.picorv32.pcpi_rs2[31]
.sym 3966 U$$2.picorv32.pcpi_mul.rd[41]
.sym 3977 U$$2.picorv32.pcpi_mul.rd[42]
.sym 3979 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 3982 $PACKER_GND_NET
.sym 3983 U$$2.picorv32.pcpi_mul.rd[41]
.sym 3985 U$$2.picorv32.pcpi_mul.next_rs2[42]
.sym 3993 U$$2.picorv32.pcpi_mul.rdx[42]
.sym 3994 U$$2.picorv32.pcpi_mul.next_rs2[43]
.sym 3996 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4001 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4002 U$$2.picorv32.pcpi_rs2[31]
.sym 4006 U$$2.picorv32.pcpi_mul.rdx[41]
.sym 4009 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4010 U$$2.picorv32.pcpi_rs2[31]
.sym 4011 U$$2.picorv32.pcpi_mul.next_rs2[43]
.sym 4012 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4016 $PACKER_GND_NET
.sym 4021 U$$2.picorv32.pcpi_mul.next_rs2[42]
.sym 4022 U$$2.picorv32.pcpi_rs2[31]
.sym 4023 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4024 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4027 U$$2.picorv32.pcpi_mul.rdx[41]
.sym 4028 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4029 U$$2.picorv32.pcpi_mul.rd[41]
.sym 4030 U$$2.picorv32.pcpi_mul.next_rs2[42]
.sym 4033 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4034 U$$2.picorv32.pcpi_mul.rdx[41]
.sym 4035 U$$2.picorv32.pcpi_mul.next_rs2[42]
.sym 4036 U$$2.picorv32.pcpi_mul.rd[41]
.sym 4039 U$$2.picorv32.pcpi_mul.rdx[42]
.sym 4040 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4041 U$$2.picorv32.pcpi_mul.rd[42]
.sym 4042 U$$2.picorv32.pcpi_mul.next_rs2[43]
.sym 4045 $PACKER_GND_NET
.sym 4051 U$$2.picorv32.pcpi_mul.rdx[42]
.sym 4052 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4053 U$$2.picorv32.pcpi_mul.rd[42]
.sym 4054 U$$2.picorv32.pcpi_mul.next_rs2[43]
.sym 4055 cd_sync.ready_$glb_ce
.sym 4056 cd_sync_clk16_0__i_$glb_clk
.sym 4058 U$$2.picorv32.pcpi_mul.next_rs2[61]
.sym 4060 U$$2.picorv32.pcpi_mul.next_rs2[60]
.sym 4061 U$$2.picorv32.pcpi_mul.rdx[43]
.sym 4062 $abc$27913$auto$maccmap.cc:112:fulladd$6561[2]
.sym 4063 U$$2.picorv32.pcpi_mul.rdx[58]
.sym 4064 $abc$27913$auto$maccmap.cc:112:fulladd$6604[3]
.sym 4065 U$$2.picorv32.pcpi_mul.next_rs2[45]
.sym 4075 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4082 U$$2.picorv32.pcpi_mul.rd[44]
.sym 4089 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4113 U$$2.picorv32.pcpi_mul.rd[43]
.sym 4114 $abc$27913$auto$maccmap.cc:112:fulladd$6604[1]
.sym 4119 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 4122 U$$2.picorv32.pcpi_mul.rdx[44]
.sym 4123 $abc$27913$auto$maccmap.cc:111:fulladd$6603[1]
.sym 4124 $abc$27913$auto$maccmap.cc:112:fulladd$6604[2]
.sym 4125 $abc$27913$auto$maccmap.cc:111:fulladd$6603[3]
.sym 4126 $abc$27913$auto$maccmap.cc:111:fulladd$6603[2]
.sym 4130 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4131 U$$2.picorv32.pcpi_mul.rd[44]
.sym 4132 $abc$27913$auto$maccmap.cc:111:fulladd$6667[0]
.sym 4133 $abc$27913$auto$maccmap.cc:112:fulladd$6604[3]
.sym 4134 U$$2.picorv32.pcpi_mul.next_rs2[45]
.sym 4138 U$$2.picorv32.pcpi_mul.rdx[43]
.sym 4142 $abc$27913$auto$maccmap.cc:112:fulladd$6604[0]
.sym 4143 $auto$maccmap.cc:240:synth$6606.C[2]
.sym 4145 $abc$27913$auto$maccmap.cc:111:fulladd$6603[1]
.sym 4146 $abc$27913$auto$maccmap.cc:112:fulladd$6604[0]
.sym 4149 $auto$maccmap.cc:240:synth$6606.C[3]
.sym 4151 $abc$27913$auto$maccmap.cc:111:fulladd$6603[2]
.sym 4152 $abc$27913$auto$maccmap.cc:112:fulladd$6604[1]
.sym 4153 $auto$maccmap.cc:240:synth$6606.C[2]
.sym 4155 $auto$maccmap.cc:240:synth$6606.C[4]
.sym 4157 $abc$27913$auto$maccmap.cc:111:fulladd$6603[3]
.sym 4158 $abc$27913$auto$maccmap.cc:112:fulladd$6604[2]
.sym 4159 $auto$maccmap.cc:240:synth$6606.C[3]
.sym 4163 $abc$27913$auto$maccmap.cc:112:fulladd$6604[3]
.sym 4165 $auto$maccmap.cc:240:synth$6606.C[4]
.sym 4169 $abc$27913$auto$maccmap.cc:111:fulladd$6667[0]
.sym 4174 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4175 U$$2.picorv32.pcpi_mul.rd[44]
.sym 4176 U$$2.picorv32.pcpi_mul.next_rs2[45]
.sym 4177 U$$2.picorv32.pcpi_mul.rdx[44]
.sym 4180 U$$2.picorv32.pcpi_mul.rd[43]
.sym 4181 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 4182 U$$2.picorv32.pcpi_mul.rdx[43]
.sym 4183 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4188 $abc$27913$auto$maccmap.cc:111:fulladd$6603[1]
.sym 4189 $abc$27913$auto$maccmap.cc:112:fulladd$6604[0]
.sym 4190 cd_sync.ready_$glb_ce
.sym 4191 cd_sync_clk16_0__i_$glb_clk
.sym 4192 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 4194 U$$2.picorv32.pcpi_mul.rd[58]
.sym 4195 U$$2.picorv32.pcpi_mul.rd[59]
.sym 4196 U$$2.picorv32.pcpi_mul.rdx[60]
.sym 4197 $abc$27913$auto$maccmap.cc:111:fulladd$6560[3]
.sym 4198 $abc$27913$auto$maccmap.cc:112:fulladd$6561[3]
.sym 4199 U$$2.picorv32.pcpi_mul.rd[57]
.sym 4200 $abc$27913$auto$maccmap.cc:111:fulladd$6560[2]
.sym 4211 U$$2.picorv32.pcpi_mul.rd[43]
.sym 4219 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 4227 $PACKER_GND_NET
.sym 4231 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 4251 U$$2.picorv32.pcpi_mul.rd[45]
.sym 4254 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4255 U$$2.picorv32.pcpi_mul.rdx[45]
.sym 4256 U$$2.picorv32.pcpi_rs2[31]
.sym 4257 U$$2.picorv32.pcpi_mul.rdx[44]
.sym 4258 U$$2.picorv32.pcpi_mul.rd[44]
.sym 4260 $PACKER_GND_NET
.sym 4261 U$$2.picorv32.pcpi_mul.next_rs2[45]
.sym 4268 U$$2.picorv32.pcpi_mul.next_rs2[46]
.sym 4273 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4274 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4280 $PACKER_GND_NET
.sym 4287 $PACKER_GND_NET
.sym 4291 U$$2.picorv32.pcpi_mul.rdx[45]
.sym 4292 U$$2.picorv32.pcpi_mul.rd[45]
.sym 4293 U$$2.picorv32.pcpi_mul.next_rs2[46]
.sym 4294 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4297 U$$2.picorv32.pcpi_rs2[31]
.sym 4298 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4299 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4300 U$$2.picorv32.pcpi_mul.next_rs2[46]
.sym 4303 U$$2.picorv32.pcpi_mul.next_rs2[46]
.sym 4304 U$$2.picorv32.pcpi_mul.rd[45]
.sym 4305 U$$2.picorv32.pcpi_mul.rdx[45]
.sym 4306 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4309 U$$2.picorv32.pcpi_mul.rd[44]
.sym 4310 U$$2.picorv32.pcpi_mul.rdx[44]
.sym 4311 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4312 U$$2.picorv32.pcpi_mul.next_rs2[45]
.sym 4315 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4316 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4317 U$$2.picorv32.pcpi_mul.next_rs2[45]
.sym 4318 U$$2.picorv32.pcpi_rs2[31]
.sym 4323 $PACKER_GND_NET
.sym 4325 cd_sync.ready_$glb_ce
.sym 4326 cd_sync_clk16_0__i_$glb_clk
.sym 4328 U$$2.picorv32.pcpi_mul.next_rs2[16]
.sym 4329 U$$2.picorv32.pcpi_mul.rdx[57]
.sym 4330 $abc$27913$auto$maccmap.cc:111:fulladd$6560[1]
.sym 4331 U$$2.picorv32.pcpi_mul.next_rs2[15]
.sym 4332 U$$2.picorv32.pcpi_mul.rdx[13]
.sym 4333 U$$2.picorv32.pcpi_mul.next_rs2[14]
.sym 4334 $abc$27913$auto$maccmap.cc:112:fulladd$6561[1]
.sym 4335 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 4336 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4339 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4341 U$$2.picorv32.pcpi_mul.rd[57]
.sym 4348 $PACKER_GND_NET
.sym 4350 $abc$27913$auto$maccmap.cc:112:fulladd$6561[0]
.sym 4353 $abc$27913$auto$rtlil.cc:1969:NotGate$27475
.sym 4356 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4360 U$$2.picorv32.pcpi_mul.next_rs2[58]
.sym 4365 $PACKER_GND_NET
.sym 4366 $abc$27913$auto$maccmap.cc:112:fulladd$6561[0]
.sym 4375 $abc$27913$auto$maccmap.cc:112:fulladd$6660[0]
.sym 4383 $abc$27913$auto$maccmap.cc:111:fulladd$6667[1]
.sym 4386 $abc$27913$auto$maccmap.cc:112:fulladd$6668[0]
.sym 4388 U$$2.picorv32.pcpi_mul.rdx[46]
.sym 4390 U$$2.picorv32.pcpi_mul.rd[46]
.sym 4391 $abc$27913$auto$maccmap.cc:112:fulladd$6668[3]
.sym 4392 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 4393 $abc$27913$auto$maccmap.cc:112:fulladd$6668[1]
.sym 4395 $abc$27913$auto$maccmap.cc:111:fulladd$6667[3]
.sym 4396 $abc$27913$auto$maccmap.cc:111:fulladd$6659[0]
.sym 4403 $abc$27913$auto$maccmap.cc:111:fulladd$6667[2]
.sym 4404 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4412 $abc$27913$auto$maccmap.cc:112:fulladd$6668[2]
.sym 4413 $auto$maccmap.cc:240:synth$6670.C[2]
.sym 4415 $abc$27913$auto$maccmap.cc:112:fulladd$6668[0]
.sym 4416 $abc$27913$auto$maccmap.cc:111:fulladd$6667[1]
.sym 4419 $auto$maccmap.cc:240:synth$6670.C[3]
.sym 4421 $abc$27913$auto$maccmap.cc:111:fulladd$6667[2]
.sym 4422 $abc$27913$auto$maccmap.cc:112:fulladd$6668[1]
.sym 4423 $auto$maccmap.cc:240:synth$6670.C[2]
.sym 4425 $auto$maccmap.cc:240:synth$6670.C[4]
.sym 4427 $abc$27913$auto$maccmap.cc:111:fulladd$6667[3]
.sym 4428 $abc$27913$auto$maccmap.cc:112:fulladd$6668[2]
.sym 4429 $auto$maccmap.cc:240:synth$6670.C[3]
.sym 4434 $abc$27913$auto$maccmap.cc:112:fulladd$6668[3]
.sym 4435 $auto$maccmap.cc:240:synth$6670.C[4]
.sym 4440 $abc$27913$auto$maccmap.cc:111:fulladd$6659[0]
.sym 4444 $abc$27913$auto$maccmap.cc:112:fulladd$6668[0]
.sym 4445 $abc$27913$auto$maccmap.cc:111:fulladd$6667[1]
.sym 4450 U$$2.picorv32.pcpi_mul.rd[46]
.sym 4451 U$$2.picorv32.pcpi_mul.rdx[46]
.sym 4452 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 4453 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4456 U$$2.picorv32.pcpi_mul.rdx[46]
.sym 4457 U$$2.picorv32.pcpi_mul.rd[46]
.sym 4458 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4459 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 4460 cd_sync.ready_$glb_ce
.sym 4461 cd_sync_clk16_0__i_$glb_clk
.sym 4462 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 4463 U$$2.picorv32.pcpi_mul.next_rs2[13]
.sym 4464 U$$2.picorv32.pcpi_mul.mul_counter[5]
.sym 4465 $abc$27913$auto$maccmap.cc:111:fulladd$6631[3]
.sym 4466 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 4467 $abc$27913$auto$maccmap.cc:112:fulladd$6632[3]
.sym 4468 U$$2.picorv32.pcpi_mul.rdx[7]
.sym 4469 U$$2.picorv32.pcpi_mul.rdx[11]
.sym 4470 U$$2.picorv32.pcpi_mul.next_rs2[12]
.sym 4475 U$$2.picorv32.pcpi_mul.rd[41]
.sym 4479 U$$2.picorv32.pcpi_mul.rd[46]
.sym 4484 U$$2.picorv32.pcpi_rs2[31]
.sym 4485 U$$2.picorv32.pcpi_mul.rd[48]
.sym 4487 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 4490 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4494 U$$2.picorv32.pcpi_mul.rd[42]
.sym 4495 U$$2.picorv32.pcpi_mul.rd[56]
.sym 4496 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4497 $abc$27913$auto$maccmap.cc:112:fulladd$6660[0]
.sym 4503 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 4505 U$$2.picorv32.pcpi_rs2[31]
.sym 4506 U$$2.picorv32.pcpi_mul.next_rs2[57]
.sym 4517 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4518 U$$2.picorv32.pcpi_mul.rd[47]
.sym 4519 U$$2.picorv32.pcpi_mul.next_rs2[49]
.sym 4520 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4521 U$$2.picorv32.pcpi_mul.next_rs2[48]
.sym 4522 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 4524 U$$2.picorv32.pcpi_mul.rdx[47]
.sym 4527 U$$2.picorv32.pcpi_mul.rdx[48]
.sym 4528 U$$2.picorv32.pcpi_mul.rd[48]
.sym 4529 U$$2.picorv32.pcpi_mul.next_rs2[48]
.sym 4534 U$$2.picorv32.pcpi_rs2[31]
.sym 4535 $PACKER_GND_NET
.sym 4540 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4543 U$$2.picorv32.pcpi_mul.next_rs2[49]
.sym 4552 $PACKER_GND_NET
.sym 4555 U$$2.picorv32.pcpi_mul.rd[48]
.sym 4556 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4557 U$$2.picorv32.pcpi_mul.next_rs2[49]
.sym 4558 U$$2.picorv32.pcpi_mul.rdx[48]
.sym 4561 U$$2.picorv32.pcpi_mul.rd[47]
.sym 4562 U$$2.picorv32.pcpi_mul.next_rs2[48]
.sym 4563 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4564 U$$2.picorv32.pcpi_mul.rdx[47]
.sym 4567 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4568 U$$2.picorv32.pcpi_mul.next_rs2[48]
.sym 4569 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4570 U$$2.picorv32.pcpi_rs2[31]
.sym 4573 U$$2.picorv32.pcpi_rs2[31]
.sym 4574 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4575 U$$2.picorv32.pcpi_mul.next_rs2[49]
.sym 4576 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4579 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4580 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 4581 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4582 U$$2.picorv32.pcpi_rs2[31]
.sym 4585 U$$2.picorv32.pcpi_mul.rd[47]
.sym 4586 U$$2.picorv32.pcpi_mul.rdx[47]
.sym 4587 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4588 U$$2.picorv32.pcpi_mul.next_rs2[48]
.sym 4591 U$$2.picorv32.pcpi_mul.next_rs2[49]
.sym 4592 U$$2.picorv32.pcpi_mul.rdx[48]
.sym 4593 U$$2.picorv32.pcpi_mul.rd[48]
.sym 4594 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4595 cd_sync.ready_$glb_ce
.sym 4596 cd_sync_clk16_0__i_$glb_clk
.sym 4599 U$$2.picorv32.pcpi_mul.rd[10]
.sym 4600 U$$2.picorv32.pcpi_mul.rd[11]
.sym 4601 U$$2.picorv32.pcpi_mul.rdx[12]
.sym 4602 $abc$27913$auto$maccmap.cc:112:fulladd$6632[2]
.sym 4603 U$$2.picorv32.pcpi_mul.rd[9]
.sym 4604 $abc$27913$auto$maccmap.cc:111:fulladd$6631[1]
.sym 4605 $abc$27913$auto$maccmap.cc:111:fulladd$6631[2]
.sym 4613 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 4615 U$$2.picorv32.pcpi_rs2[16]
.sym 4616 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 4621 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4623 U$$2.picorv32.pcpi_mul.rd[52]
.sym 4628 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4629 U$$2.picorv32.pcpi_mul.rdx[56]
.sym 4631 U$$2.picorv32.pcpi_rs2[12]
.sym 4632 U$$2.mem_w_en[3]
.sym 4635 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 4642 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4655 U$$2.picorv32.pcpi_mul.rd[56]
.sym 4656 $PACKER_GND_NET
.sym 4658 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4664 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4665 U$$2.picorv32.pcpi_mul.rdx[56]
.sym 4680 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4681 U$$2.picorv32.pcpi_mul.next_rs2[57]
.sym 4682 U$$2.picorv32.pcpi_rs2[31]
.sym 4687 $PACKER_GND_NET
.sym 4692 $PACKER_GND_NET
.sym 4699 $PACKER_GND_NET
.sym 4702 U$$2.picorv32.pcpi_mul.rdx[56]
.sym 4703 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4704 U$$2.picorv32.pcpi_mul.next_rs2[57]
.sym 4705 U$$2.picorv32.pcpi_mul.rd[56]
.sym 4708 U$$2.picorv32.pcpi_rs2[31]
.sym 4709 U$$2.picorv32.pcpi_mul.next_rs2[57]
.sym 4710 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4711 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4716 $PACKER_GND_NET
.sym 4723 $PACKER_GND_NET
.sym 4726 U$$2.picorv32.pcpi_mul.next_rs2[57]
.sym 4727 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4728 U$$2.picorv32.pcpi_mul.rdx[56]
.sym 4729 U$$2.picorv32.pcpi_mul.rd[56]
.sym 4730 cd_sync.ready_$glb_ce
.sym 4731 cd_sync_clk16_0__i_$glb_clk
.sym 4733 $abc$27913$auto$maccmap.cc:112:fulladd$6653[1]
.sym 4734 U$$2.picorv32.pcpi_mul.rd[53]
.sym 4735 $abc$27913$auto$maccmap.cc:111:fulladd$6659[1]
.sym 4736 $abc$27913$auto$maccmap.cc:112:fulladd$6660[1]
.sym 4737 $abc$27913$auto$maccmap.cc:111:fulladd$6652[1]
.sym 4739 U$$2.picorv32.pcpi_mul.rd[8]
.sym 4740 U$$2.picorv32.pcpi_mul.rd[49]
.sym 4745 U$$2.picorv32.pcpi_mul.rdx[6]
.sym 4747 U$$2.picorv32.pcpi_mul.rdx[9]
.sym 4755 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 4756 U$$2.picorv32.pcpi_mul.rd[11]
.sym 4762 U$$2.mem_w_en[2]
.sym 4763 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 4767 $PACKER_GND_NET
.sym 4768 U$$2.picorv32.pcpi_mul.rd[53]
.sym 4786 $abc$27913$auto$maccmap.cc:111:fulladd$6659[2]
.sym 4787 $abc$27913$auto$maccmap.cc:112:fulladd$6660[2]
.sym 4788 $abc$27913$auto$maccmap.cc:112:fulladd$6660[0]
.sym 4791 $abc$27913$auto$maccmap.cc:111:fulladd$6652[0]
.sym 4792 U$$2.picorv32.pcpi_mul.rd[52]
.sym 4796 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4797 $abc$27913$auto$maccmap.cc:111:fulladd$6560[0]
.sym 4800 $abc$27913$auto$maccmap.cc:112:fulladd$6660[3]
.sym 4801 $abc$27913$auto$maccmap.cc:111:fulladd$6659[3]
.sym 4805 $abc$27913$auto$maccmap.cc:112:fulladd$6660[1]
.sym 4810 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 4812 $abc$27913$auto$maccmap.cc:111:fulladd$6659[1]
.sym 4813 U$$2.picorv32.pcpi_mul.rdx[52]
.sym 4818 $auto$maccmap.cc:240:synth$6662.C[2]
.sym 4820 $abc$27913$auto$maccmap.cc:111:fulladd$6659[1]
.sym 4821 $abc$27913$auto$maccmap.cc:112:fulladd$6660[0]
.sym 4824 $auto$maccmap.cc:240:synth$6662.C[3]
.sym 4826 $abc$27913$auto$maccmap.cc:111:fulladd$6659[2]
.sym 4827 $abc$27913$auto$maccmap.cc:112:fulladd$6660[1]
.sym 4828 $auto$maccmap.cc:240:synth$6662.C[2]
.sym 4830 $auto$maccmap.cc:240:synth$6662.C[4]
.sym 4832 $abc$27913$auto$maccmap.cc:112:fulladd$6660[2]
.sym 4833 $abc$27913$auto$maccmap.cc:111:fulladd$6659[3]
.sym 4834 $auto$maccmap.cc:240:synth$6662.C[3]
.sym 4839 $abc$27913$auto$maccmap.cc:112:fulladd$6660[3]
.sym 4840 $auto$maccmap.cc:240:synth$6662.C[4]
.sym 4843 $abc$27913$auto$maccmap.cc:111:fulladd$6560[0]
.sym 4849 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4850 U$$2.picorv32.pcpi_mul.rd[52]
.sym 4851 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 4852 U$$2.picorv32.pcpi_mul.rdx[52]
.sym 4856 $abc$27913$auto$maccmap.cc:111:fulladd$6652[0]
.sym 4861 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 4862 U$$2.picorv32.pcpi_mul.rd[52]
.sym 4863 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4864 U$$2.picorv32.pcpi_mul.rdx[52]
.sym 4865 cd_sync.ready_$glb_ce
.sym 4866 cd_sync_clk16_0__i_$glb_clk
.sym 4867 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 4869 U$$2.picorv32.pcpi_mul.rd[54]
.sym 4870 U$$2.picorv32.pcpi_mul.rd[55]
.sym 4871 U$$2.picorv32.pcpi_mul.rdx[56]
.sym 4872 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 4873 $abc$27913$auto$maccmap.cc:111:fulladd$6652[3]
.sym 4874 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 4875 $abc$27913$auto$maccmap.cc:112:fulladd$6653[3]
.sym 4877 U$$2.picorv32.pcpi_int_rd[9]
.sym 4881 U$$2.picorv32.pcpi_mul.rd[8]
.sym 4883 $abc$27913$auto$maccmap.cc:111:fulladd$6631[0]
.sym 4884 U$$2.picorv32.pcpi_mul.rd[50]
.sym 4886 U$$2.picorv32.pcpi_mul.rd[51]
.sym 4893 $abc$27913$auto$rtlil.cc:1969:NotGate$27475
.sym 4894 U$$0_phase_step[3]
.sym 4895 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 4896 U$$2.mem_w_data[21]
.sym 4899 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 4901 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4902 U$$0_phase_step[21]
.sym 4906 $PACKER_GND_NET
.sym 4910 $abc$27913$techmap$techmap5417\U$$2.mem.1.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5416_Y
.sym 4923 U$$2.picorv32.pcpi_mul.rd[51]
.sym 4924 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4925 U$$2.picorv32.pcpi_rs2[31]
.sym 4926 U$$2.picorv32.pcpi_mul.rdx[51]
.sym 4928 U$$2.picorv32.pcpi_rs2[31]
.sym 4930 U$$2.picorv32.pcpi_mul.rd[50]
.sym 4933 U$$2.picorv32.pcpi_mul.next_rs2[56]
.sym 4934 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 4935 U$$2.picorv32.pcpi_mul.next_rs2[52]
.sym 4936 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4947 U$$2.picorv32.pcpi_mul.rdx[50]
.sym 4949 U$$2.picorv32.pcpi_mul.next_rs2[51]
.sym 4951 $PACKER_GND_NET
.sym 4952 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4954 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4955 U$$2.picorv32.pcpi_mul.next_rs2[51]
.sym 4956 U$$2.picorv32.pcpi_mul.rd[50]
.sym 4957 U$$2.picorv32.pcpi_mul.rdx[50]
.sym 4960 U$$2.picorv32.pcpi_mul.rdx[50]
.sym 4961 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4962 U$$2.picorv32.pcpi_mul.next_rs2[51]
.sym 4963 U$$2.picorv32.pcpi_mul.rd[50]
.sym 4969 $PACKER_GND_NET
.sym 4972 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4973 U$$2.picorv32.pcpi_rs2[31]
.sym 4974 U$$2.picorv32.pcpi_mul.next_rs2[56]
.sym 4975 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4978 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 4979 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 4980 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 4981 U$$2.picorv32.pcpi_rs2[31]
.sym 4984 $PACKER_GND_NET
.sym 4990 U$$2.picorv32.pcpi_mul.rd[51]
.sym 4991 U$$2.picorv32.pcpi_mul.next_rs2[52]
.sym 4992 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 4993 U$$2.picorv32.pcpi_mul.rdx[51]
.sym 4996 U$$2.picorv32.pcpi_mul.next_rs2[52]
.sym 4997 U$$2.picorv32.pcpi_mul.rd[51]
.sym 4998 U$$2.picorv32.pcpi_mul.rdx[51]
.sym 4999 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 5000 cd_sync.ready_$glb_ce
.sym 5001 cd_sync_clk16_0__i_$glb_clk
.sym 5003 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 5004 $abc$27913$techmap$techmap5420\U$$2.mem.1.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5419_Y
.sym 5005 $abc$27913$auto$maccmap.cc:112:fulladd$6653[2]
.sym 5006 U$$0_phase_step[21]
.sym 5007 $abc$27913$auto$maccmap.cc:111:fulladd$6652[2]
.sym 5008 U$$0_phase_step[5]
.sym 5009 U$$0_phase_step[29]
.sym 5010 U$$0_phase_step[22]
.sym 5012 $abc$27913$new_n4677_
.sym 5016 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 5021 U$$2.picorv32.pcpi_rs2[31]
.sym 5025 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 5029 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 5030 U$$2.picorv32.pcpi_mul.rdx[55]
.sym 5031 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 5033 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 5034 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 5038 $abc$27913$techmap$techmap5420\U$$2.mem.1.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5419_Y
.sym 5042 U$$2.mem_r_en
.sym 5044 U$$2.picorv32.pcpi_rs2[31]
.sym 5048 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 5057 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 5061 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 5063 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 5064 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 5068 U$$2.picorv32.pcpi_mul.next_rs2[51]
.sym 5070 U$$2.picorv32.pcpi_mul.next_rs2[52]
.sym 5075 $PACKER_GND_NET
.sym 5076 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 5077 U$$2.picorv32.pcpi_mul.next_rs2[55]
.sym 5081 U$$2.picorv32.pcpi_rs2[31]
.sym 5085 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 5086 U$$2.mem_w_en[3]
.sym 5089 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 5090 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 5091 U$$2.picorv32.pcpi_rs2[31]
.sym 5092 U$$2.picorv32.pcpi_mul.next_rs2[52]
.sym 5097 $PACKER_GND_NET
.sym 5101 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 5102 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 5107 U$$2.mem_w_en[3]
.sym 5108 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 5113 U$$2.picorv32.pcpi_rs2[31]
.sym 5114 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 5115 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 5116 U$$2.picorv32.pcpi_mul.next_rs2[55]
.sym 5119 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 5120 U$$2.picorv32.pcpi_rs2[31]
.sym 5121 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 5122 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 5125 U$$2.picorv32.pcpi_rs2[31]
.sym 5126 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 5127 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 5128 U$$2.picorv32.pcpi_mul.next_rs2[51]
.sym 5131 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 5132 U$$2.picorv32.pcpi_rs2[31]
.sym 5133 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 5134 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 5135 cd_sync.ready_$glb_ce
.sym 5136 cd_sync_clk16_0__i_$glb_clk
.sym 5138 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 5139 $abc$27913$U$$2.picorv32.mem_rdata[3]_new_inv_
.sym 5140 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 5141 U$$2.mem_rdata[22]
.sym 5142 U$$0_phase_step[27]
.sym 5143 U$$0_phase_step[18]
.sym 5144 $abc$27913$new_n2525_
.sym 5145 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 5150 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 5152 U$$2.mem_w_data[5]
.sym 5153 U$$2.mem_rdata[24]
.sym 5154 U$$0_phase_step[26]
.sym 5156 $abc$27913$techmap$techmap5435\U$$2.mem.1.1.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5434_Y
.sym 5157 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 5158 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 5159 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 5162 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 5163 U$$2.mem_rdata[28]
.sym 5164 U$$2.picorv32.mem_16bit_buffer[12]
.sym 5165 U$$2.picorv32.mem_16bit_buffer[6]
.sym 5166 U$$2.mem_rdata[26]
.sym 5167 U$$2.picorv32.mem_16bit_buffer[8]
.sym 5168 U$$2.mem_rdata[30]
.sym 5169 U$$2.picorv32.mem_16bit_buffer[15]
.sym 5170 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 5172 U$$2.mem_w_en[3]
.sym 5173 U$$2.picorv32.mem_16bit_buffer[11]
.sym 5178 U$$2.mem_rdata[24]
.sym 5180 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 5205 $PACKER_GND_NET
.sym 5210 U$$2.mem_w_en[3]
.sym 5215 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 5218 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 5231 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 5232 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 5250 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 5251 U$$2.mem_w_en[3]
.sym 5266 $PACKER_GND_NET
.sym 5270 cd_sync.ready_$glb_ce
.sym 5271 cd_sync_clk16_0__i_$glb_clk
.sym 5273 U$$2.picorv32.mem_16bit_buffer[7]
.sym 5274 U$$2.picorv32.mem_16bit_buffer[9]
.sym 5275 U$$2.picorv32.mem_16bit_buffer[3]
.sym 5276 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 5277 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 5278 U$$2.picorv32.mem_16bit_buffer[10]
.sym 5279 $abc$27913$new_n3104_
.sym 5280 U$$2.picorv32.mem_16bit_buffer[12]
.sym 5281 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 5287 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 5290 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 5292 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 5295 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[4]
.sym 5296 U$$2.mem_w_data[18]
.sym 5297 U$$2.mem_w_en[2]
.sym 5300 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[0]
.sym 5302 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 5303 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 5304 U$$2.mem_rdata[29]
.sym 5308 U$$2.picorv32.mem_xfer
.sym 5320 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 5328 U$$2.mem_rdata[27]
.sym 5331 U$$2.mem_rdata[18]
.sym 5334 U$$2.mem_rdata[31]
.sym 5337 U$$2.mem_rdata[22]
.sym 5344 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 5347 U$$2.mem_rdata[24]
.sym 5360 U$$2.mem_rdata[24]
.sym 5365 U$$2.mem_rdata[31]
.sym 5374 U$$2.mem_rdata[18]
.sym 5380 U$$2.mem_rdata[27]
.sym 5402 U$$2.mem_rdata[22]
.sym 5405 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 5406 cd_sync_clk16_0__i_$glb_clk
.sym 5408 U$$2.picorv32.mem_16bit_buffer[4]
.sym 5409 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 5410 $abc$27913$new_n3088_
.sym 5411 U$$2.picorv32.mem_16bit_buffer[13]
.sym 5412 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 5413 U$$2.picorv32.mem_16bit_buffer[5]
.sym 5414 U$$2.picorv32.mem_16bit_buffer[1]
.sym 5415 U$$2.picorv32.mem_16bit_buffer[14]
.sym 5417 U$$2.picorv32.decoded_imm_j[14]
.sym 5420 U$$2.mem_rdata[31]
.sym 5421 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[15]
.sym 5422 U$$2.mem_rdata[27]
.sym 5423 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 5426 U$$2.picorv32.mem_16bit_buffer[2]
.sym 5427 U$$2.mem_rdata[18]
.sym 5429 $abc$27913$techmap$techmap5417\U$$2.mem.1.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5416_Y
.sym 5430 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[4]
.sym 5432 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 5433 $abc$27913$auto$rtlil.cc:1969:NotGate$27475
.sym 5434 U$$2.picorv32.mem_rdata_latched[2]
.sym 5436 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 5438 U$$2.picorv32.mem_16bit_buffer[10]
.sym 5439 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 5440 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 5441 U$$2.mem_rdata[20]
.sym 5442 U$$0_phase_step[21]
.sym 5463 U$$2.mem_r_en
.sym 5470 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 5472 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[13]
.sym 5473 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 5485 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 5486 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 5489 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 5490 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[13]
.sym 5503 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 5509 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 5518 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 5536 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 5537 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[13]
.sym 5538 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 5539 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[13]
.sym 5540 U$$2.mem_r_en
.sym 5541 cd_sync_clk16_0__i_$glb_clk
.sym 5543 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 5544 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 5545 $abc$27913$new_n2531_
.sym 5546 $abc$27913$new_n2576_
.sym 5547 $abc$27913$new_n2532_
.sym 5548 U$$2.mem_rdata[21]
.sym 5549 $abc$27913$U$$2.mem_r_data[21]_new_inv_
.sym 5550 $abc$27913$techmap$techmap5409\U$$2.mem.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 5551 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 5552 U$$2.picorv32.mem_16bit_buffer[5]
.sym 5560 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 5561 U$$2.picorv32.pcpi_rs2[31]
.sym 5562 U$$2.picorv32.mem_16bit_buffer[4]
.sym 5563 $abc$27913$new_n4662_
.sym 5565 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 5570 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 5572 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 5573 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 5574 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 5576 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 5577 $abc$27913$techmap$techmap5414\U$$2.mem.1.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5413_Y
.sym 5578 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 5586 U$$2.mem_r_en
.sym 5679 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 5680 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 5681 $abc$27913$techmap$techmap5414\U$$2.mem.1.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5413_Y
.sym 5682 U$$0_phase_step[6]
.sym 5690 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 5692 $abc$27913$new_n2463_
.sym 5697 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 5699 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[0]
.sym 5702 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 5711 U$$2.mem_w_en[3]
.sym 5736 U$$2.picorv32.mem_wordsize[1]
.sym 5806 U$$2.picorv32.mem_wordsize[1]
.sym 5814 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 5815 U$$2.picorv32.pcpi_insn[1]
.sym 5816 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 5817 $abc$27913$U$$2.picorv32.mem_la_wstrb[3]_new_inv_
.sym 5818 $abc$27913$U$$2.picorv32.mem_la_wstrb[2]_new_inv_
.sym 5819 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 5828 U$$2.picorv32.mem_xfer
.sym 5829 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 5830 U$$2.mem_w_data[6]
.sym 5831 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 5834 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 5837 U$$2.mem_r_en
.sym 5842 $abc$27913$new_n2625_
.sym 5847 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 5848 U$$2.mem_w_en[2]
.sym 5857 U$$2.picorv32.mem_rdata_q[4]
.sym 5948 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[0]_new_
.sym 5949 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[3]_new_
.sym 5950 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[1]_new_
.sym 5951 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 5952 U$$2.mem_w_en[3]
.sym 5953 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 5954 U$$2.mem_r_en
.sym 5955 U$$2.mem_w_en[0]
.sym 5966 U$$2.mem_addr[10]
.sym 5972 U$$2.picorv32.pcpi_insn[1]
.sym 5973 $abc$27913$auto$rtlil.cc:1969:NotGate$27475
.sym 5974 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 5978 $abc$27913$U$$2.picorv32.mem_la_wstrb[2]_new_inv_
.sym 5979 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 5982 U$$2.picorv32.mem_rdata_latched[2]
.sym 6083 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 6084 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 6087 U$$2.mem_w_en[1]
.sym 6088 U$$2.mem_w_en[2]
.sym 6089 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[2]_new_
.sym 6090 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 6091 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 6092 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 6096 U$$2.mem_r_en
.sym 6098 $abc$27913$new_n3685_
.sym 6099 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[12]
.sym 6108 U$$2.picorv32.pcpi_rs1[1]
.sym 6115 U$$2.picorv32.mem_rdata_q[25]
.sym 6118 U$$2.picorv32.mem_rdata_q[27]
.sym 6140 U$$2.picorv32.mem_rdata_q[4]
.sym 6148 U$$2.picorv32.pcpi_insn[4]
.sym 6149 U$$2.picorv32.pcpi_insn[0]
.sym 6153 U$$2.picorv32.pcpi_insn[5]
.sym 6156 U$$2.picorv32.pcpi_insn[1]
.sym 6157 U$$2.picorv32.mem_rdata_q[0]
.sym 6161 U$$2.picorv32.mem_rdata_q[5]
.sym 6178 U$$2.picorv32.mem_rdata_q[5]
.sym 6181 U$$2.picorv32.pcpi_insn[1]
.sym 6182 U$$2.picorv32.pcpi_insn[4]
.sym 6183 U$$2.picorv32.pcpi_insn[0]
.sym 6184 U$$2.picorv32.pcpi_insn[5]
.sym 6193 U$$2.picorv32.mem_rdata_q[4]
.sym 6199 U$$2.picorv32.mem_rdata_q[0]
.sym 6215 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 6216 cd_sync_clk16_0__i_$glb_clk
.sym 6218 $abc$27913$auto$rtlil.cc:1969:NotGate$27475
.sym 6219 U$$2.picorv32.pcpi_insn[28]
.sym 6220 U$$2.picorv32.pcpi_insn[6]
.sym 6221 U$$2.picorv32.pcpi_insn[26]
.sym 6222 $abc$27913$new_n2436_
.sym 6223 U$$2.picorv32.mem_rdata_q[0]
.sym 6224 U$$2.picorv32.pcpi_insn[25]
.sym 6225 $abc$27913$new_n2438_
.sym 6230 U$$2.mem_addr[10]
.sym 6232 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[3]
.sym 6234 U$$2.mem_addr[12]
.sym 6238 U$$2.mem_addr[12]
.sym 6240 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[12]
.sym 6252 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 6302 U$$2.picorv32.mem_rdata_q[27]
.sym 6340 U$$2.picorv32.mem_rdata_q[27]
.sym 6350 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 6351 cd_sync_clk16_0__i_$glb_clk
.sym 6353 U$$2.picorv32.pcpi_insn[31]
.sym 6354 U$$2.picorv32.pcpi_insn[3]
.sym 6355 U$$2.picorv32.pcpi_insn[2]
.sym 6356 U$$2.picorv32.pcpi_insn[30]
.sym 6357 $abc$27913$new_n2435_
.sym 6359 U$$2.picorv32.pcpi_insn[29]
.sym 6362 U$$2.picorv32.mem_rdata_q[14]
.sym 6368 U$$2.picorv32.mem_rdata_q[28]
.sym 6369 U$$2.picorv32.mem_xfer
.sym 6370 U$$2.picorv32.mem_rdata_q[11]
.sym 6371 U$$2.picorv32.mem_rdata_q[4]
.sym 6497 U$$2.picorv32.mem_rdata_q[29]
.sym 6503 U$$2.picorv32.mem_rdata_q[29]
.sym 8221 U$$2.picorv32.pcpi_mul.next_rs2[39]
.sym 8222 U$$2.picorv32.pcpi_mul.next_rs2[38]
.sym 8223 $abc$27913$auto$maccmap.cc:112:fulladd$6618[0]
.sym 8224 $abc$27913$auto$maccmap.cc:111:fulladd$6617[2]
.sym 8225 U$$2.picorv32.pcpi_mul.next_rs2[37]
.sym 8226 $abc$27913$auto$maccmap.cc:111:fulladd$6617[0]
.sym 8227 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 8228 U$$2.picorv32.pcpi_mul.rdx[38]
.sym 8231 U$$2.picorv32.pcpi_rs2[13]
.sym 8237 U$$2.picorv32.pcpi_rs2[11]
.sym 8263 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 8266 U$$2.picorv32.pcpi_mul.rdx[40]
.sym 8267 $abc$27913$auto$maccmap.cc:112:fulladd$6618[1]
.sym 8268 $abc$27913$auto$maccmap.cc:112:fulladd$6618[2]
.sym 8269 $abc$27913$auto$maccmap.cc:111:fulladd$6603[0]
.sym 8272 $abc$27913$auto$maccmap.cc:111:fulladd$6617[1]
.sym 8274 $abc$27913$auto$maccmap.cc:112:fulladd$6618[3]
.sym 8276 $abc$27913$auto$maccmap.cc:111:fulladd$6617[3]
.sym 8277 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8282 $abc$27913$auto$maccmap.cc:111:fulladd$6617[2]
.sym 8283 U$$2.picorv32.pcpi_mul.rd[40]
.sym 8287 U$$2.picorv32.pcpi_mul.next_rs2[39]
.sym 8288 U$$2.picorv32.pcpi_mul.rd[38]
.sym 8289 $abc$27913$auto$maccmap.cc:112:fulladd$6618[0]
.sym 8294 U$$2.picorv32.pcpi_mul.rdx[38]
.sym 8295 $auto$maccmap.cc:240:synth$6620.C[2]
.sym 8297 $abc$27913$auto$maccmap.cc:112:fulladd$6618[0]
.sym 8298 $abc$27913$auto$maccmap.cc:111:fulladd$6617[1]
.sym 8301 $auto$maccmap.cc:240:synth$6620.C[3]
.sym 8303 $abc$27913$auto$maccmap.cc:112:fulladd$6618[1]
.sym 8304 $abc$27913$auto$maccmap.cc:111:fulladd$6617[2]
.sym 8305 $auto$maccmap.cc:240:synth$6620.C[2]
.sym 8307 $auto$maccmap.cc:240:synth$6620.C[4]
.sym 8309 $abc$27913$auto$maccmap.cc:112:fulladd$6618[2]
.sym 8310 $abc$27913$auto$maccmap.cc:111:fulladd$6617[3]
.sym 8311 $auto$maccmap.cc:240:synth$6620.C[3]
.sym 8315 $abc$27913$auto$maccmap.cc:112:fulladd$6618[3]
.sym 8317 $auto$maccmap.cc:240:synth$6620.C[4]
.sym 8322 $abc$27913$auto$maccmap.cc:111:fulladd$6603[0]
.sym 8326 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8327 U$$2.picorv32.pcpi_mul.rd[38]
.sym 8328 U$$2.picorv32.pcpi_mul.next_rs2[39]
.sym 8329 U$$2.picorv32.pcpi_mul.rdx[38]
.sym 8332 U$$2.picorv32.pcpi_mul.rd[40]
.sym 8333 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8334 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 8335 U$$2.picorv32.pcpi_mul.rdx[40]
.sym 8338 $abc$27913$auto$maccmap.cc:112:fulladd$6618[0]
.sym 8339 $abc$27913$auto$maccmap.cc:111:fulladd$6617[1]
.sym 8342 cd_sync.ready_$glb_ce
.sym 8343 cd_sync_clk16_0__i_$glb_clk
.sym 8344 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 8350 U$$2.picorv32.pcpi_mul.rd[62]
.sym 8351 U$$2.picorv32.pcpi_mul.rd[63]
.sym 8352 $abc$27913$auto$maccmap.cc:111:fulladd$6624[2]
.sym 8353 U$$2.picorv32.pcpi_mul.rd[36]
.sym 8354 U$$2.picorv32.pcpi_mul.rd[61]
.sym 8355 $abc$27913$auto$maccmap.cc:112:fulladd$6625[2]
.sym 8356 $abc$27913$auto$maccmap.cc:112:fulladd$6625[1]
.sym 8358 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 8364 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8365 U$$2.picorv32.pcpi_mul.rd[38]
.sym 8384 $PACKER_GND_NET
.sym 8404 U$$2.picorv32.pcpi_mul.rd[36]
.sym 8406 U$$2.picorv32.pcpi_mul.rd[61]
.sym 8409 U$$2.picorv32.pcpi_mul.rd[40]
.sym 8417 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8426 U$$2.picorv32.pcpi_mul.rs2[63]
.sym 8427 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8428 U$$2.picorv32.pcpi_rs2[31]
.sym 8433 U$$2.picorv32.pcpi_mul.rd[37]
.sym 8435 U$$2.picorv32.pcpi_mul.next_rs2[38]
.sym 8437 $PACKER_GND_NET
.sym 8439 U$$2.picorv32.pcpi_mul.rdx[37]
.sym 8440 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8443 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8444 U$$2.picorv32.pcpi_mul.next_rs2[63]
.sym 8448 U$$2.picorv32.pcpi_mul.rdx[63]
.sym 8452 U$$2.picorv32.pcpi_mul.rd[63]
.sym 8455 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 8459 U$$2.picorv32.pcpi_mul.next_rs2[63]
.sym 8460 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8461 U$$2.picorv32.pcpi_rs2[31]
.sym 8462 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8465 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8466 U$$2.picorv32.pcpi_mul.rdx[37]
.sym 8467 U$$2.picorv32.pcpi_mul.rd[37]
.sym 8468 U$$2.picorv32.pcpi_mul.next_rs2[38]
.sym 8471 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 8472 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8473 U$$2.picorv32.pcpi_rs2[31]
.sym 8474 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8483 U$$2.picorv32.pcpi_mul.rdx[37]
.sym 8484 U$$2.picorv32.pcpi_mul.rd[37]
.sym 8485 U$$2.picorv32.pcpi_mul.next_rs2[38]
.sym 8486 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8490 $PACKER_GND_NET
.sym 8495 $PACKER_GND_NET
.sym 8501 U$$2.picorv32.pcpi_mul.rd[63]
.sym 8502 U$$2.picorv32.pcpi_mul.rs2[63]
.sym 8503 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8504 U$$2.picorv32.pcpi_mul.rdx[63]
.sym 8505 cd_sync.ready_$glb_ce
.sym 8506 cd_sync_clk16_0__i_$glb_clk
.sym 8508 U$$2.picorv32.pcpi_mul.rdx[15]
.sym 8509 $abc$27913$auto$maccmap.cc:111:fulladd$6624[1]
.sym 8510 U$$2.picorv32.pcpi_mul.rdx[14]
.sym 8512 $abc$27913$auto$maccmap.cc:112:fulladd$6625[0]
.sym 8513 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 8514 U$$2.picorv32.pcpi_mul.rdx[62]
.sym 8515 U$$2.picorv32.pcpi_mul.rdx[61]
.sym 8522 U$$2.picorv32.pcpi_rs2[31]
.sym 8523 $PACKER_GND_NET
.sym 8531 U$$2.picorv32.pcpi_mul.rd[63]
.sym 8552 U$$2.picorv32.pcpi_mul.rdx[43]
.sym 8553 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8554 U$$2.picorv32.pcpi_mul.rdx[58]
.sym 8558 U$$2.picorv32.pcpi_mul.rd[58]
.sym 8559 U$$2.picorv32.pcpi_mul.rd[43]
.sym 8560 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8564 $PACKER_GND_NET
.sym 8565 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 8568 U$$2.picorv32.pcpi_rs2[31]
.sym 8571 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8573 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 8575 U$$2.picorv32.pcpi_mul.next_rs2[60]
.sym 8579 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 8582 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8583 U$$2.picorv32.pcpi_rs2[31]
.sym 8584 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8585 U$$2.picorv32.pcpi_mul.next_rs2[60]
.sym 8594 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8595 U$$2.picorv32.pcpi_rs2[31]
.sym 8596 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8597 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 8601 $PACKER_GND_NET
.sym 8606 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8607 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 8608 U$$2.picorv32.pcpi_mul.rd[58]
.sym 8609 U$$2.picorv32.pcpi_mul.rdx[58]
.sym 8613 $PACKER_GND_NET
.sym 8618 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 8619 U$$2.picorv32.pcpi_mul.rdx[43]
.sym 8620 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8621 U$$2.picorv32.pcpi_mul.rd[43]
.sym 8624 U$$2.picorv32.pcpi_rs2[31]
.sym 8625 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8626 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 8627 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8628 cd_sync.ready_$glb_ce
.sym 8629 cd_sync_clk16_0__i_$glb_clk
.sym 8631 U$$2.picorv32.pcpi_mul.rd[12]
.sym 8632 $abc$27913$auto$maccmap.cc:112:fulladd$6611[3]
.sym 8633 U$$2.picorv32.pcpi_mul.rd[60]
.sym 8634 U$$2.picorv32.pcpi_mul.rd[13]
.sym 8635 $abc$27913$auto$maccmap.cc:111:fulladd$6610[3]
.sym 8636 $abc$27913$auto$maccmap.cc:111:fulladd$6610[2]
.sym 8637 $abc$27913$auto$maccmap.cc:112:fulladd$6611[2]
.sym 8638 $abc$27913$auto$maccmap.cc:111:fulladd$6624[0]
.sym 8639 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 8642 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[13]
.sym 8644 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 8646 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8650 $abc$27913$auto$rtlil.cc:1969:NotGate$27475
.sym 8651 pin_dac_0_dac_0__o
.sym 8652 $PACKER_GND_NET
.sym 8658 U$$0.phase_acc[25]
.sym 8663 U$$2.picorv32.pcpi_mul.instr_mul
.sym 8664 U$$2.picorv32.pcpi_rs2[14]
.sym 8665 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8666 U$$2.picorv32.pcpi_rs2[15]
.sym 8674 $abc$27913$auto$maccmap.cc:111:fulladd$6560[1]
.sym 8675 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8676 $abc$27913$auto$maccmap.cc:111:fulladd$6560[3]
.sym 8677 $abc$27913$auto$maccmap.cc:112:fulladd$6561[0]
.sym 8679 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 8680 U$$2.picorv32.pcpi_mul.rdx[59]
.sym 8682 U$$2.picorv32.pcpi_mul.next_rs2[60]
.sym 8683 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8684 $abc$27913$auto$maccmap.cc:112:fulladd$6561[2]
.sym 8685 U$$2.picorv32.pcpi_mul.rdx[58]
.sym 8686 $abc$27913$auto$maccmap.cc:112:fulladd$6561[1]
.sym 8687 $abc$27913$auto$maccmap.cc:111:fulladd$6560[2]
.sym 8690 U$$2.picorv32.pcpi_mul.rd[59]
.sym 8697 U$$2.picorv32.pcpi_mul.rd[58]
.sym 8701 $abc$27913$auto$maccmap.cc:112:fulladd$6561[3]
.sym 8704 $auto$maccmap.cc:240:synth$6563.C[2]
.sym 8706 $abc$27913$auto$maccmap.cc:112:fulladd$6561[0]
.sym 8707 $abc$27913$auto$maccmap.cc:111:fulladd$6560[1]
.sym 8710 $auto$maccmap.cc:240:synth$6563.C[3]
.sym 8712 $abc$27913$auto$maccmap.cc:111:fulladd$6560[2]
.sym 8713 $abc$27913$auto$maccmap.cc:112:fulladd$6561[1]
.sym 8714 $auto$maccmap.cc:240:synth$6563.C[2]
.sym 8716 $auto$maccmap.cc:240:synth$6563.C[4]
.sym 8718 $abc$27913$auto$maccmap.cc:112:fulladd$6561[2]
.sym 8719 $abc$27913$auto$maccmap.cc:111:fulladd$6560[3]
.sym 8720 $auto$maccmap.cc:240:synth$6563.C[3]
.sym 8724 $abc$27913$auto$maccmap.cc:112:fulladd$6561[3]
.sym 8726 $auto$maccmap.cc:240:synth$6563.C[4]
.sym 8729 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8730 U$$2.picorv32.pcpi_mul.rdx[59]
.sym 8731 U$$2.picorv32.pcpi_mul.rd[59]
.sym 8732 U$$2.picorv32.pcpi_mul.next_rs2[60]
.sym 8735 U$$2.picorv32.pcpi_mul.rdx[59]
.sym 8736 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8737 U$$2.picorv32.pcpi_mul.next_rs2[60]
.sym 8738 U$$2.picorv32.pcpi_mul.rd[59]
.sym 8741 $abc$27913$auto$maccmap.cc:111:fulladd$6560[1]
.sym 8742 $abc$27913$auto$maccmap.cc:112:fulladd$6561[0]
.sym 8747 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8748 U$$2.picorv32.pcpi_mul.rd[58]
.sym 8749 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 8750 U$$2.picorv32.pcpi_mul.rdx[58]
.sym 8751 cd_sync.ready_$glb_ce
.sym 8752 cd_sync_clk16_0__i_$glb_clk
.sym 8753 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 8754 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 8755 $abc$27913$auto$maccmap.cc:111:fulladd$6610[1]
.sym 8756 U$$2.picorv32.pcpi_int_wait
.sym 8757 $abc$27913$auto$maccmap.cc:112:fulladd$6611[1]
.sym 8758 $abc$27913$auto$maccmap.cc:111:fulladd$6610[0]
.sym 8759 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 8760 $abc$27913$auto$maccmap.cc:112:fulladd$6611[0]
.sym 8761 U$$2.picorv32.pcpi_mul.pcpi_wait_q
.sym 8770 U$$2.picorv32.pcpi_mul.rd[58]
.sym 8771 U$$2.picorv32.pcpi_int_rd[5]
.sym 8772 U$$2.picorv32.pcpi_mul.rd[59]
.sym 8776 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8777 U$$2.picorv32.pcpi_mul.rd[56]
.sym 8778 U$$0.phase_acc[30]
.sym 8782 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 8784 U$$2.picorv32.pcpi_mul.rdx[12]
.sym 8795 U$$2.picorv32.pcpi_mul.next_rs2[13]
.sym 8796 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8797 U$$2.picorv32.pcpi_rs2[31]
.sym 8800 U$$2.picorv32.pcpi_mul.next_rs2[14]
.sym 8801 U$$2.picorv32.pcpi_mul.rd[57]
.sym 8806 U$$2.picorv32.pcpi_mul.next_rs2[15]
.sym 8809 $PACKER_GND_NET
.sym 8812 U$$2.picorv32.pcpi_mul.rdx[57]
.sym 8816 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8818 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8820 U$$2.picorv32.pcpi_mul.next_rs2[58]
.sym 8821 U$$2.picorv32.pcpi_rs2[13]
.sym 8824 U$$2.picorv32.pcpi_rs2[14]
.sym 8825 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8826 U$$2.picorv32.pcpi_rs2[15]
.sym 8828 U$$2.picorv32.pcpi_mul.next_rs2[15]
.sym 8829 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8830 U$$2.picorv32.pcpi_rs2[15]
.sym 8836 $PACKER_GND_NET
.sym 8840 U$$2.picorv32.pcpi_mul.next_rs2[58]
.sym 8841 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8842 U$$2.picorv32.pcpi_mul.rd[57]
.sym 8843 U$$2.picorv32.pcpi_mul.rdx[57]
.sym 8846 U$$2.picorv32.pcpi_mul.next_rs2[14]
.sym 8847 U$$2.picorv32.pcpi_rs2[14]
.sym 8848 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8853 $PACKER_GND_NET
.sym 8858 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8859 U$$2.picorv32.pcpi_mul.next_rs2[13]
.sym 8860 U$$2.picorv32.pcpi_rs2[13]
.sym 8864 U$$2.picorv32.pcpi_mul.next_rs2[58]
.sym 8865 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8866 U$$2.picorv32.pcpi_mul.rd[57]
.sym 8867 U$$2.picorv32.pcpi_mul.rdx[57]
.sym 8870 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8871 U$$2.picorv32.pcpi_mul.next_rs2[58]
.sym 8872 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 8873 U$$2.picorv32.pcpi_rs2[31]
.sym 8874 cd_sync.ready_$glb_ce
.sym 8875 cd_sync_clk16_0__i_$glb_clk
.sym 8879 U$$2.picorv32.pcpi_mul.mul_counter[2]
.sym 8880 U$$2.picorv32.pcpi_mul.mul_counter[3]
.sym 8881 U$$2.picorv32.pcpi_mul.mul_counter[4]
.sym 8882 $auto$wreduce.cc:455:run$4831[5]
.sym 8883 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 8884 U$$2.picorv32.pcpi_mul.mul_counter[0]
.sym 8886 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 8888 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 8889 U$$2.picorv32.pcpi_mul.rd[52]
.sym 8890 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8892 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 8894 U$$2.picorv32.pcpi_mul.pcpi_wait_q
.sym 8898 U$$2.picorv32.pcpi_mul.rd[44]
.sym 8907 U$$2.picorv32.pcpi_mul.rd[40]
.sym 8908 U$$2.picorv32.pcpi_mul.rd[10]
.sym 8918 U$$2.picorv32.pcpi_mul.next_rs2[16]
.sym 8924 U$$2.picorv32.pcpi_rs2[16]
.sym 8925 U$$2.picorv32.pcpi_mul.next_rs2[12]
.sym 8927 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 8928 U$$2.picorv32.pcpi_mul.rd[11]
.sym 8929 $PACKER_GND_NET
.sym 8930 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8933 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8939 U$$2.picorv32.pcpi_rs2[12]
.sym 8940 U$$2.picorv32.pcpi_mul.rdx[11]
.sym 8941 U$$2.picorv32.pcpi_rs2[11]
.sym 8942 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 8947 $auto$wreduce.cc:455:run$4831[5]
.sym 8949 U$$2.picorv32.pcpi_mul.next_rs2[12]
.sym 8951 U$$2.picorv32.pcpi_mul.next_rs2[12]
.sym 8952 U$$2.picorv32.pcpi_rs2[12]
.sym 8954 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8957 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 8959 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8960 $auto$wreduce.cc:455:run$4831[5]
.sym 8963 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8964 U$$2.picorv32.pcpi_mul.next_rs2[12]
.sym 8965 U$$2.picorv32.pcpi_mul.rdx[11]
.sym 8966 U$$2.picorv32.pcpi_mul.rd[11]
.sym 8969 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8970 U$$2.picorv32.pcpi_mul.next_rs2[16]
.sym 8972 U$$2.picorv32.pcpi_rs2[16]
.sym 8975 U$$2.picorv32.pcpi_mul.rdx[11]
.sym 8976 U$$2.picorv32.pcpi_mul.next_rs2[12]
.sym 8977 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 8978 U$$2.picorv32.pcpi_mul.rd[11]
.sym 8984 $PACKER_GND_NET
.sym 8989 $PACKER_GND_NET
.sym 8993 U$$2.picorv32.pcpi_rs2[11]
.sym 8994 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 8995 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 8997 cd_sync.ready_$glb_ce
.sym 8998 cd_sync_clk16_0__i_$glb_clk
.sym 9001 U$$0.phase_acc[1]
.sym 9002 U$$0.phase_acc[2]
.sym 9003 U$$0.phase_acc[3]
.sym 9004 U$$0.phase_acc[4]
.sym 9005 U$$0.phase_acc[5]
.sym 9006 U$$0.phase_acc[6]
.sym 9007 U$$0.phase_acc[7]
.sym 9009 U$$2.picorv32.pcpi_rs2[13]
.sym 9011 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 9013 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 9014 U$$2.picorv32.pcpi_mul.rdx[7]
.sym 9017 U$$2.picorv32.pcpi_mul.rd[53]
.sym 9020 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 9026 U$$2.picorv32.pcpi_mul.rd[54]
.sym 9033 U$$0.phase_acc[20]
.sym 9041 $abc$27913$auto$maccmap.cc:112:fulladd$6632[0]
.sym 9043 $abc$27913$auto$maccmap.cc:111:fulladd$6631[3]
.sym 9045 $abc$27913$auto$maccmap.cc:112:fulladd$6632[3]
.sym 9046 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 9048 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9050 U$$2.picorv32.pcpi_mul.rd[10]
.sym 9051 U$$2.picorv32.pcpi_mul.rdx[10]
.sym 9053 $abc$27913$auto$maccmap.cc:112:fulladd$6632[1]
.sym 9054 U$$2.picorv32.pcpi_mul.rdx[9]
.sym 9056 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9059 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 9062 U$$2.picorv32.pcpi_mul.rd[9]
.sym 9069 $abc$27913$auto$maccmap.cc:112:fulladd$6632[2]
.sym 9071 $abc$27913$auto$maccmap.cc:111:fulladd$6631[1]
.sym 9072 $abc$27913$auto$maccmap.cc:111:fulladd$6631[2]
.sym 9073 $auto$maccmap.cc:240:synth$6634.C[2]
.sym 9075 $abc$27913$auto$maccmap.cc:111:fulladd$6631[1]
.sym 9076 $abc$27913$auto$maccmap.cc:112:fulladd$6632[0]
.sym 9079 $auto$maccmap.cc:240:synth$6634.C[3]
.sym 9081 $abc$27913$auto$maccmap.cc:111:fulladd$6631[2]
.sym 9082 $abc$27913$auto$maccmap.cc:112:fulladd$6632[1]
.sym 9083 $auto$maccmap.cc:240:synth$6634.C[2]
.sym 9085 $auto$maccmap.cc:240:synth$6634.C[4]
.sym 9087 $abc$27913$auto$maccmap.cc:112:fulladd$6632[2]
.sym 9088 $abc$27913$auto$maccmap.cc:111:fulladd$6631[3]
.sym 9089 $auto$maccmap.cc:240:synth$6634.C[3]
.sym 9093 $abc$27913$auto$maccmap.cc:112:fulladd$6632[3]
.sym 9095 $auto$maccmap.cc:240:synth$6634.C[4]
.sym 9098 U$$2.picorv32.pcpi_mul.rd[10]
.sym 9099 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9100 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 9101 U$$2.picorv32.pcpi_mul.rdx[10]
.sym 9104 $abc$27913$auto$maccmap.cc:111:fulladd$6631[1]
.sym 9105 $abc$27913$auto$maccmap.cc:112:fulladd$6632[0]
.sym 9110 U$$2.picorv32.pcpi_mul.rdx[9]
.sym 9111 U$$2.picorv32.pcpi_mul.rd[9]
.sym 9112 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9113 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 9116 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9117 U$$2.picorv32.pcpi_mul.rd[10]
.sym 9118 U$$2.picorv32.pcpi_mul.rdx[10]
.sym 9119 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 9120 cd_sync.ready_$glb_ce
.sym 9121 cd_sync_clk16_0__i_$glb_clk
.sym 9122 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 9123 U$$0.phase_acc[8]
.sym 9124 U$$0.phase_acc[9]
.sym 9125 U$$0.phase_acc[10]
.sym 9126 U$$0.phase_acc[11]
.sym 9127 U$$0.phase_acc[12]
.sym 9128 U$$0.phase_acc[13]
.sym 9129 U$$0.phase_acc[14]
.sym 9130 U$$0.phase_acc[15]
.sym 9131 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[13]
.sym 9132 U$$2.mem_rdata[21]
.sym 9133 U$$2.mem_rdata[21]
.sym 9134 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[13]
.sym 9136 U$$0_phase_step[2]
.sym 9137 U$$2.picorv32.pcpi_mul.rd[9]
.sym 9138 U$$2.mem_w_data[21]
.sym 9139 U$$0_phase_step[4]
.sym 9140 U$$0_phase_step[7]
.sym 9141 $abc$27913$auto$maccmap.cc:112:fulladd$6632[1]
.sym 9145 $abc$27913$auto$maccmap.cc:112:fulladd$6632[0]
.sym 9146 U$$0_phase_step[3]
.sym 9147 U$$0.phase_acc[22]
.sym 9150 U$$0.phase_acc[25]
.sym 9151 U$$0_phase_step[23]
.sym 9153 U$$2.picorv32.pcpi_mul.rd[49]
.sym 9155 U$$2.mem_w_data[30]
.sym 9156 U$$2.picorv32.pcpi_mul.rd[55]
.sym 9157 U$$0_phase_step[5]
.sym 9164 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9165 U$$2.picorv32.pcpi_mul.rd[53]
.sym 9166 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9167 $abc$27913$auto$maccmap.cc:112:fulladd$6660[0]
.sym 9170 $abc$27913$auto$maccmap.cc:111:fulladd$6631[0]
.sym 9171 $abc$27913$auto$maccmap.cc:112:fulladd$6653[0]
.sym 9172 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9173 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 9179 U$$2.picorv32.pcpi_mul.rd[49]
.sym 9181 U$$2.picorv32.pcpi_mul.rdx[49]
.sym 9182 $abc$27913$auto$maccmap.cc:111:fulladd$6659[1]
.sym 9184 $abc$27913$auto$maccmap.cc:111:fulladd$6652[1]
.sym 9187 U$$2.picorv32.pcpi_mul.rd[49]
.sym 9189 U$$2.picorv32.pcpi_mul.rd[53]
.sym 9194 U$$2.picorv32.pcpi_mul.rdx[53]
.sym 9195 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 9197 U$$2.picorv32.pcpi_mul.rd[53]
.sym 9198 U$$2.picorv32.pcpi_mul.rdx[53]
.sym 9199 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 9200 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9204 $abc$27913$auto$maccmap.cc:111:fulladd$6652[1]
.sym 9205 $abc$27913$auto$maccmap.cc:112:fulladd$6653[0]
.sym 9209 U$$2.picorv32.pcpi_mul.rd[49]
.sym 9210 U$$2.picorv32.pcpi_mul.rdx[49]
.sym 9211 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 9212 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9215 U$$2.picorv32.pcpi_mul.rd[49]
.sym 9216 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 9217 U$$2.picorv32.pcpi_mul.rdx[49]
.sym 9218 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9221 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9222 U$$2.picorv32.pcpi_mul.rd[53]
.sym 9223 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 9224 U$$2.picorv32.pcpi_mul.rdx[53]
.sym 9235 $abc$27913$auto$maccmap.cc:111:fulladd$6631[0]
.sym 9241 $abc$27913$auto$maccmap.cc:112:fulladd$6660[0]
.sym 9242 $abc$27913$auto$maccmap.cc:111:fulladd$6659[1]
.sym 9243 cd_sync.ready_$glb_ce
.sym 9244 cd_sync_clk16_0__i_$glb_clk
.sym 9245 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 9246 U$$0.phase_acc[16]
.sym 9247 U$$0.phase_acc[17]
.sym 9248 U$$0.phase_acc[18]
.sym 9249 U$$0.phase_acc[19]
.sym 9250 U$$0.phase_acc[20]
.sym 9251 U$$0.phase_acc[21]
.sym 9252 U$$0.phase_acc[22]
.sym 9253 U$$0.phase_acc[23]
.sym 9254 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[5]
.sym 9257 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[5]
.sym 9261 U$$0_phase_step[10]
.sym 9263 $abc$27913$techmap$techmap5420\U$$2.mem.1.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5419_Y
.sym 9265 U$$0_phase_step[9]
.sym 9266 U$$2.picorv32.pcpi_mul.rd[42]
.sym 9269 U$$0_phase_step[14]
.sym 9270 U$$0.phase_acc[30]
.sym 9271 U$$0_phase_step[6]
.sym 9272 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9273 U$$0.phase_acc[0]
.sym 9274 U$$2.mem_w_data[29]
.sym 9276 U$$2.mem_rdata[22]
.sym 9277 U$$0_phase_step[15]
.sym 9280 U$$0_phase_step[18]
.sym 9290 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9291 $abc$27913$auto$maccmap.cc:111:fulladd$6652[2]
.sym 9294 $abc$27913$auto$maccmap.cc:112:fulladd$6653[3]
.sym 9295 $abc$27913$auto$maccmap.cc:112:fulladd$6653[1]
.sym 9296 U$$2.mem_w_en[2]
.sym 9297 $abc$27913$auto$maccmap.cc:112:fulladd$6653[2]
.sym 9298 U$$2.mem_w_en[3]
.sym 9299 $abc$27913$auto$maccmap.cc:111:fulladd$6652[1]
.sym 9300 $abc$27913$auto$maccmap.cc:111:fulladd$6652[3]
.sym 9305 U$$2.picorv32.pcpi_mul.rd[55]
.sym 9307 U$$2.picorv32.pcpi_mul.next_rs2[56]
.sym 9310 U$$2.picorv32.pcpi_mul.rdx[55]
.sym 9317 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 9318 $abc$27913$auto$maccmap.cc:112:fulladd$6653[0]
.sym 9319 $auto$maccmap.cc:240:synth$6655.C[2]
.sym 9321 $abc$27913$auto$maccmap.cc:111:fulladd$6652[1]
.sym 9322 $abc$27913$auto$maccmap.cc:112:fulladd$6653[0]
.sym 9325 $auto$maccmap.cc:240:synth$6655.C[3]
.sym 9327 $abc$27913$auto$maccmap.cc:111:fulladd$6652[2]
.sym 9328 $abc$27913$auto$maccmap.cc:112:fulladd$6653[1]
.sym 9329 $auto$maccmap.cc:240:synth$6655.C[2]
.sym 9331 $auto$maccmap.cc:240:synth$6655.C[4]
.sym 9333 $abc$27913$auto$maccmap.cc:112:fulladd$6653[2]
.sym 9334 $abc$27913$auto$maccmap.cc:111:fulladd$6652[3]
.sym 9335 $auto$maccmap.cc:240:synth$6655.C[3]
.sym 9340 $abc$27913$auto$maccmap.cc:112:fulladd$6653[3]
.sym 9341 $auto$maccmap.cc:240:synth$6655.C[4]
.sym 9346 U$$2.mem_w_en[2]
.sym 9347 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 9350 U$$2.picorv32.pcpi_mul.rdx[55]
.sym 9351 U$$2.picorv32.pcpi_mul.next_rs2[56]
.sym 9352 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9353 U$$2.picorv32.pcpi_mul.rd[55]
.sym 9358 U$$2.mem_w_en[3]
.sym 9359 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 9362 U$$2.picorv32.pcpi_mul.rdx[55]
.sym 9363 U$$2.picorv32.pcpi_mul.next_rs2[56]
.sym 9364 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9365 U$$2.picorv32.pcpi_mul.rd[55]
.sym 9366 cd_sync.ready_$glb_ce
.sym 9367 cd_sync_clk16_0__i_$glb_clk
.sym 9368 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 9369 U$$0.phase_acc[24]
.sym 9370 U$$0.phase_acc[25]
.sym 9371 U$$0.phase_acc[26]
.sym 9372 U$$0.phase_acc[27]
.sym 9373 U$$0.phase_acc[28]
.sym 9374 U$$0.phase_acc[29]
.sym 9375 U$$0.phase_acc[30]
.sym 9376 U$$0.phase_acc[31]
.sym 9377 U$$2.picorv32.pcpi_rs2[11]
.sym 9378 U$$2.picorv32.mem_la_secondword
.sym 9379 U$$2.picorv32.mem_la_secondword
.sym 9381 U$$2.mem_rdata[28]
.sym 9382 U$$2.mem_rdata[30]
.sym 9383 U$$2.picorv32.mem_la_secondword
.sym 9384 U$$2.mem_rdata[26]
.sym 9386 U$$2.picorv32.pcpi_rs2[12]
.sym 9389 U$$2.picorv32.mem_16bit_buffer[15]
.sym 9393 $abc$27913$new_n2463_
.sym 9394 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[0]
.sym 9395 $abc$27913$new_n3096_
.sym 9396 U$$0_phase_step[24]
.sym 9397 U$$2.mem_w_data[22]
.sym 9398 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 9401 U$$2.mem_rdata[23]
.sym 9402 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 9403 $abc$27913$new_n2512_
.sym 9404 $abc$27913$new_n2490_
.sym 9410 U$$2.mem_w_data[21]
.sym 9411 U$$2.picorv32.pcpi_mul.rdx[54]
.sym 9413 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 9415 U$$2.picorv32.pcpi_mul.next_rs2[55]
.sym 9416 U$$2.mem_w_en[2]
.sym 9417 U$$2.mem_w_data[5]
.sym 9419 U$$2.picorv32.pcpi_mul.rd[54]
.sym 9421 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 9423 U$$2.mem_w_data[22]
.sym 9430 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 9432 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9434 U$$2.mem_w_data[29]
.sym 9439 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 9443 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 9445 U$$2.mem_w_en[2]
.sym 9450 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 9451 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 9455 U$$2.picorv32.pcpi_mul.rd[54]
.sym 9456 U$$2.picorv32.pcpi_mul.rdx[54]
.sym 9457 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9458 U$$2.picorv32.pcpi_mul.next_rs2[55]
.sym 9462 U$$2.mem_w_data[21]
.sym 9467 U$$2.picorv32.pcpi_mul.rd[54]
.sym 9468 U$$2.picorv32.pcpi_mul.rdx[54]
.sym 9469 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 9470 U$$2.picorv32.pcpi_mul.next_rs2[55]
.sym 9473 U$$2.mem_w_data[5]
.sym 9480 U$$2.mem_w_data[29]
.sym 9486 U$$2.mem_w_data[22]
.sym 9489 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 9490 cd_sync_clk16_0__i_$glb_clk
.sym 9491 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 9492 $abc$27913$new_n3059_
.sym 9493 U$$0.phase_acc[0]
.sym 9494 $abc$27913$new_n3101_
.sym 9495 $abc$27913$new_n2540_
.sym 9496 $abc$27913$new_n2534_
.sym 9497 $abc$27913$new_n2507_
.sym 9498 $abc$27913$new_n3085_
.sym 9499 $abc$27913$new_n2523_
.sym 9504 U$$2.mem_rdata[29]
.sym 9505 U$$0.phase_acc[30]
.sym 9507 U$$0.phase_acc[27]
.sym 9508 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[0]
.sym 9509 U$$0.phase_acc[31]
.sym 9511 U$$0.phase_acc[24]
.sym 9512 U$$2.mem_w_en[2]
.sym 9513 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 9515 $abc$27913$U$$2.mem_r_data[5]_new_inv_
.sym 9516 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[15]
.sym 9517 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[13]
.sym 9518 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 9519 U$$0_phase_step[21]
.sym 9521 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9522 U$$0_phase_step[4]
.sym 9523 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 9524 U$$2.mem_rdata[19]
.sym 9525 U$$2.picorv32.mem_16bit_buffer[3]
.sym 9527 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 9535 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 9536 U$$0_phase_step[3]
.sym 9538 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[4]
.sym 9540 $abc$27913$new_n2469_
.sym 9541 U$$0_phase_step[6]
.sym 9542 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 9543 U$$2.mem_w_data[27]
.sym 9545 U$$2.mem_w_data[18]
.sym 9548 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9550 $abc$27913$U$$2.picorv32.mem_rdata[3]_new_inv_
.sym 9551 U$$2.mem_rdata[19]
.sym 9553 $abc$27913$new_n2463_
.sym 9554 $abc$27913$new_n2507_
.sym 9556 $abc$27913$new_n2551_
.sym 9557 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[4]
.sym 9558 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 9561 U$$2.mem_w_en[2]
.sym 9562 U$$2.picorv32.mem_la_secondword
.sym 9563 $abc$27913$new_n2512_
.sym 9564 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 9566 $abc$27913$new_n2463_
.sym 9567 $abc$27913$new_n2512_
.sym 9569 U$$0_phase_step[6]
.sym 9572 U$$0_phase_step[3]
.sym 9574 $abc$27913$new_n2551_
.sym 9575 $abc$27913$new_n2463_
.sym 9580 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 9581 U$$2.mem_w_en[2]
.sym 9584 $abc$27913$new_n2469_
.sym 9585 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 9586 $abc$27913$new_n2507_
.sym 9593 U$$2.mem_w_data[27]
.sym 9596 U$$2.mem_w_data[18]
.sym 9602 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 9603 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[4]
.sym 9604 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9605 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[4]
.sym 9608 $abc$27913$U$$2.picorv32.mem_rdata[3]_new_inv_
.sym 9609 U$$2.mem_rdata[19]
.sym 9611 U$$2.picorv32.mem_la_secondword
.sym 9612 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 9613 cd_sync_clk16_0__i_$glb_clk
.sym 9614 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 9615 $abc$27913$new_n2556_
.sym 9616 $abc$27913$U$$2.mem_r_data[19]_new_inv_
.sym 9617 U$$2.mem_rdata[19]
.sym 9618 $abc$27913$U$$2.mem_r_data[31]_new_inv_
.sym 9619 $abc$27913$new_n2559_
.sym 9620 U$$2.mem_rdata[17]
.sym 9621 $abc$27913$U$$2.mem_r_data[20]_new_inv_
.sym 9622 $abc$27913$new_n2550_
.sym 9624 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 9628 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 9629 U$$2.mem_w_data[27]
.sym 9631 U$$2.mem_rdata[20]
.sym 9632 U$$2.picorv32.mem_rdata_latched[2]
.sym 9633 U$$2.mem_rdata[31]
.sym 9634 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 9635 U$$2.mem_rdata[22]
.sym 9636 U$$2.picorv32.mem_16bit_buffer[10]
.sym 9637 U$$0_phase_step[27]
.sym 9639 U$$2.mem_rdata[16]
.sym 9641 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9642 $abc$27913$new_n2551_
.sym 9643 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[5]
.sym 9644 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[4]
.sym 9645 U$$2.mem_rdata[25]
.sym 9648 $abc$27913$new_n2442_
.sym 9649 U$$2.mem_rdata[21]
.sym 9656 U$$2.mem_rdata[26]
.sym 9657 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 9658 $abc$27913$new_n3088_
.sym 9659 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9664 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 9667 U$$2.mem_rdata[22]
.sym 9668 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[15]
.sym 9669 U$$2.mem_rdata[28]
.sym 9671 U$$2.mem_rdata[25]
.sym 9673 U$$2.mem_rdata[23]
.sym 9674 U$$2.mem_rdata[19]
.sym 9676 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[15]
.sym 9679 $abc$27913$new_n3087_
.sym 9681 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9682 U$$2.picorv32.mem_la_secondword
.sym 9683 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 9687 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[13]
.sym 9690 U$$2.mem_rdata[23]
.sym 9698 U$$2.mem_rdata[25]
.sym 9701 U$$2.mem_rdata[19]
.sym 9707 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 9708 U$$2.mem_rdata[22]
.sym 9709 U$$2.picorv32.mem_la_secondword
.sym 9713 $abc$27913$new_n3088_
.sym 9714 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 9715 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[13]
.sym 9716 $abc$27913$new_n3087_
.sym 9720 U$$2.mem_rdata[26]
.sym 9725 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[15]
.sym 9726 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9727 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9728 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[15]
.sym 9734 U$$2.mem_rdata[28]
.sym 9735 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 9736 cd_sync_clk16_0__i_$glb_clk
.sym 9738 U$$2.picorv32.mem_16bit_buffer[0]
.sym 9739 $abc$27913$new_n2528_
.sym 9740 $abc$27913$new_n2517_
.sym 9741 $abc$27913$new_n3103_
.sym 9742 $abc$27913$new_n2568_
.sym 9743 $abc$27913$new_n2558_
.sym 9744 U$$2.mem_rdata[16]
.sym 9745 $abc$27913$new_n2526_
.sym 9747 U$$2.mem_rdata[17]
.sym 9750 U$$2.picorv32.mem_16bit_buffer[7]
.sym 9751 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 9752 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9753 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[3]
.sym 9754 U$$2.picorv32.mem_16bit_buffer[9]
.sym 9755 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 9756 $abc$27913$new_n2463_
.sym 9757 U$$0_phase_step[3]
.sym 9759 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 9760 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 9761 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 9762 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[15]
.sym 9769 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9770 U$$0_phase_step[6]
.sym 9771 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 9772 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 9779 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 9780 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9781 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 9782 U$$2.mem_rdata[29]
.sym 9784 U$$2.mem_rdata[17]
.sym 9786 U$$2.picorv32.mem_xfer
.sym 9787 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[13]
.sym 9788 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 9790 $abc$27913$new_n4662_
.sym 9791 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 9792 U$$2.mem_rdata[21]
.sym 9794 U$$2.mem_rdata[30]
.sym 9796 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 9799 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[13]
.sym 9801 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9803 U$$2.mem_rdata[20]
.sym 9813 U$$2.mem_rdata[20]
.sym 9818 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9819 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 9820 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 9821 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9824 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[13]
.sym 9825 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9826 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9827 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[13]
.sym 9830 U$$2.mem_rdata[29]
.sym 9836 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 9837 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 9838 $abc$27913$new_n4662_
.sym 9839 U$$2.picorv32.mem_xfer
.sym 9845 U$$2.mem_rdata[21]
.sym 9849 U$$2.mem_rdata[17]
.sym 9855 U$$2.mem_rdata[30]
.sym 9858 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 9859 cd_sync_clk16_0__i_$glb_clk
.sym 9861 $abc$27913$U$$2.mem_r_data[16]_new_inv_
.sym 9862 $abc$27913$new_n2573_
.sym 9863 $abc$27913$new_n2529_
.sym 9864 $abc$27913$new_n2511_
.sym 9865 $abc$27913$new_n2442_
.sym 9866 $abc$27913$new_n2575_
.sym 9867 $abc$27913$U$$2.mem_r_data[17]_new_inv_
.sym 9868 $abc$27913$new_n2461_
.sym 9869 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 9873 U$$2.picorv32.mem_rdata_latched[5]
.sym 9875 U$$2.picorv32.mem_16bit_buffer[11]
.sym 9876 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[15]
.sym 9877 U$$2.picorv32.mem_16bit_buffer[6]
.sym 9879 U$$2.picorv32.mem_16bit_buffer[8]
.sym 9880 U$$2.picorv32.mem_16bit_buffer[0]
.sym 9881 U$$2.picorv32.mem_16bit_buffer[13]
.sym 9883 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 9884 U$$2.picorv32.mem_16bit_buffer[12]
.sym 9886 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[0]
.sym 9887 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[5]
.sym 9888 $abc$27913$new_n2490_
.sym 9889 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[0]
.sym 9890 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 9891 $abc$27913$new_n3096_
.sym 9892 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[1]
.sym 9894 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 9895 $abc$27913$new_n2512_
.sym 9903 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 9904 $abc$27913$new_n2531_
.sym 9905 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[5]
.sym 9906 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 9907 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[0]
.sym 9910 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[5]
.sym 9912 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[0]
.sym 9914 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[5]
.sym 9915 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[5]
.sym 9916 U$$0_phase_step[21]
.sym 9917 $abc$27913$new_n2463_
.sym 9918 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 9919 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9920 $abc$27913$new_n2529_
.sym 9922 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[5]
.sym 9926 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 9927 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9928 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 9929 U$$2.mem_r_en
.sym 9930 $abc$27913$new_n2532_
.sym 9932 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 9938 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 9943 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 9947 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[5]
.sym 9948 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[5]
.sym 9949 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9950 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 9953 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[0]
.sym 9954 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 9955 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[0]
.sym 9956 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 9959 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 9960 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[5]
.sym 9961 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 9962 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[5]
.sym 9966 $abc$27913$new_n2463_
.sym 9967 U$$0_phase_step[21]
.sym 9968 $abc$27913$new_n2529_
.sym 9971 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[5]
.sym 9972 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 9973 $abc$27913$new_n2531_
.sym 9974 $abc$27913$new_n2532_
.sym 9977 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 9979 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 9981 U$$2.mem_r_en
.sym 9982 cd_sync_clk16_0__i_$glb_clk
.sym 9984 U$$2.picorv32.mem_rdata_q[1]
.sym 9985 $abc$27913$new_n3096_
.sym 9986 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 9987 $abc$27913$new_n2512_
.sym 9988 $abc$27913$new_n2569_
.sym 9989 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 9990 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 9991 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 9992 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[5]
.sym 9996 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[1]
.sym 9998 U$$2.mem_rdata[21]
.sym 10000 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 10001 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 10003 U$$2.picorv32.mem_xfer
.sym 10007 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[0]
.sym 10009 enable
.sym 10010 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19786
.sym 10012 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 10013 U$$2.picorv32.mem_rdata_latched[1]
.sym 10015 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 10016 U$$2.mem_w_en[3]
.sym 10018 $abc$27913$new_n2514_
.sym 10019 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 10026 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 10027 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 10028 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 10031 U$$2.mem_w_data[6]
.sym 10041 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 10056 U$$2.mem_w_en[2]
.sym 10064 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 10067 U$$2.mem_w_en[2]
.sym 10070 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 10072 U$$2.mem_w_en[2]
.sym 10078 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 10079 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 10084 U$$2.mem_w_data[6]
.sym 10104 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 10105 cd_sync_clk16_0__i_$glb_clk
.sym 10106 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 10107 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 10108 $abc$27913$new_n2490_
.sym 10109 $abc$27913$new_n2565_
.sym 10110 U$$2.picorv32.mem_rdata_q[0]
.sym 10111 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[2]_new_inv_
.sym 10112 $abc$27913$U$$2.mem_r_data[15]_new_inv_
.sym 10113 $abc$27913$U$$2.mem_r_data[6]_new_inv_
.sym 10114 $abc$27913$new_n2551_
.sym 10115 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[13]
.sym 10121 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 10122 $abc$27913$new_n3949_
.sym 10126 U$$2.picorv32.mem_rdata_q[1]
.sym 10127 $abc$27913$new_n2570_
.sym 10132 U$$2.mem_r_en
.sym 10133 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[6]
.sym 10135 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 10138 $abc$27913$new_n2551_
.sym 10140 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 10141 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 10148 U$$2.mem_addr[12]
.sym 10149 U$$2.picorv32.mem_wordsize[0]
.sym 10153 U$$2.picorv32.pcpi_rs1[0]
.sym 10154 U$$2.picorv32.pcpi_rs1[1]
.sym 10156 U$$2.picorv32.mem_rdata_q[1]
.sym 10157 U$$2.mem_addr[10]
.sym 10158 U$$2.mem_addr[11]
.sym 10160 U$$2.mem_w_en[3]
.sym 10166 U$$2.mem_w_en[2]
.sym 10179 U$$2.picorv32.mem_wordsize[1]
.sym 10188 U$$2.mem_w_en[2]
.sym 10189 U$$2.mem_w_en[3]
.sym 10194 U$$2.picorv32.mem_rdata_q[1]
.sym 10199 U$$2.mem_addr[11]
.sym 10200 U$$2.mem_addr[12]
.sym 10202 U$$2.mem_addr[10]
.sym 10205 U$$2.picorv32.pcpi_rs1[1]
.sym 10206 U$$2.picorv32.mem_wordsize[0]
.sym 10207 U$$2.picorv32.mem_wordsize[1]
.sym 10208 U$$2.picorv32.pcpi_rs1[0]
.sym 10211 U$$2.picorv32.mem_wordsize[0]
.sym 10212 U$$2.picorv32.mem_wordsize[1]
.sym 10213 U$$2.picorv32.pcpi_rs1[0]
.sym 10214 U$$2.picorv32.pcpi_rs1[1]
.sym 10217 U$$2.mem_addr[12]
.sym 10218 U$$2.mem_addr[11]
.sym 10219 U$$2.mem_addr[10]
.sym 10227 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 10228 cd_sync_clk16_0__i_$glb_clk
.sym 10230 enable
.sym 10231 $abc$27913$new_n2553_
.sym 10232 $abc$27913$new_n3098_
.sym 10233 $abc$27913$new_n2514_
.sym 10234 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[2]_new_
.sym 10235 $abc$27913$U$$2.mem_r_data[3]_new_inv_
.sym 10236 $abc$27913$new_n2493_
.sym 10237 $abc$27913$U$$2.mem_r_data[12]_new_inv_
.sym 10238 U$$2.mem_addr[12]
.sym 10239 U$$2.mem_addr[3]
.sym 10244 U$$2.picorv32.mem_rdata_q[27]
.sym 10245 $abc$27913$techmap$techmap5414\U$$2.mem.1.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5413_Y
.sym 10247 U$$2.picorv32.mem_rdata_q[25]
.sym 10250 U$$2.picorv32.pcpi_rs1[1]
.sym 10251 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 10256 U$$2.picorv32.mem_rdata_q[0]
.sym 10258 U$$2.mem_r_en
.sym 10262 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 10273 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 10274 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 10275 U$$2.mem_w_en[1]
.sym 10278 U$$2.mem_w_en[0]
.sym 10280 $abc$27913$new_n2625_
.sym 10281 U$$2.picorv32.pcpi_rs1[0]
.sym 10282 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 10283 $abc$27913$U$$2.picorv32.mem_la_wstrb[3]_new_inv_
.sym 10284 U$$2.mem_w_en[2]
.sym 10285 $abc$27913$new_n3685_
.sym 10286 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 10288 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[3]_new_
.sym 10291 U$$2.mem_w_en[3]
.sym 10295 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[0]_new_
.sym 10299 U$$2.mem_w_en[3]
.sym 10300 U$$2.picorv32.pcpi_rs1[1]
.sym 10302 U$$2.mem_w_en[0]
.sym 10304 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 10305 U$$2.picorv32.pcpi_rs1[0]
.sym 10306 U$$2.picorv32.pcpi_rs1[1]
.sym 10307 $abc$27913$new_n3685_
.sym 10310 $abc$27913$U$$2.picorv32.mem_la_wstrb[3]_new_inv_
.sym 10311 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 10316 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 10317 U$$2.picorv32.pcpi_rs1[0]
.sym 10318 U$$2.picorv32.pcpi_rs1[1]
.sym 10319 $abc$27913$new_n3685_
.sym 10322 U$$2.mem_w_en[0]
.sym 10325 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 10328 $abc$27913$new_n2625_
.sym 10329 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[3]_new_
.sym 10330 U$$2.mem_w_en[3]
.sym 10331 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 10335 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 10337 U$$2.mem_w_en[1]
.sym 10340 U$$2.mem_w_en[2]
.sym 10341 U$$2.mem_w_en[0]
.sym 10342 U$$2.mem_w_en[1]
.sym 10343 U$$2.mem_w_en[3]
.sym 10346 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[0]_new_
.sym 10347 $abc$27913$new_n2625_
.sym 10348 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 10349 U$$2.mem_w_en[0]
.sym 10350 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 10351 cd_sync_clk16_0__i_$glb_clk
.sym 10353 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 10354 $abc$27913$new_n2554_
.sym 10355 $abc$27913$new_n2492_
.sym 10356 $abc$27913$U$$2.mem_r_data[1]_new_inv_
.sym 10357 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[3]_new_
.sym 10358 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[3]_new_inv_
.sym 10359 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7869_Y_new_inv_
.sym 10360 $abc$27913$techmap\U$$2.picorv32.$procmux$4202_Y_new_inv_
.sym 10362 U$$2.picorv32.instr_jal
.sym 10367 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 10369 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[15]
.sym 10372 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 10373 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 10374 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 10375 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 10380 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[1]
.sym 10381 U$$2.mem_addr[11]
.sym 10385 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 10388 U$$2.mem_w_en[0]
.sym 10396 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[1]_new_
.sym 10397 U$$2.mem_addr[12]
.sym 10399 U$$2.mem_addr[11]
.sym 10401 U$$2.mem_w_en[0]
.sym 10403 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 10404 $abc$27913$U$$2.picorv32.mem_la_wstrb[2]_new_inv_
.sym 10405 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 10406 $abc$27913$new_n2625_
.sym 10407 U$$2.mem_addr[10]
.sym 10408 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[2]_new_
.sym 10409 U$$2.mem_addr[12]
.sym 10413 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 10414 U$$2.mem_w_en[1]
.sym 10416 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 10423 U$$2.mem_w_en[2]
.sym 10424 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 10428 U$$2.mem_addr[12]
.sym 10429 U$$2.mem_addr[10]
.sym 10430 U$$2.mem_addr[11]
.sym 10433 U$$2.mem_w_en[0]
.sym 10434 U$$2.mem_w_en[1]
.sym 10435 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 10451 U$$2.mem_w_en[1]
.sym 10452 $abc$27913$new_n2625_
.sym 10453 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[1]_new_
.sym 10454 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 10457 $abc$27913$new_n2625_
.sym 10458 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 10459 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[2]_new_
.sym 10460 U$$2.mem_w_en[2]
.sym 10463 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 10466 $abc$27913$U$$2.picorv32.mem_la_wstrb[2]_new_inv_
.sym 10470 U$$2.mem_addr[12]
.sym 10471 U$$2.mem_addr[11]
.sym 10472 U$$2.mem_addr[10]
.sym 10473 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 10474 cd_sync_clk16_0__i_$glb_clk
.sym 10476 U$$2.picorv32.mem_rdata_q[6]
.sym 10477 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[4]_new_inv_
.sym 10478 $abc$27913$new_n2472_
.sym 10479 U$$2.picorv32.mem_rdata_q[5]
.sym 10480 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19786
.sym 10481 U$$2.picorv32.mem_rdata_q[2]
.sym 10482 U$$2.picorv32.mem_rdata_q[4]
.sym 10483 $abc$27913$new_n4668_
.sym 10488 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 10489 U$$2.mem_r_en
.sym 10490 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 10491 $abc$27913$U$$2.mem_r_data[1]_new_inv_
.sym 10492 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 10494 $abc$27913$new_n2625_
.sym 10495 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 10496 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[3]
.sym 10497 U$$2.mem_r_en
.sym 10499 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 10501 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19786
.sym 10505 U$$2.mem_w_en[1]
.sym 10511 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 10520 U$$2.picorv32.pcpi_insn[26]
.sym 10521 $abc$27913$new_n2435_
.sym 10523 U$$2.picorv32.pcpi_insn[27]
.sym 10524 cd_sync.ready
.sym 10526 U$$2.picorv32.pcpi_insn[3]
.sym 10527 U$$2.picorv32.pcpi_insn[6]
.sym 10528 U$$2.picorv32.mem_rdata_q[0]
.sym 10529 U$$2.picorv32.mem_rdata_q[25]
.sym 10530 U$$2.picorv32.pcpi_valid
.sym 10531 U$$2.picorv32.mem_rdata_q[28]
.sym 10532 U$$2.picorv32.mem_rdata_q[26]
.sym 10533 U$$2.picorv32.mem_rdata_q[6]
.sym 10535 $abc$27913$new_n2437_
.sym 10540 $abc$27913$new_n2438_
.sym 10542 U$$2.picorv32.pcpi_insn[28]
.sym 10545 $abc$27913$new_n2436_
.sym 10547 U$$2.picorv32.pcpi_insn[25]
.sym 10550 $abc$27913$new_n2437_
.sym 10551 $abc$27913$new_n2436_
.sym 10552 $abc$27913$new_n2435_
.sym 10553 $abc$27913$new_n2438_
.sym 10556 U$$2.picorv32.mem_rdata_q[28]
.sym 10564 U$$2.picorv32.mem_rdata_q[6]
.sym 10571 U$$2.picorv32.mem_rdata_q[26]
.sym 10574 U$$2.picorv32.pcpi_insn[28]
.sym 10575 U$$2.picorv32.pcpi_insn[26]
.sym 10576 U$$2.picorv32.pcpi_insn[27]
.sym 10577 cd_sync.ready
.sym 10581 U$$2.picorv32.mem_rdata_q[0]
.sym 10587 U$$2.picorv32.mem_rdata_q[25]
.sym 10592 U$$2.picorv32.pcpi_insn[6]
.sym 10593 U$$2.picorv32.pcpi_insn[3]
.sym 10594 U$$2.picorv32.pcpi_insn[25]
.sym 10595 U$$2.picorv32.pcpi_valid
.sym 10596 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 10597 cd_sync_clk16_0__i_$glb_clk
.sym 10601 $abc$27913$new_n3290_
.sym 10602 U$$2.picorv32.mem_rdata_q[3]
.sym 10612 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 10614 U$$2.picorv32.mem_rdata_latched[2]
.sym 10616 $abc$27913$new_n4668_
.sym 10620 cd_sync.ready
.sym 10625 U$$2.picorv32.mem_rdata_q[5]
.sym 10633 U$$2.picorv32.mem_rdata_q[31]
.sym 10642 U$$2.picorv32.pcpi_insn[2]
.sym 10643 U$$2.picorv32.pcpi_insn[30]
.sym 10652 U$$2.picorv32.mem_rdata_q[30]
.sym 10653 U$$2.picorv32.mem_rdata_q[2]
.sym 10654 U$$2.picorv32.mem_rdata_q[29]
.sym 10659 U$$2.picorv32.mem_rdata_q[31]
.sym 10662 U$$2.picorv32.pcpi_insn[29]
.sym 10664 U$$2.picorv32.pcpi_insn[31]
.sym 10667 U$$2.picorv32.mem_rdata_q[3]
.sym 10674 U$$2.picorv32.mem_rdata_q[31]
.sym 10682 U$$2.picorv32.mem_rdata_q[3]
.sym 10687 U$$2.picorv32.mem_rdata_q[2]
.sym 10691 U$$2.picorv32.mem_rdata_q[30]
.sym 10697 U$$2.picorv32.pcpi_insn[29]
.sym 10698 U$$2.picorv32.pcpi_insn[31]
.sym 10699 U$$2.picorv32.pcpi_insn[2]
.sym 10700 U$$2.picorv32.pcpi_insn[30]
.sym 10710 U$$2.picorv32.mem_rdata_q[29]
.sym 10719 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 10720 cd_sync_clk16_0__i_$glb_clk
.sym 10730 U$$2.picorv32.mem_rdata_q[30]
.sym 10737 U$$2.picorv32.mem_rdata_q[10]
.sym 10740 U$$2.picorv32.mem_rdata_q[30]
.sym 10744 U$$2.picorv32.mem_rdata_latched[12]
.sym 10854 U$$2.picorv32.mem_la_secondword
.sym 12299 U$$2.picorv32.pcpi_mul.rd[34]
.sym 12300 U$$2.picorv32.pcpi_mul.rd[35]
.sym 12301 U$$2.picorv32.pcpi_mul.rdx[36]
.sym 12302 $abc$27913$auto$maccmap.cc:111:fulladd$6674[3]
.sym 12303 $abc$27913$auto$maccmap.cc:111:fulladd$6674[2]
.sym 12304 $abc$27913$auto$maccmap.cc:112:fulladd$6675[2]
.sym 12305 $abc$27913$auto$maccmap.cc:112:fulladd$6675[3]
.sym 12340 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 12341 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12344 U$$2.picorv32.pcpi_mul.rd[36]
.sym 12348 U$$2.picorv32.pcpi_mul.next_rs2[39]
.sym 12349 U$$2.picorv32.pcpi_mul.rd[38]
.sym 12350 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 12351 $PACKER_GND_NET
.sym 12352 U$$2.picorv32.pcpi_mul.next_rs2[37]
.sym 12354 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 12357 U$$2.picorv32.pcpi_mul.next_rs2[38]
.sym 12358 U$$2.picorv32.pcpi_rs2[31]
.sym 12367 U$$2.picorv32.pcpi_mul.rdx[36]
.sym 12371 U$$2.picorv32.pcpi_mul.rdx[38]
.sym 12373 U$$2.picorv32.pcpi_rs2[31]
.sym 12374 U$$2.picorv32.pcpi_mul.next_rs2[38]
.sym 12375 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 12376 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 12379 U$$2.picorv32.pcpi_mul.next_rs2[37]
.sym 12380 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 12381 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 12382 U$$2.picorv32.pcpi_rs2[31]
.sym 12385 U$$2.picorv32.pcpi_mul.rdx[36]
.sym 12386 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12387 U$$2.picorv32.pcpi_mul.rd[36]
.sym 12388 U$$2.picorv32.pcpi_mul.next_rs2[37]
.sym 12391 U$$2.picorv32.pcpi_mul.next_rs2[39]
.sym 12392 U$$2.picorv32.pcpi_mul.rd[38]
.sym 12393 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12394 U$$2.picorv32.pcpi_mul.rdx[38]
.sym 12397 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 12398 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 12399 U$$2.picorv32.pcpi_rs2[31]
.sym 12400 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 12403 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12404 U$$2.picorv32.pcpi_mul.rdx[36]
.sym 12405 U$$2.picorv32.pcpi_mul.next_rs2[37]
.sym 12406 U$$2.picorv32.pcpi_mul.rd[36]
.sym 12409 U$$2.picorv32.pcpi_rs2[31]
.sym 12410 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 12411 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 12412 U$$2.picorv32.pcpi_mul.next_rs2[39]
.sym 12416 $PACKER_GND_NET
.sym 12419 cd_sync.ready_$glb_ce
.sym 12420 cd_sync_clk16_0__i_$glb_clk
.sym 12426 U$$2.picorv32.pcpi_mul.rdx[34]
.sym 12427 U$$2.picorv32.pcpi_rs2[31]
.sym 12428 $abc$27913$auto$maccmap.cc:112:fulladd$6690[2]
.sym 12429 U$$2.picorv32.pcpi_mul.rdx[19]
.sym 12430 U$$2.picorv32.pcpi_mul.rdx[17]
.sym 12431 U$$2.picorv32.pcpi_mul.rdx[18]
.sym 12432 U$$2.picorv32.pcpi_mul.rdx[35]
.sym 12433 $abc$27913$auto$maccmap.cc:111:fulladd$6689[2]
.sym 12438 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 12446 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12449 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12464 $abc$27913$auto$maccmap.cc:112:fulladd$6675[0]
.sym 12478 U$$2.picorv32.pcpi_rs2[31]
.sym 12481 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12482 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12485 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12489 U$$2.picorv32.mem_rdata_q[12]
.sym 12491 U$$2.picorv32.pcpi_mul.rd[62]
.sym 12505 U$$2.picorv32.pcpi_mul.next_rs2[63]
.sym 12508 $abc$27913$auto$maccmap.cc:111:fulladd$6617[0]
.sym 12510 U$$2.picorv32.pcpi_mul.rdx[61]
.sym 12511 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12512 $abc$27913$auto$maccmap.cc:111:fulladd$6624[1]
.sym 12515 $abc$27913$auto$maccmap.cc:112:fulladd$6625[0]
.sym 12516 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 12517 U$$2.picorv32.pcpi_mul.rdx[62]
.sym 12518 $abc$27913$auto$maccmap.cc:111:fulladd$6624[3]
.sym 12522 $abc$27913$auto$maccmap.cc:111:fulladd$6624[2]
.sym 12528 U$$2.picorv32.pcpi_mul.rd[62]
.sym 12532 U$$2.picorv32.pcpi_mul.rd[61]
.sym 12533 $abc$27913$auto$maccmap.cc:112:fulladd$6625[2]
.sym 12534 $abc$27913$auto$maccmap.cc:112:fulladd$6625[1]
.sym 12535 $auto$maccmap.cc:240:synth$6627.C[2]
.sym 12537 $abc$27913$auto$maccmap.cc:112:fulladd$6625[0]
.sym 12538 $abc$27913$auto$maccmap.cc:111:fulladd$6624[1]
.sym 12541 $auto$maccmap.cc:240:synth$6627.C[3]
.sym 12543 $abc$27913$auto$maccmap.cc:112:fulladd$6625[1]
.sym 12544 $abc$27913$auto$maccmap.cc:111:fulladd$6624[2]
.sym 12545 $auto$maccmap.cc:240:synth$6627.C[2]
.sym 12549 $abc$27913$auto$maccmap.cc:112:fulladd$6625[2]
.sym 12550 $abc$27913$auto$maccmap.cc:111:fulladd$6624[3]
.sym 12551 $auto$maccmap.cc:240:synth$6627.C[3]
.sym 12554 U$$2.picorv32.pcpi_mul.rdx[62]
.sym 12555 U$$2.picorv32.pcpi_mul.next_rs2[63]
.sym 12556 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12557 U$$2.picorv32.pcpi_mul.rd[62]
.sym 12561 $abc$27913$auto$maccmap.cc:111:fulladd$6617[0]
.sym 12567 $abc$27913$auto$maccmap.cc:111:fulladd$6624[1]
.sym 12568 $abc$27913$auto$maccmap.cc:112:fulladd$6625[0]
.sym 12572 U$$2.picorv32.pcpi_mul.rd[62]
.sym 12573 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12574 U$$2.picorv32.pcpi_mul.next_rs2[63]
.sym 12575 U$$2.picorv32.pcpi_mul.rdx[62]
.sym 12578 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12579 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 12580 U$$2.picorv32.pcpi_mul.rdx[61]
.sym 12581 U$$2.picorv32.pcpi_mul.rd[61]
.sym 12582 cd_sync.ready_$glb_ce
.sym 12583 cd_sync_clk16_0__i_$glb_clk
.sym 12584 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 12586 U$$2.picorv32.pcpi_mul.rd[18]
.sym 12587 U$$2.picorv32.pcpi_mul.rd[19]
.sym 12588 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 12589 $abc$27913$auto$maccmap.cc:112:fulladd$6690[3]
.sym 12590 $abc$27913$auto$maccmap.cc:112:fulladd$6690[1]
.sym 12591 $abc$27913$auto$maccmap.cc:111:fulladd$6689[1]
.sym 12592 $abc$27913$auto$maccmap.cc:111:fulladd$6689[3]
.sym 12605 $PACKER_GND_NET
.sym 12607 U$$2.picorv32.pcpi_rs2[14]
.sym 12608 U$$2.picorv32.pcpi_mul.instr_mul
.sym 12609 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 12615 U$$2.picorv32.pcpi_mul.rd[14]
.sym 12617 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 12619 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 12620 U$$2.picorv32.pcpi_mul.rd[18]
.sym 12626 U$$2.picorv32.pcpi_mul.next_rs2[61]
.sym 12628 U$$2.picorv32.pcpi_mul.rd[60]
.sym 12631 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 12636 $PACKER_GND_NET
.sym 12639 U$$2.picorv32.pcpi_mul.rd[61]
.sym 12640 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 12643 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 12644 U$$2.picorv32.pcpi_rs2[31]
.sym 12645 U$$2.picorv32.pcpi_mul.rdx[60]
.sym 12650 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12657 U$$2.picorv32.pcpi_mul.rdx[61]
.sym 12662 $PACKER_GND_NET
.sym 12665 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 12666 U$$2.picorv32.pcpi_mul.rd[61]
.sym 12667 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12668 U$$2.picorv32.pcpi_mul.rdx[61]
.sym 12674 $PACKER_GND_NET
.sym 12683 U$$2.picorv32.pcpi_mul.rd[60]
.sym 12684 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12685 U$$2.picorv32.pcpi_mul.next_rs2[61]
.sym 12686 U$$2.picorv32.pcpi_mul.rdx[60]
.sym 12689 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 12690 U$$2.picorv32.pcpi_mul.next_rs2[61]
.sym 12691 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 12692 U$$2.picorv32.pcpi_rs2[31]
.sym 12696 $PACKER_GND_NET
.sym 12701 $PACKER_GND_NET
.sym 12705 cd_sync.ready_$glb_ce
.sym 12706 cd_sync_clk16_0__i_$glb_clk
.sym 12709 U$$2.picorv32.pcpi_mul.rd[14]
.sym 12710 U$$2.picorv32.pcpi_mul.rd[15]
.sym 12711 U$$2.picorv32.pcpi_mul.rdx[16]
.sym 12712 $abc$27913$auto$maccmap.cc:111:fulladd$6689[0]
.sym 12713 $abc$27913$auto$maccmap.cc:112:fulladd$6690[0]
.sym 12714 U$$2.picorv32.pcpi_mul.rd[16]
.sym 12715 U$$2.picorv32.pcpi_mul.rd[17]
.sym 12723 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 12727 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 12740 U$$2.picorv32.pcpi_int_rd[15]
.sym 12742 U$$0.phase_acc[29]
.sym 12743 U$$0.phase_acc[23]
.sym 12749 U$$2.picorv32.pcpi_mul.rdx[15]
.sym 12751 U$$2.picorv32.pcpi_mul.rd[60]
.sym 12753 $abc$27913$auto$maccmap.cc:111:fulladd$6610[0]
.sym 12757 U$$2.picorv32.pcpi_mul.rdx[15]
.sym 12758 $abc$27913$auto$maccmap.cc:111:fulladd$6610[1]
.sym 12759 U$$2.picorv32.pcpi_mul.rdx[14]
.sym 12760 U$$2.picorv32.pcpi_mul.rdx[60]
.sym 12761 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12763 $abc$27913$auto$maccmap.cc:112:fulladd$6611[0]
.sym 12764 $abc$27913$auto$maccmap.cc:111:fulladd$6624[0]
.sym 12765 U$$2.picorv32.pcpi_mul.next_rs2[16]
.sym 12767 U$$2.picorv32.pcpi_mul.rd[15]
.sym 12773 U$$2.picorv32.pcpi_mul.next_rs2[61]
.sym 12774 U$$2.picorv32.pcpi_mul.rd[14]
.sym 12775 U$$2.picorv32.pcpi_mul.rd[15]
.sym 12776 U$$2.picorv32.pcpi_mul.next_rs2[15]
.sym 12784 $abc$27913$auto$maccmap.cc:111:fulladd$6610[0]
.sym 12788 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12789 U$$2.picorv32.pcpi_mul.rdx[15]
.sym 12790 U$$2.picorv32.pcpi_mul.rd[15]
.sym 12791 U$$2.picorv32.pcpi_mul.next_rs2[16]
.sym 12794 $abc$27913$auto$maccmap.cc:111:fulladd$6624[0]
.sym 12801 $abc$27913$auto$maccmap.cc:111:fulladd$6610[1]
.sym 12802 $abc$27913$auto$maccmap.cc:112:fulladd$6611[0]
.sym 12806 U$$2.picorv32.pcpi_mul.next_rs2[16]
.sym 12807 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12808 U$$2.picorv32.pcpi_mul.rd[15]
.sym 12809 U$$2.picorv32.pcpi_mul.rdx[15]
.sym 12812 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12813 U$$2.picorv32.pcpi_mul.next_rs2[15]
.sym 12814 U$$2.picorv32.pcpi_mul.rdx[14]
.sym 12815 U$$2.picorv32.pcpi_mul.rd[14]
.sym 12818 U$$2.picorv32.pcpi_mul.rd[14]
.sym 12819 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12820 U$$2.picorv32.pcpi_mul.next_rs2[15]
.sym 12821 U$$2.picorv32.pcpi_mul.rdx[14]
.sym 12824 U$$2.picorv32.pcpi_mul.next_rs2[61]
.sym 12825 U$$2.picorv32.pcpi_mul.rdx[60]
.sym 12826 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12827 U$$2.picorv32.pcpi_mul.rd[60]
.sym 12828 cd_sync.ready_$glb_ce
.sym 12829 cd_sync_clk16_0__i_$glb_clk
.sym 12830 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 12831 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 12832 U$$2.picorv32.pcpi_int_rd[13]
.sym 12833 U$$2.picorv32.pcpi_int_rd[15]
.sym 12834 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 12835 U$$2.picorv32.pcpi_int_rd[12]
.sym 12836 U$$2.picorv32.pcpi_int_rd[11]
.sym 12837 U$$2.picorv32.pcpi_int_rd[7]
.sym 12838 U$$2.picorv32.pcpi_int_rd[16]
.sym 12843 U$$2.picorv32.pcpi_mul.rd[36]
.sym 12847 U$$2.picorv32.pcpi_mul.rd[61]
.sym 12849 U$$2.picorv32.pcpi_mul.rd[60]
.sym 12853 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 12855 $PACKER_VCC_NET
.sym 12857 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 12858 U$$2.picorv32.pcpi_int_rd[11]
.sym 12861 $PACKER_VCC_NET
.sym 12862 U$$2.picorv32.pcpi_int_rd[16]
.sym 12863 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 12864 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$17911
.sym 12875 U$$2.picorv32.pcpi_mul.rd[13]
.sym 12876 U$$2.picorv32.pcpi_mul.rdx[13]
.sym 12877 U$$2.picorv32.pcpi_mul.next_rs2[14]
.sym 12880 U$$2.picorv32.pcpi_mul.rd[12]
.sym 12881 U$$0.phase_acc[20]
.sym 12882 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 12884 U$$2.picorv32.pcpi_mul.instr_mul
.sym 12887 U$$0.phase_acc[25]
.sym 12896 U$$2.picorv32.pcpi_mul.next_rs2[13]
.sym 12897 U$$0.phase_acc[30]
.sym 12898 U$$2.picorv32.pcpi_int_wait
.sym 12899 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12903 U$$2.picorv32.pcpi_mul.rdx[12]
.sym 12905 U$$0.phase_acc[20]
.sym 12907 U$$0.phase_acc[30]
.sym 12911 U$$2.picorv32.pcpi_mul.rd[13]
.sym 12912 U$$2.picorv32.pcpi_mul.rdx[13]
.sym 12913 U$$2.picorv32.pcpi_mul.next_rs2[14]
.sym 12914 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12918 U$$2.picorv32.pcpi_mul.instr_mul
.sym 12920 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 12923 U$$2.picorv32.pcpi_mul.rd[13]
.sym 12924 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12925 U$$2.picorv32.pcpi_mul.next_rs2[14]
.sym 12926 U$$2.picorv32.pcpi_mul.rdx[13]
.sym 12929 U$$2.picorv32.pcpi_mul.rdx[12]
.sym 12930 U$$2.picorv32.pcpi_mul.next_rs2[13]
.sym 12931 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12932 U$$2.picorv32.pcpi_mul.rd[12]
.sym 12936 U$$0.phase_acc[25]
.sym 12938 U$$0.phase_acc[30]
.sym 12941 U$$2.picorv32.pcpi_mul.rdx[12]
.sym 12942 U$$2.picorv32.pcpi_mul.rd[12]
.sym 12943 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12944 U$$2.picorv32.pcpi_mul.next_rs2[13]
.sym 12947 U$$2.picorv32.pcpi_int_wait
.sym 12952 cd_sync_clk16_0__i_$glb_clk
.sym 12955 U$$2.picorv32.pcpi_mul.rd[6]
.sym 12956 U$$2.picorv32.pcpi_mul.rd[7]
.sym 12957 U$$2.picorv32.pcpi_mul.rdx[8]
.sym 12958 $abc$27913$auto$maccmap.cc:111:fulladd$6569[3]
.sym 12959 U$$2.picorv32.pcpi_mul.rd[5]
.sym 12960 $abc$27913$auto$maccmap.cc:112:fulladd$6570[3]
.sym 12961 $abc$27913$auto$maccmap.cc:112:fulladd$6570[2]
.sym 12963 U$$0.phase_acc[31]
.sym 12964 U$$0.phase_acc[31]
.sym 12967 U$$0.phase_acc[20]
.sym 12968 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 12972 U$$2.picorv32.pcpi_int_wait
.sym 12973 U$$2.picorv32.pcpi_mul.rd[45]
.sym 12974 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 12975 U$$2.picorv32.pcpi_int_rd[13]
.sym 12976 U$$2.picorv32.pcpi_mul.rd[54]
.sym 12979 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12980 U$$0_phase_step[8]
.sym 12982 U$$2.picorv32.mem_rdata_q[14]
.sym 12984 U$$0.phase_acc[31]
.sym 12985 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 12987 U$$0.phase_acc[30]
.sym 12996 U$$2.picorv32.pcpi_mul.mul_counter[5]
.sym 12997 U$$2.picorv32.pcpi_mul.mul_counter[2]
.sym 12998 U$$2.picorv32.pcpi_mul.mul_counter[3]
.sym 13007 U$$2.picorv32.pcpi_mul.mul_counter[4]
.sym 13013 U$$2.picorv32.pcpi_mul.mul_counter[1]
.sym 13015 $PACKER_VCC_NET
.sym 13017 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 13018 U$$2.picorv32.pcpi_mul.mul_counter[0]
.sym 13021 $PACKER_VCC_NET
.sym 13027 $nextpnr_ICESTORM_LC_5$O
.sym 13029 U$$2.picorv32.pcpi_mul.mul_counter[0]
.sym 13033 $auto$alumacc.cc:474:replace_alu$4965.C[2]
.sym 13035 U$$2.picorv32.pcpi_mul.mul_counter[1]
.sym 13036 $PACKER_VCC_NET
.sym 13039 $auto$alumacc.cc:474:replace_alu$4965.C[3]
.sym 13041 $PACKER_VCC_NET
.sym 13042 U$$2.picorv32.pcpi_mul.mul_counter[2]
.sym 13043 $auto$alumacc.cc:474:replace_alu$4965.C[2]
.sym 13045 $auto$alumacc.cc:474:replace_alu$4965.C[4]
.sym 13047 $PACKER_VCC_NET
.sym 13048 U$$2.picorv32.pcpi_mul.mul_counter[3]
.sym 13049 $auto$alumacc.cc:474:replace_alu$4965.C[3]
.sym 13051 $auto$alumacc.cc:474:replace_alu$4965.C[5]
.sym 13053 U$$2.picorv32.pcpi_mul.mul_counter[4]
.sym 13054 $PACKER_VCC_NET
.sym 13055 $auto$alumacc.cc:474:replace_alu$4965.C[4]
.sym 13057 $auto$alumacc.cc:474:replace_alu$4965.C[6]
.sym 13059 $PACKER_VCC_NET
.sym 13060 U$$2.picorv32.pcpi_mul.mul_counter[5]
.sym 13061 $auto$alumacc.cc:474:replace_alu$4965.C[5]
.sym 13064 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 13065 $PACKER_VCC_NET
.sym 13067 $auto$alumacc.cc:474:replace_alu$4965.C[6]
.sym 13070 U$$2.picorv32.pcpi_mul.mul_counter[0]
.sym 13072 $PACKER_VCC_NET
.sym 13074 cd_sync.ready_$glb_ce
.sym 13075 cd_sync_clk16_0__i_$glb_clk
.sym 13076 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 13077 $abc$27913$auto$maccmap.cc:112:fulladd$6632[0]
.sym 13078 $abc$27913$auto$maccmap.cc:111:fulladd$6631[0]
.sym 13079 U$$2.picorv32.pcpi_mul.mul_counter[1]
.sym 13080 U$$0_phase_step[12]
.sym 13081 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$17911
.sym 13082 U$$0_phase_step[13]
.sym 13083 $abc$27913$auto$maccmap.cc:112:fulladd$6632[1]
.sym 13084 $abc$27913$auto$maccmap.cc:111:fulladd$6569[2]
.sym 13088 U$$2.picorv32.mem_xfer
.sym 13089 U$$2.picorv32.pcpi_mul.rd[49]
.sym 13090 U$$0.phase_acc[22]
.sym 13091 U$$2.picorv32.pcpi_rs2[15]
.sym 13092 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 13094 U$$2.mem_w_data[30]
.sym 13098 U$$2.picorv32.pcpi_mul.rd[6]
.sym 13099 U$$2.picorv32.pcpi_mul.rd[55]
.sym 13101 U$$2.picorv32.pcpi_mul.rd[18]
.sym 13105 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 13107 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 13108 U$$0_phase_step[17]
.sym 13109 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 13111 U$$0.phase_acc[21]
.sym 13121 U$$0.phase_acc[3]
.sym 13122 U$$0_phase_step[3]
.sym 13123 U$$0.phase_acc[5]
.sym 13124 U$$0_phase_step[7]
.sym 13126 U$$0_phase_step[1]
.sym 13127 U$$0.phase_acc[1]
.sym 13128 U$$0.phase_acc[0]
.sym 13130 U$$0_phase_step[2]
.sym 13131 U$$0_phase_step[6]
.sym 13132 U$$0.phase_acc[6]
.sym 13133 U$$0_phase_step[4]
.sym 13136 U$$0.phase_acc[2]
.sym 13138 U$$0_phase_step[0]
.sym 13140 U$$0_phase_step[5]
.sym 13141 U$$0.phase_acc[7]
.sym 13146 U$$0.phase_acc[4]
.sym 13150 $auto$alumacc.cc:474:replace_alu$4912.C[1]
.sym 13152 U$$0.phase_acc[0]
.sym 13153 U$$0_phase_step[0]
.sym 13156 $auto$alumacc.cc:474:replace_alu$4912.C[2]
.sym 13158 U$$0.phase_acc[1]
.sym 13159 U$$0_phase_step[1]
.sym 13160 $auto$alumacc.cc:474:replace_alu$4912.C[1]
.sym 13162 $auto$alumacc.cc:474:replace_alu$4912.C[3]
.sym 13164 U$$0_phase_step[2]
.sym 13165 U$$0.phase_acc[2]
.sym 13166 $auto$alumacc.cc:474:replace_alu$4912.C[2]
.sym 13168 $auto$alumacc.cc:474:replace_alu$4912.C[4]
.sym 13170 U$$0_phase_step[3]
.sym 13171 U$$0.phase_acc[3]
.sym 13172 $auto$alumacc.cc:474:replace_alu$4912.C[3]
.sym 13174 $auto$alumacc.cc:474:replace_alu$4912.C[5]
.sym 13176 U$$0.phase_acc[4]
.sym 13177 U$$0_phase_step[4]
.sym 13178 $auto$alumacc.cc:474:replace_alu$4912.C[4]
.sym 13180 $auto$alumacc.cc:474:replace_alu$4912.C[6]
.sym 13182 U$$0_phase_step[5]
.sym 13183 U$$0.phase_acc[5]
.sym 13184 $auto$alumacc.cc:474:replace_alu$4912.C[5]
.sym 13186 $auto$alumacc.cc:474:replace_alu$4912.C[7]
.sym 13188 U$$0.phase_acc[6]
.sym 13189 U$$0_phase_step[6]
.sym 13190 $auto$alumacc.cc:474:replace_alu$4912.C[6]
.sym 13192 $auto$alumacc.cc:474:replace_alu$4912.C[8]
.sym 13194 U$$0_phase_step[7]
.sym 13195 U$$0.phase_acc[7]
.sym 13196 $auto$alumacc.cc:474:replace_alu$4912.C[7]
.sym 13198 cd_sync_clk16_0__i_$glb_clk
.sym 13199 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 13200 U$$2.picorv32.pcpi_int_rd[8]
.sym 13201 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 13202 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 13203 U$$2.picorv32.pcpi_int_rd[19]
.sym 13204 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 13205 U$$2.picorv32.pcpi_int_rd[18]
.sym 13206 U$$2.picorv32.pcpi_int_rd[10]
.sym 13207 U$$2.picorv32.pcpi_int_rd[9]
.sym 13208 U$$2.mem_rdata[16]
.sym 13211 U$$2.mem_rdata[16]
.sym 13212 U$$0_phase_step[15]
.sym 13215 U$$2.mem_w_data[29]
.sym 13216 U$$0.phase_acc[0]
.sym 13217 $abc$27913$U$$2.picorv32.mem_rdata_word[7]_new_inv_
.sym 13219 U$$0_phase_step[6]
.sym 13220 $abc$27913$new_n3685_
.sym 13221 U$$2.mem_rdata[22]
.sym 13222 U$$0_phase_step[1]
.sym 13223 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 13224 U$$0_phase_step[0]
.sym 13225 $abc$27913$new_n2463_
.sym 13227 U$$0.phase_acc[23]
.sym 13228 U$$0.phase_acc[26]
.sym 13232 U$$0.phase_acc[28]
.sym 13233 $abc$27913$new_n3079_
.sym 13234 U$$0.phase_acc[29]
.sym 13236 $auto$alumacc.cc:474:replace_alu$4912.C[8]
.sym 13243 U$$0_phase_step[11]
.sym 13244 U$$0_phase_step[12]
.sym 13246 U$$0_phase_step[13]
.sym 13248 U$$0.phase_acc[15]
.sym 13249 U$$0_phase_step[9]
.sym 13252 U$$0_phase_step[8]
.sym 13253 U$$0_phase_step[14]
.sym 13254 U$$0.phase_acc[13]
.sym 13255 U$$0_phase_step[10]
.sym 13259 U$$0.phase_acc[10]
.sym 13260 U$$0.phase_acc[11]
.sym 13261 U$$0.phase_acc[12]
.sym 13263 U$$0.phase_acc[14]
.sym 13265 U$$0.phase_acc[8]
.sym 13266 U$$0.phase_acc[9]
.sym 13268 U$$0_phase_step[15]
.sym 13273 $auto$alumacc.cc:474:replace_alu$4912.C[9]
.sym 13275 U$$0.phase_acc[8]
.sym 13276 U$$0_phase_step[8]
.sym 13277 $auto$alumacc.cc:474:replace_alu$4912.C[8]
.sym 13279 $auto$alumacc.cc:474:replace_alu$4912.C[10]
.sym 13281 U$$0.phase_acc[9]
.sym 13282 U$$0_phase_step[9]
.sym 13283 $auto$alumacc.cc:474:replace_alu$4912.C[9]
.sym 13285 $auto$alumacc.cc:474:replace_alu$4912.C[11]
.sym 13287 U$$0_phase_step[10]
.sym 13288 U$$0.phase_acc[10]
.sym 13289 $auto$alumacc.cc:474:replace_alu$4912.C[10]
.sym 13291 $auto$alumacc.cc:474:replace_alu$4912.C[12]
.sym 13293 U$$0_phase_step[11]
.sym 13294 U$$0.phase_acc[11]
.sym 13295 $auto$alumacc.cc:474:replace_alu$4912.C[11]
.sym 13297 $auto$alumacc.cc:474:replace_alu$4912.C[13]
.sym 13299 U$$0_phase_step[12]
.sym 13300 U$$0.phase_acc[12]
.sym 13301 $auto$alumacc.cc:474:replace_alu$4912.C[12]
.sym 13303 $auto$alumacc.cc:474:replace_alu$4912.C[14]
.sym 13305 U$$0.phase_acc[13]
.sym 13306 U$$0_phase_step[13]
.sym 13307 $auto$alumacc.cc:474:replace_alu$4912.C[13]
.sym 13309 $auto$alumacc.cc:474:replace_alu$4912.C[15]
.sym 13311 U$$0_phase_step[14]
.sym 13312 U$$0.phase_acc[14]
.sym 13313 $auto$alumacc.cc:474:replace_alu$4912.C[14]
.sym 13315 $auto$alumacc.cc:474:replace_alu$4912.C[16]
.sym 13317 U$$0_phase_step[15]
.sym 13318 U$$0.phase_acc[15]
.sym 13319 $auto$alumacc.cc:474:replace_alu$4912.C[15]
.sym 13321 cd_sync_clk16_0__i_$glb_clk
.sym 13322 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 13323 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 13324 U$$0_phase_step[19]
.sym 13325 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 13326 U$$0_phase_step[17]
.sym 13327 U$$0_phase_step[31]
.sym 13328 U$$0_phase_step[16]
.sym 13329 U$$0_phase_step[0]
.sym 13330 $abc$27913$new_n4677_
.sym 13332 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 13333 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 13335 U$$2.picorv32.pcpi_mul.rd[10]
.sym 13336 U$$2.picorv32.pcpi_int_rd[10]
.sym 13337 $abc$27913$new_n2490_
.sym 13338 U$$2.mem_w_data[22]
.sym 13340 $abc$27913$new_n3096_
.sym 13341 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 13342 U$$2.picorv32.pcpi_int_rd[8]
.sym 13343 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[0]
.sym 13344 U$$2.picorv32.pcpi_mul.rd[40]
.sym 13345 U$$0_phase_step[24]
.sym 13346 U$$2.mem_rdata[23]
.sym 13347 $abc$27913$new_n3090_
.sym 13348 U$$0_phase_step[31]
.sym 13349 U$$2.mem_w_data[19]
.sym 13350 U$$2.picorv32.pcpi_mul.rd[9]
.sym 13351 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 13352 U$$0_phase_step[0]
.sym 13353 U$$2.mem_w_data[16]
.sym 13355 $abc$27913$new_n2443_
.sym 13356 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 13358 $abc$27913$U$$2.picorv32.mem_rdata[3]_new_inv_
.sym 13359 $auto$alumacc.cc:474:replace_alu$4912.C[16]
.sym 13364 U$$0_phase_step[23]
.sym 13367 U$$0.phase_acc[19]
.sym 13370 U$$0.phase_acc[22]
.sym 13371 U$$0.phase_acc[23]
.sym 13373 U$$0.phase_acc[17]
.sym 13374 U$$0.phase_acc[18]
.sym 13375 U$$0_phase_step[20]
.sym 13376 U$$0.phase_acc[20]
.sym 13378 U$$0_phase_step[17]
.sym 13380 U$$0.phase_acc[16]
.sym 13383 U$$0_phase_step[21]
.sym 13385 U$$0_phase_step[16]
.sym 13387 U$$0_phase_step[22]
.sym 13389 U$$0_phase_step[19]
.sym 13391 U$$0_phase_step[18]
.sym 13393 U$$0.phase_acc[21]
.sym 13396 $auto$alumacc.cc:474:replace_alu$4912.C[17]
.sym 13398 U$$0_phase_step[16]
.sym 13399 U$$0.phase_acc[16]
.sym 13400 $auto$alumacc.cc:474:replace_alu$4912.C[16]
.sym 13402 $auto$alumacc.cc:474:replace_alu$4912.C[18]
.sym 13404 U$$0.phase_acc[17]
.sym 13405 U$$0_phase_step[17]
.sym 13406 $auto$alumacc.cc:474:replace_alu$4912.C[17]
.sym 13408 $auto$alumacc.cc:474:replace_alu$4912.C[19]
.sym 13410 U$$0.phase_acc[18]
.sym 13411 U$$0_phase_step[18]
.sym 13412 $auto$alumacc.cc:474:replace_alu$4912.C[18]
.sym 13414 $auto$alumacc.cc:474:replace_alu$4912.C[20]
.sym 13416 U$$0_phase_step[19]
.sym 13417 U$$0.phase_acc[19]
.sym 13418 $auto$alumacc.cc:474:replace_alu$4912.C[19]
.sym 13420 $auto$alumacc.cc:474:replace_alu$4912.C[21]
.sym 13422 U$$0.phase_acc[20]
.sym 13423 U$$0_phase_step[20]
.sym 13424 $auto$alumacc.cc:474:replace_alu$4912.C[20]
.sym 13426 $auto$alumacc.cc:474:replace_alu$4912.C[22]
.sym 13428 U$$0.phase_acc[21]
.sym 13429 U$$0_phase_step[21]
.sym 13430 $auto$alumacc.cc:474:replace_alu$4912.C[21]
.sym 13432 $auto$alumacc.cc:474:replace_alu$4912.C[23]
.sym 13434 U$$0_phase_step[22]
.sym 13435 U$$0.phase_acc[22]
.sym 13436 $auto$alumacc.cc:474:replace_alu$4912.C[22]
.sym 13438 $auto$alumacc.cc:474:replace_alu$4912.C[24]
.sym 13440 U$$0_phase_step[23]
.sym 13441 U$$0.phase_acc[23]
.sym 13442 $auto$alumacc.cc:474:replace_alu$4912.C[23]
.sym 13444 cd_sync_clk16_0__i_$glb_clk
.sym 13445 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 13446 $abc$27913$new_n2539_
.sym 13447 U$$0_phase_step[30]
.sym 13448 $abc$27913$new_n3029_
.sym 13449 $abc$27913$new_n2533_
.sym 13450 U$$2.mem_rdata[29]
.sym 13451 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 13452 U$$2.mem_rdata[18]
.sym 13453 U$$2.mem_rdata[24]
.sym 13454 U$$2.mem_w_data[0]
.sym 13457 U$$2.mem_w_data[0]
.sym 13458 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[13]
.sym 13459 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[15]
.sym 13460 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 13461 U$$0_phase_step[20]
.sym 13462 U$$2.mem_rdata[19]
.sym 13463 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 13464 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 13466 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 13467 U$$0_phase_step[4]
.sym 13468 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 13469 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 13470 U$$0_phase_step[25]
.sym 13472 U$$0_phase_step[17]
.sym 13473 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[3]
.sym 13474 U$$0.phase_acc[30]
.sym 13476 U$$0.phase_acc[31]
.sym 13477 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 13478 U$$2.picorv32.mem_rdata_q[14]
.sym 13479 $abc$27913$U$$2.mem_r_data[9]_new_inv_
.sym 13480 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[15]
.sym 13482 $auto$alumacc.cc:474:replace_alu$4912.C[24]
.sym 13488 U$$0_phase_step[25]
.sym 13489 U$$0.phase_acc[26]
.sym 13490 U$$0.phase_acc[27]
.sym 13491 U$$0_phase_step[31]
.sym 13493 U$$0.phase_acc[30]
.sym 13494 U$$0.phase_acc[31]
.sym 13495 U$$0.phase_acc[24]
.sym 13496 U$$0.phase_acc[25]
.sym 13498 U$$0_phase_step[28]
.sym 13501 U$$0_phase_step[29]
.sym 13504 U$$0_phase_step[30]
.sym 13505 U$$0_phase_step[24]
.sym 13507 U$$0_phase_step[27]
.sym 13513 U$$0_phase_step[26]
.sym 13515 U$$0.phase_acc[28]
.sym 13516 U$$0.phase_acc[29]
.sym 13519 $auto$alumacc.cc:474:replace_alu$4912.C[25]
.sym 13521 U$$0.phase_acc[24]
.sym 13522 U$$0_phase_step[24]
.sym 13523 $auto$alumacc.cc:474:replace_alu$4912.C[24]
.sym 13525 $auto$alumacc.cc:474:replace_alu$4912.C[26]
.sym 13527 U$$0.phase_acc[25]
.sym 13528 U$$0_phase_step[25]
.sym 13529 $auto$alumacc.cc:474:replace_alu$4912.C[25]
.sym 13531 $auto$alumacc.cc:474:replace_alu$4912.C[27]
.sym 13533 U$$0_phase_step[26]
.sym 13534 U$$0.phase_acc[26]
.sym 13535 $auto$alumacc.cc:474:replace_alu$4912.C[26]
.sym 13537 $auto$alumacc.cc:474:replace_alu$4912.C[28]
.sym 13539 U$$0_phase_step[27]
.sym 13540 U$$0.phase_acc[27]
.sym 13541 $auto$alumacc.cc:474:replace_alu$4912.C[27]
.sym 13543 $auto$alumacc.cc:474:replace_alu$4912.C[29]
.sym 13545 U$$0.phase_acc[28]
.sym 13546 U$$0_phase_step[28]
.sym 13547 $auto$alumacc.cc:474:replace_alu$4912.C[28]
.sym 13549 $auto$alumacc.cc:474:replace_alu$4912.C[30]
.sym 13551 U$$0.phase_acc[29]
.sym 13552 U$$0_phase_step[29]
.sym 13553 $auto$alumacc.cc:474:replace_alu$4912.C[29]
.sym 13555 $auto$alumacc.cc:474:replace_alu$4912.C[31]
.sym 13557 U$$0_phase_step[30]
.sym 13558 U$$0.phase_acc[30]
.sym 13559 $auto$alumacc.cc:474:replace_alu$4912.C[30]
.sym 13562 U$$0.phase_acc[31]
.sym 13563 U$$0_phase_step[31]
.sym 13565 $auto$alumacc.cc:474:replace_alu$4912.C[31]
.sym 13567 cd_sync_clk16_0__i_$glb_clk
.sym 13568 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 13569 $abc$27913$new_n3053_
.sym 13570 $abc$27913$new_n3062_
.sym 13571 $abc$27913$U$$2.mem_r_data[24]_new_inv_
.sym 13572 $abc$27913$new_n2545_
.sym 13573 $abc$27913$new_n3028_
.sym 13574 U$$2.mem_rdata[20]
.sym 13575 U$$2.mem_rdata[31]
.sym 13576 $abc$27913$new_n2468_
.sym 13581 U$$0_phase_step[23]
.sym 13582 U$$2.mem_rdata[25]
.sym 13584 U$$0_phase_step[28]
.sym 13586 U$$2.mem_rdata[24]
.sym 13587 U$$2.mem_rdata[21]
.sym 13588 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[5]
.sym 13589 U$$2.mem_rdata[16]
.sym 13591 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 13592 U$$2.mem_w_data[30]
.sym 13593 $abc$27913$new_n2449_
.sym 13594 U$$0_phase_step[20]
.sym 13595 $abc$27913$new_n2533_
.sym 13596 U$$0_phase_step[19]
.sym 13598 U$$0_phase_step[16]
.sym 13599 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 13601 U$$2.mem_rdata[18]
.sym 13602 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 13603 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 13604 U$$2.mem_r_en
.sym 13610 U$$0_phase_step[20]
.sym 13615 U$$0_phase_step[18]
.sym 13618 U$$0_phase_step[31]
.sym 13619 U$$0.phase_acc[0]
.sym 13622 U$$0_phase_step[0]
.sym 13625 U$$0_phase_step[24]
.sym 13632 U$$0_phase_step[29]
.sym 13633 U$$0_phase_step[22]
.sym 13639 U$$0_phase_step[5]
.sym 13640 $abc$27913$new_n2463_
.sym 13644 $abc$27913$new_n2463_
.sym 13645 U$$0_phase_step[24]
.sym 13649 U$$0_phase_step[0]
.sym 13650 U$$0.phase_acc[0]
.sym 13656 U$$0_phase_step[31]
.sym 13658 $abc$27913$new_n2463_
.sym 13661 U$$0_phase_step[18]
.sym 13663 $abc$27913$new_n2463_
.sym 13667 U$$0_phase_step[5]
.sym 13668 $abc$27913$new_n2463_
.sym 13673 U$$0_phase_step[22]
.sym 13675 $abc$27913$new_n2463_
.sym 13679 U$$0_phase_step[29]
.sym 13680 $abc$27913$new_n2463_
.sym 13686 U$$0_phase_step[20]
.sym 13687 $abc$27913$new_n2463_
.sym 13690 cd_sync_clk16_0__i_$glb_clk
.sym 13691 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 13692 $abc$27913$new_n2522_
.sym 13693 $abc$27913$new_n2555_
.sym 13694 $abc$27913$new_n2474_
.sym 13695 $abc$27913$new_n3100_
.sym 13696 $abc$27913$new_n3058_
.sym 13697 $abc$27913$new_n2506_
.sym 13698 $abc$27913$new_n2463_
.sym 13699 $abc$27913$new_n3084_
.sym 13701 $abc$27913$U$$2.picorv32.mem_rdata_latched[20]_new_inv_
.sym 13705 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[15]
.sym 13706 U$$2.picorv32.mem_rdata_latched[7]
.sym 13708 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 13710 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 13711 $abc$27913$new_n3061_
.sym 13712 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 13713 U$$0_phase_step[11]
.sym 13714 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[8]
.sym 13716 $abc$27913$U$$2.mem_r_data[24]_new_inv_
.sym 13717 $abc$27913$new_n3079_
.sym 13718 U$$2.picorv32.mem_rdata_latched[6]
.sym 13719 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 13720 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[3]
.sym 13721 $abc$27913$new_n2463_
.sym 13724 U$$0_phase_step[0]
.sym 13725 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[3]
.sym 13726 $abc$27913$new_n2462_
.sym 13727 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[1]
.sym 13733 U$$0_phase_step[3]
.sym 13734 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 13736 $abc$27913$new_n3103_
.sym 13738 $abc$27913$new_n2558_
.sym 13739 $abc$27913$new_n3104_
.sym 13740 $abc$27913$new_n2526_
.sym 13741 $abc$27913$new_n2556_
.sym 13742 $abc$27913$U$$2.mem_r_data[19]_new_inv_
.sym 13743 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[3]
.sym 13744 U$$0_phase_step[17]
.sym 13746 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[3]
.sym 13747 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[3]
.sym 13749 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[4]
.sym 13752 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[15]
.sym 13753 $abc$27913$new_n2559_
.sym 13754 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 13755 $abc$27913$new_n2463_
.sym 13756 U$$0_phase_step[19]
.sym 13757 $abc$27913$new_n2442_
.sym 13758 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 13759 $abc$27913$new_n2551_
.sym 13760 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 13761 $abc$27913$new_n2469_
.sym 13763 $abc$27913$new_n2525_
.sym 13768 $abc$27913$new_n2463_
.sym 13769 U$$0_phase_step[19]
.sym 13772 $abc$27913$new_n2558_
.sym 13773 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 13774 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[3]
.sym 13775 $abc$27913$new_n2559_
.sym 13779 $abc$27913$new_n2469_
.sym 13780 $abc$27913$U$$2.mem_r_data[19]_new_inv_
.sym 13781 $abc$27913$new_n2556_
.sym 13784 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[15]
.sym 13785 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 13786 $abc$27913$new_n3103_
.sym 13787 $abc$27913$new_n3104_
.sym 13790 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 13791 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 13792 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[3]
.sym 13793 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[3]
.sym 13797 $abc$27913$new_n2463_
.sym 13798 $abc$27913$new_n2442_
.sym 13799 U$$0_phase_step[17]
.sym 13802 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[4]
.sym 13803 $abc$27913$new_n2526_
.sym 13804 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 13805 $abc$27913$new_n2525_
.sym 13808 $abc$27913$new_n2551_
.sym 13809 U$$0_phase_step[3]
.sym 13810 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 13811 $abc$27913$new_n2463_
.sym 13815 $abc$27913$new_n3078_
.sym 13816 U$$2.picorv32.mem_rdata_latched[4]
.sym 13817 U$$2.picorv32.mem_rdata_latched[3]
.sym 13818 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 13819 U$$2.picorv32.mem_rdata_latched[5]
.sym 13820 $abc$27913$new_n2441_
.sym 13821 $abc$27913$new_n2572_
.sym 13822 U$$2.picorv32.mem_rdata_latched[6]
.sym 13827 $abc$27913$new_n3096_
.sym 13828 $abc$27913$new_n2463_
.sym 13829 U$$2.mem_rdata[17]
.sym 13830 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[0]
.sym 13831 $abc$27913$new_n2490_
.sym 13834 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 13837 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 13838 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[5]
.sym 13839 $abc$27913$new_n3090_
.sym 13841 $abc$27913$new_n2444_
.sym 13842 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 13844 $abc$27913$U$$2.mem_r_data[4]_new_inv_
.sym 13845 $abc$27913$U$$2.mem_r_data[14]_new_inv_
.sym 13846 $abc$27913$new_n2443_
.sym 13847 $abc$27913$new_n2469_
.sym 13849 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 13850 U$$2.picorv32.mem_rdata_latched[4]
.sym 13857 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[4]
.sym 13858 $abc$27913$new_n2529_
.sym 13860 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 13861 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 13862 $abc$27913$new_n2463_
.sym 13863 U$$0_phase_step[4]
.sym 13865 $abc$27913$new_n2573_
.sym 13866 U$$0_phase_step[21]
.sym 13867 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 13868 U$$0_phase_step[16]
.sym 13870 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[15]
.sym 13872 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 13873 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[15]
.sym 13878 U$$2.mem_rdata[16]
.sym 13879 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[3]
.sym 13880 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 13881 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 13884 U$$0_phase_step[0]
.sym 13885 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[3]
.sym 13886 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[4]
.sym 13887 $abc$27913$new_n2518_
.sym 13891 U$$2.mem_rdata[16]
.sym 13895 U$$0_phase_step[21]
.sym 13896 $abc$27913$new_n2529_
.sym 13897 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 13898 $abc$27913$new_n2463_
.sym 13901 $abc$27913$new_n2518_
.sym 13902 U$$0_phase_step[4]
.sym 13903 $abc$27913$new_n2463_
.sym 13904 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 13907 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[15]
.sym 13908 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 13909 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[15]
.sym 13910 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 13914 U$$0_phase_step[0]
.sym 13915 $abc$27913$new_n2463_
.sym 13919 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[3]
.sym 13920 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[3]
.sym 13921 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 13922 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 13925 $abc$27913$new_n2463_
.sym 13927 $abc$27913$new_n2573_
.sym 13928 U$$0_phase_step[16]
.sym 13931 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[4]
.sym 13932 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 13933 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[4]
.sym 13934 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 13935 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 13936 cd_sync_clk16_0__i_$glb_clk
.sym 13938 $abc$27913$new_n3079_
.sym 13939 $abc$27913$U$$2.picorv32.mem_rdata_latched[16]_new_inv_
.sym 13940 $abc$27913$new_n3089_
.sym 13941 U$$2.mem_w_data[6]
.sym 13942 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 13943 $abc$27913$new_n2563_
.sym 13944 $abc$27913$new_n3090_
.sym 13945 $abc$27913$new_n2518_
.sym 13950 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 13952 U$$2.picorv32.mem_rdata_latched[1]
.sym 13953 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 13954 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 13955 U$$2.picorv32.mem_rdata_latched[6]
.sym 13956 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 13957 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[13]
.sym 13958 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 13959 U$$2.picorv32.mem_rdata_latched[4]
.sym 13960 U$$2.picorv32.mem_16bit_buffer[3]
.sym 13961 U$$2.picorv32.mem_rdata_latched[3]
.sym 13962 U$$2.picorv32.mem_rdata_latched[3]
.sym 13963 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 13965 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[3]
.sym 13966 U$$2.picorv32.mem_rdata_latched[5]
.sym 13967 U$$2.picorv32.mem_rdata_q[1]
.sym 13969 U$$2.picorv32.mem_rdata_q[14]
.sym 13971 $abc$27913$U$$2.mem_r_data[9]_new_inv_
.sym 13972 U$$2.picorv32.mem_rdata_latched[6]
.sym 13979 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 13980 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 13982 $abc$27913$new_n2512_
.sym 13983 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[0]
.sym 13984 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[1]
.sym 13987 $abc$27913$U$$2.mem_r_data[16]_new_inv_
.sym 13990 $abc$27913$new_n2576_
.sym 13991 $abc$27913$new_n2463_
.sym 13993 $abc$27913$U$$2.mem_r_data[21]_new_inv_
.sym 13995 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 13996 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 13997 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[1]
.sym 13998 $abc$27913$new_n2462_
.sym 13999 U$$0_phase_step[6]
.sym 14001 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[1]
.sym 14002 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[0]
.sym 14003 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[0]
.sym 14004 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14006 $abc$27913$new_n2443_
.sym 14008 $abc$27913$new_n2575_
.sym 14009 $abc$27913$U$$2.mem_r_data[17]_new_inv_
.sym 14010 $abc$27913$new_n2461_
.sym 14012 $abc$27913$new_n2576_
.sym 14013 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14014 $abc$27913$new_n2575_
.sym 14015 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[0]
.sym 14018 $abc$27913$U$$2.mem_r_data[16]_new_inv_
.sym 14019 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14021 $abc$27913$new_n2443_
.sym 14024 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14025 $abc$27913$U$$2.mem_r_data[21]_new_inv_
.sym 14026 $abc$27913$new_n2443_
.sym 14030 $abc$27913$new_n2463_
.sym 14031 U$$0_phase_step[6]
.sym 14032 $abc$27913$new_n2512_
.sym 14033 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 14036 $abc$27913$new_n2443_
.sym 14038 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14039 $abc$27913$U$$2.mem_r_data[17]_new_inv_
.sym 14042 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[0]
.sym 14043 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 14044 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 14045 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[0]
.sym 14048 $abc$27913$new_n2461_
.sym 14049 $abc$27913$new_n2462_
.sym 14050 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[1]
.sym 14051 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14054 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[1]
.sym 14055 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 14056 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 14057 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[1]
.sym 14061 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4389.$and$/usr/local/bin/../share/yosys/techmap.v:434$7636_Y[0]_new_
.sym 14062 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14063 $abc$27913$new_n3927_
.sym 14064 $abc$27913$new_n2443_
.sym 14065 $abc$27913$new_n2564_
.sym 14066 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3459.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7458_Y_new_inv_
.sym 14067 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 14068 $abc$27913$new_n3896_
.sym 14071 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[6]
.sym 14075 U$$2.picorv32.mem_la_wdata[6]
.sym 14076 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[4]
.sym 14077 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 14078 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 14079 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 14080 $abc$27913$U$$2.mem_r_data[13]_new_inv_
.sym 14082 $abc$27913$U$$2.picorv32.mem_rdata_latched[16]_new_inv_
.sym 14084 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 14085 $abc$27913$new_n2449_
.sym 14086 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[6]
.sym 14087 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 14088 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[15]
.sym 14089 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 14090 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 14091 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 14094 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[0]
.sym 14095 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 14096 U$$2.mem_r_en
.sym 14102 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 14105 $abc$27913$new_n2570_
.sym 14108 $abc$27913$U$$2.mem_r_data[6]_new_inv_
.sym 14115 $abc$27913$U$$2.mem_r_data[15]_new_inv_
.sym 14116 $abc$27913$new_n2443_
.sym 14118 enable
.sym 14119 U$$2.mem_w_en[3]
.sym 14121 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 14122 U$$2.picorv32.mem_rdata_latched[1]
.sym 14127 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14129 U$$2.picorv32.mem_xfer
.sym 14131 U$$2.mem_r_en
.sym 14132 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 14137 U$$2.picorv32.mem_rdata_latched[1]
.sym 14141 $abc$27913$new_n2443_
.sym 14142 $abc$27913$U$$2.mem_r_data[15]_new_inv_
.sym 14144 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14148 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 14150 U$$2.mem_w_en[3]
.sym 14153 $abc$27913$new_n2443_
.sym 14154 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14156 $abc$27913$U$$2.mem_r_data[6]_new_inv_
.sym 14159 enable
.sym 14160 $abc$27913$new_n2570_
.sym 14161 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14162 $abc$27913$new_n2443_
.sym 14166 U$$2.mem_r_en
.sym 14167 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 14173 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 14174 U$$2.mem_w_en[3]
.sym 14178 U$$2.mem_r_en
.sym 14179 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 14181 U$$2.picorv32.mem_xfer
.sym 14182 cd_sync_clk16_0__i_$glb_clk
.sym 14184 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[2]_new_
.sym 14185 U$$2.picorv32.mem_rdata_q[27]
.sym 14186 $abc$27913$new_n3892_
.sym 14187 $abc$27913$new_n3919_
.sym 14188 $abc$27913$U$$2.mem_r_data[9]_new_inv_
.sym 14189 $abc$27913$new_n3893_
.sym 14190 $abc$27913$new_n3926_
.sym 14191 $abc$27913$new_n3918_
.sym 14197 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 14203 U$$2.mem_r_en
.sym 14205 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 14207 $abc$27913$new_n3927_
.sym 14208 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[3]
.sym 14210 $abc$27913$new_n2443_
.sym 14211 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 14212 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 14213 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[12]
.sym 14215 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 14216 U$$2.picorv32.mem_xfer
.sym 14218 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[15]
.sym 14219 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 14227 U$$2.picorv32.mem_xfer
.sym 14228 $abc$27913$new_n2443_
.sym 14230 $abc$27913$U$$2.mem_r_data[3]_new_inv_
.sym 14231 $abc$27913$new_n2514_
.sym 14233 $abc$27913$new_n2515_
.sym 14234 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14235 $abc$27913$new_n3098_
.sym 14236 U$$2.mem_addr[12]
.sym 14238 U$$2.mem_addr[11]
.sym 14240 $abc$27913$U$$2.mem_r_data[12]_new_inv_
.sym 14242 U$$2.picorv32.mem_rdata_q[27]
.sym 14244 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[15]
.sym 14245 U$$2.picorv32.mem_xfer
.sym 14246 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[6]
.sym 14247 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14250 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 14251 $abc$27913$new_n2566_
.sym 14253 U$$2.mem_addr[10]
.sym 14254 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[0]
.sym 14255 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 14256 $abc$27913$new_n3099_
.sym 14258 U$$2.mem_addr[12]
.sym 14260 U$$2.mem_addr[11]
.sym 14261 U$$2.mem_addr[10]
.sym 14264 $abc$27913$new_n2443_
.sym 14265 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14267 $abc$27913$U$$2.mem_r_data[12]_new_inv_
.sym 14270 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[0]
.sym 14272 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14273 $abc$27913$new_n2566_
.sym 14276 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 14282 U$$2.picorv32.mem_xfer
.sym 14284 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 14285 U$$2.picorv32.mem_rdata_q[27]
.sym 14288 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[15]
.sym 14289 $abc$27913$new_n3099_
.sym 14290 $abc$27913$new_n3098_
.sym 14291 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14294 $abc$27913$new_n2514_
.sym 14295 $abc$27913$new_n2515_
.sym 14296 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14297 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[6]
.sym 14300 $abc$27913$new_n2443_
.sym 14301 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 14302 $abc$27913$U$$2.mem_r_data[3]_new_inv_
.sym 14304 U$$2.picorv32.mem_xfer
.sym 14305 cd_sync_clk16_0__i_$glb_clk
.sym 14307 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14308 $abc$27913$new_n3894_
.sym 14309 $abc$27913$new_n2566_
.sym 14310 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 14311 $abc$27913$new_n3888_
.sym 14312 $abc$27913$new_n3889_
.sym 14313 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14314 $abc$27913$new_n3099_
.sym 14319 $abc$27913$new_n2515_
.sym 14320 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[1]
.sym 14322 U$$2.mem_addr[11]
.sym 14323 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 14325 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 14327 U$$2.picorv32.mem_rdata_q[0]
.sym 14328 $abc$27913$new_n3898_
.sym 14329 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 14331 U$$2.picorv32.mem_rdata_latched[4]
.sym 14333 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[1]
.sym 14334 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 14336 $abc$27913$U$$2.mem_r_data[4]_new_inv_
.sym 14337 $abc$27913$U$$2.mem_r_data[14]_new_inv_
.sym 14339 $abc$27913$new_n3949_
.sym 14340 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14342 $abc$27913$new_n3894_
.sym 14348 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 14349 $abc$27913$new_n2554_
.sym 14350 $abc$27913$new_n2492_
.sym 14351 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[12]
.sym 14352 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[2]_new_inv_
.sym 14353 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 14354 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[6]
.sym 14356 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[6]
.sym 14357 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 14358 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[15]
.sym 14359 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19786
.sym 14362 $abc$27913$new_n2493_
.sym 14363 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[15]
.sym 14364 U$$2.mem_w_data[0]
.sym 14365 $abc$27913$new_n3894_
.sym 14367 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 14368 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[3]
.sym 14369 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[3]
.sym 14370 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14371 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[3]
.sym 14372 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14373 $abc$27913$new_n2553_
.sym 14374 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[12]
.sym 14375 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 14378 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[12]
.sym 14381 U$$2.mem_w_data[0]
.sym 14387 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[3]
.sym 14388 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 14389 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 14390 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[3]
.sym 14393 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[15]
.sym 14394 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14395 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 14396 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[15]
.sym 14399 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14400 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 14401 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[6]
.sym 14402 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[6]
.sym 14405 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[2]_new_inv_
.sym 14406 $abc$27913$new_n3894_
.sym 14408 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 14411 $abc$27913$new_n2554_
.sym 14412 $abc$27913$new_n2553_
.sym 14413 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[3]
.sym 14414 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14417 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 14418 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[12]
.sym 14419 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 14420 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[12]
.sym 14423 $abc$27913$new_n2493_
.sym 14424 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14425 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[12]
.sym 14426 $abc$27913$new_n2492_
.sym 14427 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19786
.sym 14428 cd_sync_clk16_0__i_$glb_clk
.sym 14429 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 14430 $abc$27913$new_n3931_
.sym 14431 U$$2.picorv32.mem_rdata_q[28]
.sym 14432 $abc$27913$new_n3908_
.sym 14433 U$$2.picorv32.mem_rdata_q[31]
.sym 14434 $abc$27913$new_n3907_
.sym 14435 $abc$27913$new_n2473_
.sym 14436 $abc$27913$new_n3895_
.sym 14437 $abc$27913$new_n3930_
.sym 14443 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14445 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[12]
.sym 14448 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 14449 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 14450 $abc$27913$new_n2514_
.sym 14453 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 14454 U$$2.picorv32.mem_rdata_latched[5]
.sym 14455 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[3]
.sym 14456 U$$2.picorv32.mem_rdata_q[14]
.sym 14457 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[3]
.sym 14458 U$$2.picorv32.mem_rdata_latched[5]
.sym 14459 U$$2.picorv32.mem_rdata_latched[3]
.sym 14460 U$$2.picorv32.mem_rdata_latched[6]
.sym 14462 U$$2.picorv32.mem_rdata_latched[3]
.sym 14464 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[12]
.sym 14465 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[1]
.sym 14471 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14472 $abc$27913$new_n3894_
.sym 14473 U$$2.mem_r_en
.sym 14475 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 14476 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 14477 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14478 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 14479 U$$2.picorv32.mem_xfer
.sym 14480 $abc$27913$new_n3894_
.sym 14481 $abc$27913$new_n2472_
.sym 14482 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[3]
.sym 14483 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[12]
.sym 14484 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[3]_new_inv_
.sym 14486 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 14487 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[12]
.sym 14490 U$$2.picorv32.mem_rdata_q[31]
.sym 14492 $abc$27913$new_n2473_
.sym 14493 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[1]
.sym 14495 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 14496 U$$2.picorv32.mem_rdata_q[28]
.sym 14497 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[3]
.sym 14500 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 14501 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 14502 $abc$27913$techmap\U$$2.picorv32.$procmux$4202_Y_new_inv_
.sym 14507 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 14510 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 14511 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14512 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[3]
.sym 14513 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[3]
.sym 14516 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14517 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[12]
.sym 14518 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[12]
.sym 14519 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 14522 $abc$27913$new_n2473_
.sym 14523 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 14524 $abc$27913$new_n2472_
.sym 14525 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[1]
.sym 14528 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 14529 $abc$27913$new_n3894_
.sym 14530 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[3]_new_inv_
.sym 14535 U$$2.picorv32.mem_rdata_q[28]
.sym 14536 U$$2.picorv32.mem_xfer
.sym 14537 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 14540 $abc$27913$new_n3894_
.sym 14541 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 14542 $abc$27913$techmap\U$$2.picorv32.$procmux$4202_Y_new_inv_
.sym 14543 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 14546 U$$2.picorv32.mem_xfer
.sym 14547 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 14548 U$$2.picorv32.mem_rdata_q[31]
.sym 14550 U$$2.mem_r_en
.sym 14551 cd_sync_clk16_0__i_$glb_clk
.sym 14553 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[5]_new_
.sym 14554 $abc$27913$new_n3950_
.sym 14555 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[5]_new_inv_
.sym 14556 $abc$27913$new_n3946_
.sym 14557 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12015[1]_new_
.sym 14558 $abc$27913$new_n3940_
.sym 14559 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 14560 U$$2.picorv32.mem_rdata_q[14]
.sym 14561 U$$2.picorv32.mem_xfer
.sym 14565 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 14567 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[6]
.sym 14568 U$$2.picorv32.mem_rdata_q[31]
.sym 14569 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 14571 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[1]
.sym 14572 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 14574 U$$2.picorv32.mem_rdata_q[13]
.sym 14577 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[1]
.sym 14581 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[0]
.sym 14582 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 14588 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 14594 U$$2.picorv32.mem_rdata_q[6]
.sym 14596 cd_sync.ready
.sym 14597 U$$2.picorv32.mem_rdata_q[5]
.sym 14599 $abc$27913$new_n2960_
.sym 14600 U$$2.picorv32.mem_rdata_latched[2]
.sym 14601 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[1]
.sym 14602 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 14603 U$$2.picorv32.mem_rdata_latched[4]
.sym 14604 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 14605 U$$2.picorv32.mem_rdata_q[0]
.sym 14610 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14612 U$$2.picorv32.mem_xfer
.sym 14613 U$$2.picorv32.mem_rdata_q[11]
.sym 14617 U$$2.picorv32.mem_rdata_q[29]
.sym 14618 U$$2.picorv32.mem_rdata_latched[5]
.sym 14620 U$$2.picorv32.mem_rdata_latched[6]
.sym 14623 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 14625 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[1]
.sym 14630 U$$2.picorv32.mem_rdata_latched[6]
.sym 14633 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 14635 U$$2.picorv32.mem_rdata_q[29]
.sym 14636 U$$2.picorv32.mem_xfer
.sym 14639 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 14640 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 14641 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[1]
.sym 14642 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[1]
.sym 14645 U$$2.picorv32.mem_rdata_latched[5]
.sym 14651 cd_sync.ready
.sym 14653 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 14654 $abc$27913$new_n2960_
.sym 14658 U$$2.picorv32.mem_rdata_latched[2]
.sym 14665 U$$2.picorv32.mem_rdata_latched[4]
.sym 14669 U$$2.picorv32.mem_rdata_q[5]
.sym 14670 U$$2.picorv32.mem_rdata_q[6]
.sym 14671 U$$2.picorv32.mem_rdata_q[11]
.sym 14672 U$$2.picorv32.mem_rdata_q[0]
.sym 14673 U$$2.picorv32.mem_xfer
.sym 14674 cd_sync_clk16_0__i_$glb_clk
.sym 14676 $abc$27913$new_n4695_
.sym 14677 $abc$27913$new_n3941_
.sym 14678 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[0]_new_
.sym 14679 U$$2.picorv32.mem_rdata_q[12]
.sym 14680 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[2]_new_inv_
.sym 14681 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10628[0]_new_
.sym 14682 U$$2.picorv32.mem_rdata_q[30]
.sym 14683 U$$2.picorv32.mem_rdata_q[29]
.sym 14684 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 14693 U$$2.picorv32.mem_rdata_q[14]
.sym 14694 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 14702 U$$2.picorv32.mem_xfer
.sym 14709 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 14710 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[15]
.sym 14720 U$$2.picorv32.mem_rdata_q[3]
.sym 14726 U$$2.picorv32.mem_rdata_q[9]
.sym 14728 U$$2.picorv32.mem_xfer
.sym 14729 U$$2.picorv32.mem_rdata_latched[3]
.sym 14730 U$$2.picorv32.mem_rdata_q[2]
.sym 14731 U$$2.picorv32.mem_rdata_q[10]
.sym 14762 U$$2.picorv32.mem_rdata_q[2]
.sym 14763 U$$2.picorv32.mem_rdata_q[10]
.sym 14764 U$$2.picorv32.mem_rdata_q[9]
.sym 14765 U$$2.picorv32.mem_rdata_q[3]
.sym 14770 U$$2.picorv32.mem_rdata_latched[3]
.sym 14796 U$$2.picorv32.mem_xfer
.sym 14797 cd_sync_clk16_0__i_$glb_clk
.sym 14812 U$$2.picorv32.mem_rdata_q[9]
.sym 14813 U$$2.mem_w_en[0]
.sym 14814 U$$2.picorv32.mem_rdata_q[12]
.sym 14815 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19761
.sym 14816 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 14817 $abc$27913$new_n3290_
.sym 14822 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[1]
.sym 14936 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 14940 U$$2.mem_w_en[1]
.sym 14947 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[3]
.sym 15546 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[6]
.sym 16375 U$$2.picorv32.pcpi_mul.next_rs2[35]
.sym 16376 U$$2.picorv32.pcpi_mul.rdx[33]
.sym 16378 $abc$27913$auto$maccmap.cc:111:fulladd$6674[1]
.sym 16379 $abc$27913$auto$maccmap.cc:112:fulladd$6675[1]
.sym 16381 U$$2.picorv32.pcpi_mul.rdx[30]
.sym 16382 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 16397 U$$2.picorv32.mem_rdata_q[12]
.sym 16425 U$$2.picorv32.pcpi_mul.rdx[34]
.sym 16426 U$$2.picorv32.pcpi_mul.rd[34]
.sym 16428 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16430 $abc$27913$auto$maccmap.cc:112:fulladd$6675[0]
.sym 16431 U$$2.picorv32.pcpi_mul.rdx[35]
.sym 16432 $abc$27913$auto$maccmap.cc:112:fulladd$6675[3]
.sym 16435 U$$2.picorv32.pcpi_mul.rd[35]
.sym 16436 $abc$27913$auto$maccmap.cc:111:fulladd$6674[1]
.sym 16437 $abc$27913$auto$maccmap.cc:111:fulladd$6674[3]
.sym 16440 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 16441 U$$2.picorv32.pcpi_mul.next_rs2[35]
.sym 16443 U$$2.picorv32.pcpi_mul.rd[35]
.sym 16445 $abc$27913$auto$maccmap.cc:112:fulladd$6675[1]
.sym 16446 $abc$27913$auto$maccmap.cc:111:fulladd$6674[2]
.sym 16447 $abc$27913$auto$maccmap.cc:112:fulladd$6675[2]
.sym 16448 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 16449 $auto$maccmap.cc:240:synth$6677.C[2]
.sym 16451 $abc$27913$auto$maccmap.cc:111:fulladd$6674[1]
.sym 16452 $abc$27913$auto$maccmap.cc:112:fulladd$6675[0]
.sym 16455 $auto$maccmap.cc:240:synth$6677.C[3]
.sym 16457 $abc$27913$auto$maccmap.cc:111:fulladd$6674[2]
.sym 16458 $abc$27913$auto$maccmap.cc:112:fulladd$6675[1]
.sym 16459 $auto$maccmap.cc:240:synth$6677.C[2]
.sym 16461 $auto$maccmap.cc:240:synth$6677.C[4]
.sym 16463 $abc$27913$auto$maccmap.cc:112:fulladd$6675[2]
.sym 16464 $abc$27913$auto$maccmap.cc:111:fulladd$6674[3]
.sym 16465 $auto$maccmap.cc:240:synth$6677.C[3]
.sym 16469 $abc$27913$auto$maccmap.cc:112:fulladd$6675[3]
.sym 16471 $auto$maccmap.cc:240:synth$6677.C[4]
.sym 16474 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 16475 U$$2.picorv32.pcpi_mul.rd[35]
.sym 16476 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16477 U$$2.picorv32.pcpi_mul.rdx[35]
.sym 16480 U$$2.picorv32.pcpi_mul.rdx[34]
.sym 16481 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16482 U$$2.picorv32.pcpi_mul.next_rs2[35]
.sym 16483 U$$2.picorv32.pcpi_mul.rd[34]
.sym 16486 U$$2.picorv32.pcpi_mul.rd[34]
.sym 16487 U$$2.picorv32.pcpi_mul.rdx[34]
.sym 16488 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16489 U$$2.picorv32.pcpi_mul.next_rs2[35]
.sym 16492 U$$2.picorv32.pcpi_mul.rdx[35]
.sym 16493 U$$2.picorv32.pcpi_mul.rd[35]
.sym 16494 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 16495 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16496 cd_sync.ready_$glb_ce
.sym 16497 cd_sync_clk16_0__i_$glb_clk
.sym 16498 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 16503 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 16505 U$$2.picorv32.pcpi_mul.next_rs2[33]
.sym 16507 U$$2.picorv32.pcpi_mul.rdx[5]
.sym 16508 U$$2.picorv32.pcpi_mul.next_rs2[34]
.sym 16509 U$$2.picorv32.pcpi_mul.rdx[31]
.sym 16510 $PACKER_GND_NET
.sym 16511 U$$2.picorv32.pcpi_rs2[31]
.sym 16514 U$$2.picorv32.pcpi_rs2[31]
.sym 16516 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 16518 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 16556 U$$2.picorv32.pcpi_mul.rd[34]
.sym 16558 U$$2.picorv32.pcpi_mul.rd[35]
.sym 16565 $PACKER_GND_NET
.sym 16567 U$$2.picorv32.pcpi_mul.rd[19]
.sym 16589 U$$2.picorv32.pcpi_mul.rd[18]
.sym 16601 U$$2.picorv32.pcpi_mul.rdx[18]
.sym 16602 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 16603 $PACKER_GND_NET
.sym 16604 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16611 U$$2.picorv32.pcpi_rs2[31]
.sym 16616 $PACKER_GND_NET
.sym 16622 U$$2.picorv32.pcpi_rs2[31]
.sym 16625 U$$2.picorv32.pcpi_mul.rd[18]
.sym 16626 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16627 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 16628 U$$2.picorv32.pcpi_mul.rdx[18]
.sym 16631 $PACKER_GND_NET
.sym 16640 $PACKER_GND_NET
.sym 16645 $PACKER_GND_NET
.sym 16650 $PACKER_GND_NET
.sym 16655 U$$2.picorv32.pcpi_mul.rdx[18]
.sym 16656 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 16657 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16658 U$$2.picorv32.pcpi_mul.rd[18]
.sym 16659 cd_sync.ready_$glb_ce
.sym 16660 cd_sync_clk16_0__i_$glb_clk
.sym 16662 $abc$27913$auto$maccmap.cc:111:fulladd$6569[0]
.sym 16665 $abc$27913$auto$maccmap.cc:112:fulladd$6570[0]
.sym 16668 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 16669 U$$2.picorv32.pcpi_mul.rd[4]
.sym 16679 $PACKER_GND_NET
.sym 16684 $abc$27913$auto$maccmap.cc:112:fulladd$6675[0]
.sym 16686 U$$2.picorv32.pcpi_mul.rd[30]
.sym 16688 U$$2.picorv32.pcpi_mul.rd[37]
.sym 16691 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 16692 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 16694 U$$2.picorv32.pcpi_mul.rd[39]
.sym 16695 U$$2.picorv32.pcpi_mul.rd[15]
.sym 16696 $PACKER_GND_NET
.sym 16703 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16705 $abc$27913$auto$maccmap.cc:112:fulladd$6690[2]
.sym 16707 U$$2.picorv32.pcpi_mul.rdx[17]
.sym 16709 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16710 U$$2.picorv32.pcpi_mul.rd[17]
.sym 16711 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16714 U$$2.picorv32.pcpi_mul.rdx[19]
.sym 16715 $abc$27913$auto$maccmap.cc:112:fulladd$6690[3]
.sym 16716 $abc$27913$auto$maccmap.cc:112:fulladd$6690[0]
.sym 16717 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 16718 $abc$27913$auto$maccmap.cc:111:fulladd$6689[2]
.sym 16720 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 16721 U$$2.picorv32.pcpi_mul.rd[19]
.sym 16724 $abc$27913$auto$maccmap.cc:112:fulladd$6690[1]
.sym 16726 $abc$27913$auto$maccmap.cc:111:fulladd$6689[3]
.sym 16733 $abc$27913$auto$maccmap.cc:111:fulladd$6689[1]
.sym 16735 $auto$maccmap.cc:240:synth$6692.C[2]
.sym 16737 $abc$27913$auto$maccmap.cc:111:fulladd$6689[1]
.sym 16738 $abc$27913$auto$maccmap.cc:112:fulladd$6690[0]
.sym 16741 $auto$maccmap.cc:240:synth$6692.C[3]
.sym 16743 $abc$27913$auto$maccmap.cc:111:fulladd$6689[2]
.sym 16744 $abc$27913$auto$maccmap.cc:112:fulladd$6690[1]
.sym 16745 $auto$maccmap.cc:240:synth$6692.C[2]
.sym 16747 $auto$maccmap.cc:240:synth$6692.C[4]
.sym 16749 $abc$27913$auto$maccmap.cc:111:fulladd$6689[3]
.sym 16750 $abc$27913$auto$maccmap.cc:112:fulladd$6690[2]
.sym 16751 $auto$maccmap.cc:240:synth$6692.C[3]
.sym 16756 $abc$27913$auto$maccmap.cc:112:fulladd$6690[3]
.sym 16757 $auto$maccmap.cc:240:synth$6692.C[4]
.sym 16760 U$$2.picorv32.pcpi_mul.rd[19]
.sym 16761 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 16762 U$$2.picorv32.pcpi_mul.rdx[19]
.sym 16763 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16766 U$$2.picorv32.pcpi_mul.rd[17]
.sym 16767 U$$2.picorv32.pcpi_mul.rdx[17]
.sym 16768 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 16769 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16772 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16773 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 16774 U$$2.picorv32.pcpi_mul.rdx[17]
.sym 16775 U$$2.picorv32.pcpi_mul.rd[17]
.sym 16778 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 16779 U$$2.picorv32.pcpi_mul.rd[19]
.sym 16780 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16781 U$$2.picorv32.pcpi_mul.rdx[19]
.sym 16782 cd_sync.ready_$glb_ce
.sym 16783 cd_sync_clk16_0__i_$glb_clk
.sym 16784 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 16787 U$$2.picorv32.pcpi_int_rd[30]
.sym 16788 U$$2.picorv32.pcpi_int_rd[5]
.sym 16790 U$$2.picorv32.pcpi_int_rd[29]
.sym 16791 U$$2.picorv32.pcpi_int_rd[4]
.sym 16792 U$$2.picorv32.pcpi_int_rd[31]
.sym 16802 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 16805 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 16806 $PACKER_VCC_NET
.sym 16807 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 16808 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 16810 U$$2.picorv32.pcpi_int_rd[7]
.sym 16811 $abc$27913$auto$maccmap.cc:112:fulladd$6570[0]
.sym 16812 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 16813 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 16815 U$$2.picorv32.pcpi_mul.rd[17]
.sym 16817 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 16819 U$$2.picorv32.pcpi_mul.rd[5]
.sym 16820 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 16826 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16827 $abc$27913$auto$maccmap.cc:112:fulladd$6611[3]
.sym 16830 $abc$27913$auto$maccmap.cc:111:fulladd$6610[3]
.sym 16831 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 16832 $abc$27913$auto$maccmap.cc:111:fulladd$6689[1]
.sym 16837 U$$2.picorv32.pcpi_mul.rdx[16]
.sym 16839 $abc$27913$auto$maccmap.cc:111:fulladd$6610[2]
.sym 16840 $abc$27913$auto$maccmap.cc:112:fulladd$6611[2]
.sym 16841 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16843 $abc$27913$auto$maccmap.cc:111:fulladd$6610[1]
.sym 16845 $abc$27913$auto$maccmap.cc:112:fulladd$6611[1]
.sym 16846 $abc$27913$auto$maccmap.cc:111:fulladd$6689[0]
.sym 16847 $abc$27913$auto$maccmap.cc:112:fulladd$6690[0]
.sym 16848 $abc$27913$auto$maccmap.cc:112:fulladd$6611[0]
.sym 16856 U$$2.picorv32.pcpi_mul.rd[16]
.sym 16858 $auto$maccmap.cc:240:synth$6613.C[2]
.sym 16860 $abc$27913$auto$maccmap.cc:111:fulladd$6610[1]
.sym 16861 $abc$27913$auto$maccmap.cc:112:fulladd$6611[0]
.sym 16864 $auto$maccmap.cc:240:synth$6613.C[3]
.sym 16866 $abc$27913$auto$maccmap.cc:111:fulladd$6610[2]
.sym 16867 $abc$27913$auto$maccmap.cc:112:fulladd$6611[1]
.sym 16868 $auto$maccmap.cc:240:synth$6613.C[2]
.sym 16870 $auto$maccmap.cc:240:synth$6613.C[4]
.sym 16872 $abc$27913$auto$maccmap.cc:112:fulladd$6611[2]
.sym 16873 $abc$27913$auto$maccmap.cc:111:fulladd$6610[3]
.sym 16874 $auto$maccmap.cc:240:synth$6613.C[3]
.sym 16877 $abc$27913$auto$maccmap.cc:112:fulladd$6611[3]
.sym 16880 $auto$maccmap.cc:240:synth$6613.C[4]
.sym 16883 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16884 U$$2.picorv32.pcpi_mul.rd[16]
.sym 16885 U$$2.picorv32.pcpi_mul.rdx[16]
.sym 16886 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 16889 U$$2.picorv32.pcpi_mul.rd[16]
.sym 16890 U$$2.picorv32.pcpi_mul.rdx[16]
.sym 16891 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 16892 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16897 $abc$27913$auto$maccmap.cc:111:fulladd$6689[0]
.sym 16901 $abc$27913$auto$maccmap.cc:112:fulladd$6690[0]
.sym 16902 $abc$27913$auto$maccmap.cc:111:fulladd$6689[1]
.sym 16905 cd_sync.ready_$glb_ce
.sym 16906 cd_sync_clk16_0__i_$glb_clk
.sym 16907 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 16909 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 16910 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 16911 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 16913 U$$2.picorv32.pcpi_mul.mul_finish
.sym 16915 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 16920 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16921 U$$2.picorv32.pcpi_int_rd[4]
.sym 16922 U$$2.picorv32.mem_rdata_q[14]
.sym 16925 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 16927 U$$2.picorv32.pcpi_mul.rd[62]
.sym 16928 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 16929 U$$0.phase_acc[31]
.sym 16931 U$$2.picorv32.mem_rdata_q[12]
.sym 16933 U$$2.picorv32.pcpi_mul.rdx[6]
.sym 16934 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 16937 U$$2.picorv32.pcpi_mul.rd[43]
.sym 16939 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 16940 U$$2.picorv32.pcpi_mul.rd[11]
.sym 16949 U$$2.picorv32.pcpi_mul.rd[45]
.sym 16951 U$$2.picorv32.pcpi_mul.rd[11]
.sym 16952 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 16953 U$$2.picorv32.pcpi_mul.rd[43]
.sym 16954 U$$2.picorv32.pcpi_mul.rd[47]
.sym 16955 U$$0.phase_acc[29]
.sym 16956 U$$0.phase_acc[23]
.sym 16959 U$$2.picorv32.pcpi_mul.rd[7]
.sym 16960 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 16963 U$$2.picorv32.pcpi_mul.rd[16]
.sym 16964 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 16965 U$$2.picorv32.pcpi_mul.rd[15]
.sym 16966 U$$2.picorv32.pcpi_mul.rd[39]
.sym 16968 U$$2.picorv32.pcpi_mul.rd[13]
.sym 16970 U$$2.picorv32.pcpi_mul.rd[48]
.sym 16973 U$$2.picorv32.pcpi_mul.rd[12]
.sym 16978 U$$0.phase_acc[30]
.sym 16980 U$$2.picorv32.pcpi_mul.rd[44]
.sym 16982 U$$0.phase_acc[29]
.sym 16984 U$$0.phase_acc[30]
.sym 16988 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 16989 U$$2.picorv32.pcpi_mul.rd[45]
.sym 16990 U$$2.picorv32.pcpi_mul.rd[13]
.sym 16995 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 16996 U$$2.picorv32.pcpi_mul.rd[15]
.sym 16997 U$$2.picorv32.pcpi_mul.rd[47]
.sym 17001 U$$0.phase_acc[30]
.sym 17002 U$$0.phase_acc[23]
.sym 17006 U$$2.picorv32.pcpi_mul.rd[44]
.sym 17007 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17009 U$$2.picorv32.pcpi_mul.rd[12]
.sym 17013 U$$2.picorv32.pcpi_mul.rd[43]
.sym 17014 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17015 U$$2.picorv32.pcpi_mul.rd[11]
.sym 17019 U$$2.picorv32.pcpi_mul.rd[7]
.sym 17020 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17021 U$$2.picorv32.pcpi_mul.rd[39]
.sym 17024 U$$2.picorv32.pcpi_mul.rd[48]
.sym 17025 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17026 U$$2.picorv32.pcpi_mul.rd[16]
.sym 17028 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 17029 cd_sync_clk16_0__i_$glb_clk
.sym 17031 $abc$27913$auto$maccmap.cc:111:fulladd$6569[1]
.sym 17032 U$$2.picorv32.pcpi_mul.next_rs2[8]
.sym 17033 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 17034 $abc$27913$auto$maccmap.cc:112:fulladd$6570[1]
.sym 17035 U$$2.picorv32.pcpi_mul.next_rs2[6]
.sym 17036 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 17037 U$$2.picorv32.pcpi_mul.next_rs2[9]
.sym 17038 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 17039 U$$2.picorv32.pcpi_int_rd[12]
.sym 17043 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 17044 U$$2.picorv32.pcpi_mul.rd[14]
.sym 17045 cd_sync.ready
.sym 17046 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17047 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 17048 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 17049 U$$0.phase_acc[21]
.sym 17050 U$$2.picorv32.pcpi_mul.rd[47]
.sym 17051 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 17052 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 17054 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 17055 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 17059 U$$0_phase_step[1]
.sym 17061 U$$2.picorv32.pcpi_mul.rd[8]
.sym 17062 $abc$27913$auto$maccmap.cc:111:fulladd$6631[0]
.sym 17063 U$$0_phase_step[2]
.sym 17064 U$$2.picorv32.pcpi_mul.rd[19]
.sym 17073 U$$2.picorv32.pcpi_mul.rd[6]
.sym 17074 U$$2.picorv32.pcpi_mul.rd[7]
.sym 17083 $abc$27913$auto$maccmap.cc:112:fulladd$6570[0]
.sym 17086 $abc$27913$auto$maccmap.cc:112:fulladd$6570[3]
.sym 17087 $abc$27913$auto$maccmap.cc:111:fulladd$6569[2]
.sym 17088 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 17089 U$$2.picorv32.pcpi_mul.next_rs2[8]
.sym 17091 $abc$27913$auto$maccmap.cc:112:fulladd$6570[1]
.sym 17093 U$$2.picorv32.pcpi_mul.rdx[6]
.sym 17096 $abc$27913$auto$maccmap.cc:111:fulladd$6569[1]
.sym 17098 U$$2.picorv32.pcpi_mul.rdx[7]
.sym 17100 $abc$27913$auto$maccmap.cc:111:fulladd$6569[3]
.sym 17101 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 17103 $abc$27913$auto$maccmap.cc:112:fulladd$6570[2]
.sym 17104 $auto$maccmap.cc:240:synth$6572.C[2]
.sym 17106 $abc$27913$auto$maccmap.cc:111:fulladd$6569[1]
.sym 17107 $abc$27913$auto$maccmap.cc:112:fulladd$6570[0]
.sym 17110 $auto$maccmap.cc:240:synth$6572.C[3]
.sym 17112 $abc$27913$auto$maccmap.cc:111:fulladd$6569[2]
.sym 17113 $abc$27913$auto$maccmap.cc:112:fulladd$6570[1]
.sym 17114 $auto$maccmap.cc:240:synth$6572.C[2]
.sym 17116 $auto$maccmap.cc:240:synth$6572.C[4]
.sym 17118 $abc$27913$auto$maccmap.cc:111:fulladd$6569[3]
.sym 17119 $abc$27913$auto$maccmap.cc:112:fulladd$6570[2]
.sym 17120 $auto$maccmap.cc:240:synth$6572.C[3]
.sym 17125 $abc$27913$auto$maccmap.cc:112:fulladd$6570[3]
.sym 17126 $auto$maccmap.cc:240:synth$6572.C[4]
.sym 17129 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 17130 U$$2.picorv32.pcpi_mul.next_rs2[8]
.sym 17131 U$$2.picorv32.pcpi_mul.rd[7]
.sym 17132 U$$2.picorv32.pcpi_mul.rdx[7]
.sym 17135 $abc$27913$auto$maccmap.cc:111:fulladd$6569[1]
.sym 17138 $abc$27913$auto$maccmap.cc:112:fulladd$6570[0]
.sym 17141 U$$2.picorv32.pcpi_mul.rd[7]
.sym 17142 U$$2.picorv32.pcpi_mul.next_rs2[8]
.sym 17143 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 17144 U$$2.picorv32.pcpi_mul.rdx[7]
.sym 17147 U$$2.picorv32.pcpi_mul.rdx[6]
.sym 17148 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 17149 U$$2.picorv32.pcpi_mul.rd[6]
.sym 17150 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 17151 cd_sync.ready_$glb_ce
.sym 17152 cd_sync_clk16_0__i_$glb_clk
.sym 17153 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 17154 U$$0_phase_step[1]
.sym 17155 U$$0_phase_step[12]
.sym 17156 U$$0_phase_step[2]
.sym 17157 U$$0_phase_step[7]
.sym 17158 U$$0_phase_step[15]
.sym 17159 U$$0_phase_step[13]
.sym 17160 U$$0_phase_step[3]
.sym 17161 $abc$27913$new_n3721_
.sym 17165 $abc$27913$new_n2463_
.sym 17170 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 17171 U$$2.picorv32.pcpi_int_rd[15]
.sym 17174 U$$2.mem_w_data[14]
.sym 17177 U$$0.phase_acc[28]
.sym 17179 U$$2.picorv32.pcpi_rs1[0]
.sym 17180 $abc$27913$new_n2463_
.sym 17181 $PACKER_GND_NET
.sym 17182 U$$2.picorv32.pcpi_mul.rd[41]
.sym 17183 U$$2.mem_w_data[31]
.sym 17184 U$$2.mem_w_data[10]
.sym 17187 $abc$27913$new_n3685_
.sym 17188 U$$2.picorv32.pcpi_rs2[8]
.sym 17189 U$$0_phase_step[12]
.sym 17197 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$17911
.sym 17200 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 17201 U$$2.picorv32.pcpi_mul.next_rs2[9]
.sym 17202 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 17203 cd_sync.ready
.sym 17204 U$$2.picorv32.pcpi_mul.rd[6]
.sym 17205 U$$2.picorv32.pcpi_mul.mul_counter[1]
.sym 17206 U$$2.picorv32.pcpi_mul.rdx[8]
.sym 17208 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 17213 U$$2.picorv32.pcpi_mul.rd[9]
.sym 17215 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 17216 U$$2.picorv32.pcpi_mul.rdx[6]
.sym 17218 U$$2.picorv32.pcpi_mul.mul_counter[0]
.sym 17220 U$$0_phase_step[12]
.sym 17221 U$$2.picorv32.pcpi_mul.rd[8]
.sym 17224 U$$0_phase_step[13]
.sym 17226 U$$2.picorv32.pcpi_mul.rdx[9]
.sym 17228 U$$2.picorv32.pcpi_mul.rdx[8]
.sym 17229 U$$2.picorv32.pcpi_mul.rd[8]
.sym 17230 U$$2.picorv32.pcpi_mul.next_rs2[9]
.sym 17231 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 17234 U$$2.picorv32.pcpi_mul.rd[8]
.sym 17235 U$$2.picorv32.pcpi_mul.rdx[8]
.sym 17236 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 17237 U$$2.picorv32.pcpi_mul.next_rs2[9]
.sym 17241 U$$2.picorv32.pcpi_mul.mul_counter[1]
.sym 17247 U$$0_phase_step[12]
.sym 17253 cd_sync.ready
.sym 17254 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 17255 U$$2.picorv32.pcpi_mul.mul_counter[0]
.sym 17259 U$$0_phase_step[13]
.sym 17264 U$$2.picorv32.pcpi_mul.rdx[9]
.sym 17265 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 17266 U$$2.picorv32.pcpi_mul.rd[9]
.sym 17267 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 17270 U$$2.picorv32.pcpi_mul.rdx[6]
.sym 17271 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 17272 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 17273 U$$2.picorv32.pcpi_mul.rd[6]
.sym 17274 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$17911
.sym 17275 cd_sync_clk16_0__i_$glb_clk
.sym 17276 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 17277 U$$0_phase_step[24]
.sym 17278 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 17279 U$$2.mem_rdata[30]
.sym 17280 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 17281 U$$0_phase_step[9]
.sym 17282 U$$0_phase_step[26]
.sym 17283 U$$0_phase_step[14]
.sym 17284 U$$0_phase_step[10]
.sym 17286 $abc$27913$new_n3685_
.sym 17289 U$$2.picorv32.pcpi_int_rd[16]
.sym 17290 U$$2.mem_w_data[16]
.sym 17291 U$$2.mem_w_data[7]
.sym 17293 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$17911
.sym 17294 U$$2.mem_w_data[19]
.sym 17296 U$$2.mem_w_data[29]
.sym 17299 U$$2.picorv32.pcpi_int_rd[11]
.sym 17300 U$$2.mem_w_data[2]
.sym 17301 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 17304 U$$0_phase_step[26]
.sym 17305 U$$2.mem_w_data[5]
.sym 17306 U$$0_phase_step[14]
.sym 17307 U$$0_phase_step[13]
.sym 17308 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 17312 U$$2.picorv32.mem_la_secondword
.sym 17318 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17320 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 17323 U$$0_phase_step[13]
.sym 17326 U$$0.phase_acc[30]
.sym 17328 U$$2.picorv32.pcpi_mul.rd[40]
.sym 17330 U$$2.picorv32.pcpi_mul.rd[18]
.sym 17331 U$$2.picorv32.pcpi_mul.rd[10]
.sym 17334 U$$2.picorv32.pcpi_mul.rd[19]
.sym 17335 U$$2.picorv32.pcpi_mul.rd[51]
.sym 17336 U$$2.picorv32.mem_la_secondword
.sym 17338 U$$2.picorv32.pcpi_mul.rd[8]
.sym 17339 U$$0.phase_acc[26]
.sym 17340 $abc$27913$new_n2463_
.sym 17341 U$$2.picorv32.pcpi_mul.rd[9]
.sym 17342 U$$2.picorv32.pcpi_mul.rd[41]
.sym 17344 U$$2.mem_rdata[30]
.sym 17345 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 17346 $abc$27913$new_n3090_
.sym 17348 U$$2.picorv32.pcpi_mul.rd[42]
.sym 17349 U$$2.picorv32.pcpi_mul.rd[50]
.sym 17351 U$$2.picorv32.pcpi_mul.rd[8]
.sym 17352 U$$2.picorv32.pcpi_mul.rd[40]
.sym 17353 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17357 $abc$27913$new_n3090_
.sym 17359 U$$0_phase_step[13]
.sym 17360 $abc$27913$new_n2463_
.sym 17364 U$$0.phase_acc[30]
.sym 17366 U$$0.phase_acc[26]
.sym 17370 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17371 U$$2.picorv32.pcpi_mul.rd[51]
.sym 17372 U$$2.picorv32.pcpi_mul.rd[19]
.sym 17375 U$$2.picorv32.mem_la_secondword
.sym 17376 U$$2.mem_rdata[30]
.sym 17377 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 17382 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17383 U$$2.picorv32.pcpi_mul.rd[18]
.sym 17384 U$$2.picorv32.pcpi_mul.rd[50]
.sym 17387 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17389 U$$2.picorv32.pcpi_mul.rd[10]
.sym 17390 U$$2.picorv32.pcpi_mul.rd[42]
.sym 17393 U$$2.picorv32.pcpi_mul.rd[41]
.sym 17394 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 17395 U$$2.picorv32.pcpi_mul.rd[9]
.sym 17397 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 17398 cd_sync_clk16_0__i_$glb_clk
.sym 17400 U$$2.mem_w_data[5]
.sym 17401 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 17402 $abc$27913$U$$2.picorv32.mem_rdata_latched[25]_new_inv_
.sym 17403 $abc$27913$new_n3041_
.sym 17404 $abc$27913$new_n2496_
.sym 17405 $abc$27913$new_n3036_
.sym 17406 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 17407 U$$2.mem_rdata[26]
.sym 17408 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 17409 U$$2.picorv32.reg_out[8]
.sym 17410 U$$0_phase_step[17]
.sym 17411 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 17413 U$$0_phase_step[25]
.sym 17414 U$$2.picorv32.pcpi_int_rd[18]
.sym 17416 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 17417 U$$0_phase_step[8]
.sym 17419 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[15]
.sym 17420 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 17422 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[3]
.sym 17423 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 17424 $abc$27913$U$$2.picorv32.mem_rdata[4]_new_inv_
.sym 17425 U$$2.mem_rdata[18]
.sym 17427 U$$2.picorv32.pcpi_int_rd[19]
.sym 17428 U$$0_phase_step[9]
.sym 17429 U$$2.mem_w_data[18]
.sym 17431 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 17432 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 17433 $abc$27913$new_n3074_
.sym 17434 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[8]
.sym 17435 $abc$27913$new_n2518_
.sym 17442 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 17444 U$$2.mem_w_data[0]
.sym 17445 U$$2.mem_rdata[29]
.sym 17446 $abc$27913$new_n2463_
.sym 17447 U$$0_phase_step[14]
.sym 17449 U$$2.picorv32.pcpi_rs1[0]
.sym 17452 U$$2.mem_w_data[17]
.sym 17453 U$$2.mem_w_data[31]
.sym 17454 $abc$27913$new_n3079_
.sym 17455 U$$2.picorv32.pcpi_rs1[1]
.sym 17457 $abc$27913$new_n3685_
.sym 17459 $abc$27913$U$$2.picorv32.mem_rdata[3]_new_inv_
.sym 17460 U$$2.mem_w_data[19]
.sym 17464 U$$2.mem_w_data[16]
.sym 17467 U$$2.picorv32.mem_la_secondword
.sym 17468 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 17475 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 17476 U$$2.mem_rdata[29]
.sym 17477 U$$2.picorv32.mem_la_secondword
.sym 17480 U$$2.mem_w_data[19]
.sym 17486 $abc$27913$new_n3079_
.sym 17488 U$$0_phase_step[14]
.sym 17489 $abc$27913$new_n2463_
.sym 17493 U$$2.mem_w_data[17]
.sym 17501 U$$2.mem_w_data[31]
.sym 17506 U$$2.mem_w_data[16]
.sym 17511 U$$2.mem_w_data[0]
.sym 17516 U$$2.picorv32.pcpi_rs1[0]
.sym 17517 $abc$27913$U$$2.picorv32.mem_rdata[3]_new_inv_
.sym 17518 U$$2.picorv32.pcpi_rs1[1]
.sym 17519 $abc$27913$new_n3685_
.sym 17520 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 17521 cd_sync_clk16_0__i_$glb_clk
.sym 17522 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 17523 $abc$27913$new_n2500_
.sym 17524 U$$2.mem_rdata[27]
.sym 17525 $abc$27913$new_n3052_
.sym 17526 $abc$27913$new_n3040_
.sym 17527 $abc$27913$new_n2544_
.sym 17528 $abc$27913$new_n3035_
.sym 17529 $abc$27913$U$$2.picorv32.mem_rdata[4]_new_inv_
.sym 17530 $abc$27913$U$$2.picorv32.mem_rdata[2]_new_inv_
.sym 17536 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 17537 U$$0_phase_step[16]
.sym 17538 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 17539 U$$0_phase_step[19]
.sym 17540 U$$2.mem_w_data[17]
.sym 17541 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 17542 U$$2.mem_w_data[5]
.sym 17543 U$$0_phase_step[20]
.sym 17544 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 17545 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 17546 U$$2.mem_rdata[18]
.sym 17547 $abc$27913$U$$2.picorv32.mem_rdata_latched[25]_new_inv_
.sym 17548 U$$2.mem_rdata[31]
.sym 17549 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[4]
.sym 17550 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 17551 U$$2.mem_rdata[18]
.sym 17552 U$$2.picorv32.mem_16bit_buffer[2]
.sym 17553 U$$2.mem_rdata[24]
.sym 17554 $abc$27913$U$$2.picorv32.mem_rdata[2]_new_inv_
.sym 17555 U$$0_phase_step[2]
.sym 17556 U$$0_phase_step[1]
.sym 17557 U$$2.picorv32.mem_rdata_latched[2]
.sym 17558 U$$2.mem_rdata[27]
.sym 17568 $abc$27913$new_n2443_
.sym 17572 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 17573 $abc$27913$U$$2.mem_r_data[18]_new_inv_
.sym 17574 $abc$27913$U$$2.mem_r_data[24]_new_inv_
.sym 17576 U$$2.mem_w_data[30]
.sym 17580 $abc$27913$new_n3059_
.sym 17581 $abc$27913$U$$2.mem_r_data[5]_new_inv_
.sym 17582 $abc$27913$new_n2469_
.sym 17583 $abc$27913$new_n2540_
.sym 17584 $abc$27913$new_n2534_
.sym 17585 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17586 $abc$27913$new_n3085_
.sym 17588 $abc$27913$U$$2.mem_r_data[9]_new_inv_
.sym 17590 $abc$27913$new_n2469_
.sym 17591 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 17593 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17594 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 17597 $abc$27913$U$$2.mem_r_data[18]_new_inv_
.sym 17598 $abc$27913$new_n2540_
.sym 17599 $abc$27913$new_n2469_
.sym 17600 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17603 U$$2.mem_w_data[30]
.sym 17609 $abc$27913$new_n2443_
.sym 17610 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 17612 $abc$27913$U$$2.mem_r_data[9]_new_inv_
.sym 17615 $abc$27913$U$$2.mem_r_data[5]_new_inv_
.sym 17616 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17617 $abc$27913$new_n2469_
.sym 17618 $abc$27913$new_n2534_
.sym 17621 $abc$27913$new_n3085_
.sym 17622 $abc$27913$new_n2469_
.sym 17624 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 17627 $abc$27913$new_n2469_
.sym 17628 $abc$27913$new_n2534_
.sym 17629 $abc$27913$U$$2.mem_r_data[5]_new_inv_
.sym 17633 $abc$27913$U$$2.mem_r_data[18]_new_inv_
.sym 17635 $abc$27913$new_n2469_
.sym 17636 $abc$27913$new_n2540_
.sym 17639 $abc$27913$U$$2.mem_r_data[24]_new_inv_
.sym 17641 $abc$27913$new_n2469_
.sym 17642 $abc$27913$new_n3059_
.sym 17643 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 17644 cd_sync_clk16_0__i_$glb_clk
.sym 17645 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 17646 $abc$27913$new_n3048_
.sym 17647 U$$2.picorv32.mem_rdata_latched[7]
.sym 17648 $abc$27913$new_n2469_
.sym 17649 U$$2.picorv32.mem_rdata_latched[2]
.sym 17650 $abc$27913$new_n3074_
.sym 17651 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17652 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 17653 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 17655 U$$2.picorv32.decoder_trigger
.sym 17658 U$$2.picorv32.decoded_imm_j[5]
.sym 17660 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 17661 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[3]
.sym 17662 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 17663 U$$2.picorv32.mem_rdata_latched[6]
.sym 17664 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[1]
.sym 17665 $abc$27913$new_n2462_
.sym 17667 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 17670 $abc$27913$new_n3052_
.sym 17671 $abc$27913$new_n2463_
.sym 17672 $abc$27913$new_n3685_
.sym 17674 $PACKER_GND_NET
.sym 17675 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 17676 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 17677 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 17678 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 17679 $abc$27913$new_n2474_
.sym 17681 U$$0_phase_step[12]
.sym 17687 $abc$27913$new_n3061_
.sym 17689 $abc$27913$new_n3101_
.sym 17692 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[8]
.sym 17693 $abc$27913$new_n2463_
.sym 17694 $abc$27913$new_n2523_
.sym 17696 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 17697 $abc$27913$new_n3029_
.sym 17698 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 17700 U$$0_phase_step[9]
.sym 17701 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[8]
.sym 17704 $abc$27913$new_n3062_
.sym 17706 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[8]
.sym 17708 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17709 $abc$27913$U$$2.mem_r_data[20]_new_inv_
.sym 17711 U$$0_phase_step[27]
.sym 17713 $abc$27913$new_n2469_
.sym 17714 $abc$27913$U$$2.mem_r_data[31]_new_inv_
.sym 17715 U$$0_phase_step[2]
.sym 17716 U$$0_phase_step[1]
.sym 17718 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 17720 $abc$27913$new_n2463_
.sym 17723 U$$0_phase_step[27]
.sym 17726 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[8]
.sym 17727 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 17728 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[8]
.sym 17729 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 17732 $abc$27913$new_n3061_
.sym 17733 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[8]
.sym 17734 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 17735 $abc$27913$new_n3062_
.sym 17738 U$$0_phase_step[2]
.sym 17741 $abc$27913$new_n2463_
.sym 17744 $abc$27913$new_n2463_
.sym 17745 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17746 U$$0_phase_step[9]
.sym 17747 $abc$27913$new_n3029_
.sym 17750 $abc$27913$new_n2523_
.sym 17751 $abc$27913$U$$2.mem_r_data[20]_new_inv_
.sym 17752 $abc$27913$new_n2469_
.sym 17756 $abc$27913$U$$2.mem_r_data[31]_new_inv_
.sym 17757 $abc$27913$new_n2469_
.sym 17758 $abc$27913$new_n3101_
.sym 17763 U$$0_phase_step[1]
.sym 17765 $abc$27913$new_n2463_
.sym 17769 $abc$27913$new_n2489_
.sym 17770 $abc$27913$new_n3095_
.sym 17771 $abc$27913$new_n3063_
.sym 17772 $abc$27913$new_n3073_
.sym 17773 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 17774 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 17775 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 17776 $abc$27913$new_n2467_
.sym 17779 U$$2.picorv32.mem_rdata_q[12]
.sym 17783 U$$2.mem_rdata[20]
.sym 17784 $abc$27913$new_n2443_
.sym 17786 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 17787 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[4]
.sym 17789 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[8]
.sym 17790 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 17792 $abc$27913$new_n2469_
.sym 17793 U$$2.mem_w_data[5]
.sym 17795 U$$0_phase_step[13]
.sym 17796 U$$2.picorv32.mem_la_secondword
.sym 17797 $abc$27913$new_n2463_
.sym 17798 U$$0_phase_step[14]
.sym 17799 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17800 U$$2.picorv32.mem_rdata_latched[4]
.sym 17801 U$$2.picorv32.mem_rdata_latched[12]
.sym 17802 U$$2.picorv32.mem_rdata_latched[3]
.sym 17804 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 17811 $abc$27913$U$$2.mem_r_data[19]_new_inv_
.sym 17812 $abc$27913$new_n2469_
.sym 17813 $abc$27913$U$$2.mem_r_data[31]_new_inv_
.sym 17815 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17816 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 17818 $abc$27913$new_n2556_
.sym 17820 U$$2.picorv32.mem_la_secondword
.sym 17822 $abc$27913$new_n2449_
.sym 17823 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17824 $abc$27913$U$$2.mem_r_data[20]_new_inv_
.sym 17825 U$$2.mem_r_en
.sym 17826 $abc$27913$new_n3059_
.sym 17827 $abc$27913$U$$2.mem_r_data[24]_new_inv_
.sym 17831 $abc$27913$new_n2507_
.sym 17832 $abc$27913$new_n2444_
.sym 17833 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 17834 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 17836 $abc$27913$new_n3101_
.sym 17838 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 17840 $abc$27913$new_n3085_
.sym 17841 $abc$27913$new_n2523_
.sym 17843 $abc$27913$new_n2469_
.sym 17844 $abc$27913$U$$2.mem_r_data[20]_new_inv_
.sym 17845 $abc$27913$new_n2523_
.sym 17846 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17849 $abc$27913$new_n2556_
.sym 17850 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17851 $abc$27913$U$$2.mem_r_data[19]_new_inv_
.sym 17852 $abc$27913$new_n2469_
.sym 17856 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 17858 U$$2.picorv32.mem_la_secondword
.sym 17861 $abc$27913$new_n3101_
.sym 17862 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17863 $abc$27913$U$$2.mem_r_data[31]_new_inv_
.sym 17864 $abc$27913$new_n2469_
.sym 17867 $abc$27913$new_n3059_
.sym 17868 $abc$27913$U$$2.mem_r_data[24]_new_inv_
.sym 17869 $abc$27913$new_n2469_
.sym 17870 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17873 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17874 $abc$27913$new_n2469_
.sym 17875 $abc$27913$new_n2507_
.sym 17876 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 17879 $abc$27913$new_n2444_
.sym 17880 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 17881 U$$2.mem_r_en
.sym 17882 $abc$27913$new_n2449_
.sym 17885 $abc$27913$new_n3085_
.sym 17886 $abc$27913$new_n2469_
.sym 17887 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 17888 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17892 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 17893 U$$2.picorv32.mem_rdata_latched[1]
.sym 17894 U$$2.picorv32.mem_rdata_latched[12]
.sym 17895 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 17896 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 17897 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 17898 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 17899 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 17901 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 17904 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 17905 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 17906 U$$2.picorv32.mem_rdata_latched[5]
.sym 17910 U$$2.picorv32.mem_rdata_latched[6]
.sym 17914 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[3]
.sym 17916 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 17917 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 17918 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 17919 $abc$27913$new_n2518_
.sym 17920 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 17921 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 17922 U$$2.picorv32.mem_rdata_latched[6]
.sym 17923 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 17926 U$$2.picorv32.mem_rdata_latched[4]
.sym 17927 U$$2.mem_w_data[6]
.sym 17933 $abc$27913$new_n2522_
.sym 17934 $abc$27913$new_n2555_
.sym 17935 $abc$27913$new_n3063_
.sym 17936 $abc$27913$new_n2533_
.sym 17937 U$$0_phase_step[16]
.sym 17938 $abc$27913$new_n2506_
.sym 17939 $abc$27913$new_n2463_
.sym 17941 $abc$27913$new_n3079_
.sym 17942 $abc$27913$new_n2528_
.sym 17943 $abc$27913$new_n2517_
.sym 17945 $abc$27913$new_n3058_
.sym 17946 U$$2.picorv32.mem_16bit_buffer[3]
.sym 17947 U$$2.picorv32.mem_16bit_buffer[5]
.sym 17949 $abc$27913$new_n2474_
.sym 17950 $abc$27913$new_n2573_
.sym 17951 U$$2.picorv32.mem_16bit_buffer[6]
.sym 17952 $abc$27913$new_n2511_
.sym 17953 $abc$27913$new_n2442_
.sym 17956 $abc$27913$new_n2550_
.sym 17957 U$$2.picorv32.mem_16bit_buffer[4]
.sym 17958 U$$0_phase_step[14]
.sym 17959 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17961 U$$2.picorv32.mem_16bit_buffer[8]
.sym 17963 U$$0_phase_step[17]
.sym 17966 $abc$27913$new_n2463_
.sym 17967 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17968 U$$0_phase_step[14]
.sym 17969 $abc$27913$new_n3079_
.sym 17972 U$$2.picorv32.mem_16bit_buffer[4]
.sym 17973 $abc$27913$new_n2522_
.sym 17974 $abc$27913$new_n2517_
.sym 17975 $abc$27913$new_n2474_
.sym 17978 U$$2.picorv32.mem_16bit_buffer[3]
.sym 17979 $abc$27913$new_n2555_
.sym 17980 $abc$27913$new_n2474_
.sym 17981 $abc$27913$new_n2550_
.sym 17984 U$$2.picorv32.mem_16bit_buffer[8]
.sym 17985 $abc$27913$new_n3063_
.sym 17986 $abc$27913$new_n3058_
.sym 17987 $abc$27913$new_n2474_
.sym 17990 $abc$27913$new_n2528_
.sym 17991 $abc$27913$new_n2533_
.sym 17992 $abc$27913$new_n2474_
.sym 17993 U$$2.picorv32.mem_16bit_buffer[5]
.sym 17996 U$$0_phase_step[17]
.sym 17997 $abc$27913$new_n2442_
.sym 17998 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 17999 $abc$27913$new_n2463_
.sym 18002 U$$0_phase_step[16]
.sym 18003 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 18004 $abc$27913$new_n2463_
.sym 18005 $abc$27913$new_n2573_
.sym 18008 $abc$27913$new_n2506_
.sym 18009 $abc$27913$new_n2474_
.sym 18010 $abc$27913$new_n2511_
.sym 18011 U$$2.picorv32.mem_16bit_buffer[6]
.sym 18015 $abc$27913$new_n4699_
.sym 18016 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4410.$and$/usr/local/bin/../share/yosys/techmap.v:434$7562_Y[1]_new_
.sym 18017 $abc$27913$new_n3045_
.sym 18018 $abc$27913$new_n3020_
.sym 18019 $abc$27913$new_n4021_
.sym 18020 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 18021 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 18022 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 18023 U$$2.picorv32.pcpi_rs2[31]
.sym 18024 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18028 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 18030 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[4]
.sym 18031 U$$2.picorv32.mem_rdata_latched[4]
.sym 18032 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 18033 U$$2.picorv32.mem_rdata_latched[3]
.sym 18034 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 18036 U$$2.picorv32.mem_16bit_buffer[1]
.sym 18037 U$$2.picorv32.mem_rdata_latched[5]
.sym 18039 U$$2.picorv32.mem_rdata_latched[12]
.sym 18040 U$$2.picorv32.mem_rdata_latched[3]
.sym 18041 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 18042 U$$2.picorv32.mem_rdata_latched[2]
.sym 18043 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18044 $abc$27913$U$$2.picorv32.mem_rdata_latched[25]_new_inv_
.sym 18045 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18047 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 18048 $abc$27913$new_n3927_
.sym 18049 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 18050 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 18056 $abc$27913$U$$2.mem_r_data[13]_new_inv_
.sym 18057 $abc$27913$U$$2.mem_r_data[4]_new_inv_
.sym 18058 $abc$27913$U$$2.mem_r_data[14]_new_inv_
.sym 18059 $abc$27913$new_n2443_
.sym 18060 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 18063 U$$2.picorv32.mem_la_wdata[6]
.sym 18065 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 18066 U$$2.picorv32.mem_la_secondword
.sym 18067 U$$0_phase_step[13]
.sym 18068 $abc$27913$new_n2564_
.sym 18070 $abc$27913$new_n3090_
.sym 18071 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 18076 $abc$27913$new_n2569_
.sym 18078 U$$2.mem_rdata[16]
.sym 18080 $abc$27913$new_n2463_
.sym 18083 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 18084 $abc$27913$new_n2568_
.sym 18089 $abc$27913$U$$2.mem_r_data[14]_new_inv_
.sym 18091 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 18092 $abc$27913$new_n2443_
.sym 18096 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 18097 U$$2.picorv32.mem_la_secondword
.sym 18098 U$$2.mem_rdata[16]
.sym 18101 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 18102 $abc$27913$new_n2463_
.sym 18103 U$$0_phase_step[13]
.sym 18104 $abc$27913$new_n3090_
.sym 18109 U$$2.picorv32.mem_la_wdata[6]
.sym 18114 $abc$27913$new_n2564_
.sym 18115 $abc$27913$new_n2569_
.sym 18116 $abc$27913$new_n2568_
.sym 18119 $abc$27913$new_n2564_
.sym 18120 $abc$27913$new_n2569_
.sym 18121 $abc$27913$new_n2568_
.sym 18122 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 18125 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 18126 $abc$27913$new_n2443_
.sym 18127 $abc$27913$U$$2.mem_r_data[13]_new_inv_
.sym 18131 $abc$27913$new_n2443_
.sym 18132 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 18133 $abc$27913$U$$2.mem_r_data[4]_new_inv_
.sym 18135 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 18136 cd_sync_clk16_0__i_$glb_clk
.sym 18138 $abc$27913$new_n3911_
.sym 18139 $abc$27913$new_n3879_
.sym 18140 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4376.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7621_Y[0]_new_inv_
.sym 18141 $abc$27913$new_n3881_
.sym 18142 $abc$27913$new_n3902_
.sym 18143 $abc$27913$new_n4698_
.sym 18144 $abc$27913$new_n4011_
.sym 18145 $abc$27913$new_n3949_
.sym 18146 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 18152 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 18153 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 18156 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 18158 U$$2.mem_w_data[6]
.sym 18160 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[3]
.sym 18162 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 18164 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18165 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18166 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[9]
.sym 18167 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 18168 U$$2.picorv32.mem_xfer
.sym 18169 U$$2.picorv32.mem_rdata_q[27]
.sym 18170 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 18171 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 18172 $abc$27913$new_n3685_
.sym 18173 $abc$27913$new_n3879_
.sym 18185 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 18186 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 18187 U$$2.mem_r_en
.sym 18188 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 18189 cd_sync.ready
.sym 18190 $abc$27913$new_n2443_
.sym 18191 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 18192 $abc$27913$new_n2444_
.sym 18193 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 18194 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 18195 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 18196 $abc$27913$new_n2449_
.sym 18199 U$$2.picorv32.mem_rdata_latched[12]
.sym 18200 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3459.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7458_Y_new_inv_
.sym 18201 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 18203 $abc$27913$new_n2567_
.sym 18204 $abc$27913$U$$2.picorv32.mem_rdata_latched[25]_new_inv_
.sym 18205 $abc$27913$new_n2565_
.sym 18206 U$$2.picorv32.mem_rdata_q[25]
.sym 18207 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 18208 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 18209 U$$2.picorv32.mem_xfer
.sym 18212 U$$2.picorv32.mem_rdata_latched[12]
.sym 18213 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3459.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7458_Y_new_inv_
.sym 18214 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 18215 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 18220 cd_sync.ready
.sym 18221 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 18226 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 18227 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 18230 $abc$27913$new_n2449_
.sym 18231 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 18232 U$$2.mem_r_en
.sym 18233 $abc$27913$new_n2444_
.sym 18236 $abc$27913$new_n2443_
.sym 18237 $abc$27913$new_n2567_
.sym 18238 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 18239 $abc$27913$new_n2565_
.sym 18242 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 18244 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 18248 U$$2.picorv32.mem_rdata_q[25]
.sym 18250 $abc$27913$U$$2.picorv32.mem_rdata_latched[25]_new_inv_
.sym 18251 U$$2.picorv32.mem_xfer
.sym 18255 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 18256 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 18257 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 18261 $abc$27913$new_n2567_
.sym 18262 $abc$27913$new_n4029_
.sym 18263 $abc$27913$new_n3021_
.sym 18264 U$$2.picorv32.mem_rdata_q[25]
.sym 18265 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 18266 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 18267 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 18268 $abc$27913$new_n3924_
.sym 18274 U$$2.picorv32.instr_jalr
.sym 18275 $abc$27913$new_n2444_
.sym 18277 cd_sync.ready
.sym 18278 $abc$27913$new_n3949_
.sym 18280 $abc$27913$new_n2444_
.sym 18281 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 18284 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 18286 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 18287 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 18289 $abc$27913$new_n3902_
.sym 18290 $abc$27913$new_n2536_
.sym 18291 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[0]
.sym 18293 U$$2.picorv32.mem_rdata_latched[12]
.sym 18294 U$$2.picorv32.mem_rdata_latched[3]
.sym 18303 $abc$27913$new_n3894_
.sym 18304 $abc$27913$new_n3927_
.sym 18305 U$$2.picorv32.mem_rdata_latched[6]
.sym 18306 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[2]_new_inv_
.sym 18307 $abc$27913$new_n3889_
.sym 18308 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 18309 U$$2.picorv32.mem_rdata_latched[3]
.sym 18310 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[2]_new_
.sym 18311 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 18312 U$$2.picorv32.mem_rdata_latched[2]
.sym 18313 $abc$27913$new_n3919_
.sym 18315 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18316 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 18317 $abc$27913$new_n3896_
.sym 18320 $abc$27913$new_n3126_
.sym 18322 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[2]_new_
.sym 18323 $abc$27913$new_n3893_
.sym 18324 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18325 $abc$27913$new_n3918_
.sym 18326 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[9]
.sym 18328 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 18330 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 18331 $abc$27913$auto$memory_bram.cc:983:replace_cell$5226.Y_B[9]_new_inv_
.sym 18332 $abc$27913$new_n3917_
.sym 18333 $abc$27913$new_n3924_
.sym 18336 U$$2.picorv32.mem_rdata_latched[6]
.sym 18337 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18341 $abc$27913$new_n3917_
.sym 18342 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 18343 $abc$27913$new_n3918_
.sym 18344 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[2]_new_inv_
.sym 18347 $abc$27913$new_n3126_
.sym 18348 U$$2.picorv32.mem_rdata_latched[2]
.sym 18349 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18350 $abc$27913$new_n3893_
.sym 18353 U$$2.picorv32.mem_rdata_latched[3]
.sym 18354 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[2]_new_
.sym 18355 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[2]_new_
.sym 18356 $abc$27913$new_n3126_
.sym 18359 $abc$27913$auto$memory_bram.cc:983:replace_cell$5226.Y_B[9]_new_inv_
.sym 18361 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 18362 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[9]
.sym 18365 $abc$27913$new_n3894_
.sym 18366 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18367 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 18368 $abc$27913$new_n3896_
.sym 18371 $abc$27913$new_n3927_
.sym 18372 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 18373 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[2]_new_inv_
.sym 18377 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 18378 $abc$27913$new_n3919_
.sym 18379 $abc$27913$new_n3889_
.sym 18380 $abc$27913$new_n3924_
.sym 18382 cd_sync_clk16_0__i_$glb_clk
.sym 18384 $abc$27913$new_n4691_
.sym 18385 $abc$27913$new_n3925_
.sym 18386 $abc$27913$new_n3126_
.sym 18387 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 18388 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 18389 $abc$27913$auto$memory_bram.cc:983:replace_cell$5226.Y_B[9]_new_inv_
.sym 18390 $abc$27913$new_n3917_
.sym 18391 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[1]_new_
.sym 18396 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[0]
.sym 18399 U$$2.picorv32.mem_rdata_q[25]
.sym 18400 U$$2.picorv32.mem_rdata_q[27]
.sym 18402 U$$2.picorv32.mem_rdata_q[1]
.sym 18403 U$$2.picorv32.mem_rdata_latched[6]
.sym 18405 U$$2.picorv32.mem_rdata_latched[3]
.sym 18406 U$$2.picorv32.mem_rdata_q[14]
.sym 18408 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 18409 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 18410 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18411 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[9]
.sym 18412 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 18413 U$$2.picorv32.mem_rdata_q[26]
.sym 18414 $abc$27913$new_n3913_
.sym 18415 U$$2.picorv32.mem_rdata_q[28]
.sym 18416 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 18418 U$$2.picorv32.mem_rdata_latched[4]
.sym 18419 U$$2.picorv32.mem_rdata_latched[6]
.sym 18425 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[15]
.sym 18427 U$$2.mem_r_en
.sym 18428 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 18429 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 18430 $abc$27913$new_n3889_
.sym 18431 $abc$27913$new_n3895_
.sym 18432 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 18433 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 18434 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 18435 $abc$27913$new_n3892_
.sym 18436 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[15]
.sym 18437 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 18441 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 18444 $abc$27913$new_n3890_
.sym 18448 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[0]
.sym 18449 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 18451 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[0]
.sym 18452 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 18453 U$$2.picorv32.mem_rdata_latched[12]
.sym 18454 $abc$27913$new_n3897_
.sym 18459 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 18466 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 18467 $abc$27913$new_n3895_
.sym 18470 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 18471 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[0]
.sym 18472 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 18473 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[0]
.sym 18476 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 18483 $abc$27913$new_n3892_
.sym 18484 $abc$27913$new_n3897_
.sym 18485 $abc$27913$new_n3889_
.sym 18488 $abc$27913$new_n3890_
.sym 18490 U$$2.picorv32.mem_rdata_latched[12]
.sym 18491 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 18494 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 18495 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 18496 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 18497 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 18500 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 18501 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[15]
.sym 18502 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 18503 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[15]
.sym 18504 U$$2.mem_r_en
.sym 18505 cd_sync_clk16_0__i_$glb_clk
.sym 18507 $abc$27913$auto$memory_bram.cc:983:replace_cell$5226.B_AND_S[41]_new_
.sym 18508 $abc$27913$U$$2.mem_r_data[5]_new_inv_
.sym 18509 $abc$27913$new_n3901_
.sym 18510 $abc$27913$new_n3890_
.sym 18511 $abc$27913$new_n3915_
.sym 18512 $abc$27913$new_n3897_
.sym 18513 $abc$27913$new_n2537_
.sym 18514 $abc$27913$new_n3936_
.sym 18515 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[15]
.sym 18519 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 18520 $abc$27913$new_n2449_
.sym 18521 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[9]
.sym 18522 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[15]
.sym 18523 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[15]
.sym 18525 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 18526 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 18527 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 18528 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[6]
.sym 18531 U$$2.picorv32.mem_rdata_latched[12]
.sym 18532 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 18534 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[0]
.sym 18535 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18536 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[0]
.sym 18537 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18538 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[5]
.sym 18539 U$$2.picorv32.mem_rdata_latched[12]
.sym 18540 $abc$27913$new_n3927_
.sym 18541 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 18542 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18548 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[5]_new_
.sym 18549 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[1]
.sym 18550 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 18551 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 18552 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[3]_new_
.sym 18553 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[3]_new_inv_
.sym 18555 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[1]_new_
.sym 18556 $abc$27913$new_n3931_
.sym 18558 $abc$27913$new_n3126_
.sym 18561 $abc$27913$new_n3889_
.sym 18562 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7869_Y_new_inv_
.sym 18563 $abc$27913$techmap\U$$2.picorv32.$procmux$4202_Y_new_inv_
.sym 18564 $abc$27913$new_n3929_
.sym 18565 U$$2.picorv32.mem_rdata_latched[12]
.sym 18566 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18568 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[1]
.sym 18569 U$$2.picorv32.mem_rdata_latched[5]
.sym 18570 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18571 $abc$27913$new_n3936_
.sym 18572 $abc$27913$new_n3929_
.sym 18573 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 18574 $abc$27913$new_n3908_
.sym 18577 $abc$27913$new_n3897_
.sym 18578 U$$2.picorv32.mem_rdata_latched[4]
.sym 18579 $abc$27913$new_n3930_
.sym 18581 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[5]_new_
.sym 18582 U$$2.picorv32.mem_rdata_latched[4]
.sym 18583 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[3]_new_
.sym 18584 $abc$27913$new_n3126_
.sym 18587 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[3]_new_inv_
.sym 18588 $abc$27913$new_n3930_
.sym 18589 $abc$27913$new_n3936_
.sym 18590 $abc$27913$new_n3929_
.sym 18594 $abc$27913$new_n3126_
.sym 18595 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18596 U$$2.picorv32.mem_rdata_latched[5]
.sym 18599 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7869_Y_new_inv_
.sym 18600 $abc$27913$new_n3897_
.sym 18601 $abc$27913$new_n3929_
.sym 18602 $abc$27913$techmap\U$$2.picorv32.$procmux$4202_Y_new_inv_
.sym 18605 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 18606 $abc$27913$new_n3908_
.sym 18607 $abc$27913$new_n3889_
.sym 18608 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[1]_new_
.sym 18611 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[1]
.sym 18612 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 18613 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 18614 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[1]
.sym 18618 U$$2.picorv32.mem_rdata_latched[12]
.sym 18619 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18624 $abc$27913$new_n3889_
.sym 18625 $abc$27913$new_n3931_
.sym 18626 $abc$27913$new_n3897_
.sym 18628 cd_sync_clk16_0__i_$glb_clk
.sym 18630 $abc$27913$new_n3929_
.sym 18631 $abc$27913$new_n3947_
.sym 18632 U$$2.picorv32.mem_rdata_q[26]
.sym 18633 $abc$27913$techmap\U$$2.picorv32.$procmux$4342_Y[1]_new_inv_
.sym 18634 $abc$27913$new_n3910_
.sym 18635 U$$2.picorv32.mem_rdata_q[7]
.sym 18636 $abc$27913$new_n3970_
.sym 18637 $abc$27913$new_n3900_
.sym 18643 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 18645 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[12]
.sym 18646 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 18647 $abc$27913$new_n2443_
.sym 18649 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 18650 U$$2.picorv32.mem_rdata_q[31]
.sym 18652 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[3]
.sym 18653 U$$2.picorv32.mem_xfer
.sym 18654 U$$2.mem_r_en
.sym 18656 U$$2.picorv32.mem_rdata_q[10]
.sym 18657 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18658 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 18659 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 18660 U$$2.picorv32.mem_rdata_q[14]
.sym 18662 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[9]
.sym 18663 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[12]
.sym 18664 U$$2.picorv32.mem_xfer
.sym 18665 U$$2.picorv32.mem_rdata_q[12]
.sym 18671 $abc$27913$new_n4695_
.sym 18672 $abc$27913$new_n3949_
.sym 18673 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18675 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[2]_new_inv_
.sym 18676 $abc$27913$new_n3897_
.sym 18677 U$$2.picorv32.mem_rdata_q[30]
.sym 18680 $abc$27913$new_n3941_
.sym 18681 $abc$27913$new_n3894_
.sym 18682 $abc$27913$new_n3890_
.sym 18683 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12015[1]_new_
.sym 18684 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 18685 $abc$27913$new_n3895_
.sym 18687 $abc$27913$new_n3929_
.sym 18688 $abc$27913$new_n3947_
.sym 18689 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[5]_new_inv_
.sym 18690 U$$2.picorv32.mem_rdata_latched[4]
.sym 18693 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 18694 U$$2.picorv32.mem_xfer
.sym 18695 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18697 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18698 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 18699 U$$2.picorv32.mem_rdata_latched[12]
.sym 18701 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 18705 U$$2.picorv32.mem_rdata_latched[12]
.sym 18707 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 18710 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18711 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18712 $abc$27913$new_n3895_
.sym 18713 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[5]_new_inv_
.sym 18716 U$$2.picorv32.mem_rdata_q[30]
.sym 18718 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 18719 U$$2.picorv32.mem_xfer
.sym 18722 $abc$27913$new_n3897_
.sym 18723 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 18724 $abc$27913$new_n3947_
.sym 18728 $abc$27913$new_n4695_
.sym 18729 $abc$27913$new_n3949_
.sym 18730 $abc$27913$new_n3890_
.sym 18731 U$$2.picorv32.mem_rdata_latched[4]
.sym 18734 $abc$27913$new_n3897_
.sym 18735 $abc$27913$new_n3941_
.sym 18736 $abc$27913$new_n3894_
.sym 18737 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 18741 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 18742 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 18743 U$$2.picorv32.mem_rdata_latched[12]
.sym 18746 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12015[1]_new_
.sym 18747 $abc$27913$new_n3929_
.sym 18748 $abc$27913$new_n3897_
.sym 18749 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[2]_new_inv_
.sym 18751 cd_sync_clk16_0__i_$glb_clk
.sym 18753 $abc$27913$new_n4692_
.sym 18754 $abc$27913$new_n4693_
.sym 18755 $abc$27913$new_n3969_
.sym 18756 U$$2.picorv32.mem_rdata_q[11]
.sym 18757 $abc$27913$new_n3939_
.sym 18758 $abc$27913$new_n3971_
.sym 18759 $abc$27913$new_n4036_
.sym 18760 U$$2.picorv32.mem_rdata_q[10]
.sym 18768 $abc$27913$U$$2.mem_r_data[4]_new_inv_
.sym 18769 $abc$27913$U$$2.mem_r_data[14]_new_inv_
.sym 18770 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[1]
.sym 18776 U$$2.picorv32.mem_rdata_q[26]
.sym 18781 U$$2.picorv32.mem_rdata_q[30]
.sym 18782 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[0]
.sym 18786 $abc$27913$new_n2536_
.sym 18787 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 18794 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 18796 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[0]_new_
.sym 18798 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[2]_new_inv_
.sym 18802 $abc$27913$new_n3929_
.sym 18803 U$$2.picorv32.mem_rdata_latched[12]
.sym 18804 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[5]_new_inv_
.sym 18805 $abc$27913$new_n3946_
.sym 18809 U$$2.picorv32.mem_rdata_q[14]
.sym 18811 $abc$27913$new_n4693_
.sym 18812 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18813 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 18814 $abc$27913$new_n3939_
.sym 18815 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10628[0]_new_
.sym 18817 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18818 U$$2.picorv32.mem_rdata_latched[12]
.sym 18819 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[4]_new_inv_
.sym 18821 U$$2.picorv32.mem_rdata_q[12]
.sym 18824 U$$2.picorv32.mem_xfer
.sym 18827 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 18828 U$$2.picorv32.mem_rdata_latched[12]
.sym 18829 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[2]_new_inv_
.sym 18830 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10628[0]_new_
.sym 18835 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18836 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[4]_new_inv_
.sym 18839 U$$2.picorv32.mem_rdata_q[12]
.sym 18840 U$$2.picorv32.mem_xfer
.sym 18841 U$$2.picorv32.mem_rdata_latched[12]
.sym 18845 $abc$27913$new_n4693_
.sym 18846 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[0]_new_
.sym 18847 $abc$27913$new_n3929_
.sym 18851 U$$2.picorv32.mem_rdata_q[14]
.sym 18852 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 18854 U$$2.picorv32.mem_xfer
.sym 18857 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 18858 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 18864 $abc$27913$new_n3929_
.sym 18865 $abc$27913$new_n3946_
.sym 18866 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[5]_new_inv_
.sym 18869 $abc$27913$new_n3929_
.sym 18870 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[4]_new_inv_
.sym 18872 $abc$27913$new_n3939_
.sym 18874 cd_sync_clk16_0__i_$glb_clk
.sym 18889 U$$2.picorv32.mem_rdata_latched[5]
.sym 18890 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[1]
.sym 18891 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[12]
.sym 18892 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[3]
.sym 18893 U$$2.picorv32.mem_rdata_latched[3]
.sym 18896 U$$2.picorv32.mem_rdata_q[12]
.sym 18899 U$$2.picorv32.decoded_rd[2]
.sym 18902 U$$2.picorv32.mem_rdata_q[11]
.sym 18903 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[9]
.sym 18909 U$$2.picorv32.mem_rdata_q[30]
.sym 18911 U$$2.picorv32.mem_rdata_q[29]
.sym 19012 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[1]
.sym 19013 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 19018 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[0]
.sym 19033 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[0]
.sym 19137 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[15]
.sym 19149 pin_led_0_led_0__o
.sym 19154 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[9]
.sym 19155 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[12]
.sym 19380 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[3]
.sym 19642 pin_led_0_led_0__o
.sym 20134 pin_led_0_led_0__o
.sym 20422 cd_sync_clk16_0__i
.sym 20453 U$$2.picorv32.pcpi_mul.rd[30]
.sym 20454 U$$2.picorv32.pcpi_mul.rd[31]
.sym 20455 U$$2.picorv32.pcpi_mul.rdx[32]
.sym 20456 $abc$27913$auto$maccmap.cc:112:fulladd$6502[2]
.sym 20457 U$$2.picorv32.pcpi_mul.rd[29]
.sym 20458 $abc$27913$auto$maccmap.cc:111:fulladd$6501[2]
.sym 20459 U$$2.picorv32.pcpi_mul.rd[33]
.sym 20463 U$$2.picorv32.pcpi_mul.rdx[5]
.sym 20495 U$$2.picorv32.pcpi_mul.rdx[33]
.sym 20499 U$$2.picorv32.pcpi_mul.next_rs2[34]
.sym 20501 $PACKER_GND_NET
.sym 20502 U$$2.picorv32.pcpi_mul.next_rs2[35]
.sym 20505 U$$2.picorv32.pcpi_rs2[31]
.sym 20506 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20507 U$$2.picorv32.pcpi_mul.next_rs2[34]
.sym 20510 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 20511 U$$2.picorv32.pcpi_mul.rdx[33]
.sym 20516 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 20517 U$$2.picorv32.pcpi_mul.rd[33]
.sym 20527 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 20528 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20529 U$$2.picorv32.pcpi_rs2[31]
.sym 20530 U$$2.picorv32.pcpi_mul.next_rs2[34]
.sym 20535 $PACKER_GND_NET
.sym 20545 U$$2.picorv32.pcpi_mul.rd[33]
.sym 20546 U$$2.picorv32.pcpi_mul.next_rs2[34]
.sym 20547 U$$2.picorv32.pcpi_mul.rdx[33]
.sym 20548 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 20551 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 20552 U$$2.picorv32.pcpi_mul.rd[33]
.sym 20553 U$$2.picorv32.pcpi_mul.next_rs2[34]
.sym 20554 U$$2.picorv32.pcpi_mul.rdx[33]
.sym 20566 $PACKER_GND_NET
.sym 20569 U$$2.picorv32.pcpi_mul.next_rs2[35]
.sym 20570 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 20571 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20572 U$$2.picorv32.pcpi_rs2[31]
.sym 20573 cd_sync.ready_$glb_ce
.sym 20574 cd_sync_clk16_0__i_$glb_clk
.sym 20580 $abc$27913$auto$maccmap.cc:112:fulladd$6675[0]
.sym 20581 $abc$27913$auto$maccmap.cc:111:fulladd$6674[0]
.sym 20582 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 20583 U$$2.picorv32.pcpi_mul.rd[20]
.sym 20584 $abc$27913$auto$maccmap.cc:112:fulladd$6502[3]
.sym 20585 U$$2.picorv32.pcpi_mul.rd[32]
.sym 20586 $abc$27913$auto$maccmap.cc:111:fulladd$6645[0]
.sym 20587 $abc$27913$auto$maccmap.cc:111:fulladd$6501[3]
.sym 20592 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 20598 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20601 U$$2.picorv32.pcpi_mul.rd[30]
.sym 20623 $PACKER_GND_NET
.sym 20624 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 20634 U$$2.picorv32.pcpi_mul.rd[31]
.sym 20635 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 20641 U$$2.picorv32.pcpi_mul.rd[29]
.sym 20658 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20665 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 20666 U$$2.picorv32.pcpi_rs2[31]
.sym 20667 U$$2.picorv32.pcpi_mul.next_rs2[33]
.sym 20679 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 20681 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20683 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 20688 $PACKER_GND_NET
.sym 20690 U$$2.picorv32.pcpi_rs2[31]
.sym 20691 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20693 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 20702 U$$2.picorv32.pcpi_rs2[31]
.sym 20703 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20704 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 20705 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 20714 $PACKER_GND_NET
.sym 20720 U$$2.picorv32.pcpi_mul.next_rs2[33]
.sym 20721 U$$2.picorv32.pcpi_rs2[31]
.sym 20722 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20723 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 20728 $PACKER_GND_NET
.sym 20736 cd_sync.ready_$glb_ce
.sym 20737 cd_sync_clk16_0__i_$glb_clk
.sym 20739 U$$0_sin[5]
.sym 20741 U$$0_sin[8]
.sym 20742 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 20744 U$$0_sin[6]
.sym 20745 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 20746 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 20749 U$$2.picorv32.mem_rdata_latched[2]
.sym 20755 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 20762 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20767 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 20769 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 20771 U$$2.picorv32.pcpi_mul.rdx[4]
.sym 20782 U$$2.picorv32.pcpi_mul.rdx[4]
.sym 20786 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 20787 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 20799 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 20801 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 20803 U$$2.picorv32.pcpi_mul.rd[4]
.sym 20804 $abc$27913$auto$maccmap.cc:111:fulladd$6569[0]
.sym 20811 U$$2.picorv32.pcpi_mul.rd[4]
.sym 20813 U$$2.picorv32.pcpi_mul.rdx[4]
.sym 20814 U$$2.picorv32.pcpi_mul.rd[4]
.sym 20815 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 20816 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 20831 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 20832 U$$2.picorv32.pcpi_mul.rd[4]
.sym 20833 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 20834 U$$2.picorv32.pcpi_mul.rdx[4]
.sym 20850 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 20855 $abc$27913$auto$maccmap.cc:111:fulladd$6569[0]
.sym 20859 cd_sync.ready_$glb_ce
.sym 20860 cd_sync_clk16_0__i_$glb_clk
.sym 20861 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 20863 U$$1.acc[1]
.sym 20864 U$$1.acc[2]
.sym 20865 U$$1.acc[3]
.sym 20866 U$$1.acc[4]
.sym 20867 U$$1.acc[5]
.sym 20868 U$$1.acc[6]
.sym 20869 U$$1.acc[7]
.sym 20873 U$$2.picorv32.mem_rdata_latched[12]
.sym 20874 U$$0.sincos_lookup.quarter_sin_mem_r_data[8]
.sym 20877 U$$2.picorv32.pcpi_rs2[19]
.sym 20881 U$$2.picorv32.pcpi_mul.rd[34]
.sym 20883 U$$2.picorv32.pcpi_rs2[20]
.sym 20885 U$$0.sincos_lookup.quarter_sin_mem_r_data[6]
.sym 20886 U$$0_sin[8]
.sym 20887 U$$0.phase_acc[31]
.sym 20888 U$$0.phase_acc[30]
.sym 20889 U$$0.phase_acc[27]
.sym 20892 U$$2.picorv32.pcpi_int_rd[31]
.sym 20894 U$$2.picorv32.pcpi_mul.rd[63]
.sym 20903 U$$2.picorv32.pcpi_mul.rd[62]
.sym 20905 U$$2.picorv32.pcpi_mul.rd[63]
.sym 20906 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 20909 U$$2.picorv32.pcpi_mul.rd[37]
.sym 20910 U$$2.picorv32.pcpi_mul.rd[4]
.sym 20912 U$$2.picorv32.pcpi_mul.rd[31]
.sym 20915 U$$2.picorv32.pcpi_mul.rd[30]
.sym 20918 U$$2.picorv32.pcpi_mul.rd[29]
.sym 20919 U$$2.picorv32.pcpi_mul.rd[36]
.sym 20922 U$$2.picorv32.pcpi_mul.rd[5]
.sym 20929 U$$2.picorv32.pcpi_mul.rd[61]
.sym 20930 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 20948 U$$2.picorv32.pcpi_mul.rd[62]
.sym 20949 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 20951 U$$2.picorv32.pcpi_mul.rd[30]
.sym 20954 U$$2.picorv32.pcpi_mul.rd[5]
.sym 20955 U$$2.picorv32.pcpi_mul.rd[37]
.sym 20956 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 20966 U$$2.picorv32.pcpi_mul.rd[61]
.sym 20967 U$$2.picorv32.pcpi_mul.rd[29]
.sym 20968 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 20972 U$$2.picorv32.pcpi_mul.rd[36]
.sym 20973 U$$2.picorv32.pcpi_mul.rd[4]
.sym 20975 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 20978 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 20979 U$$2.picorv32.pcpi_mul.rd[31]
.sym 20981 U$$2.picorv32.pcpi_mul.rd[63]
.sym 20982 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 20983 cd_sync_clk16_0__i_$glb_clk
.sym 20985 U$$1.acc[8]
.sym 20986 U$$1.acc[9]
.sym 20987 U$$1.acc[10]
.sym 20988 U$$1.acc[11]
.sym 20989 pin_dac_0_dac_0__o
.sym 20990 U$$1.acc[0]
.sym 20991 U$$0_sin[1]
.sym 20992 U$$0_sin[11]
.sym 20996 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 20997 U$$2.picorv32.pcpi_mul.rd[35]
.sym 20999 U$$2.picorv32.pcpi_int_rd[29]
.sym 21003 U$$2.picorv32.pcpi_int_rd[30]
.sym 21008 U$$2.picorv32.pcpi_mul.rd[57]
.sym 21009 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 21010 pin_dac_0_dac_0__o
.sym 21012 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 21015 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 21016 U$$2.picorv32.mem_la_wdata[6]
.sym 21018 U$$2.picorv32.pcpi_rs2[30]
.sym 21020 U$$2.picorv32.mem_la_wdata[7]
.sym 21027 U$$0.phase_acc[21]
.sym 21031 U$$2.picorv32.pcpi_mul.mul_finish
.sym 21033 cd_sync.ready
.sym 21036 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21041 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 21046 U$$2.picorv32.pcpi_int_wait
.sym 21048 U$$0.phase_acc[30]
.sym 21049 U$$0.phase_acc[27]
.sym 21056 U$$2.picorv32.pcpi_mul.pcpi_wait_q
.sym 21066 U$$0.phase_acc[30]
.sym 21067 U$$0.phase_acc[21]
.sym 21071 U$$2.picorv32.pcpi_int_wait
.sym 21072 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21073 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 21074 U$$2.picorv32.pcpi_mul.pcpi_wait_q
.sym 21077 U$$0.phase_acc[27]
.sym 21078 U$$0.phase_acc[30]
.sym 21090 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 21091 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21101 U$$2.picorv32.pcpi_mul.mul_finish
.sym 21103 cd_sync.ready
.sym 21106 cd_sync_clk16_0__i_$glb_clk
.sym 21107 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 21108 $abc$27913$new_n3718_
.sym 21109 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 21110 U$$2.mem_w_data[15]
.sym 21111 U$$2.mem_w_data[30]
.sym 21112 $abc$27913$new_n3719_
.sym 21113 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 21114 U$$2.picorv32.mem_la_wdata[14]
.sym 21115 U$$2.mem_w_data[14]
.sym 21117 U$$2.picorv32.pcpi_rs1[0]
.sym 21119 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 21120 U$$2.picorv32.pcpi_rs1[0]
.sym 21121 U$$2.picorv32.pcpi_rs2[31]
.sym 21122 U$$2.mem_w_data[31]
.sym 21123 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 21124 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 21126 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21127 U$$2.picorv32.pcpi_mul.rd[46]
.sym 21128 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 21133 U$$0_phase_step[3]
.sym 21134 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 21135 U$$2.picorv32.pcpi_rs1[1]
.sym 21136 U$$2.mem_w_data[1]
.sym 21138 $abc$27913$new_n2463_
.sym 21139 U$$2.mem_w_data[14]
.sym 21141 U$$2.picorv32.pcpi_rs1[0]
.sym 21143 U$$2.picorv32.pcpi_rs2[9]
.sym 21150 U$$2.picorv32.pcpi_rs2[9]
.sym 21151 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21153 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 21154 U$$2.picorv32.pcpi_mul.rd[5]
.sym 21155 U$$2.picorv32.pcpi_mul.next_rs2[9]
.sym 21156 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 21158 U$$2.picorv32.pcpi_mul.next_rs2[8]
.sym 21159 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21169 U$$2.picorv32.pcpi_mul.next_rs2[6]
.sym 21170 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 21171 U$$2.picorv32.pcpi_rs2[10]
.sym 21172 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 21173 U$$2.picorv32.pcpi_mul.rdx[5]
.sym 21175 U$$2.picorv32.mem_la_wdata[5]
.sym 21176 U$$2.picorv32.mem_la_wdata[6]
.sym 21179 U$$2.picorv32.pcpi_rs2[8]
.sym 21180 U$$2.picorv32.mem_la_wdata[7]
.sym 21182 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 21183 U$$2.picorv32.pcpi_mul.rd[5]
.sym 21184 U$$2.picorv32.pcpi_mul.next_rs2[6]
.sym 21185 U$$2.picorv32.pcpi_mul.rdx[5]
.sym 21188 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 21190 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21191 U$$2.picorv32.mem_la_wdata[7]
.sym 21194 U$$2.picorv32.pcpi_rs2[10]
.sym 21195 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 21197 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21200 U$$2.picorv32.pcpi_mul.rd[5]
.sym 21201 U$$2.picorv32.pcpi_mul.next_rs2[6]
.sym 21202 U$$2.picorv32.pcpi_mul.rdx[5]
.sym 21203 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 21207 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 21208 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21209 U$$2.picorv32.mem_la_wdata[5]
.sym 21213 U$$2.picorv32.pcpi_mul.next_rs2[6]
.sym 21214 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21215 U$$2.picorv32.mem_la_wdata[6]
.sym 21219 U$$2.picorv32.pcpi_rs2[8]
.sym 21220 U$$2.picorv32.pcpi_mul.next_rs2[8]
.sym 21221 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21224 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21226 U$$2.picorv32.pcpi_rs2[9]
.sym 21227 U$$2.picorv32.pcpi_mul.next_rs2[9]
.sym 21228 cd_sync.ready_$glb_ce
.sym 21229 cd_sync_clk16_0__i_$glb_clk
.sym 21231 $abc$27913$new_n3742_
.sym 21232 U$$2.mem_w_data[7]
.sym 21233 $abc$27913$new_n3743_
.sym 21234 $abc$27913$U$$2.picorv32.mem_rdata_word[7]_new_inv_
.sym 21236 U$$2.picorv32.mem_la_wdata[13]
.sym 21237 U$$2.mem_w_data[13]
.sym 21238 $abc$27913$new_n3745_
.sym 21241 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 21244 U$$2.picorv32.pcpi_mul.rd[17]
.sym 21246 U$$2.mem_w_data[30]
.sym 21248 U$$2.picorv32.pcpi_rs2[16]
.sym 21250 $abc$27913$new_n3718_
.sym 21251 U$$2.picorv32.pcpi_int_rd[7]
.sym 21252 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 21255 U$$0_phase_step[15]
.sym 21256 U$$2.mem_w_data[9]
.sym 21257 U$$2.picorv32.pcpi_rs2[10]
.sym 21258 U$$2.picorv32.mem_la_wdata[5]
.sym 21259 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 21260 U$$2.mem_rdata[28]
.sym 21261 U$$2.picorv32.mem_la_wdata[5]
.sym 21262 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 21264 U$$2.mem_rdata[30]
.sym 21265 U$$2.mem_w_data[24]
.sym 21266 U$$2.picorv32.mem_la_secondword
.sym 21273 $abc$27913$U$$2.picorv32.mem_rdata[4]_new_inv_
.sym 21274 $abc$27913$new_n3685_
.sym 21276 U$$2.mem_w_data[2]
.sym 21280 U$$2.mem_w_data[3]
.sym 21282 U$$2.mem_w_data[15]
.sym 21284 U$$2.mem_w_data[12]
.sym 21289 U$$2.mem_w_data[7]
.sym 21295 U$$2.picorv32.pcpi_rs1[1]
.sym 21296 U$$2.mem_w_data[1]
.sym 21299 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 21301 U$$2.picorv32.pcpi_rs1[0]
.sym 21302 U$$2.mem_w_data[13]
.sym 21306 U$$2.mem_w_data[1]
.sym 21313 U$$2.mem_w_data[12]
.sym 21319 U$$2.mem_w_data[2]
.sym 21323 U$$2.mem_w_data[7]
.sym 21332 U$$2.mem_w_data[15]
.sym 21337 U$$2.mem_w_data[13]
.sym 21342 U$$2.mem_w_data[3]
.sym 21347 U$$2.picorv32.pcpi_rs1[1]
.sym 21348 U$$2.picorv32.pcpi_rs1[0]
.sym 21349 $abc$27913$U$$2.picorv32.mem_rdata[4]_new_inv_
.sym 21350 $abc$27913$new_n3685_
.sym 21351 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 21352 cd_sync_clk16_0__i_$glb_clk
.sym 21353 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 21354 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 21355 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 21356 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 21357 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 21359 $abc$27913$U$$2.picorv32.mem_rdata[7]_new_inv_
.sym 21360 U$$2.mem_rdata[23]
.sym 21361 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 21365 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 21366 U$$2.picorv32.pcpi_rs2[19]
.sym 21367 $abc$27913$U$$2.picorv32.mem_rdata[4]_new_inv_
.sym 21368 U$$2.mem_w_data[18]
.sym 21369 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[8]
.sym 21370 U$$2.picorv32.pcpi_int_rd[19]
.sym 21371 U$$2.mem_w_data[27]
.sym 21372 U$$2.mem_w_data[12]
.sym 21373 U$$2.mem_rdata[18]
.sym 21376 U$$2.mem_w_data[3]
.sym 21379 U$$2.mem_rdata[29]
.sym 21380 U$$2.mem_rdata[27]
.sym 21381 U$$0_phase_step[7]
.sym 21382 U$$0.phase_acc[24]
.sym 21383 U$$2.mem_rdata[23]
.sym 21384 U$$0.phase_acc[30]
.sym 21385 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 21386 U$$0.phase_acc[31]
.sym 21387 U$$2.picorv32.decoded_imm_j[5]
.sym 21388 U$$0.phase_acc[27]
.sym 21389 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 21396 U$$0_phase_step[12]
.sym 21399 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 21401 $abc$27913$new_n2463_
.sym 21404 U$$2.mem_w_data[26]
.sym 21405 U$$2.mem_w_data[10]
.sym 21406 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 21407 U$$0_phase_step[15]
.sym 21409 U$$2.mem_w_data[14]
.sym 21413 $abc$27913$new_n2490_
.sym 21416 U$$2.mem_w_data[9]
.sym 21419 $abc$27913$new_n2469_
.sym 21422 $abc$27913$new_n3096_
.sym 21424 $abc$27913$new_n3074_
.sym 21425 U$$2.mem_w_data[24]
.sym 21431 U$$2.mem_w_data[24]
.sym 21435 $abc$27913$new_n2490_
.sym 21436 U$$0_phase_step[12]
.sym 21437 $abc$27913$new_n2463_
.sym 21440 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 21442 $abc$27913$new_n3074_
.sym 21443 $abc$27913$new_n2469_
.sym 21447 $abc$27913$new_n2463_
.sym 21448 U$$0_phase_step[15]
.sym 21449 $abc$27913$new_n3096_
.sym 21453 U$$2.mem_w_data[9]
.sym 21459 U$$2.mem_w_data[26]
.sym 21467 U$$2.mem_w_data[14]
.sym 21470 U$$2.mem_w_data[10]
.sym 21474 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 21475 cd_sync_clk16_0__i_$glb_clk
.sym 21476 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 21477 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 21478 $abc$27913$new_n3024_
.sym 21479 U$$2.mem_rdata[28]
.sym 21480 $abc$27913$new_n2485_
.sym 21481 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 21482 U$$0_phase_step[4]
.sym 21483 $abc$27913$U$$2.mem_r_data[26]_new_inv_
.sym 21484 U$$0_phase_step[20]
.sym 21487 U$$2.picorv32.mem_rdata_latched[7]
.sym 21489 U$$2.mem_addr[2]
.sym 21490 U$$2.picorv32.pcpi_rs1[1]
.sym 21492 $abc$27913$U$$2.picorv32.mem_rdata[2]_new_inv_
.sym 21493 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 21494 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[4]
.sym 21495 U$$2.mem_w_data[28]
.sym 21496 U$$2.mem_rdata[31]
.sym 21497 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 21498 U$$2.mem_rdata[24]
.sym 21499 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 21500 U$$2.mem_w_data[26]
.sym 21501 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 21502 U$$2.mem_rdata[30]
.sym 21503 U$$2.picorv32.mem_rdata_latched[7]
.sym 21504 U$$0_phase_step[4]
.sym 21505 $abc$27913$new_n2469_
.sym 21506 U$$2.mem_rdata[31]
.sym 21507 U$$2.picorv32.mem_rdata_latched[2]
.sym 21508 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[11]
.sym 21510 $abc$27913$new_n2501_
.sym 21511 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 21512 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 21518 $abc$27913$new_n2463_
.sym 21523 U$$0_phase_step[26]
.sym 21524 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 21525 U$$0_phase_step[10]
.sym 21526 $abc$27913$new_n2463_
.sym 21528 U$$2.picorv32.mem_la_wdata[5]
.sym 21529 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 21530 U$$0_phase_step[9]
.sym 21531 $abc$27913$new_n2469_
.sym 21532 U$$2.picorv32.mem_la_secondword
.sym 21533 $abc$27913$U$$2.picorv32.mem_rdata[2]_new_inv_
.sym 21536 U$$2.mem_rdata[25]
.sym 21540 U$$2.mem_rdata[18]
.sym 21541 U$$0_phase_step[7]
.sym 21544 $abc$27913$new_n3029_
.sym 21547 $abc$27913$new_n3036_
.sym 21548 $abc$27913$U$$2.mem_r_data[26]_new_inv_
.sym 21554 U$$2.picorv32.mem_la_wdata[5]
.sym 21558 U$$2.mem_rdata[18]
.sym 21559 U$$2.picorv32.mem_la_secondword
.sym 21560 $abc$27913$U$$2.picorv32.mem_rdata[2]_new_inv_
.sym 21563 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 21564 U$$2.picorv32.mem_la_secondword
.sym 21565 U$$2.mem_rdata[25]
.sym 21569 $abc$27913$new_n2463_
.sym 21571 U$$0_phase_step[10]
.sym 21576 $abc$27913$new_n2463_
.sym 21578 U$$0_phase_step[7]
.sym 21581 $abc$27913$new_n2463_
.sym 21583 U$$0_phase_step[26]
.sym 21588 $abc$27913$new_n3029_
.sym 21589 $abc$27913$new_n2463_
.sym 21590 U$$0_phase_step[9]
.sym 21593 $abc$27913$U$$2.mem_r_data[26]_new_inv_
.sym 21594 $abc$27913$new_n3036_
.sym 21596 $abc$27913$new_n2469_
.sym 21597 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 21598 cd_sync_clk16_0__i_$glb_clk
.sym 21600 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 21601 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 21602 U$$2.mem_rdata[25]
.sym 21603 $abc$27913$new_n2495_
.sym 21604 U$$2.picorv32.decoded_imm_j[5]
.sym 21605 U$$2.picorv32.decoded_imm_j[8]
.sym 21606 $abc$27913$new_n2484_
.sym 21607 $abc$27913$new_n3023_
.sym 21608 U$$2.picorv32.mem_rdata_q[26]
.sym 21609 U$$2.picorv32.pcpi_rs1[1]
.sym 21611 U$$2.picorv32.mem_rdata_q[26]
.sym 21612 $abc$27913$new_n2463_
.sym 21613 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 21615 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 21616 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 21617 $abc$27913$new_n3685_
.sym 21618 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 21620 U$$2.picorv32.pcpi_rs2[8]
.sym 21621 U$$2.mem_w_data[10]
.sym 21622 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[10]
.sym 21623 U$$2.mem_rdata[28]
.sym 21624 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 21625 U$$0_phase_step[3]
.sym 21627 U$$2.picorv32.mem_16bit_buffer[9]
.sym 21628 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 21629 $abc$27913$new_n2463_
.sym 21630 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 21631 U$$2.picorv32.mem_16bit_buffer[7]
.sym 21632 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 21633 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 21634 U$$2.picorv32.pcpi_rs1[1]
.sym 21635 U$$2.mem_rdata[26]
.sym 21643 $abc$27913$new_n2469_
.sym 21644 $abc$27913$new_n3041_
.sym 21646 $abc$27913$new_n3036_
.sym 21648 $abc$27913$new_n2518_
.sym 21651 $abc$27913$new_n2469_
.sym 21654 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21655 $abc$27913$U$$2.mem_r_data[26]_new_inv_
.sym 21656 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 21657 U$$0_phase_step[23]
.sym 21658 $abc$27913$U$$2.mem_r_data[27]_new_inv_
.sym 21659 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 21660 $abc$27913$new_n2545_
.sym 21662 $abc$27913$new_n2463_
.sym 21664 U$$0_phase_step[4]
.sym 21665 $abc$27913$new_n3053_
.sym 21669 $abc$27913$new_n2501_
.sym 21670 $abc$27913$new_n2463_
.sym 21674 U$$0_phase_step[23]
.sym 21675 $abc$27913$new_n2501_
.sym 21676 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21677 $abc$27913$new_n2463_
.sym 21680 $abc$27913$U$$2.mem_r_data[27]_new_inv_
.sym 21682 $abc$27913$new_n3053_
.sym 21683 $abc$27913$new_n2469_
.sym 21686 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21687 $abc$27913$new_n3053_
.sym 21688 $abc$27913$new_n2469_
.sym 21689 $abc$27913$U$$2.mem_r_data[27]_new_inv_
.sym 21692 $abc$27913$new_n3041_
.sym 21693 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 21694 $abc$27913$new_n2469_
.sym 21695 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21698 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 21699 $abc$27913$new_n2469_
.sym 21700 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21701 $abc$27913$new_n2545_
.sym 21704 $abc$27913$new_n3036_
.sym 21705 $abc$27913$new_n2469_
.sym 21706 $abc$27913$U$$2.mem_r_data[26]_new_inv_
.sym 21707 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21710 $abc$27913$new_n2463_
.sym 21711 U$$0_phase_step[4]
.sym 21713 $abc$27913$new_n2518_
.sym 21717 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 21718 $abc$27913$new_n2545_
.sym 21719 $abc$27913$new_n2469_
.sym 21723 $abc$27913$new_n3064_
.sym 21724 $abc$27913$U$$2.mem_r_data[27]_new_inv_
.sym 21725 $abc$27913$new_n3995_
.sym 21726 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[0]_new_
.sym 21727 $abc$27913$new_n2501_
.sym 21728 U$$2.picorv32.mem_rdata_q[20]
.sym 21729 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 21730 $abc$27913$U$$2.picorv32.mem_rdata_latched[20]_new_inv_
.sym 21733 U$$2.picorv32.mem_rdata_latched[2]
.sym 21734 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 21735 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 21736 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 21737 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 21738 U$$2.mem_rdata[24]
.sym 21739 U$$2.mem_rdata[27]
.sym 21740 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 21742 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 21743 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 21744 $abc$27913$techmap$techmap5435\U$$2.mem.1.1.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5434_Y
.sym 21745 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 21746 U$$2.mem_rdata[25]
.sym 21747 $abc$27913$new_n4011_
.sym 21748 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 21749 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21751 U$$2.picorv32.mem_rdata_latched[12]
.sym 21752 U$$0_phase_step[15]
.sym 21753 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 21754 U$$2.picorv32.mem_16bit_buffer[15]
.sym 21755 $abc$27913$new_n2484_
.sym 21756 $abc$27913$new_n3135_
.sym 21757 U$$2.picorv32.mem_rdata_latched[7]
.sym 21758 U$$2.picorv32.mem_la_secondword
.sym 21764 $abc$27913$U$$2.picorv32.next_pc[1]_new_inv_
.sym 21765 U$$2.picorv32.mem_la_secondword
.sym 21767 $abc$27913$new_n2495_
.sym 21768 $abc$27913$new_n3028_
.sym 21769 $abc$27913$new_n3035_
.sym 21770 $abc$27913$new_n2443_
.sym 21771 $abc$27913$new_n3023_
.sym 21772 $abc$27913$new_n2500_
.sym 21773 U$$2.picorv32.mem_16bit_buffer[2]
.sym 21774 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 21775 $abc$27913$new_n3040_
.sym 21776 $abc$27913$new_n2544_
.sym 21779 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 21782 $abc$27913$new_n2474_
.sym 21786 $abc$27913$new_n2463_
.sym 21787 U$$2.picorv32.mem_16bit_buffer[9]
.sym 21788 $abc$27913$new_n2539_
.sym 21789 U$$0_phase_step[30]
.sym 21790 U$$2.picorv32.mem_16bit_buffer[10]
.sym 21791 U$$2.picorv32.mem_16bit_buffer[7]
.sym 21795 U$$0_phase_step[11]
.sym 21797 $abc$27913$new_n2463_
.sym 21799 U$$0_phase_step[11]
.sym 21803 $abc$27913$new_n2500_
.sym 21804 U$$2.picorv32.mem_16bit_buffer[7]
.sym 21805 $abc$27913$new_n2495_
.sym 21806 $abc$27913$new_n2474_
.sym 21811 $abc$27913$new_n2443_
.sym 21812 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 21815 $abc$27913$new_n2544_
.sym 21816 $abc$27913$new_n2474_
.sym 21817 $abc$27913$new_n2539_
.sym 21818 U$$2.picorv32.mem_16bit_buffer[2]
.sym 21821 U$$0_phase_step[30]
.sym 21823 $abc$27913$new_n2463_
.sym 21827 U$$2.picorv32.mem_la_secondword
.sym 21828 $abc$27913$U$$2.picorv32.next_pc[1]_new_inv_
.sym 21830 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 21833 $abc$27913$new_n3028_
.sym 21834 $abc$27913$new_n3023_
.sym 21835 $abc$27913$new_n2474_
.sym 21836 U$$2.picorv32.mem_16bit_buffer[9]
.sym 21839 $abc$27913$new_n3035_
.sym 21840 $abc$27913$new_n2474_
.sym 21841 U$$2.picorv32.mem_16bit_buffer[10]
.sym 21842 $abc$27913$new_n3040_
.sym 21846 $abc$27913$new_n4010_
.sym 21847 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[2]_new_
.sym 21848 $abc$27913$new_n3047_
.sym 21849 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 21850 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 21851 $abc$27913$techmap\U$$2.picorv32.$procmux$3448_Y[3]_new_inv_
.sym 21852 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 21853 $abc$27913$new_n4001_
.sym 21854 $abc$27913$U$$2.picorv32.next_pc[1]_new_inv_
.sym 21857 $abc$27913$new_n3911_
.sym 21859 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 21860 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21861 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 21862 U$$2.picorv32.mem_rdata_latched[7]
.sym 21865 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 21868 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[4]
.sym 21869 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 21870 $abc$27913$U$$2.mem_r_data[1]_new_inv_
.sym 21871 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 21872 $abc$27913$U$$2.mem_r_data[5]_new_inv_
.sym 21873 U$$2.picorv32.mem_rdata_latched[2]
.sym 21875 U$$2.picorv32.mem_xfer
.sym 21877 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 21878 $abc$27913$U$$2.mem_r_data[8]_new_inv_
.sym 21879 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 21880 $abc$27913$new_n3897_
.sym 21881 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 21887 $abc$27913$new_n3064_
.sym 21888 $abc$27913$U$$2.mem_r_data[1]_new_inv_
.sym 21889 $abc$27913$new_n2469_
.sym 21892 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21893 $abc$27913$new_n2463_
.sym 21894 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 21896 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 21897 U$$2.picorv32.mem_rdata_latched[12]
.sym 21898 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 21899 $abc$27913$new_n3074_
.sym 21900 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 21901 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 21902 U$$0_phase_step[12]
.sym 21904 $abc$27913$U$$2.mem_r_data[8]_new_inv_
.sym 21909 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21910 $abc$27913$new_n2468_
.sym 21911 $abc$27913$new_n3096_
.sym 21912 U$$0_phase_step[15]
.sym 21913 $abc$27913$new_n2490_
.sym 21918 $abc$27913$new_n2468_
.sym 21920 U$$0_phase_step[12]
.sym 21921 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21922 $abc$27913$new_n2463_
.sym 21923 $abc$27913$new_n2490_
.sym 21926 $abc$27913$new_n3096_
.sym 21927 $abc$27913$new_n2463_
.sym 21928 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21929 U$$0_phase_step[15]
.sym 21932 $abc$27913$new_n3064_
.sym 21933 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21934 $abc$27913$new_n2469_
.sym 21935 $abc$27913$U$$2.mem_r_data[8]_new_inv_
.sym 21938 $abc$27913$new_n3074_
.sym 21939 $abc$27913$new_n2469_
.sym 21940 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21941 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 21946 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 21947 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 21950 $abc$27913$U$$2.mem_r_data[1]_new_inv_
.sym 21951 $abc$27913$new_n2468_
.sym 21953 $abc$27913$new_n2469_
.sym 21957 U$$2.picorv32.mem_rdata_latched[12]
.sym 21958 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 21959 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 21962 $abc$27913$new_n2468_
.sym 21963 $abc$27913$new_n2469_
.sym 21964 $abc$27913$U$$2.mem_r_data[1]_new_inv_
.sym 21965 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 21969 U$$2.picorv32.mem_rdata_q[22]
.sym 21970 $abc$27913$new_n3161_
.sym 21971 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13783_new_inv_
.sym 21972 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 21973 $abc$27913$new_n3135_
.sym 21974 $abc$27913$new_n4008_
.sym 21975 $abc$27913$new_n3112_
.sym 21976 $abc$27913$new_n4007_
.sym 21979 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 21981 U$$2.picorv32.mem_rdata_latched[3]
.sym 21982 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 21983 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[15]
.sym 21984 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 21985 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 21986 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 21988 U$$2.picorv32.mem_rdata_latched[2]
.sym 21989 U$$2.mem_addr[7]
.sym 21990 $abc$27913$techmap$techmap5417\U$$2.mem.1.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5416_Y
.sym 21993 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 21994 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 21995 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 21996 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 21997 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 22000 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 22001 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 22003 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 22004 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 22010 $abc$27913$new_n2489_
.sym 22011 $abc$27913$new_n3095_
.sym 22012 U$$2.picorv32.mem_16bit_buffer[1]
.sym 22013 $abc$27913$new_n3073_
.sym 22015 $abc$27913$new_n2441_
.sym 22016 $abc$27913$new_n2572_
.sym 22017 $abc$27913$new_n2467_
.sym 22018 $abc$27913$new_n3078_
.sym 22019 $abc$27913$new_n3052_
.sym 22020 $abc$27913$new_n3047_
.sym 22021 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22023 U$$2.picorv32.mem_16bit_buffer[14]
.sym 22024 U$$2.picorv32.mem_16bit_buffer[15]
.sym 22025 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22027 $abc$27913$new_n2484_
.sym 22028 $abc$27913$new_n2474_
.sym 22029 U$$2.picorv32.mem_16bit_buffer[13]
.sym 22031 $abc$27913$new_n2563_
.sym 22033 U$$2.picorv32.mem_16bit_buffer[11]
.sym 22034 U$$2.picorv32.mem_16bit_buffer[0]
.sym 22036 $abc$27913$new_n3089_
.sym 22037 $abc$27913$new_n3100_
.sym 22038 U$$2.picorv32.mem_16bit_buffer[12]
.sym 22041 $abc$27913$new_n3084_
.sym 22043 $abc$27913$new_n2572_
.sym 22044 U$$2.picorv32.mem_16bit_buffer[0]
.sym 22045 $abc$27913$new_n2474_
.sym 22046 $abc$27913$new_n2563_
.sym 22049 $abc$27913$new_n2467_
.sym 22050 $abc$27913$new_n2474_
.sym 22051 $abc$27913$new_n2441_
.sym 22052 U$$2.picorv32.mem_16bit_buffer[1]
.sym 22055 $abc$27913$new_n2474_
.sym 22056 $abc$27913$new_n2484_
.sym 22057 $abc$27913$new_n2489_
.sym 22058 U$$2.picorv32.mem_16bit_buffer[12]
.sym 22061 $abc$27913$new_n3073_
.sym 22062 U$$2.picorv32.mem_16bit_buffer[14]
.sym 22063 $abc$27913$new_n3078_
.sym 22064 $abc$27913$new_n2474_
.sym 22067 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22069 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22073 U$$2.picorv32.mem_16bit_buffer[11]
.sym 22074 $abc$27913$new_n3052_
.sym 22075 $abc$27913$new_n3047_
.sym 22076 $abc$27913$new_n2474_
.sym 22079 $abc$27913$new_n2474_
.sym 22080 U$$2.picorv32.mem_16bit_buffer[13]
.sym 22081 $abc$27913$new_n3084_
.sym 22082 $abc$27913$new_n3089_
.sym 22085 $abc$27913$new_n3095_
.sym 22086 $abc$27913$new_n3100_
.sym 22087 U$$2.picorv32.mem_16bit_buffer[15]
.sym 22088 $abc$27913$new_n2474_
.sym 22092 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22093 $abc$27913$new_n3105_
.sym 22094 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 22095 $abc$27913$new_n3131_
.sym 22096 $abc$27913$new_n3148_
.sym 22097 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1006$1120_Y_new_
.sym 22098 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22099 $abc$27913$new_n3904_
.sym 22104 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 22105 $abc$27913$new_n3112_
.sym 22106 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 22107 U$$2.picorv32.mem_rdata_q[27]
.sym 22108 U$$2.picorv32.mem_rdata_latched[1]
.sym 22109 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 22110 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 22111 $PACKER_GND_NET
.sym 22112 $abc$27913$new_n4662_
.sym 22114 U$$2.picorv32.pcpi_rs2[31]
.sym 22116 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 22117 U$$2.picorv32.mem_rdata_latched[12]
.sym 22118 U$$2.picorv32.pcpi_rs1[1]
.sym 22120 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[3]
.sym 22121 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 22122 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 22123 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22124 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 22125 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22126 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 22127 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22133 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 22134 U$$2.picorv32.mem_rdata_latched[1]
.sym 22136 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22137 $abc$27913$new_n4021_
.sym 22138 $abc$27913$new_n4698_
.sym 22146 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22147 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22150 U$$2.picorv32.mem_rdata_latched[2]
.sym 22151 U$$2.picorv32.mem_rdata_latched[3]
.sym 22152 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 22155 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 22158 U$$2.picorv32.mem_rdata_latched[4]
.sym 22159 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 22161 U$$2.picorv32.mem_rdata_latched[5]
.sym 22163 $abc$27913$new_n3913_
.sym 22164 U$$2.picorv32.mem_rdata_latched[6]
.sym 22166 $abc$27913$new_n4021_
.sym 22167 $abc$27913$new_n3913_
.sym 22168 U$$2.picorv32.mem_rdata_latched[4]
.sym 22169 $abc$27913$new_n4698_
.sym 22173 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 22174 U$$2.picorv32.mem_rdata_latched[5]
.sym 22180 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22181 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 22184 U$$2.picorv32.mem_rdata_latched[2]
.sym 22185 U$$2.picorv32.mem_rdata_latched[3]
.sym 22187 U$$2.picorv32.mem_rdata_latched[4]
.sym 22190 U$$2.picorv32.mem_rdata_latched[6]
.sym 22191 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 22196 U$$2.picorv32.mem_rdata_latched[5]
.sym 22199 U$$2.picorv32.mem_rdata_latched[6]
.sym 22203 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22205 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22208 U$$2.picorv32.mem_rdata_latched[1]
.sym 22209 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 22215 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 22216 $abc$27913$new_n3018_
.sym 22217 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 22218 $abc$27913$new_n4027_
.sym 22219 U$$2.picorv32.mem_rdata_q[23]
.sym 22220 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 22221 $abc$27913$new_n3913_
.sym 22222 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 22223 $abc$27913$new_n3017_
.sym 22227 U$$2.picorv32.mem_rdata_latched[4]
.sym 22228 U$$2.mem_w_data[5]
.sym 22229 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 22231 U$$2.picorv32.mem_la_secondword
.sym 22232 $abc$27913$new_n3904_
.sym 22234 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22235 $abc$27913$new_n3020_
.sym 22236 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[0]
.sym 22237 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 22238 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 22239 $abc$27913$new_n4691_
.sym 22240 U$$2.picorv32.mem_rdata_latched[5]
.sym 22241 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22243 $abc$27913$new_n4011_
.sym 22244 $abc$27913$new_n3983_
.sym 22245 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22246 U$$2.picorv32.mem_rdata_latched[5]
.sym 22247 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22248 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 22249 $abc$27913$new_n3135_
.sym 22250 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 22256 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22257 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 22258 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 22259 U$$2.picorv32.mem_rdata_latched[4]
.sym 22260 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 22261 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3459.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7458_Y_new_inv_
.sym 22262 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 22263 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 22264 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4389.$and$/usr/local/bin/../share/yosys/techmap.v:434$7636_Y[0]_new_
.sym 22265 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4410.$and$/usr/local/bin/../share/yosys/techmap.v:434$7562_Y[1]_new_
.sym 22266 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 22267 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 22268 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22269 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 22270 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22271 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 22272 U$$2.picorv32.mem_rdata_latched[12]
.sym 22273 $abc$27913$new_n3018_
.sym 22274 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4376.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7621_Y[0]_new_inv_
.sym 22275 $abc$27913$new_n3881_
.sym 22278 $abc$27913$new_n4011_
.sym 22279 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22281 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 22283 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 22289 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4410.$and$/usr/local/bin/../share/yosys/techmap.v:434$7562_Y[1]_new_
.sym 22290 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 22291 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 22292 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3459.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7458_Y_new_inv_
.sym 22295 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22296 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22297 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4389.$and$/usr/local/bin/../share/yosys/techmap.v:434$7636_Y[0]_new_
.sym 22298 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4376.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7621_Y[0]_new_inv_
.sym 22301 U$$2.picorv32.mem_rdata_latched[12]
.sym 22302 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22303 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 22304 $abc$27913$new_n3881_
.sym 22307 $abc$27913$new_n3018_
.sym 22308 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 22309 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 22310 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 22313 U$$2.picorv32.mem_rdata_latched[12]
.sym 22314 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 22316 $abc$27913$new_n3018_
.sym 22319 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22320 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 22321 U$$2.picorv32.mem_rdata_latched[4]
.sym 22322 $abc$27913$new_n4011_
.sym 22325 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 22327 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 22328 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 22332 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 22334 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 22338 $abc$27913$new_n4701_
.sym 22339 $abc$27913$new_n3125_
.sym 22340 $abc$27913$new_n4028_
.sym 22341 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 22342 $abc$27913$new_n4702_
.sym 22343 $abc$27913$new_n4031_
.sym 22344 $abc$27913$new_n4033_
.sym 22345 $abc$27913$new_n4032_
.sym 22350 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22351 $abc$27913$new_n3913_
.sym 22354 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 22355 U$$2.picorv32.mem_xfer
.sym 22356 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 22357 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 22358 U$$2.picorv32.mem_rdata_q[28]
.sym 22359 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 22361 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 22362 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 22364 $abc$27913$U$$2.mem_r_data[5]_new_inv_
.sym 22365 U$$2.picorv32.mem_rdata_latched[2]
.sym 22366 $abc$27913$U$$2.mem_r_data[1]_new_inv_
.sym 22367 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 22368 U$$2.mem_r_en
.sym 22369 $abc$27913$U$$2.mem_r_data[8]_new_inv_
.sym 22370 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 22371 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 22372 $abc$27913$new_n3897_
.sym 22373 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22379 $abc$27913$new_n3897_
.sym 22380 $abc$27913$new_n3925_
.sym 22381 U$$2.picorv32.mem_rdata_latched[3]
.sym 22382 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 22383 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 22384 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[0]
.sym 22385 $abc$27913$new_n3926_
.sym 22387 U$$2.picorv32.mem_rdata_latched[12]
.sym 22388 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 22389 U$$2.picorv32.mem_xfer
.sym 22390 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22391 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[0]
.sym 22392 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 22393 $abc$27913$new_n3913_
.sym 22394 $abc$27913$new_n3879_
.sym 22395 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 22396 U$$2.picorv32.mem_rdata_q[26]
.sym 22398 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 22399 $abc$27913$new_n3888_
.sym 22400 U$$2.picorv32.mem_rdata_latched[5]
.sym 22401 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 22402 $abc$27913$new_n3898_
.sym 22403 $abc$27913$new_n4011_
.sym 22404 U$$2.picorv32.mem_rdata_latched[7]
.sym 22408 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22409 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 22410 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22412 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 22413 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[0]
.sym 22414 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 22415 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[0]
.sym 22418 U$$2.picorv32.mem_rdata_latched[5]
.sym 22419 $abc$27913$new_n3897_
.sym 22420 $abc$27913$new_n4011_
.sym 22421 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 22424 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22426 U$$2.picorv32.mem_rdata_latched[7]
.sym 22427 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 22430 $abc$27913$new_n3898_
.sym 22431 $abc$27913$new_n3888_
.sym 22432 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 22433 $abc$27913$new_n3879_
.sym 22436 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22438 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22442 U$$2.picorv32.mem_rdata_latched[12]
.sym 22444 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 22445 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 22448 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 22449 U$$2.picorv32.mem_xfer
.sym 22451 U$$2.picorv32.mem_rdata_q[26]
.sym 22454 $abc$27913$new_n3913_
.sym 22455 $abc$27913$new_n3926_
.sym 22456 $abc$27913$new_n3925_
.sym 22457 U$$2.picorv32.mem_rdata_latched[3]
.sym 22459 cd_sync_clk16_0__i_$glb_clk
.sym 22461 $abc$27913$new_n4053_
.sym 22462 $abc$27913$new_n4064_
.sym 22463 $abc$27913$new_n3983_
.sym 22464 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[1]_new_inv_
.sym 22465 $abc$27913$new_n3268_
.sym 22466 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$15690[0]_new_inv_
.sym 22467 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 22468 $abc$27913$new_n3937_
.sym 22470 U$$2.mem_addr[11]
.sym 22474 U$$2.picorv32.mem_rdata_latched[12]
.sym 22475 U$$2.mem_addr[7]
.sym 22478 U$$2.mem_addr[7]
.sym 22479 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[0]
.sym 22482 $abc$27913$new_n3125_
.sym 22483 U$$2.mem_addr[10]
.sym 22484 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22485 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22486 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 22488 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 22489 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 22490 $abc$27913$new_n3949_
.sym 22492 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22495 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 22502 $abc$27913$auto$memory_bram.cc:983:replace_cell$5226.B_AND_S[41]_new_
.sym 22503 $abc$27913$new_n3894_
.sym 22504 $abc$27913$new_n3021_
.sym 22505 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 22508 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 22509 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[9]
.sym 22510 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 22512 $abc$27913$new_n3901_
.sym 22513 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22514 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 22515 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 22519 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22520 U$$2.picorv32.mem_rdata_latched[2]
.sym 22521 $abc$27913$new_n3135_
.sym 22522 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22523 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$15690[0]_new_inv_
.sym 22524 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22526 $abc$27913$new_n3903_
.sym 22527 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22528 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22532 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22533 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22535 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22536 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22537 U$$2.picorv32.mem_rdata_latched[2]
.sym 22538 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 22541 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 22543 $abc$27913$new_n3135_
.sym 22547 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22548 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 22549 $abc$27913$new_n3021_
.sym 22550 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 22553 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22555 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 22556 $abc$27913$new_n3021_
.sym 22559 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 22561 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22562 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22565 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$15690[0]_new_inv_
.sym 22566 $abc$27913$auto$memory_bram.cc:983:replace_cell$5226.B_AND_S[41]_new_
.sym 22567 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[9]
.sym 22568 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 22572 $abc$27913$new_n3901_
.sym 22574 $abc$27913$new_n3903_
.sym 22578 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22579 $abc$27913$new_n3894_
.sym 22580 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 22584 $abc$27913$new_n3903_
.sym 22585 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23502
.sym 22586 $abc$27913$new_n3978_
.sym 22587 $abc$27913$U$$2.mem_r_data[8]_new_inv_
.sym 22588 $abc$27913$new_n4687_
.sym 22589 U$$2.picorv32.mem_rdata_q[13]
.sym 22590 $abc$27913$new_n3977_
.sym 22591 $abc$27913$new_n4063_
.sym 22592 U$$2.picorv32.decoded_imm[3]
.sym 22593 U$$2.picorv32.pcpi_rs1[0]
.sym 22596 U$$2.picorv32.mem_rdata_q[14]
.sym 22598 U$$2.picorv32.mem_rdata_q[12]
.sym 22600 U$$2.picorv32.is_alu_reg_reg
.sym 22601 U$$2.picorv32.mem_rdata_q[12]
.sym 22602 U$$2.picorv32.instr_auipc
.sym 22604 U$$2.picorv32.instr_lui
.sym 22605 U$$2.picorv32.mem_xfer
.sym 22606 U$$2.picorv32.mem_rdata_q[10]
.sym 22607 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[9]
.sym 22608 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 22609 $abc$27913$new_n4687_
.sym 22610 U$$2.picorv32.mem_rdata_latched[12]
.sym 22611 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22612 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22613 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22614 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 22615 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22616 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 22618 $abc$27913$new_n3937_
.sym 22619 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 22626 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[5]
.sym 22627 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22628 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 22629 $abc$27913$new_n2536_
.sym 22630 $abc$27913$new_n3902_
.sym 22631 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 22632 $abc$27913$new_n3937_
.sym 22636 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[5]
.sym 22637 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 22638 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22639 $abc$27913$new_n2537_
.sym 22640 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[9]
.sym 22641 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 22644 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 22645 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22646 U$$2.picorv32.mem_rdata_latched[7]
.sym 22647 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[5]
.sym 22648 $abc$27913$new_n3135_
.sym 22649 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 22652 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22655 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 22658 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[9]
.sym 22659 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 22664 $abc$27913$new_n2537_
.sym 22665 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[5]
.sym 22666 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 22667 $abc$27913$new_n2536_
.sym 22670 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22671 $abc$27913$new_n3902_
.sym 22672 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22676 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 22678 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 22683 U$$2.picorv32.mem_rdata_latched[7]
.sym 22685 $abc$27913$new_n3135_
.sym 22689 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22691 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22694 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[5]
.sym 22695 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[5]
.sym 22696 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 22697 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 22700 $abc$27913$new_n3937_
.sym 22701 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22703 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 22707 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[1]_new_inv_
.sym 22708 $abc$27913$new_n3957_
.sym 22709 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 22710 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22711 $abc$27913$new_n3980_
.sym 22712 $abc$27913$U$$2.mem_r_data[14]_new_inv_
.sym 22713 $abc$27913$new_n3956_
.sym 22714 $abc$27913$new_n3982_
.sym 22716 U$$2.picorv32.mem_rdata_q[13]
.sym 22719 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 22720 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[5]
.sym 22721 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22722 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[5]
.sym 22723 U$$2.picorv32.mem_rdata_latched[3]
.sym 22724 U$$2.mem_w_data[1]
.sym 22725 U$$2.mem_addr[10]
.sym 22726 U$$2.picorv32.mem_rdata_q[30]
.sym 22727 U$$2.mem_addr[12]
.sym 22728 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[3]
.sym 22729 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[12]
.sym 22731 $abc$27913$new_n4691_
.sym 22733 U$$2.picorv32.mem_rdata_q[7]
.sym 22734 $abc$27913$new_n3135_
.sym 22735 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22736 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 22738 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[8]
.sym 22739 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[9]
.sym 22740 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[15]
.sym 22741 $abc$27913$new_n4063_
.sym 22742 U$$2.picorv32.mem_xfer
.sym 22748 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[5]_new_
.sym 22749 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 22750 U$$2.picorv32.mem_rdata_latched[6]
.sym 22752 $abc$27913$new_n3915_
.sym 22753 $abc$27913$new_n3897_
.sym 22754 $abc$27913$new_n4036_
.sym 22755 $abc$27913$new_n3900_
.sym 22756 $abc$27913$new_n3903_
.sym 22757 $abc$27913$new_n3950_
.sym 22758 $abc$27913$new_n3901_
.sym 22760 $abc$27913$new_n3949_
.sym 22761 $abc$27913$new_n3927_
.sym 22762 $abc$27913$new_n3970_
.sym 22763 $abc$27913$new_n3913_
.sym 22764 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[1]_new_inv_
.sym 22767 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 22768 $abc$27913$new_n3910_
.sym 22769 $abc$27913$new_n3948_
.sym 22770 $abc$27913$new_n3895_
.sym 22772 $abc$27913$new_n3911_
.sym 22775 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22776 $abc$27913$new_n3907_
.sym 22777 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 22778 U$$2.picorv32.mem_rdata_latched[2]
.sym 22779 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 22781 $abc$27913$new_n3927_
.sym 22782 $abc$27913$new_n3903_
.sym 22783 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 22784 $abc$27913$new_n3901_
.sym 22787 $abc$27913$new_n3948_
.sym 22788 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22789 $abc$27913$new_n3949_
.sym 22790 $abc$27913$new_n3950_
.sym 22793 $abc$27913$new_n3910_
.sym 22794 $abc$27913$new_n3900_
.sym 22795 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22796 $abc$27913$new_n3907_
.sym 22799 $abc$27913$new_n3970_
.sym 22800 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[1]_new_inv_
.sym 22801 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 22802 $abc$27913$new_n3895_
.sym 22805 $abc$27913$new_n3913_
.sym 22806 U$$2.picorv32.mem_rdata_latched[2]
.sym 22807 $abc$27913$new_n3915_
.sym 22808 $abc$27913$new_n3911_
.sym 22812 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[5]_new_
.sym 22813 $abc$27913$new_n3897_
.sym 22814 $abc$27913$new_n4036_
.sym 22818 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 22819 U$$2.picorv32.mem_rdata_latched[6]
.sym 22823 $abc$27913$new_n3903_
.sym 22824 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 22825 $abc$27913$new_n3901_
.sym 22828 cd_sync_clk16_0__i_$glb_clk
.sym 22830 $abc$27913$new_n4689_
.sym 22831 $abc$27913$new_n3954_
.sym 22832 U$$2.picorv32.mem_rdata_q[9]
.sym 22833 $abc$27913$new_n4688_
.sym 22834 U$$2.picorv32.mem_rdata_q[8]
.sym 22835 $abc$27913$new_n3948_
.sym 22836 $abc$27913$new_n3955_
.sym 22837 $abc$27913$techmap\U$$2.picorv32.$procmux$4359_Y[1]_new_inv_
.sym 22842 $abc$27913$new_n4066_
.sym 22843 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[7]
.sym 22844 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[4]
.sym 22845 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[14]
.sym 22846 U$$2.picorv32.mem_xfer
.sym 22847 U$$2.picorv32.mem_rdata_q[29]
.sym 22848 U$$2.picorv32.mem_rdata_q[4]
.sym 22849 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 22850 U$$2.picorv32.mem_rdata_q[28]
.sym 22852 U$$2.picorv32.mem_rdata_q[30]
.sym 22853 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 22855 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[3]
.sym 22858 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 22859 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 22871 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22872 U$$2.picorv32.mem_rdata_latched[12]
.sym 22874 U$$2.picorv32.mem_rdata_q[12]
.sym 22875 U$$2.picorv32.mem_rdata_latched[5]
.sym 22876 $abc$27913$new_n3971_
.sym 22877 U$$2.picorv32.mem_xfer
.sym 22878 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22879 $abc$27913$new_n4692_
.sym 22881 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22882 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22884 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10628[0]_new_
.sym 22885 $abc$27913$new_n3970_
.sym 22886 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22888 U$$2.picorv32.mem_rdata_latched[7]
.sym 22890 $abc$27913$new_n3937_
.sym 22891 $abc$27913$new_n4691_
.sym 22892 $abc$27913$new_n3940_
.sym 22893 U$$2.picorv32.mem_rdata_q[7]
.sym 22894 U$$2.picorv32.mem_rdata_q[10]
.sym 22895 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22896 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22897 $abc$27913$new_n3969_
.sym 22898 U$$2.picorv32.mem_rdata_q[11]
.sym 22900 $abc$27913$new_n3948_
.sym 22901 $abc$27913$new_n3955_
.sym 22904 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 22905 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 22906 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 22907 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 22910 $abc$27913$new_n3969_
.sym 22911 $abc$27913$new_n4691_
.sym 22912 $abc$27913$new_n4692_
.sym 22913 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22916 U$$2.picorv32.mem_rdata_latched[5]
.sym 22917 $abc$27913$new_n3971_
.sym 22918 $abc$27913$new_n3948_
.sym 22919 $abc$27913$new_n3970_
.sym 22922 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 22923 U$$2.picorv32.mem_rdata_q[11]
.sym 22924 $abc$27913$new_n3955_
.sym 22925 U$$2.picorv32.mem_xfer
.sym 22928 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22929 $abc$27913$new_n3937_
.sym 22930 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 22931 $abc$27913$new_n3940_
.sym 22934 U$$2.picorv32.mem_rdata_latched[12]
.sym 22935 U$$2.picorv32.mem_xfer
.sym 22936 U$$2.picorv32.mem_rdata_q[12]
.sym 22937 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10628[0]_new_
.sym 22940 U$$2.picorv32.mem_xfer
.sym 22941 U$$2.picorv32.mem_rdata_latched[7]
.sym 22942 U$$2.picorv32.mem_rdata_q[7]
.sym 22943 $abc$27913$new_n3955_
.sym 22946 $abc$27913$new_n3955_
.sym 22947 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 22948 U$$2.picorv32.mem_rdata_q[10]
.sym 22949 U$$2.picorv32.mem_xfer
.sym 22951 cd_sync_clk16_0__i_$glb_clk
.sym 22953 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 22955 $abc$27913$auto$rtlil.cc:1906:Mux$5137
.sym 22956 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 22966 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[5]
.sym 22968 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[0]
.sym 22973 U$$2.picorv32.mem_rdata_q[11]
.sym 22986 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 23088 $abc$27913$techmap$techmap5424\U$$2.mem.0.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5423_Y
.sym 23092 pin_led_0_led_0__o
.sym 23094 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 23096 U$$2.picorv32.mem_xfer
.sym 23097 U$$2.mem_r_en
.sym 23099 $abc$27913$auto$rtlil.cc:1906:Mux$5137
.sym 23214 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[0]
.sym 23221 $abc$27913$new_n2536_
.sym 23222 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[2]
.sym 23230 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[8]
.sym 23345 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[9]
.sym 23460 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[0]
.sym 23585 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[12]
.sym 23591 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[9]
.sym 24477 pin_led_0_led_0__o
.sym 24488 pin_led_0_led_0__o
.sym 24529 U$$2.picorv32.pcpi_mul.rdx[21]
.sym 24530 U$$2.picorv32.pcpi_mul.next_rs2[22]
.sym 24531 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 24532 U$$2.picorv32.pcpi_mul.rdx[29]
.sym 24533 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 24534 U$$2.picorv32.pcpi_mul.next_rs2[30]
.sym 24535 $abc$27913$auto$maccmap.cc:112:fulladd$6502[1]
.sym 24536 $abc$27913$auto$maccmap.cc:111:fulladd$6501[1]
.sym 24548 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 24571 $abc$27913$auto$maccmap.cc:112:fulladd$6675[0]
.sym 24574 $abc$27913$auto$maccmap.cc:111:fulladd$6674[1]
.sym 24575 $abc$27913$auto$maccmap.cc:112:fulladd$6502[3]
.sym 24577 U$$2.picorv32.pcpi_mul.rdx[30]
.sym 24579 $abc$27913$auto$maccmap.cc:112:fulladd$6502[0]
.sym 24583 $abc$27913$auto$maccmap.cc:112:fulladd$6502[2]
.sym 24585 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24586 $abc$27913$auto$maccmap.cc:111:fulladd$6501[3]
.sym 24588 U$$2.picorv32.pcpi_mul.rd[30]
.sym 24591 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 24593 $abc$27913$auto$maccmap.cc:111:fulladd$6501[2]
.sym 24601 $abc$27913$auto$maccmap.cc:112:fulladd$6502[1]
.sym 24602 $abc$27913$auto$maccmap.cc:111:fulladd$6501[1]
.sym 24603 $auto$maccmap.cc:240:synth$6504.C[2]
.sym 24605 $abc$27913$auto$maccmap.cc:112:fulladd$6502[0]
.sym 24606 $abc$27913$auto$maccmap.cc:111:fulladd$6501[1]
.sym 24609 $auto$maccmap.cc:240:synth$6504.C[3]
.sym 24611 $abc$27913$auto$maccmap.cc:111:fulladd$6501[2]
.sym 24612 $abc$27913$auto$maccmap.cc:112:fulladd$6502[1]
.sym 24613 $auto$maccmap.cc:240:synth$6504.C[2]
.sym 24615 $auto$maccmap.cc:240:synth$6504.C[4]
.sym 24617 $abc$27913$auto$maccmap.cc:112:fulladd$6502[2]
.sym 24618 $abc$27913$auto$maccmap.cc:111:fulladd$6501[3]
.sym 24619 $auto$maccmap.cc:240:synth$6504.C[3]
.sym 24623 $abc$27913$auto$maccmap.cc:112:fulladd$6502[3]
.sym 24625 $auto$maccmap.cc:240:synth$6504.C[4]
.sym 24628 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 24629 U$$2.picorv32.pcpi_mul.rd[30]
.sym 24630 U$$2.picorv32.pcpi_mul.rdx[30]
.sym 24631 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24634 $abc$27913$auto$maccmap.cc:112:fulladd$6502[0]
.sym 24635 $abc$27913$auto$maccmap.cc:111:fulladd$6501[1]
.sym 24640 U$$2.picorv32.pcpi_mul.rdx[30]
.sym 24641 U$$2.picorv32.pcpi_mul.rd[30]
.sym 24642 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 24643 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24647 $abc$27913$auto$maccmap.cc:112:fulladd$6675[0]
.sym 24648 $abc$27913$auto$maccmap.cc:111:fulladd$6674[1]
.sym 24650 cd_sync.ready_$glb_ce
.sym 24651 cd_sync_clk16_0__i_$glb_clk
.sym 24652 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 24657 $abc$27913$auto$maccmap.cc:111:fulladd$6645[1]
.sym 24658 $abc$27913$auto$maccmap.cc:112:fulladd$6646[1]
.sym 24660 U$$2.picorv32.pcpi_mul.rd[21]
.sym 24662 $abc$27913$auto$maccmap.cc:112:fulladd$6646[0]
.sym 24665 $abc$27913$auto$maccmap.cc:112:fulladd$6502[0]
.sym 24667 U$$2.mem_w_data[14]
.sym 24668 U$$2.mem_w_data[13]
.sym 24669 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 24671 U$$2.picorv32.pcpi_mul.rd[38]
.sym 24674 U$$2.picorv32.pcpi_mul.rdx[4]
.sym 24676 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 24677 U$$2.picorv32.pcpi_rs2[22]
.sym 24680 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 24692 U$$2.picorv32.pcpi_rs2[30]
.sym 24706 U$$2.picorv32.pcpi_mul.rd[33]
.sym 24708 U$$2.picorv32.pcpi_rs2[18]
.sym 24711 U$$2.picorv32.pcpi_rs2[29]
.sym 24712 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 24713 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 24714 U$$0.sincos_lookup.quarter_sin_mem_r_data[5]
.sym 24717 U$$2.picorv32.pcpi_rs2[21]
.sym 24725 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24734 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 24736 U$$2.picorv32.pcpi_mul.next_rs2[33]
.sym 24737 U$$2.picorv32.pcpi_mul.rdx[32]
.sym 24740 U$$2.picorv32.pcpi_mul.rdx[31]
.sym 24742 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 24744 U$$2.picorv32.pcpi_mul.rd[31]
.sym 24745 U$$2.picorv32.pcpi_mul.rd[20]
.sym 24746 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 24747 U$$2.picorv32.pcpi_mul.rd[32]
.sym 24748 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 24749 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 24750 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24756 $abc$27913$auto$maccmap.cc:111:fulladd$6645[0]
.sym 24758 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24759 $abc$27913$auto$maccmap.cc:111:fulladd$6674[0]
.sym 24767 U$$2.picorv32.pcpi_mul.next_rs2[33]
.sym 24768 U$$2.picorv32.pcpi_mul.rdx[32]
.sym 24769 U$$2.picorv32.pcpi_mul.rd[32]
.sym 24770 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24773 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24774 U$$2.picorv32.pcpi_mul.next_rs2[33]
.sym 24775 U$$2.picorv32.pcpi_mul.rdx[32]
.sym 24776 U$$2.picorv32.pcpi_mul.rd[32]
.sym 24782 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 24786 $abc$27913$auto$maccmap.cc:111:fulladd$6645[0]
.sym 24791 U$$2.picorv32.pcpi_mul.rdx[31]
.sym 24792 U$$2.picorv32.pcpi_mul.rd[31]
.sym 24793 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 24794 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24800 $abc$27913$auto$maccmap.cc:111:fulladd$6674[0]
.sym 24803 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 24804 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 24805 U$$2.picorv32.pcpi_mul.rd[20]
.sym 24806 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24809 U$$2.picorv32.pcpi_mul.rd[31]
.sym 24810 U$$2.picorv32.pcpi_mul.rdx[31]
.sym 24811 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 24812 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 24813 cd_sync.ready_$glb_ce
.sym 24814 cd_sync_clk16_0__i_$glb_clk
.sym 24815 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 24817 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 24819 U$$2.picorv32.pcpi_mul.instr_mul
.sym 24820 U$$2.picorv32.pcpi_mul.instr_mulhsu
.sym 24822 U$$2.picorv32.pcpi_mul.instr_mulhu
.sym 24823 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 24830 U$$2.picorv32.pcpi_mul.rd[32]
.sym 24840 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 24843 U$$2.picorv32.pcpi_mul.rd[20]
.sym 24847 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 24851 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 24859 U$$2.picorv32.pcpi_rs2[20]
.sym 24861 U$$0.sincos_lookup.quarter_sin_mem_r_data[6]
.sym 24863 U$$2.picorv32.pcpi_rs2[19]
.sym 24864 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 24870 U$$0.sincos_lookup.quarter_sin_mem_r_data[8]
.sym 24874 U$$2.picorv32.pcpi_rs2[18]
.sym 24876 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 24878 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 24880 U$$0.sincos_lookup.quarter_sin_mem_r_data[5]
.sym 24886 U$$0.phase_acc[31]
.sym 24888 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 24891 U$$0.sincos_lookup.quarter_sin_mem_r_data[5]
.sym 24892 U$$0.phase_acc[31]
.sym 24902 U$$0.sincos_lookup.quarter_sin_mem_r_data[8]
.sym 24904 U$$0.phase_acc[31]
.sym 24908 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 24909 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 24910 U$$2.picorv32.pcpi_rs2[18]
.sym 24921 U$$0.sincos_lookup.quarter_sin_mem_r_data[6]
.sym 24923 U$$0.phase_acc[31]
.sym 24927 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 24928 U$$2.picorv32.pcpi_rs2[20]
.sym 24929 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 24932 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 24933 U$$2.picorv32.pcpi_rs2[19]
.sym 24934 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 24936 cd_sync.ready_$glb_ce
.sym 24937 cd_sync_clk16_0__i_$glb_clk
.sym 24939 U$$0_sin[10]
.sym 24940 U$$0_sin[7]
.sym 24941 U$$2.picorv32.pcpi_insn[14]
.sym 24942 U$$0_sin[4]
.sym 24943 U$$0_sin[3]
.sym 24944 U$$2.picorv32.pcpi_insn[13]
.sym 24945 U$$2.picorv32.mem_wordsize[0]
.sym 24946 U$$2.picorv32.pcpi_insn[12]
.sym 24952 $abc$27913$auto$rtlil.cc:1969:NotGate$27475
.sym 24955 $PACKER_GND_NET
.sym 24956 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 24960 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 24961 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 24965 U$$2.picorv32.pcpi_mul.instr_mul
.sym 24966 U$$0.sincos_lookup.quarter_sin_mem_r_data[1]
.sym 24967 U$$2.picorv32.mem_rdata_q[13]
.sym 24969 U$$2.picorv32.pcpi_rs2[15]
.sym 24972 U$$2.picorv32.pcpi_rs2[14]
.sym 24973 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 24982 U$$1.acc[2]
.sym 24983 U$$1.acc[3]
.sym 24985 U$$0_sin[6]
.sym 24987 U$$1.acc[7]
.sym 24988 U$$0_sin[5]
.sym 24989 U$$1.acc[1]
.sym 24993 U$$1.acc[0]
.sym 24994 U$$0_sin[1]
.sym 25000 U$$0_sin[3]
.sym 25001 U$$0_sin[2]
.sym 25002 U$$1.acc[6]
.sym 25005 U$$0_sin[7]
.sym 25007 U$$0_sin[4]
.sym 25008 U$$1.acc[4]
.sym 25009 U$$1.acc[5]
.sym 25010 U$$0_sin[0]
.sym 25012 $auto$alumacc.cc:474:replace_alu$4915.C[1]
.sym 25014 U$$0_sin[0]
.sym 25015 U$$1.acc[0]
.sym 25018 $auto$alumacc.cc:474:replace_alu$4915.C[2]
.sym 25020 U$$1.acc[1]
.sym 25021 U$$0_sin[1]
.sym 25022 $auto$alumacc.cc:474:replace_alu$4915.C[1]
.sym 25024 $auto$alumacc.cc:474:replace_alu$4915.C[3]
.sym 25026 U$$0_sin[2]
.sym 25027 U$$1.acc[2]
.sym 25028 $auto$alumacc.cc:474:replace_alu$4915.C[2]
.sym 25030 $auto$alumacc.cc:474:replace_alu$4915.C[4]
.sym 25032 U$$0_sin[3]
.sym 25033 U$$1.acc[3]
.sym 25034 $auto$alumacc.cc:474:replace_alu$4915.C[3]
.sym 25036 $auto$alumacc.cc:474:replace_alu$4915.C[5]
.sym 25038 U$$1.acc[4]
.sym 25039 U$$0_sin[4]
.sym 25040 $auto$alumacc.cc:474:replace_alu$4915.C[4]
.sym 25042 $auto$alumacc.cc:474:replace_alu$4915.C[6]
.sym 25044 U$$1.acc[5]
.sym 25045 U$$0_sin[5]
.sym 25046 $auto$alumacc.cc:474:replace_alu$4915.C[5]
.sym 25048 $auto$alumacc.cc:474:replace_alu$4915.C[7]
.sym 25050 U$$0_sin[6]
.sym 25051 U$$1.acc[6]
.sym 25052 $auto$alumacc.cc:474:replace_alu$4915.C[6]
.sym 25054 $auto$alumacc.cc:474:replace_alu$4915.C[8]
.sym 25056 U$$0_sin[7]
.sym 25057 U$$1.acc[7]
.sym 25058 $auto$alumacc.cc:474:replace_alu$4915.C[7]
.sym 25060 cd_sync_clk16_0__i_$glb_clk
.sym 25061 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 25062 U$$2.picorv32.mem_la_wdata[15]
.sym 25063 U$$2.mem_w_data[31]
.sym 25064 U$$0_sin[9]
.sym 25065 U$$2.mem_w_data[15]
.sym 25066 U$$2.picorv32.pcpi_rs1[0]
.sym 25067 U$$0_sin[2]
.sym 25068 U$$0_sin[0]
.sym 25071 U$$2.picorv32.mem_wordsize[0]
.sym 25072 U$$2.picorv32.mem_wordsize[0]
.sym 25073 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 25074 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 25076 U$$2.picorv32.pcpi_mul.rd[58]
.sym 25077 U$$2.mem_w_data[1]
.sym 25081 U$$2.picorv32.pcpi_mul.rd[56]
.sym 25082 U$$2.picorv32.pcpi_int_rd[5]
.sym 25083 U$$2.picorv32.pcpi_mul.rd[59]
.sym 25089 U$$2.mem_w_data[14]
.sym 25090 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 25093 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 25097 U$$2.mem_w_data[30]
.sym 25098 $auto$alumacc.cc:474:replace_alu$4915.C[8]
.sym 25103 U$$0_sin[10]
.sym 25110 U$$0_sin[11]
.sym 25112 U$$1.acc[9]
.sym 25113 U$$1.acc[10]
.sym 25115 U$$0_sin[8]
.sym 25116 U$$0.phase_acc[31]
.sym 25119 U$$1.acc[8]
.sym 25124 U$$1.acc[0]
.sym 25125 U$$0_sin[0]
.sym 25126 U$$0.sincos_lookup.quarter_sin_mem_r_data[1]
.sym 25129 U$$0_sin[9]
.sym 25130 U$$1.acc[11]
.sym 25135 $auto$alumacc.cc:474:replace_alu$4915.C[9]
.sym 25137 U$$0_sin[8]
.sym 25138 U$$1.acc[8]
.sym 25139 $auto$alumacc.cc:474:replace_alu$4915.C[8]
.sym 25141 $auto$alumacc.cc:474:replace_alu$4915.C[10]
.sym 25143 U$$1.acc[9]
.sym 25144 U$$0_sin[9]
.sym 25145 $auto$alumacc.cc:474:replace_alu$4915.C[9]
.sym 25147 $auto$alumacc.cc:474:replace_alu$4915.C[11]
.sym 25149 U$$1.acc[10]
.sym 25150 U$$0_sin[10]
.sym 25151 $auto$alumacc.cc:474:replace_alu$4915.C[10]
.sym 25153 $auto$alumacc.cc:474:replace_alu$4915.C[12]
.sym 25155 U$$1.acc[11]
.sym 25156 U$$0_sin[11]
.sym 25157 $auto$alumacc.cc:474:replace_alu$4915.C[11]
.sym 25163 $auto$alumacc.cc:474:replace_alu$4915.C[12]
.sym 25166 U$$1.acc[0]
.sym 25167 U$$0_sin[0]
.sym 25172 U$$0.phase_acc[31]
.sym 25175 U$$0.sincos_lookup.quarter_sin_mem_r_data[1]
.sym 25179 U$$0.phase_acc[31]
.sym 25183 cd_sync_clk16_0__i_$glb_clk
.sym 25184 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 25186 U$$2.picorv32.pcpi_int_rd[17]
.sym 25188 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 25189 U$$2.picorv32.pcpi_int_rd[21]
.sym 25191 U$$2.picorv32.pcpi_int_rd[23]
.sym 25193 U$$2.picorv32.pcpi_rs1[4]
.sym 25198 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 25202 U$$2.picorv32.pcpi_mul.rd[52]
.sym 25203 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 25204 U$$2.mem_w_data[24]
.sym 25205 U$$2.mem_w_data[9]
.sym 25206 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 25207 U$$2.mem_rdata[30]
.sym 25209 U$$2.picorv32.pcpi_rs2[21]
.sym 25212 U$$2.picorv32.mem_wordsize[1]
.sym 25214 U$$2.mem_w_data[8]
.sym 25215 U$$2.picorv32.mem_wordsize[1]
.sym 25216 U$$2.mem_w_data[7]
.sym 25218 U$$2.picorv32.pcpi_rs2[29]
.sym 25219 U$$2.picorv32.mem_la_wdata[5]
.sym 25220 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 25227 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 25228 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 25229 U$$0.phase_acc[30]
.sym 25230 U$$2.picorv32.pcpi_rs1[0]
.sym 25231 U$$2.picorv32.pcpi_rs2[30]
.sym 25237 U$$2.mem_w_data[15]
.sym 25238 $abc$27913$new_n3719_
.sym 25240 U$$2.picorv32.mem_la_wdata[14]
.sym 25241 U$$2.picorv32.mem_wordsize[1]
.sym 25242 U$$2.picorv32.pcpi_rs2[14]
.sym 25243 U$$0.phase_acc[28]
.sym 25244 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 25245 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 25246 U$$0.phase_acc[22]
.sym 25248 U$$2.picorv32.mem_la_wdata[6]
.sym 25251 U$$2.mem_rdata[28]
.sym 25252 U$$2.picorv32.pcpi_rs1[1]
.sym 25255 U$$2.picorv32.mem_wordsize[0]
.sym 25257 $abc$27913$new_n3721_
.sym 25259 $abc$27913$new_n3721_
.sym 25260 $abc$27913$new_n3719_
.sym 25261 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 25265 U$$0.phase_acc[30]
.sym 25268 U$$0.phase_acc[22]
.sym 25273 U$$2.mem_w_data[15]
.sym 25277 U$$2.picorv32.mem_la_wdata[14]
.sym 25278 U$$2.picorv32.mem_wordsize[1]
.sym 25279 U$$2.picorv32.pcpi_rs2[30]
.sym 25280 U$$2.picorv32.mem_wordsize[0]
.sym 25283 U$$2.picorv32.pcpi_rs1[0]
.sym 25284 U$$2.picorv32.pcpi_rs1[1]
.sym 25285 U$$2.mem_rdata[28]
.sym 25286 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 25289 U$$0.phase_acc[28]
.sym 25291 U$$0.phase_acc[30]
.sym 25295 U$$2.picorv32.pcpi_rs2[14]
.sym 25296 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 25297 U$$2.picorv32.mem_la_wdata[6]
.sym 25303 U$$2.picorv32.mem_la_wdata[14]
.sym 25305 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 25306 cd_sync_clk16_0__i_$glb_clk
.sym 25308 U$$2.mem_w_data[3]
.sym 25309 U$$2.mem_w_data[18]
.sym 25310 U$$2.mem_w_data[16]
.sym 25311 U$$2.mem_w_data[19]
.sym 25312 U$$2.mem_w_data[29]
.sym 25313 U$$2.mem_w_data[17]
.sym 25314 U$$2.mem_w_data[2]
.sym 25315 U$$2.mem_w_data[21]
.sym 25317 U$$2.picorv32.pcpi_rs1[23]
.sym 25320 U$$2.mem_rdata[29]
.sym 25321 U$$2.picorv32.pcpi_int_rd[23]
.sym 25323 U$$2.picorv32.pcpi_mul.rd[53]
.sym 25325 U$$2.mem_rdata[27]
.sym 25329 U$$2.picorv32.pcpi_int_rd[31]
.sym 25330 U$$2.picorv32.decoded_imm_j[5]
.sym 25331 U$$2.mem_rdata[23]
.sym 25333 U$$2.mem_w_data[28]
.sym 25334 U$$2.picorv32.mem_la_wdata[6]
.sym 25335 U$$2.mem_w_data[11]
.sym 25336 U$$2.mem_w_data[13]
.sym 25337 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 25338 $abc$27913$new_n3705_
.sym 25339 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 25340 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 25343 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 25351 U$$2.picorv32.mem_la_wdata[7]
.sym 25353 U$$2.picorv32.pcpi_rs2[13]
.sym 25354 U$$2.picorv32.pcpi_rs1[0]
.sym 25356 U$$2.picorv32.pcpi_rs1[1]
.sym 25357 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 25358 U$$2.mem_rdata[31]
.sym 25360 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 25362 $abc$27913$U$$2.picorv32.mem_rdata[7]_new_inv_
.sym 25363 U$$2.mem_rdata[23]
.sym 25364 U$$2.picorv32.pcpi_rs1[1]
.sym 25367 $abc$27913$new_n3743_
.sym 25368 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 25372 $abc$27913$new_n3745_
.sym 25373 $abc$27913$new_n3742_
.sym 25375 U$$2.picorv32.mem_la_wdata[5]
.sym 25376 $abc$27913$new_n3685_
.sym 25378 U$$2.picorv32.mem_la_wdata[13]
.sym 25380 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 25382 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 25383 U$$2.mem_rdata[23]
.sym 25384 $abc$27913$new_n3743_
.sym 25385 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 25389 U$$2.picorv32.mem_la_wdata[7]
.sym 25394 U$$2.mem_rdata[31]
.sym 25395 U$$2.picorv32.pcpi_rs1[0]
.sym 25396 U$$2.picorv32.pcpi_rs1[1]
.sym 25397 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 25400 $abc$27913$new_n3745_
.sym 25402 $abc$27913$new_n3742_
.sym 25413 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 25414 U$$2.picorv32.mem_la_wdata[5]
.sym 25415 U$$2.picorv32.pcpi_rs2[13]
.sym 25420 U$$2.picorv32.mem_la_wdata[13]
.sym 25424 U$$2.picorv32.pcpi_rs1[0]
.sym 25425 $abc$27913$new_n3685_
.sym 25426 U$$2.picorv32.pcpi_rs1[1]
.sym 25427 $abc$27913$U$$2.picorv32.mem_rdata[7]_new_inv_
.sym 25428 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 25429 cd_sync_clk16_0__i_$glb_clk
.sym 25431 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 25432 $abc$27913$new_n3705_
.sym 25433 U$$0_phase_step[25]
.sym 25434 U$$0_phase_step[8]
.sym 25435 U$$0_phase_step[23]
.sym 25436 U$$0_phase_step[11]
.sym 25437 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 25438 U$$0_phase_step[28]
.sym 25440 U$$2.picorv32.reg_out[17]
.sym 25441 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 25442 $abc$27913$new_n3983_
.sym 25443 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[11]
.sym 25444 U$$2.picorv32.mem_la_wdata[2]
.sym 25445 U$$2.picorv32.mem_la_wdata[7]
.sym 25446 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 25447 U$$2.picorv32.mem_wordsize[1]
.sym 25448 U$$2.mem_w_data[21]
.sym 25449 U$$2.picorv32.pcpi_rs2[13]
.sym 25450 U$$2.mem_rdata[30]
.sym 25451 U$$2.picorv32.mem_la_wdata[6]
.sym 25452 U$$2.picorv32.mem_wordsize[0]
.sym 25453 U$$2.picorv32.pcpi_rs2[30]
.sym 25454 U$$2.mem_rdata[31]
.sym 25455 $abc$27913$new_n2543_
.sym 25456 U$$0_phase_step[23]
.sym 25457 $abc$27913$new_n3039_
.sym 25458 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 25459 U$$2.picorv32.mem_rdata_q[13]
.sym 25461 U$$2.picorv32.mem_la_wdata[4]
.sym 25462 U$$0_phase_step[28]
.sym 25463 U$$2.mem_w_data[20]
.sym 25464 U$$2.picorv32.pcpi_rs2[16]
.sym 25465 $abc$27913$new_n3027_
.sym 25466 U$$2.picorv32.pcpi_rs2[20]
.sym 25472 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 25473 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 25474 U$$2.mem_rdata[28]
.sym 25475 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 25476 U$$2.picorv32.pcpi_rs1[1]
.sym 25479 $abc$27913$new_n2463_
.sym 25480 U$$2.mem_rdata[31]
.sym 25482 U$$2.picorv32.mem_wordsize[1]
.sym 25483 U$$2.picorv32.pcpi_rs1[0]
.sym 25486 U$$2.picorv32.pcpi_rs2[17]
.sym 25487 U$$2.picorv32.mem_la_secondword
.sym 25488 $abc$27913$new_n2469_
.sym 25489 U$$2.picorv32.mem_wordsize[0]
.sym 25492 U$$0_phase_step[23]
.sym 25493 U$$0.phase_acc[24]
.sym 25495 U$$0.phase_acc[30]
.sym 25500 $abc$27913$new_n2496_
.sym 25501 $abc$27913$new_n2501_
.sym 25502 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 25503 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 25505 U$$2.picorv32.pcpi_rs1[1]
.sym 25506 U$$2.picorv32.mem_wordsize[1]
.sym 25507 U$$2.picorv32.pcpi_rs1[0]
.sym 25508 U$$2.picorv32.mem_wordsize[0]
.sym 25511 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 25512 U$$2.mem_rdata[28]
.sym 25514 U$$2.picorv32.mem_la_secondword
.sym 25517 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 25518 U$$2.picorv32.pcpi_rs2[17]
.sym 25520 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 25523 U$$0.phase_acc[30]
.sym 25525 U$$0.phase_acc[24]
.sym 25535 $abc$27913$new_n2496_
.sym 25536 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 25538 $abc$27913$new_n2469_
.sym 25541 $abc$27913$new_n2501_
.sym 25542 $abc$27913$new_n2463_
.sym 25543 U$$0_phase_step[23]
.sym 25547 U$$2.mem_rdata[31]
.sym 25548 U$$2.picorv32.mem_la_secondword
.sym 25549 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 25551 cd_sync.ready_$glb_ce
.sym 25552 cd_sync_clk16_0__i_$glb_clk
.sym 25554 U$$2.mem_w_data[0]
.sym 25555 $abc$27913$new_n3038_
.sym 25556 U$$2.mem_w_data[20]
.sym 25557 $abc$27913$new_n3077_
.sym 25558 U$$2.mem_w_data[4]
.sym 25559 $abc$27913$U$$2.mem_r_data[28]_new_inv_
.sym 25560 $abc$27913$new_n2543_
.sym 25561 U$$2.mem_w_data[22]
.sym 25563 U$$2.picorv32.pcpi_int_ready
.sym 25565 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 25566 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 25567 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 25568 U$$2.mem_rdata[26]
.sym 25569 $abc$27913$techmap$techmap5420\U$$2.mem.1.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5419_Y
.sym 25570 U$$2.picorv32.pcpi_rs1[0]
.sym 25571 U$$2.picorv32.pcpi_rs1[0]
.sym 25572 U$$2.mem_w_data[23]
.sym 25573 U$$2.picorv32.pcpi_rs2[9]
.sym 25574 U$$2.picorv32.pcpi_rs2[17]
.sym 25575 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 25576 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 25578 U$$2.mem_w_data[30]
.sym 25579 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[14]
.sym 25580 U$$0_phase_step[8]
.sym 25581 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 25582 U$$2.mem_w_data[14]
.sym 25583 $abc$27913$new_n3685_
.sym 25584 U$$0_phase_step[11]
.sym 25585 U$$2.mem_w_data[30]
.sym 25586 U$$2.picorv32.mem_wordsize[1]
.sym 25588 $abc$27913$new_n2488_
.sym 25589 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 25597 U$$0_phase_step[25]
.sym 25600 $abc$27913$new_n2463_
.sym 25602 U$$0_phase_step[28]
.sym 25603 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 25604 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 25608 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[10]
.sym 25609 U$$2.picorv32.mem_la_secondword
.sym 25610 U$$2.mem_rdata[26]
.sym 25612 $abc$27913$new_n3038_
.sym 25613 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 25616 $abc$27913$U$$2.mem_r_data[28]_new_inv_
.sym 25617 $abc$27913$new_n3039_
.sym 25620 U$$2.mem_rdata[27]
.sym 25621 U$$2.mem_w_data[20]
.sym 25622 $abc$27913$new_n2485_
.sym 25623 U$$2.mem_w_data[4]
.sym 25624 $abc$27913$new_n2469_
.sym 25625 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 25628 U$$2.mem_rdata[27]
.sym 25629 U$$2.picorv32.mem_la_secondword
.sym 25630 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 25636 $abc$27913$new_n2463_
.sym 25637 U$$0_phase_step[25]
.sym 25640 $abc$27913$new_n2485_
.sym 25641 $abc$27913$U$$2.mem_r_data[28]_new_inv_
.sym 25642 $abc$27913$new_n2469_
.sym 25646 U$$0_phase_step[28]
.sym 25648 $abc$27913$new_n2463_
.sym 25652 U$$2.mem_rdata[26]
.sym 25653 U$$2.picorv32.mem_la_secondword
.sym 25655 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 25658 U$$2.mem_w_data[4]
.sym 25664 $abc$27913$new_n3039_
.sym 25665 $abc$27913$new_n3038_
.sym 25666 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[10]
.sym 25667 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 25672 U$$2.mem_w_data[20]
.sym 25674 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 25675 cd_sync_clk16_0__i_$glb_clk
.sym 25676 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 25677 $abc$27913$new_n3055_
.sym 25678 $abc$27913$new_n2509_
.sym 25679 $abc$27913$new_n2504_
.sym 25680 $abc$27913$U$$2.mem_r_data[25]_new_inv_
.sym 25681 $abc$27913$new_n2462_
.sym 25682 $abc$27913$new_n2487_
.sym 25683 $abc$27913$new_n3026_
.sym 25684 $abc$27913$U$$2.mem_r_data[18]_new_inv_
.sym 25687 $abc$27913$new_n3904_
.sym 25688 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 25689 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 25691 U$$2.picorv32.pcpi_rs2[10]
.sym 25692 U$$2.mem_rdata[26]
.sym 25693 U$$2.picorv32.mem_la_wdata[5]
.sym 25694 U$$2.picorv32.pcpi_rs2[12]
.sym 25695 U$$2.mem_rdata[28]
.sym 25696 U$$2.picorv32.mem_rdata_latched[12]
.sym 25697 U$$2.picorv32.mem_la_secondword
.sym 25698 U$$2.mem_rdata[26]
.sym 25699 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 25700 U$$2.picorv32.pcpi_rs2[22]
.sym 25701 $abc$27913$U$$2.picorv32.mem_rdata_latched[17]_new_inv_
.sym 25702 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 25705 U$$2.picorv32.pcpi_rs2[29]
.sym 25706 $abc$27913$new_n3898_
.sym 25708 $abc$27913$new_n3076_
.sym 25709 U$$2.mem_w_data[7]
.sym 25710 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 25711 U$$2.mem_w_data[22]
.sym 25718 $abc$27913$new_n2469_
.sym 25719 $abc$27913$new_n3024_
.sym 25720 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 25723 $abc$27913$U$$2.mem_r_data[28]_new_inv_
.sym 25726 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 25728 U$$2.picorv32.mem_rdata_latched[2]
.sym 25729 $abc$27913$new_n2485_
.sym 25733 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 25734 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 25736 $abc$27913$U$$2.picorv32.mem_rdata_latched[25]_new_inv_
.sym 25737 $abc$27913$new_n3041_
.sym 25740 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 25742 $abc$27913$new_n3048_
.sym 25744 $abc$27913$new_n2469_
.sym 25745 $abc$27913$U$$2.mem_r_data[25]_new_inv_
.sym 25746 $abc$27913$new_n2496_
.sym 25747 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 25748 $abc$27913$U$$2.mem_r_data[11]_new_inv_
.sym 25751 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 25752 $abc$27913$new_n2469_
.sym 25754 $abc$27913$new_n3041_
.sym 25757 $abc$27913$new_n3048_
.sym 25758 $abc$27913$new_n2469_
.sym 25759 $abc$27913$U$$2.mem_r_data[11]_new_inv_
.sym 25764 $abc$27913$new_n3024_
.sym 25765 $abc$27913$U$$2.mem_r_data[25]_new_inv_
.sym 25766 $abc$27913$new_n2469_
.sym 25769 $abc$27913$new_n2469_
.sym 25770 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 25771 $abc$27913$new_n2496_
.sym 25772 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 25776 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 25777 $abc$27913$U$$2.picorv32.mem_rdata_latched[25]_new_inv_
.sym 25778 U$$2.picorv32.mem_rdata_latched[2]
.sym 25782 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 25783 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 25784 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 25787 $abc$27913$new_n2485_
.sym 25788 $abc$27913$U$$2.mem_r_data[28]_new_inv_
.sym 25789 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 25790 $abc$27913$new_n2469_
.sym 25793 $abc$27913$new_n2469_
.sym 25794 $abc$27913$U$$2.mem_r_data[25]_new_inv_
.sym 25795 $abc$27913$new_n3024_
.sym 25796 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 25797 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 25798 cd_sync_clk16_0__i_$glb_clk
.sym 25800 $abc$27913$U$$2.mem_r_data[23]_new_inv_
.sym 25801 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 25802 $abc$27913$new_n3994_
.sym 25803 $abc$27913$new_n3997_
.sym 25804 U$$2.picorv32.mem_rdata_q[18]
.sym 25805 U$$2.picorv32.mem_rdata_q[17]
.sym 25806 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[4]_new_
.sym 25807 $abc$27913$new_n2542_
.sym 25808 U$$2.picorv32.reg_out[5]
.sym 25811 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 25812 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 25814 U$$2.picorv32.decoded_imm_j[8]
.sym 25816 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 25817 U$$2.mem_rdata[29]
.sym 25818 U$$2.mem_rdata[25]
.sym 25819 U$$2.picorv32.decoded_imm_j[13]
.sym 25820 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[0]
.sym 25821 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 25822 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[7]
.sym 25824 U$$2.picorv32.mem_rdata_q[22]
.sym 25825 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 25826 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 25828 U$$2.mem_w_data[13]
.sym 25829 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[4]_new_
.sym 25833 U$$2.picorv32.mem_rdata_q[24]
.sym 25834 $abc$27913$U$$2.mem_r_data[11]_new_inv_
.sym 25841 $abc$27913$new_n4010_
.sym 25843 $abc$27913$new_n2469_
.sym 25844 U$$2.picorv32.mem_rdata_latched[2]
.sym 25846 U$$2.picorv32.mem_rdata_q[20]
.sym 25847 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[11]
.sym 25849 $abc$27913$new_n3055_
.sym 25850 $abc$27913$new_n2463_
.sym 25851 $abc$27913$new_n3995_
.sym 25852 U$$0_phase_step[8]
.sym 25856 $abc$27913$new_n4001_
.sym 25857 $abc$27913$U$$2.mem_r_data[23]_new_inv_
.sym 25858 U$$2.picorv32.mem_xfer
.sym 25859 U$$2.mem_rdata[20]
.sym 25862 $abc$27913$new_n3056_
.sym 25863 $abc$27913$U$$2.picorv32.mem_rdata[4]_new_inv_
.sym 25864 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 25865 $abc$27913$new_n3064_
.sym 25866 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 25867 U$$2.picorv32.mem_la_secondword
.sym 25868 $abc$27913$new_n2443_
.sym 25869 $abc$27913$U$$2.mem_r_data[8]_new_inv_
.sym 25870 U$$2.picorv32.mem_rdata_latched[12]
.sym 25871 $abc$27913$new_n3983_
.sym 25872 $abc$27913$U$$2.picorv32.mem_rdata_latched[20]_new_inv_
.sym 25874 U$$0_phase_step[8]
.sym 25876 $abc$27913$new_n2463_
.sym 25880 $abc$27913$new_n3056_
.sym 25881 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[11]
.sym 25882 $abc$27913$new_n3055_
.sym 25883 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 25887 $abc$27913$new_n3983_
.sym 25888 U$$2.picorv32.mem_rdata_latched[12]
.sym 25892 U$$2.picorv32.mem_xfer
.sym 25893 $abc$27913$U$$2.picorv32.mem_rdata_latched[20]_new_inv_
.sym 25894 U$$2.picorv32.mem_rdata_q[20]
.sym 25898 $abc$27913$new_n2443_
.sym 25900 $abc$27913$U$$2.mem_r_data[23]_new_inv_
.sym 25901 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 25904 U$$2.picorv32.mem_rdata_latched[2]
.sym 25905 $abc$27913$new_n4010_
.sym 25906 $abc$27913$new_n3995_
.sym 25907 $abc$27913$new_n4001_
.sym 25911 $abc$27913$U$$2.mem_r_data[8]_new_inv_
.sym 25912 $abc$27913$new_n2469_
.sym 25913 $abc$27913$new_n3064_
.sym 25917 U$$2.mem_rdata[20]
.sym 25918 U$$2.picorv32.mem_la_secondword
.sym 25919 $abc$27913$U$$2.picorv32.mem_rdata[4]_new_inv_
.sym 25921 cd_sync_clk16_0__i_$glb_clk
.sym 25923 U$$2.picorv32.mem_rdata_q[19]
.sym 25924 $abc$27913$new_n4013_
.sym 25925 $abc$27913$new_n3999_
.sym 25926 $abc$27913$new_n3076_
.sym 25927 U$$2.picorv32.mem_rdata_q[21]
.sym 25928 $abc$27913$new_n3056_
.sym 25929 $abc$27913$new_n2503_
.sym 25930 $abc$27913$new_n3061_
.sym 25931 U$$2.picorv32.latched_store
.sym 25933 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 25937 U$$2.picorv32.mem_rdata_q[20]
.sym 25938 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 25939 U$$2.mem_w_data[27]
.sym 25940 U$$2.picorv32.mem_rdata_latched[7]
.sym 25941 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 25942 U$$2.mem_rdata[20]
.sym 25944 U$$2.mem_rdata[31]
.sym 25945 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 25946 U$$2.mem_rdata[22]
.sym 25947 $abc$27913$U$$2.picorv32.mem_rdata_latched[16]_new_inv_
.sym 25948 $abc$27913$new_n3039_
.sym 25949 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 25950 U$$2.picorv32.mem_rdata_q[13]
.sym 25951 $abc$27913$new_n2510_
.sym 25952 U$$2.picorv32.mem_rdata_q[22]
.sym 25955 U$$2.mem_w_data[20]
.sym 25956 $abc$27913$new_n3027_
.sym 25957 $abc$27913$new_n3983_
.sym 25958 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 25964 U$$2.picorv32.mem_rdata_q[22]
.sym 25966 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 25967 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[0]_new_
.sym 25968 $abc$27913$new_n4011_
.sym 25969 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 25970 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 25971 U$$2.picorv32.mem_la_secondword
.sym 25972 U$$2.picorv32.mem_rdata_latched[12]
.sym 25976 $abc$27913$new_n3898_
.sym 25979 $abc$27913$new_n4007_
.sym 25980 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 25982 $abc$27913$new_n2469_
.sym 25983 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 25985 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 25986 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 25988 $abc$27913$new_n3048_
.sym 25989 $abc$27913$new_n4002_
.sym 25991 $abc$27913$new_n3897_
.sym 25992 U$$2.picorv32.mem_xfer
.sym 25993 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 25994 $abc$27913$U$$2.mem_r_data[11]_new_inv_
.sym 25995 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 25997 $abc$27913$new_n3897_
.sym 25999 $abc$27913$new_n4011_
.sym 26003 U$$2.picorv32.mem_xfer
.sym 26004 U$$2.picorv32.mem_rdata_q[22]
.sym 26006 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 26009 $abc$27913$new_n2469_
.sym 26010 $abc$27913$new_n3048_
.sym 26011 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 26012 $abc$27913$U$$2.mem_r_data[11]_new_inv_
.sym 26015 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 26016 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 26017 U$$2.picorv32.mem_rdata_latched[12]
.sym 26021 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 26023 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 26024 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26027 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 26028 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 26029 U$$2.picorv32.mem_rdata_latched[12]
.sym 26034 U$$2.picorv32.mem_la_secondword
.sym 26035 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 26036 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 26039 $abc$27913$new_n3898_
.sym 26040 $abc$27913$new_n4007_
.sym 26041 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[0]_new_
.sym 26042 $abc$27913$new_n4002_
.sym 26046 $abc$27913$new_n2510_
.sym 26047 $abc$27913$new_n4002_
.sym 26048 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 26049 $abc$27913$new_n4016_
.sym 26050 U$$2.picorv32.mem_rdata_q[24]
.sym 26051 $abc$27913$techmap\U$$2.picorv32.$procmux$4291_Y[1]_new_inv_
.sym 26052 U$$2.picorv32.mem_rdata_q[16]
.sym 26053 $abc$27913$new_n3132_
.sym 26054 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 26056 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 26057 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 26058 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 26060 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 26062 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[7]
.sym 26063 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 26065 U$$2.picorv32.mem_rdata_q[19]
.sym 26066 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 26067 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26068 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 26069 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 26071 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[14]
.sym 26072 $abc$27913$new_n2488_
.sym 26073 U$$2.picorv32.instr_lui
.sym 26074 U$$2.mem_w_data[14]
.sym 26075 U$$2.mem_w_data[30]
.sym 26076 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26077 $abc$27913$techmap\U$$2.picorv32.$procmux$3448_Y[3]_new_inv_
.sym 26078 $abc$27913$new_n3927_
.sym 26079 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[8]
.sym 26080 $abc$27913$new_n3061_
.sym 26081 U$$2.picorv32.mem_rdata_latched[7]
.sym 26087 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 26089 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 26090 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26091 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 26092 $abc$27913$techmap\U$$2.picorv32.$procmux$3448_Y[3]_new_inv_
.sym 26093 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26094 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 26096 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[2]_new_
.sym 26097 U$$2.picorv32.mem_rdata_latched[12]
.sym 26098 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26099 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 26101 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 26102 $abc$27913$new_n3904_
.sym 26104 $abc$27913$new_n3927_
.sym 26106 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26107 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 26108 $abc$27913$new_n4008_
.sym 26110 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26111 $abc$27913$new_n4699_
.sym 26113 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26114 $abc$27913$new_n4016_
.sym 26115 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 26120 $abc$27913$new_n4016_
.sym 26121 $abc$27913$new_n4699_
.sym 26122 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[2]_new_
.sym 26123 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26126 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 26127 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 26128 U$$2.picorv32.mem_rdata_latched[12]
.sym 26129 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26133 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 26134 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26135 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 26138 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 26140 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 26141 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26144 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 26145 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26146 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 26147 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26150 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26151 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26152 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 26153 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 26156 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 26157 $abc$27913$techmap\U$$2.picorv32.$procmux$3448_Y[3]_new_inv_
.sym 26158 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26159 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 26162 $abc$27913$new_n3927_
.sym 26164 $abc$27913$new_n4008_
.sym 26165 $abc$27913$new_n3904_
.sym 26167 cd_sync_clk16_0__i_$glb_clk
.sym 26169 $abc$27913$new_n3039_
.sym 26170 $abc$27913$new_n4025_
.sym 26171 $abc$27913$new_n3129_
.sym 26172 $abc$27913$new_n3151_
.sym 26173 $abc$27913$new_n3027_
.sym 26174 $abc$27913$new_n4003_
.sym 26175 $abc$27913$new_n3017_
.sym 26176 $abc$27913$new_n2488_
.sym 26179 U$$2.mem_w_data[14]
.sym 26180 U$$2.mem_w_data[13]
.sym 26181 U$$2.picorv32.mem_rdata_latched[5]
.sym 26182 U$$2.picorv32.mem_rdata_q[16]
.sym 26183 U$$2.picorv32.mem_la_secondword
.sym 26184 U$$2.picorv32.mem_rdata_latched[7]
.sym 26185 $abc$27913$new_n3161_
.sym 26186 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 26187 $abc$27913$new_n3983_
.sym 26188 U$$2.picorv32.mem_rdata_latched[12]
.sym 26189 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 26191 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[15]
.sym 26192 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26193 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 26194 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 26197 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26198 $abc$27913$new_n3898_
.sym 26199 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[6]
.sym 26200 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26201 U$$2.mem_w_data[7]
.sym 26202 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 26203 $abc$27913$new_n4031_
.sym 26204 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 26210 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 26213 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26215 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 26216 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 26218 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 26221 $abc$27913$new_n3020_
.sym 26224 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26226 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 26227 U$$2.picorv32.mem_rdata_latched[1]
.sym 26228 U$$2.picorv32.mem_rdata_latched[12]
.sym 26233 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 26236 U$$2.picorv32.mem_rdata_latched[12]
.sym 26237 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26240 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 26243 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 26246 U$$2.picorv32.mem_rdata_latched[1]
.sym 26249 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26250 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 26251 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26252 U$$2.picorv32.mem_rdata_latched[12]
.sym 26255 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26256 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 26258 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 26263 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 26264 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 26268 U$$2.picorv32.mem_rdata_latched[12]
.sym 26270 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26273 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 26274 $abc$27913$new_n3020_
.sym 26275 U$$2.picorv32.mem_rdata_latched[12]
.sym 26280 U$$2.picorv32.mem_rdata_latched[1]
.sym 26281 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 26285 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26287 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 26288 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26292 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7882_Y_new_
.sym 26293 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3630.$and$/usr/local/bin/../share/yosys/techmap.v:434$7835_Y[0]_new_
.sym 26294 U$$2.picorv32.instr_jalr
.sym 26295 $abc$27913$new_n3914_
.sym 26296 $abc$27913$new_n3147_
.sym 26297 $abc$27913$new_n3149_
.sym 26298 $abc$27913$new_n3069_
.sym 26299 $abc$27913$new_n4005_
.sym 26304 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 26305 U$$2.mem_rdata[21]
.sym 26306 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 26307 U$$2.picorv32.mem_xfer
.sym 26308 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 26310 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[1]
.sym 26311 U$$2.picorv32.mem_xfer
.sym 26312 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[0]
.sym 26314 U$$2.picorv32.mem_rdata_latched[2]
.sym 26315 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[3]_new_
.sym 26317 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 26318 U$$2.picorv32.mem_rdata_latched[6]
.sym 26319 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 26320 U$$2.mem_w_data[13]
.sym 26321 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 26322 U$$2.picorv32.mem_rdata_latched[4]
.sym 26323 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 26324 U$$2.picorv32.mem_rdata_latched[3]
.sym 26325 U$$2.picorv32.mem_rdata_latched[6]
.sym 26326 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 26327 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 26336 $abc$27913$new_n4027_
.sym 26342 $abc$27913$new_n4025_
.sym 26343 $abc$27913$new_n4028_
.sym 26346 U$$2.picorv32.mem_rdata_latched[12]
.sym 26348 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26350 $abc$27913$new_n4029_
.sym 26351 $abc$27913$new_n3021_
.sym 26352 $abc$27913$new_n3914_
.sym 26353 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 26354 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 26355 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 26358 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4410.$and$/usr/local/bin/../share/yosys/techmap.v:434$7562_Y[1]_new_
.sym 26359 $abc$27913$new_n3045_
.sym 26360 $abc$27913$new_n3020_
.sym 26364 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26368 $abc$27913$new_n3020_
.sym 26369 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 26372 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 26373 $abc$27913$new_n3021_
.sym 26374 $abc$27913$new_n3045_
.sym 26375 $abc$27913$new_n3020_
.sym 26378 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26380 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 26384 $abc$27913$new_n3914_
.sym 26385 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4410.$and$/usr/local/bin/../share/yosys/techmap.v:434$7562_Y[1]_new_
.sym 26386 $abc$27913$new_n4028_
.sym 26387 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26391 $abc$27913$new_n4029_
.sym 26392 $abc$27913$new_n4025_
.sym 26393 $abc$27913$new_n4027_
.sym 26398 $abc$27913$new_n3045_
.sym 26399 $abc$27913$new_n3021_
.sym 26402 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 26403 $abc$27913$new_n3914_
.sym 26408 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 26409 $abc$27913$new_n3020_
.sym 26411 U$$2.picorv32.mem_rdata_latched[12]
.sym 26413 cd_sync_clk16_0__i_$glb_clk
.sym 26415 $abc$27913$new_n4098_
.sym 26416 U$$2.picorv32.is_sb_sh_sw
.sym 26417 $abc$27913$new_n4058_
.sym 26418 $abc$27913$new_n4070_
.sym 26419 U$$2.picorv32.is_alu_reg_imm
.sym 26420 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 26421 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:874$1075_Y_new_
.sym 26422 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7884_Y_new_
.sym 26427 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 26428 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 26429 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 26432 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 26433 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 26434 U$$2.picorv32.mem_rdata_q[1]
.sym 26435 $abc$27913$new_n2570_
.sym 26436 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3630.$and$/usr/local/bin/../share/yosys/techmap.v:434$7835_Y[0]_new_
.sym 26437 U$$2.picorv32.mem_rdata_q[23]
.sym 26438 U$$2.picorv32.instr_jalr
.sym 26440 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 26441 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23502
.sym 26442 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 26443 $abc$27913$U$$2.mem_r_data[13]_new_inv_
.sym 26444 U$$2.picorv32.mem_rdata_q[23]
.sym 26445 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 26446 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26448 $abc$27913$new_n3983_
.sym 26449 U$$2.picorv32.mem_rdata_q[13]
.sym 26450 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 26456 U$$2.picorv32.mem_rdata_latched[12]
.sym 26457 $abc$27913$new_n4064_
.sym 26458 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 26460 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 26461 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 26462 $abc$27913$new_n3913_
.sym 26463 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 26464 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 26465 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 26466 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 26467 U$$2.picorv32.mem_rdata_latched[5]
.sym 26468 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26469 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26470 $abc$27913$new_n4033_
.sym 26472 $abc$27913$new_n4701_
.sym 26474 U$$2.picorv32.mem_rdata_latched[2]
.sym 26475 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 26477 U$$2.picorv32.mem_rdata_latched[6]
.sym 26478 U$$2.picorv32.mem_rdata_latched[6]
.sym 26479 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 26480 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 26482 $abc$27913$new_n3126_
.sym 26484 U$$2.picorv32.mem_rdata_latched[3]
.sym 26486 $abc$27913$new_n4011_
.sym 26487 $abc$27913$new_n4032_
.sym 26489 U$$2.picorv32.mem_rdata_latched[12]
.sym 26490 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 26491 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 26492 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 26495 $abc$27913$new_n3126_
.sym 26496 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26497 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 26501 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 26502 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 26503 U$$2.picorv32.mem_rdata_latched[5]
.sym 26504 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 26507 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 26509 U$$2.picorv32.mem_rdata_latched[3]
.sym 26510 U$$2.picorv32.mem_rdata_latched[2]
.sym 26513 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 26514 $abc$27913$new_n4064_
.sym 26515 $abc$27913$new_n4701_
.sym 26516 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 26519 $abc$27913$new_n4033_
.sym 26520 $abc$27913$new_n4032_
.sym 26521 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 26522 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26525 U$$2.picorv32.mem_rdata_latched[6]
.sym 26526 $abc$27913$new_n3126_
.sym 26528 $abc$27913$new_n4011_
.sym 26531 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 26532 $abc$27913$new_n3913_
.sym 26533 U$$2.picorv32.mem_rdata_latched[6]
.sym 26534 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 26538 $abc$27913$U$$2.mem_r_data[13]_new_inv_
.sym 26539 $abc$27913$new_n3093_
.sym 26540 $abc$27913$new_n3066_
.sym 26541 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10474[0]_new_inv_
.sym 26542 $abc$27913$techmap$techmap5406\U$$2.mem.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 26543 U$$2.picorv32.is_alu_reg_reg
.sym 26544 U$$2.picorv32.instr_auipc
.sym 26545 U$$2.picorv32.instr_lui
.sym 26547 U$$2.picorv32.mem_wordsize[0]
.sym 26550 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[3]
.sym 26551 U$$2.mem_addr[5]
.sym 26552 U$$2.picorv32.mem_rdata_q[0]
.sym 26553 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 26554 $abc$27913$techmap$techmap5414\U$$2.mem.1.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5413_Y
.sym 26555 U$$2.picorv32.pcpi_rs1[1]
.sym 26556 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 26558 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 26559 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 26560 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[7]
.sym 26561 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 26562 cd_sync.ready
.sym 26564 U$$2.mem_w_data[15]
.sym 26565 $abc$27913$techmap\U$$2.picorv32.$procmux$3448_Y[3]_new_inv_
.sym 26566 U$$2.mem_w_data[14]
.sym 26568 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26569 U$$2.picorv32.instr_lui
.sym 26571 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[8]
.sym 26573 cd_sync.ready
.sym 26580 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[9]
.sym 26581 U$$2.mem_r_en
.sym 26583 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[9]
.sym 26585 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 26586 U$$2.picorv32.mem_rdata_latched[2]
.sym 26587 U$$2.picorv32.mem_rdata_latched[5]
.sym 26588 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26589 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26590 U$$2.picorv32.mem_rdata_latched[6]
.sym 26591 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 26594 U$$2.picorv32.mem_rdata_latched[4]
.sym 26596 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 26598 $abc$27913$new_n3890_
.sym 26600 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 26601 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 26606 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26608 $abc$27913$new_n3897_
.sym 26610 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 26612 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 26613 $abc$27913$new_n3890_
.sym 26614 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26619 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 26620 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 26625 $abc$27913$new_n3890_
.sym 26626 $abc$27913$new_n3897_
.sym 26631 U$$2.picorv32.mem_rdata_latched[4]
.sym 26632 U$$2.picorv32.mem_rdata_latched[5]
.sym 26633 U$$2.picorv32.mem_rdata_latched[6]
.sym 26637 U$$2.picorv32.mem_rdata_latched[2]
.sym 26638 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 26642 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[9]
.sym 26643 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[9]
.sym 26644 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 26645 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 26649 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 26655 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26656 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26658 U$$2.mem_r_en
.sym 26659 cd_sync_clk16_0__i_$glb_clk
.sym 26661 $abc$27913$new_n3050_
.sym 26662 $abc$27913$new_n3082_
.sym 26663 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 26664 $abc$27913$new_n2520_
.sym 26665 $abc$27913$new_n2499_
.sym 26666 $abc$27913$new_n3044_
.sym 26667 U$$2.picorv32.mem_rdata_q[15]
.sym 26668 $abc$27913$new_n2547_
.sym 26670 U$$2.picorv32.mem_do_rdata
.sym 26674 U$$2.picorv32.instr_auipc
.sym 26675 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 26676 $abc$27913$new_n4063_
.sym 26677 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 26678 U$$2.picorv32.mem_rdata_q[7]
.sym 26679 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 26680 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 26683 $abc$27913$new_n3268_
.sym 26684 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[9]
.sym 26685 $abc$27913$new_n3898_
.sym 26686 $abc$27913$new_n2515_
.sym 26687 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 26688 $abc$27913$new_n2498_
.sym 26689 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26693 U$$2.mem_w_data[7]
.sym 26694 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 26695 $abc$27913$new_n3948_
.sym 26696 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26702 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[1]_new_inv_
.sym 26703 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 26704 $abc$27913$new_n3066_
.sym 26706 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 26707 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 26708 $abc$27913$new_n3977_
.sym 26709 U$$2.picorv32.mem_rdata_latched[3]
.sym 26710 $abc$27913$new_n3903_
.sym 26711 $abc$27913$new_n4064_
.sym 26712 $abc$27913$new_n3901_
.sym 26713 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 26714 $abc$27913$new_n3980_
.sym 26716 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26717 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 26720 $abc$27913$new_n3978_
.sym 26721 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[8]
.sym 26722 cd_sync.ready
.sym 26724 $abc$27913$new_n3898_
.sym 26726 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 26727 $abc$27913$new_n3067_
.sym 26728 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26729 $abc$27913$new_n3983_
.sym 26730 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26731 U$$2.picorv32.mem_rdata_latched[6]
.sym 26732 $abc$27913$new_n3904_
.sym 26737 $abc$27913$new_n3898_
.sym 26738 $abc$27913$new_n3904_
.sym 26742 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 26744 cd_sync.ready
.sym 26748 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 26750 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26753 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 26754 $abc$27913$new_n3067_
.sym 26755 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[8]
.sym 26756 $abc$27913$new_n3066_
.sym 26759 U$$2.picorv32.mem_rdata_latched[6]
.sym 26760 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 26761 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 26762 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 26765 $abc$27913$new_n3980_
.sym 26766 $abc$27913$new_n3983_
.sym 26767 U$$2.picorv32.mem_rdata_latched[3]
.sym 26768 $abc$27913$new_n3977_
.sym 26771 $abc$27913$new_n3978_
.sym 26772 $abc$27913$new_n3901_
.sym 26773 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[1]_new_inv_
.sym 26774 $abc$27913$new_n3903_
.sym 26777 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26778 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 26779 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 26780 $abc$27913$new_n4064_
.sym 26782 cd_sync_clk16_0__i_$glb_clk
.sym 26784 $abc$27913$new_n4069_
.sym 26785 $abc$27913$new_n3067_
.sym 26786 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 26787 $abc$27913$U$$2.mem_r_data[11]_new_inv_
.sym 26788 $abc$27913$new_n4066_
.sym 26789 $abc$27913$new_n4075_
.sym 26790 $abc$27913$new_n3898_
.sym 26791 $abc$27913$U$$2.mem_r_data[4]_new_inv_
.sym 26797 U$$2.picorv32.mem_rdata_q[15]
.sym 26798 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 26800 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[2]
.sym 26801 $abc$27913$techmap\U$$2.picorv32.$procmux$4291_Y[0]_new_inv_
.sym 26802 $abc$27913$new_n2625_
.sym 26806 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 26808 U$$2.mem_w_data[15]
.sym 26809 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 26810 $abc$27913$new_n2520_
.sym 26811 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 26812 U$$2.mem_w_data[13]
.sym 26813 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 26814 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 26815 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 26817 U$$2.picorv32.mem_rdata_latched[6]
.sym 26818 $abc$27913$new_n2547_
.sym 26819 U$$2.picorv32.mem_rdata_latched[4]
.sym 26825 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 26826 $abc$27913$new_n3082_
.sym 26827 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 26828 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 26829 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 26830 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 26831 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[14]
.sym 26832 U$$2.picorv32.mem_xfer
.sym 26833 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 26834 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 26835 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 26836 $abc$27913$techmap\U$$2.picorv32.$procmux$4342_Y[1]_new_inv_
.sym 26838 U$$2.picorv32.mem_rdata_q[13]
.sym 26839 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 26840 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 26842 $abc$27913$new_n3957_
.sym 26843 cd_sync.ready
.sym 26844 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26845 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 26849 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26850 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 26852 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23502
.sym 26854 $abc$27913$new_n3081_
.sym 26855 $abc$27913$new_n3948_
.sym 26856 $abc$27913$new_n3982_
.sym 26858 U$$2.picorv32.mem_rdata_q[13]
.sym 26860 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 26861 U$$2.picorv32.mem_xfer
.sym 26864 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26866 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 26870 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 26872 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 26873 $abc$27913$new_n3957_
.sym 26876 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 26877 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 26878 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 26879 cd_sync.ready
.sym 26882 $abc$27913$techmap\U$$2.picorv32.$procmux$4342_Y[1]_new_inv_
.sym 26883 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26884 $abc$27913$new_n3982_
.sym 26885 $abc$27913$new_n3948_
.sym 26888 $abc$27913$new_n3082_
.sym 26889 $abc$27913$new_n3081_
.sym 26890 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 26891 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[14]
.sym 26894 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 26895 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 26896 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 26897 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26901 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 26903 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 26904 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23502
.sym 26905 cd_sync_clk16_0__i_$glb_clk
.sym 26906 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 26907 U$$2.picorv32.decoded_rd[1]
.sym 26908 $abc$27913$new_n3092_
.sym 26909 U$$2.picorv32.decoded_rd[4]
.sym 26910 U$$2.picorv32.decoded_rd[3]
.sym 26911 $abc$27913$new_n2521_
.sym 26912 $abc$27913$new_n3081_
.sym 26913 U$$2.picorv32.decoded_rd[2]
.sym 26914 $abc$27913$new_n3051_
.sym 26922 cd_sync.ready
.sym 26924 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 26925 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 26927 $abc$27913$new_n4668_
.sym 26928 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 26930 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 26931 U$$2.picorv32.mem_rdata_q[8]
.sym 26932 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 26934 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 26935 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 26938 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23502
.sym 26941 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 26942 $abc$27913$new_n3043_
.sym 26948 $abc$27913$new_n4689_
.sym 26949 $abc$27913$new_n3957_
.sym 26951 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26952 U$$2.picorv32.mem_rdata_q[8]
.sym 26954 $abc$27913$new_n3956_
.sym 26955 U$$2.picorv32.mem_xfer
.sym 26956 $abc$27913$new_n4687_
.sym 26957 $abc$27913$new_n3954_
.sym 26958 U$$2.picorv32.mem_rdata_q[9]
.sym 26959 $abc$27913$new_n4688_
.sym 26962 $abc$27913$new_n3898_
.sym 26963 $abc$27913$techmap\U$$2.picorv32.$procmux$4359_Y[1]_new_inv_
.sym 26964 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 26968 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 26969 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 26970 $abc$27913$new_n3955_
.sym 26971 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 26972 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 26975 U$$2.picorv32.mem_rdata_latched[3]
.sym 26979 U$$2.picorv32.mem_rdata_latched[4]
.sym 26981 $abc$27913$techmap\U$$2.picorv32.$procmux$4359_Y[1]_new_inv_
.sym 26982 $abc$27913$new_n3898_
.sym 26983 $abc$27913$new_n3956_
.sym 26984 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26987 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 26988 U$$2.picorv32.mem_rdata_q[8]
.sym 26989 U$$2.picorv32.mem_xfer
.sym 26990 $abc$27913$new_n3955_
.sym 26993 $abc$27913$new_n4688_
.sym 26995 $abc$27913$new_n4689_
.sym 26996 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 26999 $abc$27913$new_n3957_
.sym 27000 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 27001 $abc$27913$new_n4687_
.sym 27002 U$$2.picorv32.mem_rdata_latched[4]
.sym 27005 U$$2.picorv32.mem_rdata_latched[3]
.sym 27006 $abc$27913$new_n3957_
.sym 27007 $abc$27913$new_n3954_
.sym 27008 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 27011 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 27013 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 27017 $abc$27913$new_n3956_
.sym 27018 $abc$27913$new_n3898_
.sym 27023 U$$2.picorv32.mem_xfer
.sym 27024 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 27025 U$$2.picorv32.mem_rdata_q[9]
.sym 27028 cd_sync_clk16_0__i_$glb_clk
.sym 27030 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 27031 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 27032 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 27033 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 27034 $abc$27913$techmap$techmap5424\U$$2.mem.0.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5423_Y
.sym 27035 pin_led_0_led_0__o
.sym 27036 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 27037 $abc$27913$techmap$techmap5432\U$$2.mem.0.1.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5431_Y
.sym 27045 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 27047 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27048 U$$2.picorv32.mem_rdata_q[9]
.sym 27049 U$$2.picorv32.decoded_rd[1]
.sym 27050 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 27052 U$$2.picorv32.mem_rdata_q[8]
.sym 27053 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27056 U$$2.mem_w_data[15]
.sym 27058 U$$2.mem_w_data[14]
.sym 27063 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[8]
.sym 27065 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 27071 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 27073 U$$2.mem_r_en
.sym 27094 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 27102 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 27104 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 27106 U$$2.mem_r_en
.sym 27116 U$$2.mem_r_en
.sym 27117 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 27123 U$$2.mem_r_en
.sym 27125 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 27153 $abc$27913$new_n2536_
.sym 27154 $abc$27913$new_n2548_
.sym 27157 $abc$27913$new_n2515_
.sym 27158 $abc$27913$new_n3043_
.sym 27160 $abc$27913$new_n2498_
.sym 27171 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[9]
.sym 27172 U$$2.picorv32.mem_xfer
.sym 27175 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[15]
.sym 27176 U$$2.picorv32.mem_rdata_q[7]
.sym 27178 $abc$27913$new_n2515_
.sym 27179 U$$2.mem_w_en[0]
.sym 27180 $PACKER_VCC_NET
.sym 27183 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19761
.sym 27184 $abc$27913$new_n2498_
.sym 27185 U$$2.mem_w_data[7]
.sym 27186 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 27276 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 27277 U$$2.mem_w_data[3]
.sym 27278 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 27279 $abc$27913$techmap$techmap5429\U$$2.mem.0.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5428_Y
.sym 27280 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 27282 $abc$27913$techmap$techmap5429\U$$2.mem.0.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5428_Y
.sym 27283 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 27288 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[3]
.sym 27305 U$$2.mem_w_en[1]
.sym 27306 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 27308 U$$2.mem_w_data[15]
.sym 27311 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 27415 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 27418 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 27427 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 27433 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 27522 $abc$27913$techmap$techmap5398\U$$2.mem.0.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5397_Y
.sym 27523 U$$2.mem_w_data[3]
.sym 27524 $abc$27913$techmap$techmap5398\U$$2.mem.0.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5397_Y
.sym 27646 U$$2.mem_w_data[3]
.sym 27653 U$$2.mem_w_data[13]
.sym 27654 U$$2.mem_w_data[14]
.sym 27665 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[8]
.sym 28612 U$$0.sincos_lookup.quarter_sin_mem_r_data[10]
.sym 28620 U$$2.mem_w_data[15]
.sym 28622 U$$2.mem_w_data[0]
.sym 28624 U$$2.picorv32.pcpi_rs2[18]
.sym 28625 U$$2.picorv32.mem_la_wdata[7]
.sym 28651 U$$2.picorv32.pcpi_rs2[30]
.sym 28653 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 28656 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 28659 U$$2.picorv32.pcpi_rs2[22]
.sym 28661 U$$2.picorv32.pcpi_mul.rd[29]
.sym 28662 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 28665 U$$2.picorv32.pcpi_mul.next_rs2[22]
.sym 28667 U$$2.picorv32.pcpi_mul.rdx[29]
.sym 28668 U$$2.picorv32.pcpi_rs2[29]
.sym 28669 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 28673 U$$2.picorv32.pcpi_rs2[21]
.sym 28676 $PACKER_GND_NET
.sym 28677 U$$2.picorv32.pcpi_mul.next_rs2[30]
.sym 28684 $PACKER_GND_NET
.sym 28687 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 28689 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 28690 U$$2.picorv32.pcpi_rs2[21]
.sym 28693 U$$2.picorv32.pcpi_rs2[22]
.sym 28694 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 28696 U$$2.picorv32.pcpi_mul.next_rs2[22]
.sym 28699 $PACKER_GND_NET
.sym 28706 U$$2.picorv32.pcpi_rs2[30]
.sym 28707 U$$2.picorv32.pcpi_mul.next_rs2[30]
.sym 28708 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 28711 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 28713 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 28714 U$$2.picorv32.pcpi_rs2[29]
.sym 28717 U$$2.picorv32.pcpi_mul.next_rs2[30]
.sym 28718 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 28719 U$$2.picorv32.pcpi_mul.rd[29]
.sym 28720 U$$2.picorv32.pcpi_mul.rdx[29]
.sym 28723 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 28724 U$$2.picorv32.pcpi_mul.next_rs2[30]
.sym 28725 U$$2.picorv32.pcpi_mul.rdx[29]
.sym 28726 U$$2.picorv32.pcpi_mul.rd[29]
.sym 28727 cd_sync.ready_$glb_ce
.sym 28728 cd_sync_clk16_0__i_$glb_clk
.sym 28736 U$$0.sincos_lookup.quarter_sin_mem_r_data[9]
.sym 28740 U$$0.sincos_lookup.quarter_sin_mem_r_data[8]
.sym 28745 $abc$27913$new_n3898_
.sym 28747 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 28753 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 28754 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 28756 $PACKER_VCC_NET
.sym 28771 $PACKER_GND_NET
.sym 28772 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 28774 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 28775 $PACKER_VCC_NET
.sym 28778 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 28782 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 28786 U$$2.picorv32.pcpi_mul.rd[21]
.sym 28793 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 28796 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 28797 U$$0.sincos_lookup.quarter_sin_mem_r_data[10]
.sym 28811 U$$2.picorv32.pcpi_mul.rdx[21]
.sym 28816 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 28820 U$$2.picorv32.pcpi_mul.next_rs2[22]
.sym 28822 U$$2.picorv32.pcpi_mul.rd[20]
.sym 28827 $abc$27913$auto$maccmap.cc:111:fulladd$6645[1]
.sym 28830 U$$2.picorv32.pcpi_mul.rd[21]
.sym 28832 $abc$27913$auto$maccmap.cc:112:fulladd$6646[0]
.sym 28838 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 28841 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 28844 U$$2.picorv32.pcpi_mul.next_rs2[22]
.sym 28845 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 28846 U$$2.picorv32.pcpi_mul.rdx[21]
.sym 28847 U$$2.picorv32.pcpi_mul.rd[21]
.sym 28850 U$$2.picorv32.pcpi_mul.rd[21]
.sym 28851 U$$2.picorv32.pcpi_mul.rdx[21]
.sym 28852 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 28853 U$$2.picorv32.pcpi_mul.next_rs2[22]
.sym 28862 $abc$27913$auto$maccmap.cc:112:fulladd$6646[0]
.sym 28863 $abc$27913$auto$maccmap.cc:111:fulladd$6645[1]
.sym 28874 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 28875 U$$2.picorv32.pcpi_mul.rd[20]
.sym 28876 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 28877 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 28890 cd_sync.ready_$glb_ce
.sym 28891 cd_sync_clk16_0__i_$glb_clk
.sym 28892 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 28895 U$$0.sincos_lookup.quarter_sin_mem_r_data[7]
.sym 28899 U$$0.sincos_lookup.quarter_sin_mem_r_data[6]
.sym 28904 U$$2.picorv32.pcpi_rs2[14]
.sym 28905 $abc$27913$auto$maccmap.cc:111:fulladd$6645[1]
.sym 28907 $abc$27913$auto$maccmap.cc:112:fulladd$6646[0]
.sym 28909 $abc$27913$auto$maccmap.cc:112:fulladd$6646[1]
.sym 28913 U$$2.picorv32.pcpi_rs2[30]
.sym 28916 $PACKER_GND_NET
.sym 28917 U$$0.sincos_lookup.quarter_sin_mem_r_data[9]
.sym 28918 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 28923 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 28924 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 28926 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 28927 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 28936 U$$2.picorv32.pcpi_insn[14]
.sym 28938 $abc$27913$auto$rtlil.cc:1969:NotGate$27475
.sym 28939 U$$2.picorv32.pcpi_insn[13]
.sym 28941 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 28949 U$$2.picorv32.pcpi_insn[12]
.sym 28954 U$$2.picorv32.pcpi_mul.instr_mulhsu
.sym 28956 U$$2.picorv32.pcpi_mul.instr_mulhu
.sym 28974 U$$2.picorv32.pcpi_mul.instr_mulhsu
.sym 28975 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 28976 U$$2.picorv32.pcpi_mul.instr_mulhu
.sym 28985 U$$2.picorv32.pcpi_insn[13]
.sym 28986 U$$2.picorv32.pcpi_insn[12]
.sym 28988 U$$2.picorv32.pcpi_insn[14]
.sym 28991 U$$2.picorv32.pcpi_insn[12]
.sym 28992 U$$2.picorv32.pcpi_insn[13]
.sym 28993 U$$2.picorv32.pcpi_insn[14]
.sym 29003 U$$2.picorv32.pcpi_insn[14]
.sym 29005 U$$2.picorv32.pcpi_insn[12]
.sym 29006 U$$2.picorv32.pcpi_insn[13]
.sym 29009 U$$2.picorv32.pcpi_insn[13]
.sym 29010 U$$2.picorv32.pcpi_insn[12]
.sym 29012 U$$2.picorv32.pcpi_insn[14]
.sym 29014 cd_sync_clk16_0__i_$glb_clk
.sym 29015 $abc$27913$auto$rtlil.cc:1969:NotGate$27475
.sym 29018 U$$0.sincos_lookup.quarter_sin_mem_r_data[5]
.sym 29022 U$$0.sincos_lookup.quarter_sin_mem_r_data[4]
.sym 29027 U$$2.mem_w_data[3]
.sym 29029 U$$2.picorv32.pcpi_mul.rd[33]
.sym 29030 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 29031 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 29032 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 29034 U$$2.picorv32.pcpi_int_rd[1]
.sym 29036 $PACKER_VCC_NET
.sym 29038 U$$2.picorv32.pcpi_mul.instr_mulhsu
.sym 29042 $PACKER_GND_NET
.sym 29043 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 29048 U$$2.picorv32.pcpi_mul.rd[23]
.sym 29049 $PACKER_GND_NET
.sym 29059 U$$0.sincos_lookup.quarter_sin_mem_r_data[7]
.sym 29067 U$$2.picorv32.mem_wordsize[0]
.sym 29074 U$$0.sincos_lookup.quarter_sin_mem_r_data[10]
.sym 29075 U$$0.sincos_lookup.quarter_sin_mem_r_data[3]
.sym 29077 U$$2.picorv32.mem_rdata_q[12]
.sym 29078 U$$2.picorv32.mem_rdata_q[13]
.sym 29080 U$$2.picorv32.mem_rdata_q[14]
.sym 29083 U$$0.phase_acc[31]
.sym 29087 U$$0.sincos_lookup.quarter_sin_mem_r_data[4]
.sym 29091 U$$0.phase_acc[31]
.sym 29093 U$$0.sincos_lookup.quarter_sin_mem_r_data[10]
.sym 29098 U$$0.phase_acc[31]
.sym 29099 U$$0.sincos_lookup.quarter_sin_mem_r_data[7]
.sym 29105 U$$2.picorv32.mem_rdata_q[14]
.sym 29108 U$$0.phase_acc[31]
.sym 29110 U$$0.sincos_lookup.quarter_sin_mem_r_data[4]
.sym 29114 U$$0.sincos_lookup.quarter_sin_mem_r_data[3]
.sym 29115 U$$0.phase_acc[31]
.sym 29120 U$$2.picorv32.mem_rdata_q[13]
.sym 29127 U$$2.picorv32.mem_wordsize[0]
.sym 29135 U$$2.picorv32.mem_rdata_q[12]
.sym 29136 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 29137 cd_sync_clk16_0__i_$glb_clk
.sym 29141 U$$0.sincos_lookup.quarter_sin_mem_r_data[3]
.sym 29145 U$$0.sincos_lookup.quarter_sin_mem_r_data[2]
.sym 29149 U$$2.mem_w_data[18]
.sym 29151 U$$2.picorv32.pcpi_mul.rd[60]
.sym 29157 U$$2.mem_w_data[8]
.sym 29161 U$$2.picorv32.pcpi_rs2[29]
.sym 29162 U$$0.sincos_lookup.quarter_sin_mem_r_data[5]
.sym 29163 $PACKER_VCC_NET
.sym 29165 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 29168 $PACKER_VCC_NET
.sym 29169 U$$2.picorv32.pcpi_rs2[17]
.sym 29170 U$$2.picorv32.pcpi_int_rd[17]
.sym 29171 U$$2.picorv32.mem_la_wdata[1]
.sym 29173 U$$2.mem_w_data[31]
.sym 29174 U$$2.picorv32.pcpi_mul.rd[21]
.sym 29181 U$$0.phase_acc[31]
.sym 29189 U$$0.sincos_lookup.quarter_sin_mem_r_data[9]
.sym 29190 U$$2.picorv32.pcpi_rs2[15]
.sym 29193 U$$2.picorv32.pcpi_rs1[0]
.sym 29194 U$$2.picorv32.mem_wordsize[0]
.sym 29198 U$$2.picorv32.mem_wordsize[1]
.sym 29199 U$$2.picorv32.mem_la_wdata[7]
.sym 29202 U$$0.sincos_lookup.quarter_sin_mem_r_data[2]
.sym 29204 U$$2.picorv32.mem_la_wdata[15]
.sym 29205 U$$2.picorv32.pcpi_rs2[31]
.sym 29207 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 29210 U$$0.sincos_lookup.quarter_sin_mem_r_data[0]
.sym 29211 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 29214 U$$2.picorv32.pcpi_rs2[15]
.sym 29215 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 29216 U$$2.picorv32.mem_la_wdata[7]
.sym 29219 U$$2.picorv32.mem_wordsize[0]
.sym 29220 U$$2.picorv32.pcpi_rs2[31]
.sym 29221 U$$2.picorv32.mem_la_wdata[15]
.sym 29222 U$$2.picorv32.mem_wordsize[1]
.sym 29225 U$$0.sincos_lookup.quarter_sin_mem_r_data[9]
.sym 29226 U$$0.phase_acc[31]
.sym 29233 U$$2.picorv32.mem_la_wdata[15]
.sym 29239 U$$2.picorv32.pcpi_rs1[0]
.sym 29245 U$$0.phase_acc[31]
.sym 29246 U$$0.sincos_lookup.quarter_sin_mem_r_data[2]
.sym 29250 U$$0.phase_acc[31]
.sym 29252 U$$0.sincos_lookup.quarter_sin_mem_r_data[0]
.sym 29259 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 29260 cd_sync_clk16_0__i_$glb_clk
.sym 29264 U$$0.sincos_lookup.quarter_sin_mem_r_data[1]
.sym 29268 U$$0.sincos_lookup.quarter_sin_mem_r_data[0]
.sym 29272 U$$2.picorv32.is_sb_sh_sw
.sym 29273 U$$2.picorv32.mem_la_wdata[3]
.sym 29275 U$$2.picorv32.pcpi_rs2[28]
.sym 29276 U$$2.picorv32.pcpi_int_rd[13]
.sym 29277 U$$2.picorv32.pcpi_mul.rd[54]
.sym 29278 U$$2.mem_w_data[11]
.sym 29279 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 29280 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 29282 U$$2.mem_w_data[28]
.sym 29284 U$$2.picorv32.pcpi_mul.rd[20]
.sym 29285 U$$2.picorv32.pcpi_rs2[12]
.sym 29287 U$$2.mem_addr[6]
.sym 29288 U$$2.mem_addr[8]
.sym 29289 U$$2.mem_w_data[15]
.sym 29290 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[15]
.sym 29291 U$$2.mem_w_data[3]
.sym 29292 U$$2.mem_addr[3]
.sym 29293 U$$2.mem_addr[3]
.sym 29294 U$$2.mem_addr[6]
.sym 29295 U$$2.mem_w_data[16]
.sym 29296 U$$2.picorv32.mem_la_wdata[0]
.sym 29297 U$$2.mem_w_data[19]
.sym 29306 U$$2.picorv32.pcpi_mul.rd[55]
.sym 29308 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 29311 U$$2.picorv32.pcpi_mul.rd[49]
.sym 29317 U$$2.picorv32.pcpi_mul.rd[53]
.sym 29320 U$$2.picorv32.pcpi_mul.rd[23]
.sym 29325 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 29328 U$$2.picorv32.pcpi_mul.rd[17]
.sym 29330 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 29334 U$$2.picorv32.pcpi_mul.rd[21]
.sym 29343 U$$2.picorv32.pcpi_mul.rd[17]
.sym 29344 U$$2.picorv32.pcpi_mul.rd[49]
.sym 29345 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 29356 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 29360 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 29362 U$$2.picorv32.pcpi_mul.rd[21]
.sym 29363 U$$2.picorv32.pcpi_mul.rd[53]
.sym 29373 U$$2.picorv32.pcpi_mul.rd[23]
.sym 29374 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 29375 U$$2.picorv32.pcpi_mul.rd[55]
.sym 29382 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 29383 cd_sync_clk16_0__i_$glb_clk
.sym 29385 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[15]
.sym 29386 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[14]
.sym 29387 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[13]
.sym 29388 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[12]
.sym 29389 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[11]
.sym 29390 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[10]
.sym 29391 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[9]
.sym 29392 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[8]
.sym 29393 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 29397 U$$2.picorv32.pcpi_mul.rd[49]
.sym 29399 U$$2.picorv32.pcpi_mul.rd[6]
.sym 29400 U$$2.picorv32.pcpi_mul.rd[55]
.sym 29405 $abc$27913$new_n3752_
.sym 29406 U$$2.picorv32.pcpi_rs2[15]
.sym 29407 U$$2.picorv32.pcpi_int_rd[21]
.sym 29408 U$$0.sincos_lookup.quarter_sin_mem_r_data[1]
.sym 29409 U$$2.mem_w_data[29]
.sym 29410 U$$2.mem_addr[4]
.sym 29411 U$$2.mem_w_data[17]
.sym 29412 U$$2.mem_addr[5]
.sym 29414 U$$2.mem_addr[9]
.sym 29415 U$$2.mem_w_data[21]
.sym 29416 U$$2.picorv32.mem_la_secondword
.sym 29417 U$$2.mem_w_data[25]
.sym 29418 U$$2.mem_addr[5]
.sym 29419 U$$2.mem_w_data[18]
.sym 29427 U$$2.picorv32.mem_wordsize[1]
.sym 29428 U$$2.picorv32.mem_wordsize[0]
.sym 29430 U$$2.picorv32.pcpi_rs2[21]
.sym 29431 U$$2.picorv32.mem_la_wdata[13]
.sym 29433 U$$2.picorv32.mem_wordsize[1]
.sym 29435 U$$2.picorv32.mem_wordsize[1]
.sym 29437 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 29438 U$$2.picorv32.mem_la_wdata[2]
.sym 29439 U$$2.picorv32.pcpi_rs2[29]
.sym 29440 U$$2.picorv32.mem_la_wdata[5]
.sym 29441 U$$2.picorv32.pcpi_rs2[17]
.sym 29442 U$$2.picorv32.pcpi_rs2[19]
.sym 29443 U$$2.picorv32.mem_la_wdata[1]
.sym 29447 U$$2.picorv32.pcpi_rs2[16]
.sym 29448 U$$2.picorv32.pcpi_rs2[18]
.sym 29454 U$$2.picorv32.mem_la_wdata[3]
.sym 29456 U$$2.picorv32.mem_la_wdata[0]
.sym 29462 U$$2.picorv32.mem_la_wdata[3]
.sym 29465 U$$2.picorv32.mem_wordsize[1]
.sym 29466 U$$2.picorv32.pcpi_rs2[18]
.sym 29467 U$$2.picorv32.mem_la_wdata[2]
.sym 29468 U$$2.picorv32.mem_wordsize[0]
.sym 29471 U$$2.picorv32.mem_wordsize[0]
.sym 29472 U$$2.picorv32.mem_la_wdata[0]
.sym 29473 U$$2.picorv32.mem_wordsize[1]
.sym 29474 U$$2.picorv32.pcpi_rs2[16]
.sym 29477 U$$2.picorv32.mem_wordsize[1]
.sym 29478 U$$2.picorv32.pcpi_rs2[19]
.sym 29479 U$$2.picorv32.mem_la_wdata[3]
.sym 29480 U$$2.picorv32.mem_wordsize[0]
.sym 29483 U$$2.picorv32.mem_wordsize[0]
.sym 29484 U$$2.picorv32.mem_la_wdata[13]
.sym 29485 U$$2.picorv32.pcpi_rs2[29]
.sym 29486 U$$2.picorv32.mem_wordsize[1]
.sym 29489 U$$2.picorv32.mem_wordsize[1]
.sym 29490 U$$2.picorv32.pcpi_rs2[17]
.sym 29491 U$$2.picorv32.mem_la_wdata[1]
.sym 29492 U$$2.picorv32.mem_wordsize[0]
.sym 29496 U$$2.picorv32.mem_la_wdata[2]
.sym 29501 U$$2.picorv32.mem_wordsize[1]
.sym 29502 U$$2.picorv32.pcpi_rs2[21]
.sym 29503 U$$2.picorv32.mem_la_wdata[5]
.sym 29504 U$$2.picorv32.mem_wordsize[0]
.sym 29505 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 29506 cd_sync_clk16_0__i_$glb_clk
.sym 29508 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[7]
.sym 29509 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[6]
.sym 29510 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[5]
.sym 29511 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[4]
.sym 29512 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[3]
.sym 29513 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[2]
.sym 29514 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[1]
.sym 29515 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[0]
.sym 29517 U$$2.picorv32.cpu_state[6]
.sym 29518 $abc$27913$new_n4070_
.sym 29520 U$$2.picorv32.cpu_state[6]
.sym 29521 U$$2.picorv32.mem_wordsize[1]
.sym 29522 $abc$27913$new_n3685_
.sym 29523 $abc$27913$U$$2.picorv32.mem_rdata_word[7]_new_inv_
.sym 29525 U$$2.mem_rdata[22]
.sym 29526 U$$2.mem_w_data[30]
.sym 29529 U$$2.picorv32.reg_out[19]
.sym 29530 U$$2.mem_w_data[29]
.sym 29531 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 29532 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 29533 U$$2.mem_w_data[16]
.sym 29534 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[12]
.sym 29535 U$$2.mem_w_data[19]
.sym 29537 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[1]
.sym 29538 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 29539 U$$2.mem_w_data[17]
.sym 29540 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[9]
.sym 29541 U$$2.mem_w_data[2]
.sym 29542 U$$2.mem_w_data[14]
.sym 29543 U$$2.mem_w_data[21]
.sym 29550 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[14]
.sym 29551 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 29553 U$$2.mem_w_data[8]
.sym 29554 U$$2.mem_w_data[28]
.sym 29555 $abc$27913$new_n3076_
.sym 29556 U$$2.mem_w_data[11]
.sym 29558 U$$2.mem_w_data[23]
.sym 29560 $abc$27913$new_n3077_
.sym 29562 $abc$27913$U$$2.picorv32.mem_rdata[7]_new_inv_
.sym 29563 U$$2.mem_rdata[23]
.sym 29564 U$$2.picorv32.pcpi_rs1[0]
.sym 29566 $abc$27913$new_n3685_
.sym 29568 $abc$27913$U$$2.picorv32.mem_rdata[2]_new_inv_
.sym 29572 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29574 U$$2.picorv32.pcpi_rs1[1]
.sym 29576 U$$2.picorv32.mem_la_secondword
.sym 29577 U$$2.mem_w_data[25]
.sym 29582 U$$2.picorv32.mem_la_secondword
.sym 29583 U$$2.mem_rdata[23]
.sym 29584 $abc$27913$U$$2.picorv32.mem_rdata[7]_new_inv_
.sym 29588 $abc$27913$U$$2.picorv32.mem_rdata[2]_new_inv_
.sym 29589 U$$2.picorv32.pcpi_rs1[1]
.sym 29590 $abc$27913$new_n3685_
.sym 29591 U$$2.picorv32.pcpi_rs1[0]
.sym 29595 U$$2.mem_w_data[25]
.sym 29601 U$$2.mem_w_data[8]
.sym 29608 U$$2.mem_w_data[23]
.sym 29612 U$$2.mem_w_data[11]
.sym 29618 $abc$27913$new_n3077_
.sym 29619 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[14]
.sym 29620 $abc$27913$new_n3076_
.sym 29621 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29626 U$$2.mem_w_data[28]
.sym 29628 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 29629 cd_sync_clk16_0__i_$glb_clk
.sym 29630 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 29631 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[15]
.sym 29632 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[14]
.sym 29633 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[13]
.sym 29634 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[12]
.sym 29635 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[11]
.sym 29636 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[10]
.sym 29637 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[9]
.sym 29638 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[8]
.sym 29641 U$$2.mem_w_data[15]
.sym 29642 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 29643 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 29644 U$$2.picorv32.pcpi_int_rd[8]
.sym 29645 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 29646 U$$2.picorv32.mem_la_wdata[5]
.sym 29647 U$$2.picorv32.mem_wordsize[1]
.sym 29648 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[0]
.sym 29650 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 29651 $abc$27913$new_n3076_
.sym 29652 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 29653 U$$2.picorv32.pcpi_rs2[21]
.sym 29654 U$$2.picorv32.pcpi_int_rd[10]
.sym 29655 $PACKER_VCC_NET
.sym 29657 U$$2.mem_w_data[7]
.sym 29658 U$$2.mem_w_data[31]
.sym 29659 U$$2.mem_w_data[29]
.sym 29660 $PACKER_VCC_NET
.sym 29661 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[2]
.sym 29662 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[8]
.sym 29663 U$$2.mem_w_data[0]
.sym 29665 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[4]
.sym 29666 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[10]
.sym 29672 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29673 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[10]
.sym 29674 U$$2.picorv32.mem_la_wdata[6]
.sym 29677 $abc$27913$new_n2487_
.sym 29678 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[2]
.sym 29679 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 29680 U$$2.picorv32.mem_la_wdata[0]
.sym 29681 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29682 U$$2.picorv32.mem_la_wdata[4]
.sym 29683 U$$2.picorv32.mem_wordsize[0]
.sym 29684 U$$2.picorv32.pcpi_rs2[22]
.sym 29687 U$$2.picorv32.pcpi_rs2[20]
.sym 29688 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[14]
.sym 29689 U$$2.picorv32.mem_wordsize[1]
.sym 29690 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29691 $abc$27913$new_n2488_
.sym 29693 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[2]
.sym 29694 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[12]
.sym 29697 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[14]
.sym 29698 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29699 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 29700 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29701 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[10]
.sym 29708 U$$2.picorv32.mem_la_wdata[0]
.sym 29711 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29712 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[10]
.sym 29713 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[10]
.sym 29714 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29717 U$$2.picorv32.pcpi_rs2[20]
.sym 29718 U$$2.picorv32.mem_wordsize[1]
.sym 29719 U$$2.picorv32.mem_wordsize[0]
.sym 29720 U$$2.picorv32.mem_la_wdata[4]
.sym 29723 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 29724 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[14]
.sym 29725 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29726 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[14]
.sym 29730 U$$2.picorv32.mem_la_wdata[4]
.sym 29735 $abc$27913$new_n2488_
.sym 29736 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29737 $abc$27913$new_n2487_
.sym 29738 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[12]
.sym 29741 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[2]
.sym 29742 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 29743 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29744 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[2]
.sym 29747 U$$2.picorv32.mem_wordsize[1]
.sym 29748 U$$2.picorv32.mem_la_wdata[6]
.sym 29749 U$$2.picorv32.pcpi_rs2[22]
.sym 29750 U$$2.picorv32.mem_wordsize[0]
.sym 29751 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 29752 cd_sync_clk16_0__i_$glb_clk
.sym 29754 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[7]
.sym 29755 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[6]
.sym 29756 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[5]
.sym 29757 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[4]
.sym 29758 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[3]
.sym 29759 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[2]
.sym 29760 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[1]
.sym 29761 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[0]
.sym 29763 U$$2.picorv32.cpu_state[4]
.sym 29764 $abc$27913$new_n3092_
.sym 29765 U$$2.mem_w_data[0]
.sym 29766 U$$2.picorv32.mem_la_wdata[0]
.sym 29767 $abc$27913$new_n3705_
.sym 29768 U$$2.picorv32.mem_la_wdata[6]
.sym 29769 U$$2.picorv32.mem_wordsize[0]
.sym 29770 U$$2.mem_rdata[19]
.sym 29772 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 29773 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[15]
.sym 29774 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 29775 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 29776 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29777 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[13]
.sym 29778 U$$2.mem_w_data[19]
.sym 29779 U$$2.mem_w_data[20]
.sym 29781 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[6]
.sym 29782 U$$2.mem_w_data[15]
.sym 29783 U$$2.mem_w_data[4]
.sym 29784 U$$2.mem_w_data[3]
.sym 29785 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[7]
.sym 29786 U$$2.mem_addr[6]
.sym 29787 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[6]
.sym 29788 U$$2.mem_w_data[16]
.sym 29789 U$$2.mem_w_data[22]
.sym 29797 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29798 $abc$27913$new_n3027_
.sym 29799 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[11]
.sym 29800 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[7]
.sym 29801 $abc$27913$new_n3026_
.sym 29802 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29804 $abc$27913$new_n2543_
.sym 29805 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[6]
.sym 29806 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[12]
.sym 29809 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[9]
.sym 29810 $abc$27913$new_n2542_
.sym 29811 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29812 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[9]
.sym 29814 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[12]
.sym 29815 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[1]
.sym 29816 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29817 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[9]
.sym 29819 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[7]
.sym 29820 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[6]
.sym 29821 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[2]
.sym 29823 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[11]
.sym 29824 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29825 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[1]
.sym 29828 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[11]
.sym 29829 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29830 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29831 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[11]
.sym 29834 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[6]
.sym 29835 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[6]
.sym 29836 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29837 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29840 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29841 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[7]
.sym 29842 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29843 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[7]
.sym 29846 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[9]
.sym 29847 $abc$27913$new_n3026_
.sym 29848 $abc$27913$new_n3027_
.sym 29849 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29852 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[1]
.sym 29853 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[1]
.sym 29854 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29855 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29858 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29859 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[12]
.sym 29860 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[12]
.sym 29861 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29864 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 29865 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[9]
.sym 29866 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[9]
.sym 29867 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29870 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[2]
.sym 29871 $abc$27913$new_n2542_
.sym 29872 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29873 $abc$27913$new_n2543_
.sym 29877 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[15]
.sym 29878 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[14]
.sym 29879 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[13]
.sym 29880 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[12]
.sym 29881 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[11]
.sym 29882 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[10]
.sym 29883 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[9]
.sym 29884 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[8]
.sym 29885 U$$2.picorv32.mem_la_wdata[7]
.sym 29886 U$$2.picorv32.pcpi_rs2[18]
.sym 29887 $abc$27913$U$$2.mem_r_data[11]_new_inv_
.sym 29889 $PACKER_VCC_NET
.sym 29890 U$$2.picorv32.reg_out[6]
.sym 29893 U$$2.picorv32.mem_la_wdata[4]
.sym 29894 U$$2.mem_rdata[24]
.sym 29895 U$$2.mem_rdata[21]
.sym 29896 U$$2.picorv32.pcpi_rs2[20]
.sym 29897 U$$2.mem_rdata[16]
.sym 29898 U$$2.picorv32.mem_rdata_q[13]
.sym 29899 U$$2.picorv32.pcpi_rs2[16]
.sym 29900 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[5]
.sym 29901 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[1]
.sym 29902 U$$2.mem_addr[5]
.sym 29904 U$$2.mem_w_data[18]
.sym 29905 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[7]
.sym 29907 U$$2.mem_w_data[21]
.sym 29908 U$$2.mem_w_data[17]
.sym 29909 U$$2.mem_addr[4]
.sym 29910 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[11]
.sym 29911 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 29912 U$$2.mem_w_data[5]
.sym 29919 $abc$27913$new_n2509_
.sym 29920 $abc$27913$new_n3995_
.sym 29922 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 29923 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 29924 $abc$27913$new_n2503_
.sym 29926 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29927 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29928 $abc$27913$new_n2504_
.sym 29929 $abc$27913$new_n3997_
.sym 29930 $abc$27913$U$$2.picorv32.mem_rdata_latched[17]_new_inv_
.sym 29931 U$$2.picorv32.mem_rdata_q[17]
.sym 29934 $abc$27913$new_n2510_
.sym 29937 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 29938 U$$2.picorv32.mem_rdata_q[18]
.sym 29939 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[2]
.sym 29940 $abc$27913$new_n3983_
.sym 29942 U$$2.picorv32.mem_rdata_q[24]
.sym 29944 $abc$27913$new_n3994_
.sym 29945 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[7]
.sym 29946 U$$2.picorv32.mem_xfer
.sym 29947 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[6]
.sym 29949 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[2]
.sym 29951 $abc$27913$new_n2503_
.sym 29952 $abc$27913$new_n2504_
.sym 29953 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[7]
.sym 29954 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29957 $abc$27913$new_n2509_
.sym 29958 $abc$27913$new_n2510_
.sym 29959 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 29960 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[6]
.sym 29963 U$$2.picorv32.mem_rdata_q[17]
.sym 29964 U$$2.picorv32.mem_xfer
.sym 29965 $abc$27913$new_n3983_
.sym 29966 $abc$27913$U$$2.picorv32.mem_rdata_latched[17]_new_inv_
.sym 29969 U$$2.picorv32.mem_xfer
.sym 29970 U$$2.picorv32.mem_rdata_q[18]
.sym 29971 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 29972 $abc$27913$new_n3983_
.sym 29975 $abc$27913$new_n3995_
.sym 29977 $abc$27913$new_n3997_
.sym 29981 $abc$27913$new_n3994_
.sym 29984 $abc$27913$new_n3995_
.sym 29988 U$$2.picorv32.mem_xfer
.sym 29989 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 29990 U$$2.picorv32.mem_rdata_q[24]
.sym 29993 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[2]
.sym 29994 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 29995 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 29996 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[2]
.sym 29998 cd_sync_clk16_0__i_$glb_clk
.sym 30000 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[7]
.sym 30001 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[6]
.sym 30002 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[5]
.sym 30003 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[4]
.sym 30004 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[3]
.sym 30005 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[2]
.sym 30006 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[1]
.sym 30007 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[0]
.sym 30011 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 30012 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30014 U$$2.picorv32.mem_rdata_q[17]
.sym 30016 U$$2.picorv32.instr_lui
.sym 30018 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 30019 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[15]
.sym 30020 U$$2.mem_w_data[30]
.sym 30022 U$$2.picorv32.mem_rdata_q[18]
.sym 30023 U$$2.picorv32.mem_wordsize[1]
.sym 30024 U$$2.picorv32.mem_rdata_q[21]
.sym 30025 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[7]
.sym 30026 U$$2.mem_addr[3]
.sym 30027 U$$2.mem_w_data[19]
.sym 30028 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30029 U$$2.mem_w_data[2]
.sym 30030 U$$2.mem_addr[9]
.sym 30031 U$$2.mem_w_data[21]
.sym 30032 U$$2.picorv32.mem_xfer
.sym 30033 U$$2.picorv32.instr_auipc
.sym 30034 U$$2.mem_w_data[14]
.sym 30035 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[2]
.sym 30041 $abc$27913$new_n4010_
.sym 30042 $abc$27913$new_n4002_
.sym 30043 U$$2.picorv32.mem_xfer
.sym 30044 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30045 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30046 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 30047 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[1]_new_
.sym 30048 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[8]
.sym 30049 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[7]
.sym 30050 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[14]
.sym 30051 $abc$27913$new_n3999_
.sym 30053 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30055 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 30056 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[7]
.sym 30057 U$$2.picorv32.mem_rdata_q[19]
.sym 30058 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[14]
.sym 30059 $abc$27913$new_n3995_
.sym 30060 $abc$27913$new_n3983_
.sym 30061 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[11]
.sym 30064 $abc$27913$new_n4007_
.sym 30065 U$$2.picorv32.mem_rdata_latched[3]
.sym 30066 $abc$27913$new_n4013_
.sym 30067 $abc$27913$new_n3995_
.sym 30068 $abc$27913$new_n3898_
.sym 30070 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[11]
.sym 30072 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[8]
.sym 30076 $abc$27913$new_n3995_
.sym 30077 $abc$27913$new_n3999_
.sym 30080 $abc$27913$new_n4007_
.sym 30081 $abc$27913$new_n3898_
.sym 30082 $abc$27913$new_n4002_
.sym 30083 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[1]_new_
.sym 30086 U$$2.picorv32.mem_rdata_q[19]
.sym 30087 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 30088 U$$2.picorv32.mem_xfer
.sym 30089 $abc$27913$new_n3983_
.sym 30092 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 30093 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30094 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[14]
.sym 30095 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[14]
.sym 30098 $abc$27913$new_n4010_
.sym 30099 U$$2.picorv32.mem_rdata_latched[3]
.sym 30100 $abc$27913$new_n4013_
.sym 30101 $abc$27913$new_n3995_
.sym 30104 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30105 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[11]
.sym 30106 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30107 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[11]
.sym 30110 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[7]
.sym 30111 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[7]
.sym 30112 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30113 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30116 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 30117 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30118 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[8]
.sym 30119 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[8]
.sym 30121 cd_sync_clk16_0__i_$glb_clk
.sym 30123 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[15]
.sym 30124 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[14]
.sym 30125 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[13]
.sym 30126 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[12]
.sym 30127 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[11]
.sym 30128 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[10]
.sym 30129 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[9]
.sym 30130 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[8]
.sym 30131 U$$2.picorv32.mem_rdata_q[21]
.sym 30135 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 30136 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 30137 U$$2.mem_rdata[17]
.sym 30138 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 30139 U$$2.mem_addr[6]
.sym 30140 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[0]
.sym 30141 U$$2.mem_addr[3]
.sym 30142 U$$2.picorv32.pcpi_rs2[29]
.sym 30143 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[1]_new_
.sym 30145 $abc$27913$U$$2.picorv32.mem_rdata_latched[17]_new_inv_
.sym 30146 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[5]
.sym 30147 U$$2.mem_w_data[29]
.sym 30148 $PACKER_VCC_NET
.sym 30149 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 30150 U$$2.mem_w_data[31]
.sym 30151 U$$2.mem_w_data[31]
.sym 30152 $PACKER_VCC_NET
.sym 30153 $abc$27913$new_n3132_
.sym 30154 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 30155 U$$2.mem_w_data[0]
.sym 30156 $abc$27913$new_n3129_
.sym 30157 U$$2.mem_w_data[7]
.sym 30158 U$$2.picorv32.instr_lui
.sym 30164 $abc$27913$new_n3898_
.sym 30165 $abc$27913$new_n4002_
.sym 30167 U$$2.picorv32.mem_rdata_latched[6]
.sym 30168 $abc$27913$U$$2.picorv32.mem_rdata_latched[16]_new_inv_
.sym 30170 U$$2.picorv32.mem_rdata_q[16]
.sym 30171 $abc$27913$new_n4007_
.sym 30173 $abc$27913$new_n3983_
.sym 30174 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13783_new_inv_
.sym 30175 $abc$27913$new_n4016_
.sym 30176 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[4]_new_
.sym 30177 $abc$27913$new_n4003_
.sym 30178 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30180 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 30182 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[6]
.sym 30183 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 30185 $abc$27913$techmap\U$$2.picorv32.$procmux$4291_Y[1]_new_inv_
.sym 30186 $abc$27913$new_n4031_
.sym 30187 $abc$27913$new_n4005_
.sym 30188 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30189 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[6]
.sym 30190 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 30191 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 30192 U$$2.picorv32.mem_xfer
.sym 30193 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 30194 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 30197 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[6]
.sym 30198 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30199 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[6]
.sym 30200 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30203 $abc$27913$new_n4005_
.sym 30204 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 30205 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13783_new_inv_
.sym 30206 $abc$27913$new_n4003_
.sym 30209 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 30210 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 30212 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 30215 $abc$27913$new_n4002_
.sym 30216 $abc$27913$new_n3898_
.sym 30217 $abc$27913$new_n4007_
.sym 30221 $abc$27913$new_n4016_
.sym 30222 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 30223 $abc$27913$new_n4031_
.sym 30224 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[4]_new_
.sym 30227 U$$2.picorv32.mem_xfer
.sym 30228 U$$2.picorv32.mem_rdata_q[16]
.sym 30230 $abc$27913$U$$2.picorv32.mem_rdata_latched[16]_new_inv_
.sym 30234 $abc$27913$techmap\U$$2.picorv32.$procmux$4291_Y[1]_new_inv_
.sym 30235 $abc$27913$new_n3983_
.sym 30236 U$$2.picorv32.mem_rdata_latched[6]
.sym 30240 $abc$27913$U$$2.picorv32.mem_rdata_latched[16]_new_inv_
.sym 30242 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 30244 cd_sync_clk16_0__i_$glb_clk
.sym 30246 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[7]
.sym 30247 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[6]
.sym 30248 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[5]
.sym 30249 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[4]
.sym 30250 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[3]
.sym 30251 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[2]
.sym 30252 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[1]
.sym 30253 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[0]
.sym 30254 $abc$27913$new_n3898_
.sym 30255 U$$2.picorv32.pcpi_rs2[8]
.sym 30257 $abc$27913$new_n3898_
.sym 30258 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 30260 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 30261 U$$2.picorv32.mem_rdata_latched[6]
.sym 30262 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 30263 U$$2.picorv32.mem_rdata_latched[4]
.sym 30264 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 30265 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 30267 U$$2.picorv32.mem_rdata_q[22]
.sym 30268 U$$2.picorv32.mem_rdata_q[24]
.sym 30269 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[13]
.sym 30270 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 30271 U$$2.mem_w_data[20]
.sym 30272 U$$2.mem_w_data[3]
.sym 30273 $abc$27913$new_n4005_
.sym 30274 U$$2.mem_w_data[15]
.sym 30275 U$$2.mem_w_data[4]
.sym 30276 U$$2.mem_w_data[16]
.sym 30277 U$$2.mem_w_data[22]
.sym 30280 U$$2.mem_addr[9]
.sym 30281 U$$2.mem_addr[6]
.sym 30288 $abc$27913$new_n4002_
.sym 30290 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[12]
.sym 30292 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1006$1120_Y_new_
.sym 30293 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[9]
.sym 30294 $abc$27913$new_n3132_
.sym 30295 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 30296 $abc$27913$new_n3105_
.sym 30298 $abc$27913$new_n3131_
.sym 30299 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[3]_new_
.sym 30300 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[10]
.sym 30301 $abc$27913$new_n3069_
.sym 30302 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30306 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[12]
.sym 30307 $abc$27913$new_n3898_
.sym 30308 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[10]
.sym 30309 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30310 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30311 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 30312 $abc$27913$new_n3018_
.sym 30314 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 30315 $abc$27913$new_n3135_
.sym 30316 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 30317 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[9]
.sym 30318 $abc$27913$new_n4007_
.sym 30320 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30321 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[10]
.sym 30322 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[10]
.sym 30323 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30326 $abc$27913$new_n4002_
.sym 30327 $abc$27913$new_n3898_
.sym 30328 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[3]_new_
.sym 30329 $abc$27913$new_n4007_
.sym 30332 $abc$27913$new_n3131_
.sym 30333 $abc$27913$new_n3135_
.sym 30334 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 30335 $abc$27913$new_n3132_
.sym 30338 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 30339 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 30344 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30345 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[9]
.sym 30346 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[9]
.sym 30347 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30350 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 30351 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 30356 $abc$27913$new_n3105_
.sym 30357 $abc$27913$new_n3069_
.sym 30358 $abc$27913$new_n3018_
.sym 30359 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1006$1120_Y_new_
.sym 30362 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[12]
.sym 30363 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 30364 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[12]
.sym 30365 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 30369 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[15]
.sym 30370 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[14]
.sym 30371 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[13]
.sym 30372 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[12]
.sym 30373 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[11]
.sym 30374 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[10]
.sym 30375 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[9]
.sym 30376 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[8]
.sym 30377 U$$2.picorv32.pcpi_rs2[14]
.sym 30378 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 30381 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 30382 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 30383 U$$2.picorv32.mem_rdata_q[22]
.sym 30384 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[4]
.sym 30386 U$$2.mem_w_data[20]
.sym 30387 U$$2.picorv32.mem_rdata_q[23]
.sym 30389 $abc$27913$new_n3151_
.sym 30390 U$$2.picorv32.mem_la_wdata[6]
.sym 30393 U$$2.picorv32.mem_rdata_latched[5]
.sym 30394 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[11]
.sym 30395 U$$2.mem_addr[8]
.sym 30396 U$$2.picorv32.mem_rdata_latched[4]
.sym 30397 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 30398 U$$2.picorv32.mem_rdata_latched[3]
.sym 30399 U$$2.mem_w_data[21]
.sym 30400 U$$2.mem_w_data[5]
.sym 30401 U$$2.mem_w_data[17]
.sym 30402 $abc$27913$new_n3017_
.sym 30403 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[4]
.sym 30404 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[13]
.sym 30410 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 30412 $abc$27913$new_n4058_
.sym 30415 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 30420 U$$2.picorv32.mem_rdata_latched[7]
.sym 30423 $abc$27913$new_n4003_
.sym 30424 $abc$27913$new_n3069_
.sym 30425 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 30428 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 30431 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1006$1120_Y_new_
.sym 30432 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 30434 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 30436 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 30438 $abc$27913$new_n3148_
.sym 30439 $abc$27913$new_n3149_
.sym 30441 $abc$27913$new_n4005_
.sym 30444 $abc$27913$new_n3148_
.sym 30446 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 30449 U$$2.picorv32.mem_rdata_latched[7]
.sym 30450 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 30451 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 30452 $abc$27913$new_n4005_
.sym 30455 $abc$27913$new_n4058_
.sym 30457 $abc$27913$new_n4003_
.sym 30458 $abc$27913$new_n3069_
.sym 30461 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 30462 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 30467 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 30468 $abc$27913$new_n3148_
.sym 30469 $abc$27913$new_n3149_
.sym 30470 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1006$1120_Y_new_
.sym 30473 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 30475 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 30480 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 30481 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 30486 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 30488 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 30489 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 30490 cd_sync_clk16_0__i_$glb_clk
.sym 30492 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[7]
.sym 30493 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[6]
.sym 30494 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[5]
.sym 30495 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[4]
.sym 30496 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[3]
.sym 30497 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[2]
.sym 30498 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[1]
.sym 30499 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[0]
.sym 30501 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 30503 U$$2.mem_w_data[3]
.sym 30506 U$$2.mem_w_data[30]
.sym 30507 U$$2.picorv32.instr_lui
.sym 30508 U$$2.picorv32.compressed_instr
.sym 30509 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[8]
.sym 30510 U$$2.picorv32.instr_jalr
.sym 30512 U$$2.picorv32.instr_lui
.sym 30513 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[14]
.sym 30514 $abc$27913$new_n3147_
.sym 30516 U$$2.picorv32.is_alu_reg_imm
.sym 30517 U$$2.picorv32.instr_auipc
.sym 30518 U$$2.mem_addr[5]
.sym 30519 U$$2.mem_w_data[14]
.sym 30521 U$$2.mem_w_data[2]
.sym 30522 U$$2.mem_w_data[2]
.sym 30523 U$$2.mem_w_data[6]
.sym 30524 U$$2.picorv32.mem_xfer
.sym 30526 U$$2.mem_w_data[6]
.sym 30527 U$$2.mem_w_data[19]
.sym 30533 $abc$27913$new_n4098_
.sym 30535 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 30536 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10474[0]_new_inv_
.sym 30538 U$$2.picorv32.mem_rdata_latched[6]
.sym 30539 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:874$1075_Y_new_
.sym 30541 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7882_Y_new_
.sym 30542 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 30543 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 30544 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 30545 $abc$27913$new_n4702_
.sym 30546 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 30547 $abc$27913$new_n3069_
.sym 30548 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7884_Y_new_
.sym 30549 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 30550 U$$2.picorv32.mem_rdata_latched[12]
.sym 30551 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 30553 U$$2.picorv32.mem_rdata_latched[5]
.sym 30554 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 30555 $abc$27913$new_n3913_
.sym 30556 U$$2.picorv32.mem_rdata_latched[4]
.sym 30557 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 30559 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 30562 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 30564 $abc$27913$new_n3937_
.sym 30566 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 30567 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 30568 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7884_Y_new_
.sym 30569 U$$2.picorv32.mem_rdata_latched[4]
.sym 30573 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 30574 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 30575 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:874$1075_Y_new_
.sym 30579 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 30580 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 30581 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10474[0]_new_inv_
.sym 30584 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7882_Y_new_
.sym 30585 $abc$27913$new_n3913_
.sym 30587 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 30590 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 30591 $abc$27913$new_n4702_
.sym 30592 $abc$27913$new_n4098_
.sym 30593 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7882_Y_new_
.sym 30598 $abc$27913$new_n3069_
.sym 30599 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 30602 U$$2.picorv32.mem_rdata_latched[5]
.sym 30603 U$$2.picorv32.mem_rdata_latched[4]
.sym 30604 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 30605 U$$2.picorv32.mem_rdata_latched[6]
.sym 30608 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 30609 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 30610 U$$2.picorv32.mem_rdata_latched[12]
.sym 30611 $abc$27913$new_n3937_
.sym 30612 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 30613 cd_sync_clk16_0__i_$glb_clk
.sym 30615 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[15]
.sym 30616 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[14]
.sym 30617 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[13]
.sym 30618 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[12]
.sym 30619 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[11]
.sym 30620 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[10]
.sym 30621 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[9]
.sym 30622 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[8]
.sym 30623 U$$2.picorv32.is_alu_reg_imm
.sym 30624 U$$2.mem_w_data[18]
.sym 30628 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[1]
.sym 30629 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 30630 U$$2.mem_addr[11]
.sym 30631 U$$2.picorv32.is_sb_sh_sw
.sym 30633 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 30634 U$$2.mem_addr[8]
.sym 30635 U$$2.picorv32.mem_rdata_q[0]
.sym 30636 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[6]
.sym 30637 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 30639 $abc$27913$techmap$techmap5406\U$$2.mem.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 30640 U$$2.mem_w_data[0]
.sym 30642 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[14]
.sym 30643 U$$2.picorv32.instr_auipc
.sym 30644 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[11]
.sym 30645 U$$2.picorv32.instr_lui
.sym 30646 $abc$27913$techmap$techmap5406\U$$2.mem.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 30647 U$$2.mem_w_data[0]
.sym 30648 $PACKER_VCC_NET
.sym 30649 U$$2.mem_w_data[7]
.sym 30650 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[11]
.sym 30656 $abc$27913$new_n4053_
.sym 30657 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30658 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 30659 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10474[0]_new_inv_
.sym 30661 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 30662 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30663 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 30665 U$$2.picorv32.mem_rdata_latched[3]
.sym 30666 U$$2.picorv32.mem_rdata_latched[4]
.sym 30667 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[1]_new_inv_
.sym 30668 $abc$27913$new_n3268_
.sym 30669 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 30671 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 30673 $abc$27913$new_n3093_
.sym 30674 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[13]
.sym 30675 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 30679 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[8]
.sym 30680 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[8]
.sym 30681 $abc$27913$new_n3092_
.sym 30682 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[13]
.sym 30683 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 30684 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[13]
.sym 30689 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[13]
.sym 30690 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30691 $abc$27913$new_n3092_
.sym 30692 $abc$27913$new_n3093_
.sym 30695 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[13]
.sym 30696 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30697 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[13]
.sym 30698 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 30701 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 30702 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[8]
.sym 30703 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30704 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[8]
.sym 30708 U$$2.picorv32.mem_rdata_latched[3]
.sym 30709 $abc$27913$new_n3268_
.sym 30714 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 30715 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 30719 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 30720 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 30721 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 30722 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[1]_new_inv_
.sym 30726 U$$2.picorv32.mem_rdata_latched[4]
.sym 30727 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 30728 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10474[0]_new_inv_
.sym 30731 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10474[0]_new_inv_
.sym 30732 $abc$27913$new_n4053_
.sym 30734 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[1]_new_inv_
.sym 30735 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 30736 cd_sync_clk16_0__i_$glb_clk
.sym 30738 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[7]
.sym 30739 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[6]
.sym 30740 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[5]
.sym 30741 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[4]
.sym 30742 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[3]
.sym 30743 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[2]
.sym 30744 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[1]
.sym 30745 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[0]
.sym 30746 U$$2.picorv32.mem_la_wdata[3]
.sym 30747 U$$2.picorv32.is_sb_sh_sw
.sym 30751 $PACKER_VCC_NET
.sym 30752 U$$2.picorv32.is_alu_reg_reg
.sym 30753 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[12]
.sym 30757 U$$2.mem_w_data[13]
.sym 30761 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30762 U$$2.mem_addr[3]
.sym 30763 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[7]
.sym 30764 U$$2.mem_w_data[3]
.sym 30765 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[4]
.sym 30766 U$$2.mem_addr[6]
.sym 30767 U$$2.mem_w_data[4]
.sym 30768 U$$2.mem_addr[3]
.sym 30769 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[0]
.sym 30770 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[13]
.sym 30771 U$$2.mem_w_data[15]
.sym 30772 U$$2.mem_addr[9]
.sym 30773 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[2]
.sym 30784 $abc$27913$new_n3044_
.sym 30785 $abc$27913$techmap\U$$2.picorv32.$procmux$4291_Y[0]_new_inv_
.sym 30787 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[7]
.sym 30788 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[14]
.sym 30789 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[4]
.sym 30790 $abc$27913$new_n3043_
.sym 30791 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[11]
.sym 30792 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[10]
.sym 30794 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[2]
.sym 30795 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[7]
.sym 30797 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[2]
.sym 30798 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[4]
.sym 30799 U$$2.picorv32.mem_rdata_latched[5]
.sym 30800 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 30801 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30802 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[14]
.sym 30803 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30804 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[11]
.sym 30805 $abc$27913$new_n3983_
.sym 30806 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 30808 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[10]
.sym 30809 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30810 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[10]
.sym 30812 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[11]
.sym 30813 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30814 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 30815 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[11]
.sym 30818 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[14]
.sym 30819 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[14]
.sym 30820 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30821 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 30824 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[10]
.sym 30825 $abc$27913$new_n3044_
.sym 30826 $abc$27913$new_n3043_
.sym 30827 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30830 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[4]
.sym 30831 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30832 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[4]
.sym 30833 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 30836 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[7]
.sym 30837 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 30838 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30839 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[7]
.sym 30842 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30843 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[10]
.sym 30844 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 30845 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[10]
.sym 30848 $abc$27913$techmap\U$$2.picorv32.$procmux$4291_Y[0]_new_inv_
.sym 30850 U$$2.picorv32.mem_rdata_latched[5]
.sym 30851 $abc$27913$new_n3983_
.sym 30854 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 30855 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[2]
.sym 30856 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 30857 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[2]
.sym 30859 cd_sync_clk16_0__i_$glb_clk
.sym 30861 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[15]
.sym 30862 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[14]
.sym 30863 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[13]
.sym 30864 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[12]
.sym 30865 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[11]
.sym 30866 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[10]
.sym 30867 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[9]
.sym 30868 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[8]
.sym 30873 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30874 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[1]
.sym 30875 U$$2.picorv32.mem_rdata_q[13]
.sym 30877 U$$2.picorv32.mem_rdata_q[31]
.sym 30878 $abc$27913$new_n3043_
.sym 30880 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 30881 U$$2.picorv32.mem_rdata_q[8]
.sym 30882 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[6]
.sym 30883 U$$2.picorv32.mem_do_wdata
.sym 30885 U$$2.picorv32.mem_rdata_latched[5]
.sym 30886 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 30887 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 30888 U$$2.mem_w_data[5]
.sym 30889 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 30890 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[9]
.sym 30891 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[6]
.sym 30892 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 30893 U$$2.mem_addr[8]
.sym 30894 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[15]
.sym 30895 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[15]
.sym 30896 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[10]
.sym 30902 $abc$27913$new_n3050_
.sym 30904 $abc$27913$techmap\U$$2.picorv32.$procmux$3448_Y[3]_new_inv_
.sym 30906 $abc$27913$new_n2521_
.sym 30909 $abc$27913$new_n3051_
.sym 30913 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 30914 $abc$27913$new_n2499_
.sym 30915 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 30916 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 30917 $abc$27913$new_n2498_
.sym 30919 $abc$27913$new_n4070_
.sym 30920 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[11]
.sym 30922 $abc$27913$new_n4066_
.sym 30923 $abc$27913$new_n3948_
.sym 30924 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[8]
.sym 30925 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[8]
.sym 30926 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 30927 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[7]
.sym 30928 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[4]
.sym 30929 $abc$27913$new_n2520_
.sym 30932 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30933 $abc$27913$new_n4063_
.sym 30935 $abc$27913$new_n4066_
.sym 30936 $abc$27913$new_n4070_
.sym 30937 $abc$27913$new_n4063_
.sym 30941 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[8]
.sym 30942 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 30943 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 30944 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[8]
.sym 30947 $abc$27913$new_n2498_
.sym 30948 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30949 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[7]
.sym 30950 $abc$27913$new_n2499_
.sym 30953 $abc$27913$new_n3051_
.sym 30954 $abc$27913$new_n3050_
.sym 30955 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30956 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[11]
.sym 30959 $abc$27913$techmap\U$$2.picorv32.$procmux$3448_Y[3]_new_inv_
.sym 30960 $abc$27913$new_n3948_
.sym 30967 $abc$27913$new_n4070_
.sym 30968 $abc$27913$new_n4063_
.sym 30971 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 30974 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 30977 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[4]
.sym 30978 $abc$27913$new_n2521_
.sym 30979 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 30980 $abc$27913$new_n2520_
.sym 30984 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[7]
.sym 30985 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[6]
.sym 30986 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[5]
.sym 30987 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[4]
.sym 30988 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[3]
.sym 30989 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[2]
.sym 30990 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[1]
.sym 30991 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[0]
.sym 30992 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 30997 cd_sync.ready
.sym 30998 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 31000 U$$2.mem_addr[2]
.sym 31002 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 31003 cd_sync.ready
.sym 31004 U$$2.picorv32.mem_rdata_q[14]
.sym 31006 $PACKER_VCC_NET
.sym 31008 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[2]
.sym 31010 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[8]
.sym 31011 U$$2.mem_w_data[14]
.sym 31013 U$$2.mem_w_data[2]
.sym 31014 U$$2.mem_w_data[6]
.sym 31015 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[4]
.sym 31016 U$$2.mem_addr[5]
.sym 31017 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 31018 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[12]
.sym 31025 $abc$27913$new_n4069_
.sym 31026 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[14]
.sym 31029 $abc$27913$new_n4066_
.sym 31031 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[4]
.sym 31033 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 31034 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 31035 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[13]
.sym 31036 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 31037 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[11]
.sym 31038 $abc$27913$new_n4075_
.sym 31039 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 31040 U$$2.picorv32.mem_rdata_latched[4]
.sym 31043 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[13]
.sym 31044 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[4]
.sym 31045 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[11]
.sym 31048 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 31049 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 31050 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[14]
.sym 31054 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31055 U$$2.picorv32.mem_rdata_latched[3]
.sym 31058 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 31059 U$$2.picorv32.mem_rdata_latched[3]
.sym 31060 $abc$27913$new_n4069_
.sym 31061 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 31064 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 31065 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[13]
.sym 31066 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[13]
.sym 31067 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31070 $abc$27913$new_n4075_
.sym 31072 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 31076 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 31077 $abc$27913$new_n4066_
.sym 31078 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 31079 $abc$27913$new_n4075_
.sym 31082 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[4]
.sym 31083 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 31084 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31085 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[4]
.sym 31088 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[14]
.sym 31089 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[14]
.sym 31090 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 31091 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31094 U$$2.picorv32.mem_rdata_latched[4]
.sym 31095 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 31096 $abc$27913$new_n4069_
.sym 31097 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 31100 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[11]
.sym 31101 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31102 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 31103 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[11]
.sym 31104 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 31105 cd_sync_clk16_0__i_$glb_clk
.sym 31107 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[15]
.sym 31108 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[14]
.sym 31109 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[13]
.sym 31110 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[12]
.sym 31111 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[11]
.sym 31112 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[10]
.sym 31113 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[9]
.sym 31114 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[8]
.sym 31120 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[1]
.sym 31122 U$$2.picorv32.mem_rdata_q[12]
.sym 31123 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19761
.sym 31124 U$$2.mem_addr[8]
.sym 31125 U$$2.picorv32.decoded_rd[4]
.sym 31126 U$$2.picorv32.clear_prefetched_high_word
.sym 31127 U$$2.picorv32.decoded_rd[3]
.sym 31128 $abc$27913$new_n3290_
.sym 31129 $PACKER_VCC_NET
.sym 31132 U$$2.mem_w_data[0]
.sym 31133 U$$2.mem_addr[9]
.sym 31134 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[14]
.sym 31137 $abc$27913$techmap$techmap5432\U$$2.mem.0.1.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5431_Y
.sym 31138 U$$2.mem_addr[8]
.sym 31139 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[1]
.sym 31140 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[11]
.sym 31141 U$$2.mem_w_data[7]
.sym 31142 U$$2.mem_addr[9]
.sym 31149 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 31150 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 31151 $abc$27913$new_n2547_
.sym 31152 U$$2.mem_w_en[1]
.sym 31154 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 31157 $abc$27913$new_n2548_
.sym 31162 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 31163 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 31164 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 31166 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19761
.sym 31168 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[2]
.sym 31170 U$$2.mem_w_en[0]
.sym 31172 U$$2.mem_w_data[0]
.sym 31175 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 31181 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 31183 U$$2.mem_w_en[0]
.sym 31188 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 31190 U$$2.mem_w_en[1]
.sym 31193 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 31195 U$$2.mem_w_en[0]
.sym 31200 U$$2.mem_w_en[1]
.sym 31202 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 31206 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 31207 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 31211 U$$2.mem_w_data[0]
.sym 31217 $abc$27913$new_n2548_
.sym 31218 $abc$27913$new_n2547_
.sym 31219 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[2]
.sym 31220 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 31224 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 31226 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 31227 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19761
.sym 31228 cd_sync_clk16_0__i_$glb_clk
.sym 31229 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 31230 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[7]
.sym 31231 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[6]
.sym 31232 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[5]
.sym 31233 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[4]
.sym 31234 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[3]
.sym 31235 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[2]
.sym 31236 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[1]
.sym 31237 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[0]
.sym 31243 $PACKER_VCC_NET
.sym 31245 U$$2.mem_w_data[13]
.sym 31248 U$$2.mem_w_en[1]
.sym 31249 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 31251 U$$2.mem_w_data[15]
.sym 31254 U$$2.mem_addr[6]
.sym 31255 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[7]
.sym 31256 U$$2.mem_addr[3]
.sym 31257 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[6]
.sym 31259 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[1]
.sym 31260 U$$2.mem_w_data[4]
.sym 31261 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[4]
.sym 31262 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[13]
.sym 31263 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[3]
.sym 31264 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[12]
.sym 31265 U$$2.mem_addr[3]
.sym 31276 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31279 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[7]
.sym 31281 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[6]
.sym 31284 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[10]
.sym 31287 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[7]
.sym 31288 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[2]
.sym 31289 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[5]
.sym 31292 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[10]
.sym 31296 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[6]
.sym 31298 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 31299 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[5]
.sym 31300 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[2]
.sym 31304 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[5]
.sym 31305 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31306 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 31307 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[5]
.sym 31310 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31311 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 31312 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[2]
.sym 31313 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[2]
.sym 31328 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[6]
.sym 31329 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[6]
.sym 31330 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 31331 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31334 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31335 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 31336 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[10]
.sym 31337 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[10]
.sym 31346 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 31347 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 31348 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[7]
.sym 31349 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[7]
.sym 31353 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[15]
.sym 31354 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[14]
.sym 31355 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[13]
.sym 31356 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[12]
.sym 31357 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[11]
.sym 31358 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[10]
.sym 31359 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[9]
.sym 31360 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[8]
.sym 31365 U$$2.mem_addr[6]
.sym 31377 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[1]
.sym 31379 U$$2.mem_addr[9]
.sym 31380 U$$2.mem_w_data[5]
.sym 31383 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 31384 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 31385 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[5]
.sym 31386 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[15]
.sym 31387 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[0]
.sym 31388 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[10]
.sym 31407 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 31408 U$$2.mem_w_en[0]
.sym 31410 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 31412 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 31414 U$$2.mem_w_en[1]
.sym 31418 U$$2.mem_w_data[3]
.sym 31420 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 31424 $abc$27913$techmap$techmap5429\U$$2.mem.0.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5428_Y
.sym 31427 U$$2.mem_w_en[1]
.sym 31429 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 31433 U$$2.mem_w_data[3]
.sym 31439 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 31442 U$$2.mem_w_en[0]
.sym 31447 $abc$27913$techmap$techmap5429\U$$2.mem.0.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5428_Y
.sym 31451 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 31452 U$$2.mem_w_en[0]
.sym 31463 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 31466 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 31470 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 31472 U$$2.mem_w_en[1]
.sym 31476 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[7]
.sym 31477 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[6]
.sym 31478 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[5]
.sym 31479 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[4]
.sym 31480 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[3]
.sym 31481 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[2]
.sym 31482 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[1]
.sym 31483 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[0]
.sym 31493 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[8]
.sym 31495 U$$2.mem_w_data[14]
.sym 31496 U$$2.mem_addr[6]
.sym 31498 $PACKER_VCC_NET
.sym 31499 U$$2.mem_w_data[15]
.sym 31501 U$$2.mem_w_data[2]
.sym 31503 U$$2.mem_addr[2]
.sym 31504 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[15]
.sym 31505 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 31506 U$$2.mem_w_data[2]
.sym 31508 U$$2.mem_addr[5]
.sym 31509 U$$2.mem_addr[6]
.sym 31511 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[2]
.sym 31599 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[15]
.sym 31600 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[14]
.sym 31601 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[13]
.sym 31602 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[12]
.sym 31603 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[11]
.sym 31604 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[10]
.sym 31605 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[9]
.sym 31606 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[8]
.sym 31616 U$$2.mem_w_data[7]
.sym 31621 $PACKER_VCC_NET
.sym 31623 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[1]
.sym 31624 U$$2.mem_w_data[0]
.sym 31627 U$$2.mem_addr[3]
.sym 31630 U$$2.mem_addr[9]
.sym 31632 U$$2.mem_addr[8]
.sym 31633 U$$2.mem_w_data[7]
.sym 31634 U$$2.mem_addr[4]
.sym 31640 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 31654 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 31664 $abc$27913$techmap$techmap5398\U$$2.mem.0.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5397_Y
.sym 31668 U$$2.mem_w_data[3]
.sym 31673 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 31676 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 31679 U$$2.mem_w_data[3]
.sym 31688 $abc$27913$techmap$techmap5398\U$$2.mem.0.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5397_Y
.sym 31722 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[7]
.sym 31723 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[6]
.sym 31724 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[5]
.sym 31725 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[4]
.sym 31726 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[3]
.sym 31727 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[2]
.sym 31728 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[1]
.sym 31729 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[0]
.sym 31735 $PACKER_VCC_NET
.sym 31739 U$$2.mem_w_data[15]
.sym 31743 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 31747 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[3]
.sym 31748 U$$2.mem_addr[3]
.sym 31752 U$$2.mem_w_data[4]
.sym 31782 U$$2.mem_w_data[3]
.sym 31804 U$$2.mem_w_data[3]
.sym 31879 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[0]
.sym 32684 U$$2.picorv32.pcpi_mul.rd[2]
.sym 32685 U$$2.picorv32.pcpi_mul.rd[3]
.sym 32686 U$$2.picorv32.pcpi_mul.rdx[4]
.sym 32687 $abc$27913$auto$maccmap.cc:111:fulladd$6576[2]
.sym 32688 $abc$27913$auto$maccmap.cc:112:fulladd$6577[2]
.sym 32689 U$$2.picorv32.pcpi_mul.rd[1]
.sym 32690 U$$2.picorv32.pcpi_mul.rd[28]
.sym 32706 U$$2.picorv32.pcpi_rs2[17]
.sym 32724 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 32725 $PACKER_VCC_NET
.sym 32729 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 32730 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 32731 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 32734 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 32735 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 32736 $PACKER_VCC_NET
.sym 32738 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 32739 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 32749 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 32752 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 32760 U$$2.picorv32.pcpi_mul.rd[22]
.sym 32761 U$$2.picorv32.pcpi_mul.rd[23]
.sym 32762 U$$2.picorv32.pcpi_mul.rdx[24]
.sym 32763 $abc$27913$auto$maccmap.cc:112:fulladd$6577[3]
.sym 32764 $abc$27913$auto$maccmap.cc:111:fulladd$6576[3]
.sym 32765 $abc$27913$auto$maccmap.cc:112:fulladd$6646[2]
.sym 32766 $abc$27913$auto$maccmap.cc:111:fulladd$6645[2]
.sym 32775 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 32776 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 32778 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 32779 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 32780 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 32781 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 32782 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 32783 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 32784 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 32785 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 32786 cd_sync_clk16_0__i_$glb_clk
.sym 32787 $PACKER_VCC_NET
.sym 32788 $PACKER_VCC_NET
.sym 32800 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[13]
.sym 32802 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 32804 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 32809 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 32810 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 32811 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 32823 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 32830 U$$0.sincos_lookup.quarter_sin_mem_r_data[8]
.sym 32832 $PACKER_VCC_NET
.sym 32838 U$$2.picorv32.instr_jal
.sym 32841 $abc$27913$auto$maccmap.cc:112:fulladd$6577[0]
.sym 32843 U$$2.picorv32.pcpi_mul.rd[3]
.sym 32844 U$$2.picorv32.pcpi_mul.rd[35]
.sym 32848 U$$2.picorv32.pcpi_int_rd[2]
.sym 32874 $PACKER_GND_NET
.sym 32876 $PACKER_GND_NET
.sym 32878 $PACKER_VCC_NET
.sym 32897 U$$2.picorv32.pcpi_int_rd[2]
.sym 32898 $abc$27913$auto$maccmap.cc:112:fulladd$6646[3]
.sym 32899 $abc$27913$auto$maccmap.cc:111:fulladd$6645[3]
.sym 32900 U$$2.picorv32.pcpi_int_rd[0]
.sym 32902 $abc$27913$auto$maccmap.cc:112:fulladd$6577[0]
.sym 32903 U$$2.picorv32.pcpi_int_rd[1]
.sym 32904 U$$2.picorv32.pcpi_int_rd[3]
.sym 32924 $PACKER_GND_NET
.sym 32925 $PACKER_GND_NET
.sym 32934 $PACKER_VCC_NET
.sym 32944 $PACKER_GND_NET
.sym 32949 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 32950 U$$2.picorv32.pcpi_mul.rd[23]
.sym 32952 U$$2.picorv32.mem_la_wdata[1]
.sym 32954 U$$2.picorv32.pcpi_rs2[9]
.sym 32957 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 32958 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 32961 U$$2.picorv32.pcpi_rs2[8]
.sym 32962 U$$2.mem_w_data[11]
.sym 32967 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 32968 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 32971 $PACKER_VCC_NET
.sym 32973 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 32974 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 32978 $PACKER_VCC_NET
.sym 32981 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 32983 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 32989 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 32990 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 32991 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 32998 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 32999 U$$2.picorv32.mem_la_wdata[8]
.sym 33000 U$$2.picorv32.mem_la_wdata[9]
.sym 33001 U$$2.picorv32.mem_wordsize[0]
.sym 33005 U$$2.mem_w_data[8]
.sym 33006 U$$2.mem_w_data[1]
.sym 33015 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 33016 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 33018 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 33019 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 33020 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 33021 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 33022 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 33023 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 33024 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 33025 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 33026 cd_sync_clk16_0__i_$glb_clk
.sym 33027 $PACKER_VCC_NET
.sym 33028 $PACKER_VCC_NET
.sym 33041 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 33047 $PACKER_VCC_NET
.sym 33050 $PACKER_VCC_NET
.sym 33051 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 33052 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 33054 U$$2.picorv32.pcpi_int_rd[7]
.sym 33055 U$$2.mem_w_data[28]
.sym 33057 U$$2.mem_w_data[9]
.sym 33059 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 33061 U$$2.mem_w_data[25]
.sym 33062 U$$2.picorv32.mem_la_wdata[4]
.sym 33063 U$$2.picorv32.pcpi_int_rd[3]
.sym 33085 $PACKER_GND_NET
.sym 33089 $PACKER_VCC_NET
.sym 33096 $PACKER_GND_NET
.sym 33101 U$$2.mem_w_data[9]
.sym 33102 U$$2.mem_w_data[27]
.sym 33103 U$$2.mem_w_data[25]
.sym 33104 U$$2.picorv32.mem_la_wdata[12]
.sym 33105 U$$2.mem_w_data[24]
.sym 33106 U$$2.mem_w_data[11]
.sym 33107 U$$2.mem_w_data[12]
.sym 33108 U$$2.mem_w_data[28]
.sym 33128 $PACKER_GND_NET
.sym 33129 $PACKER_GND_NET
.sym 33138 $PACKER_VCC_NET
.sym 33140 $PACKER_VCC_NET
.sym 33141 $PACKER_VCC_NET
.sym 33143 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 33144 U$$2.picorv32.pcpi_int_rd[4]
.sym 33149 U$$2.picorv32.mem_la_wdata[0]
.sym 33151 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 33155 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 33158 U$$2.picorv32.pcpi_rs2[25]
.sym 33159 U$$2.picorv32.pcpi_rs2[19]
.sym 33160 U$$2.mem_w_data[12]
.sym 33161 U$$2.picorv32.cpu_state[6]
.sym 33163 U$$2.mem_w_data[8]
.sym 33166 U$$2.mem_w_data[27]
.sym 33171 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 33173 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 33174 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 33178 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 33179 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 33182 $PACKER_VCC_NET
.sym 33184 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 33185 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 33191 $PACKER_VCC_NET
.sym 33197 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 33198 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 33202 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 33203 $abc$27913$new_n3746_
.sym 33204 U$$2.picorv32.reg_out[15]
.sym 33205 $abc$27913$U$$2.picorv32.mem_rdata_word[4]_new_inv_
.sym 33206 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[31]_new_
.sym 33207 U$$2.picorv32.mem_la_wdata[11]
.sym 33208 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[23]_new_
.sym 33209 U$$2.picorv32.reg_out[23]
.sym 33210 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[15]_new_
.sym 33219 U$$0.sincos_lookup.quarter_sin_mem_r_addr[0]
.sym 33220 U$$0.sincos_lookup.quarter_sin_mem_r_addr[1]
.sym 33222 U$$0.sincos_lookup.quarter_sin_mem_r_addr[2]
.sym 33223 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 33224 U$$0.sincos_lookup.quarter_sin_mem_r_addr[4]
.sym 33225 U$$0.sincos_lookup.quarter_sin_mem_r_addr[5]
.sym 33226 U$$0.sincos_lookup.quarter_sin_mem_r_addr[6]
.sym 33227 U$$0.sincos_lookup.quarter_sin_mem_r_addr[7]
.sym 33228 U$$0.sincos_lookup.quarter_sin_mem_r_addr[8]
.sym 33229 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 33230 cd_sync_clk16_0__i_$glb_clk
.sym 33231 $PACKER_VCC_NET
.sym 33232 $PACKER_VCC_NET
.sym 33242 U$$2.picorv32.pcpi_rs1[24]
.sym 33243 U$$2.picorv32.mem_la_wdata[0]
.sym 33245 U$$2.picorv32.pcpi_rs2[27]
.sym 33247 cd_sync.ready
.sym 33248 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 33249 U$$0.sincos_lookup.quarter_sin_mem_r_addr[3]
.sym 33250 $PACKER_VCC_NET
.sym 33251 U$$2.picorv32.pcpi_mul.rd[14]
.sym 33252 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 33253 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 33255 U$$0.sincos_lookup.quarter_sin_mem_r_addr[9]
.sym 33256 U$$2.mem_w_data[25]
.sym 33257 U$$2.mem_w_data[25]
.sym 33258 U$$2.mem_addr[2]
.sym 33259 U$$2.mem_addr[7]
.sym 33260 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 33261 U$$2.mem_w_data[24]
.sym 33263 $abc$27913$new_n3685_
.sym 33264 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 33265 U$$2.mem_w_data[26]
.sym 33266 U$$2.mem_addr[7]
.sym 33267 U$$2.mem_w_data[28]
.sym 33268 U$$2.mem_w_data[24]
.sym 33273 $PACKER_GND_NET
.sym 33277 $PACKER_VCC_NET
.sym 33284 $PACKER_GND_NET
.sym 33305 U$$2.mem_w_data[23]
.sym 33306 $abc$27913$new_n3685_
.sym 33307 U$$2.mem_w_data[26]
.sym 33308 U$$2.picorv32.mem_la_wdata[10]
.sym 33309 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[19]_new_
.sym 33310 U$$2.mem_w_data[10]
.sym 33311 $abc$27913$U$$2.picorv32.mem_rdata_word[12]_new_inv_
.sym 33312 $abc$27913$U$$2.picorv32.mem_rdata_word[15]_new_inv_
.sym 33332 $PACKER_GND_NET
.sym 33333 $PACKER_GND_NET
.sym 33342 $PACKER_VCC_NET
.sym 33347 $abc$27913$new_n3785_
.sym 33348 U$$2.picorv32.reg_out[23]
.sym 33353 U$$2.picorv32.reg_out[4]
.sym 33355 U$$2.picorv32.pcpi_int_rd[15]
.sym 33359 U$$2.picorv32.pcpi_rs2[31]
.sym 33360 U$$2.picorv32.mem_la_wdata[1]
.sym 33361 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[10]
.sym 33362 U$$2.mem_w_data[10]
.sym 33364 U$$2.picorv32.pcpi_rs2[11]
.sym 33365 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33366 U$$2.mem_w_data[11]
.sym 33367 U$$2.mem_rdata[28]
.sym 33368 U$$2.mem_w_data[23]
.sym 33369 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 33370 $abc$27913$new_n3685_
.sym 33377 U$$2.mem_addr[3]
.sym 33378 U$$2.mem_w_data[31]
.sym 33379 $PACKER_VCC_NET
.sym 33380 U$$2.mem_addr[6]
.sym 33382 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33384 U$$2.mem_w_data[30]
.sym 33387 U$$2.mem_w_data[29]
.sym 33389 U$$2.mem_addr[8]
.sym 33390 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33391 U$$2.mem_addr[5]
.sym 33392 U$$2.mem_w_data[25]
.sym 33393 U$$2.mem_w_data[26]
.sym 33395 U$$2.mem_addr[9]
.sym 33396 U$$2.mem_addr[2]
.sym 33397 U$$2.mem_w_data[28]
.sym 33399 U$$2.mem_addr[4]
.sym 33402 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 33404 U$$2.mem_addr[7]
.sym 33405 U$$2.mem_w_data[27]
.sym 33406 U$$2.mem_w_data[24]
.sym 33408 U$$2.picorv32.reg_out[8]
.sym 33409 $abc$27913$U$$2.picorv32.mem_rdata_word[9]_new_inv_
.sym 33410 $abc$27913$U$$2.picorv32.mem_rdata_word[11]_new_inv_
.sym 33411 $abc$27913$U$$2.picorv32.mem_rdata_word[8]_new_inv_
.sym 33413 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[8]_new_
.sym 33414 $abc$27913$U$$2.picorv32.mem_rdata_word[10]_new_inv_
.sym 33415 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33416 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33417 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33418 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33419 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33420 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33421 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33422 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[1]
.sym 33423 U$$2.mem_addr[2]
.sym 33424 U$$2.mem_addr[3]
.sym 33426 U$$2.mem_addr[4]
.sym 33427 U$$2.mem_addr[5]
.sym 33428 U$$2.mem_addr[6]
.sym 33429 U$$2.mem_addr[7]
.sym 33430 U$$2.mem_addr[8]
.sym 33431 U$$2.mem_addr[9]
.sym 33434 cd_sync_clk16_0__i_$glb_clk
.sym 33435 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 33436 $PACKER_VCC_NET
.sym 33437 U$$2.mem_w_data[26]
.sym 33438 U$$2.mem_w_data[27]
.sym 33439 U$$2.mem_w_data[28]
.sym 33440 U$$2.mem_w_data[29]
.sym 33441 U$$2.mem_w_data[30]
.sym 33442 U$$2.mem_w_data[31]
.sym 33443 U$$2.mem_w_data[24]
.sym 33444 U$$2.mem_w_data[25]
.sym 33446 U$$2.mem_w_data[10]
.sym 33447 U$$2.mem_w_data[10]
.sym 33448 U$$2.mem_w_data[13]
.sym 33449 U$$2.picorv32.pcpi_int_rd[17]
.sym 33452 U$$2.picorv32.reg_out[11]
.sym 33453 U$$2.picorv32.reg_out[19]
.sym 33454 U$$2.picorv32.pcpi_int_rd[16]
.sym 33455 U$$2.picorv32.mem_la_wdata[1]
.sym 33458 $abc$27913$new_n3785_
.sym 33459 U$$2.picorv32.pcpi_int_rd[11]
.sym 33460 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 33461 U$$2.mem_w_data[9]
.sym 33462 U$$2.mem_w_data[25]
.sym 33463 U$$2.mem_w_data[28]
.sym 33464 U$$2.picorv32.mem_la_wdata[2]
.sym 33465 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 33466 U$$2.mem_w_data[30]
.sym 33467 U$$2.picorv32.pcpi_int_rd[3]
.sym 33468 U$$2.picorv32.decoded_imm_j[6]
.sym 33469 U$$2.mem_rdata[25]
.sym 33470 U$$2.mem_rdata[27]
.sym 33471 U$$2.mem_rdata[24]
.sym 33477 U$$2.mem_w_data[16]
.sym 33478 U$$2.mem_addr[6]
.sym 33480 U$$2.mem_addr[8]
.sym 33482 U$$2.mem_addr[4]
.sym 33483 U$$2.mem_addr[3]
.sym 33485 U$$2.mem_w_data[23]
.sym 33486 U$$2.mem_addr[9]
.sym 33487 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33488 U$$2.mem_addr[7]
.sym 33490 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33491 U$$2.mem_w_data[17]
.sym 33492 U$$2.mem_addr[5]
.sym 33495 U$$2.mem_w_data[20]
.sym 33496 U$$2.mem_w_data[19]
.sym 33497 $PACKER_VCC_NET
.sym 33498 U$$2.mem_addr[2]
.sym 33500 U$$2.mem_w_data[21]
.sym 33502 U$$2.mem_w_data[18]
.sym 33504 $abc$27913$techmap$techmap5420\U$$2.mem.1.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5419_Y
.sym 33508 U$$2.mem_w_data[22]
.sym 33509 $abc$27913$new_n3714_
.sym 33511 $abc$27913$new_n4671_
.sym 33512 U$$2.picorv32.reg_out[3]
.sym 33513 $abc$27913$new_n4675_
.sym 33514 $abc$27913$new_n4676_
.sym 33515 $abc$27913$new_n3703_
.sym 33516 $abc$27913$new_n3702_
.sym 33517 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33518 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33519 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33520 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33521 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33522 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33523 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33524 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5483[0]
.sym 33525 U$$2.mem_addr[2]
.sym 33526 U$$2.mem_addr[3]
.sym 33528 U$$2.mem_addr[4]
.sym 33529 U$$2.mem_addr[5]
.sym 33530 U$$2.mem_addr[6]
.sym 33531 U$$2.mem_addr[7]
.sym 33532 U$$2.mem_addr[8]
.sym 33533 U$$2.mem_addr[9]
.sym 33536 cd_sync_clk16_0__i_$glb_clk
.sym 33537 $abc$27913$techmap$techmap5420\U$$2.mem.1.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5419_Y
.sym 33538 U$$2.mem_w_data[16]
.sym 33539 U$$2.mem_w_data[17]
.sym 33540 U$$2.mem_w_data[18]
.sym 33541 U$$2.mem_w_data[19]
.sym 33542 U$$2.mem_w_data[20]
.sym 33543 U$$2.mem_w_data[21]
.sym 33544 U$$2.mem_w_data[22]
.sym 33545 U$$2.mem_w_data[23]
.sym 33546 $PACKER_VCC_NET
.sym 33551 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[7]
.sym 33552 U$$2.mem_addr[3]
.sym 33553 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 33555 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[6]
.sym 33556 U$$2.mem_addr[8]
.sym 33558 $abc$27913$new_n3752_
.sym 33559 U$$2.picorv32.pcpi_int_rd[18]
.sym 33560 U$$2.mem_addr[3]
.sym 33561 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[3]
.sym 33562 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 33563 U$$2.mem_w_data[27]
.sym 33564 U$$2.mem_w_data[12]
.sym 33565 U$$2.mem_w_data[18]
.sym 33566 U$$2.picorv32.cpu_state[6]
.sym 33567 U$$2.mem_w_data[8]
.sym 33569 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 33570 U$$2.mem_w_data[27]
.sym 33572 U$$2.picorv32.mem_rdata_latched[7]
.sym 33573 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 33574 U$$2.mem_w_data[26]
.sym 33579 U$$2.mem_addr[5]
.sym 33580 U$$2.mem_w_data[29]
.sym 33581 U$$2.mem_addr[3]
.sym 33583 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33587 U$$2.mem_addr[4]
.sym 33588 U$$2.mem_addr[7]
.sym 33589 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33590 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 33592 U$$2.mem_addr[9]
.sym 33593 U$$2.mem_w_data[27]
.sym 33597 U$$2.mem_w_data[26]
.sym 33599 $PACKER_VCC_NET
.sym 33600 U$$2.mem_w_data[25]
.sym 33601 U$$2.mem_w_data[28]
.sym 33603 U$$2.mem_addr[2]
.sym 33604 U$$2.mem_w_data[30]
.sym 33605 U$$2.mem_w_data[31]
.sym 33607 U$$2.mem_addr[6]
.sym 33608 U$$2.mem_w_data[24]
.sym 33609 U$$2.mem_addr[8]
.sym 33611 $abc$27913$new_n4681_
.sym 33612 U$$2.picorv32.decoded_imm_j[10]
.sym 33613 $abc$27913$new_n3683_
.sym 33614 U$$2.picorv32.decoded_imm_j[6]
.sym 33615 U$$2.picorv32.decoded_imm_j[13]
.sym 33616 $abc$27913$new_n4685_
.sym 33617 U$$2.picorv32.decoded_imm_j[7]
.sym 33618 $abc$27913$new_n3682_
.sym 33619 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33620 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33621 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33622 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33623 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33624 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33625 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33626 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[1]
.sym 33627 U$$2.mem_addr[2]
.sym 33628 U$$2.mem_addr[3]
.sym 33630 U$$2.mem_addr[4]
.sym 33631 U$$2.mem_addr[5]
.sym 33632 U$$2.mem_addr[6]
.sym 33633 U$$2.mem_addr[7]
.sym 33634 U$$2.mem_addr[8]
.sym 33635 U$$2.mem_addr[9]
.sym 33638 cd_sync_clk16_0__i_$glb_clk
.sym 33639 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 33640 $PACKER_VCC_NET
.sym 33641 U$$2.mem_w_data[26]
.sym 33642 U$$2.mem_w_data[27]
.sym 33643 U$$2.mem_w_data[28]
.sym 33644 U$$2.mem_w_data[29]
.sym 33645 U$$2.mem_w_data[30]
.sym 33646 U$$2.mem_w_data[31]
.sym 33647 U$$2.mem_w_data[24]
.sym 33648 U$$2.mem_w_data[25]
.sym 33650 $abc$27913$new_n2635_
.sym 33651 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[2]
.sym 33653 U$$2.mem_rdata[18]
.sym 33656 U$$2.mem_addr[9]
.sym 33657 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 33658 $abc$27913$new_n3715_
.sym 33659 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 33660 U$$2.mem_addr[9]
.sym 33661 U$$2.picorv32.mem_la_secondword
.sym 33662 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 33664 U$$2.mem_addr[5]
.sym 33665 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 33666 U$$2.mem_addr[2]
.sym 33667 U$$2.mem_addr[7]
.sym 33668 U$$2.mem_w_data[28]
.sym 33669 U$$2.mem_addr[2]
.sym 33670 U$$2.mem_w_data[28]
.sym 33671 $abc$27913$new_n3685_
.sym 33672 U$$2.picorv32.pcpi_rs1[1]
.sym 33673 U$$2.mem_w_data[25]
.sym 33674 U$$2.mem_w_data[24]
.sym 33675 U$$2.mem_addr[8]
.sym 33676 $abc$27913$new_n3685_
.sym 33681 U$$2.mem_w_data[16]
.sym 33685 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33686 U$$2.mem_addr[2]
.sym 33690 U$$2.mem_addr[3]
.sym 33691 U$$2.mem_w_data[19]
.sym 33692 U$$2.mem_addr[7]
.sym 33694 $PACKER_VCC_NET
.sym 33695 U$$2.mem_w_data[17]
.sym 33696 U$$2.mem_addr[9]
.sym 33697 U$$2.mem_w_data[20]
.sym 33698 U$$2.mem_addr[6]
.sym 33699 $abc$27913$techmap$techmap5435\U$$2.mem.1.1.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5434_Y
.sym 33700 U$$2.mem_addr[8]
.sym 33702 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33703 U$$2.mem_w_data[18]
.sym 33707 U$$2.mem_w_data[21]
.sym 33709 U$$2.mem_addr[4]
.sym 33710 U$$2.mem_addr[5]
.sym 33711 U$$2.mem_w_data[23]
.sym 33712 U$$2.mem_w_data[22]
.sym 33713 $abc$27913$new_n3189_
.sym 33714 $abc$27913$new_n3684_
.sym 33715 $abc$27913$new_n3142_
.sym 33716 $abc$27913$new_n3182_
.sym 33717 $abc$27913$U$$2.picorv32.mem_rdata_latched[21]_new_inv_
.sym 33718 $abc$27913$new_n2655_
.sym 33719 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 33720 U$$2.picorv32.decoded_imm[16]
.sym 33721 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33722 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33723 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33724 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33725 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33726 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33727 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33728 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5477[0]
.sym 33729 U$$2.mem_addr[2]
.sym 33730 U$$2.mem_addr[3]
.sym 33732 U$$2.mem_addr[4]
.sym 33733 U$$2.mem_addr[5]
.sym 33734 U$$2.mem_addr[6]
.sym 33735 U$$2.mem_addr[7]
.sym 33736 U$$2.mem_addr[8]
.sym 33737 U$$2.mem_addr[9]
.sym 33740 cd_sync_clk16_0__i_$glb_clk
.sym 33741 $abc$27913$techmap$techmap5435\U$$2.mem.1.1.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5434_Y
.sym 33742 U$$2.mem_w_data[16]
.sym 33743 U$$2.mem_w_data[17]
.sym 33744 U$$2.mem_w_data[18]
.sym 33745 U$$2.mem_w_data[19]
.sym 33746 U$$2.mem_w_data[20]
.sym 33747 U$$2.mem_w_data[21]
.sym 33748 U$$2.mem_w_data[22]
.sym 33749 U$$2.mem_w_data[23]
.sym 33750 $PACKER_VCC_NET
.sym 33756 U$$2.picorv32.instr_auipc
.sym 33757 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 33758 U$$2.picorv32.mem_rdata_latched[6]
.sym 33760 U$$2.picorv32.decoded_imm_j[5]
.sym 33761 U$$2.picorv32.cpu_state[6]
.sym 33762 U$$2.mem_addr[2]
.sym 33764 U$$2.mem_addr[9]
.sym 33765 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[3]
.sym 33766 U$$2.mem_addr[3]
.sym 33767 U$$2.picorv32.pcpi_rs2[11]
.sym 33768 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 33769 U$$2.picorv32.mem_rdata_q[12]
.sym 33770 U$$2.picorv32.mem_rdata_latched[1]
.sym 33771 U$$2.picorv32.mem_rdata_q[27]
.sym 33772 U$$2.picorv32.instr_auipc
.sym 33773 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 33774 U$$2.mem_w_data[11]
.sym 33775 U$$2.picorv32.mem_la_wdata[1]
.sym 33776 U$$2.mem_w_data[23]
.sym 33777 U$$2.mem_w_data[23]
.sym 33778 U$$2.picorv32.pcpi_rs2[31]
.sym 33785 U$$2.mem_addr[3]
.sym 33787 $PACKER_VCC_NET
.sym 33788 U$$2.mem_w_data[29]
.sym 33790 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33792 U$$2.mem_addr[9]
.sym 33793 U$$2.mem_w_data[31]
.sym 33794 U$$2.mem_w_data[30]
.sym 33795 U$$2.mem_addr[6]
.sym 33797 U$$2.mem_w_data[27]
.sym 33798 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33800 U$$2.mem_addr[4]
.sym 33801 U$$2.mem_w_data[26]
.sym 33805 U$$2.mem_addr[7]
.sym 33807 U$$2.mem_addr[2]
.sym 33808 U$$2.mem_w_data[28]
.sym 33810 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 33811 U$$2.mem_w_data[25]
.sym 33812 U$$2.mem_w_data[24]
.sym 33813 U$$2.mem_addr[8]
.sym 33814 U$$2.mem_addr[5]
.sym 33815 $abc$27913$U$$2.picorv32.mem_rdata_latched[17]_new_inv_
.sym 33816 $abc$27913$new_n3188_
.sym 33817 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 33818 $abc$27913$techmap\U$$2.picorv32.$procmux$3614_Y[4]_new_inv_
.sym 33819 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 33820 U$$2.picorv32.decoded_imm_j[3]
.sym 33821 $abc$27913$new_n3198_
.sym 33822 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[1]_new_
.sym 33823 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33824 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33825 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33826 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33827 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33828 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33829 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33830 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[1]
.sym 33831 U$$2.mem_addr[2]
.sym 33832 U$$2.mem_addr[3]
.sym 33834 U$$2.mem_addr[4]
.sym 33835 U$$2.mem_addr[5]
.sym 33836 U$$2.mem_addr[6]
.sym 33837 U$$2.mem_addr[7]
.sym 33838 U$$2.mem_addr[8]
.sym 33839 U$$2.mem_addr[9]
.sym 33842 cd_sync_clk16_0__i_$glb_clk
.sym 33843 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 33844 $PACKER_VCC_NET
.sym 33845 U$$2.mem_w_data[26]
.sym 33846 U$$2.mem_w_data[27]
.sym 33847 U$$2.mem_w_data[28]
.sym 33848 U$$2.mem_w_data[29]
.sym 33849 U$$2.mem_w_data[30]
.sym 33850 U$$2.mem_w_data[31]
.sym 33851 U$$2.mem_w_data[24]
.sym 33852 U$$2.mem_w_data[25]
.sym 33854 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[14]
.sym 33858 U$$2.mem_addr[9]
.sym 33859 U$$2.picorv32.instr_lui
.sym 33861 U$$2.mem_addr[3]
.sym 33862 U$$2.picorv32.decoded_imm[16]
.sym 33865 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 33866 $abc$27913$new_n3132_
.sym 33869 $abc$27913$new_n3142_
.sym 33870 U$$2.mem_w_data[25]
.sym 33871 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 33872 U$$2.picorv32.mem_rdata_q[30]
.sym 33873 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 33874 U$$2.mem_w_data[30]
.sym 33876 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 33877 U$$2.mem_w_data[9]
.sym 33878 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 33879 U$$2.mem_rdata[24]
.sym 33880 U$$2.mem_addr[5]
.sym 33885 U$$2.mem_w_data[20]
.sym 33886 U$$2.mem_w_data[19]
.sym 33887 U$$2.mem_w_data[22]
.sym 33888 U$$2.mem_w_data[17]
.sym 33889 U$$2.mem_addr[9]
.sym 33891 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33892 U$$2.mem_addr[6]
.sym 33893 U$$2.mem_addr[2]
.sym 33894 U$$2.mem_addr[3]
.sym 33895 U$$2.mem_w_data[21]
.sym 33896 U$$2.mem_w_data[16]
.sym 33897 U$$2.mem_addr[4]
.sym 33898 U$$2.mem_addr[5]
.sym 33899 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33900 U$$2.mem_w_data[18]
.sym 33903 $abc$27913$techmap$techmap5417\U$$2.mem.1.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5416_Y
.sym 33904 U$$2.mem_addr[8]
.sym 33912 U$$2.mem_addr[7]
.sym 33914 $PACKER_VCC_NET
.sym 33915 U$$2.mem_w_data[23]
.sym 33917 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7834_Y[1]_new_
.sym 33918 $abc$27913$new_n3163_
.sym 33919 $abc$27913$new_n3197_
.sym 33920 $abc$27913$new_n3193_
.sym 33921 $abc$27913$new_n3152_
.sym 33922 $abc$27913$new_n3181_
.sym 33923 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13248[0]_new_
.sym 33924 $abc$27913$new_n3159_
.sym 33925 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33926 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33927 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33928 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33929 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33930 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33931 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33932 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5479[0]
.sym 33933 U$$2.mem_addr[2]
.sym 33934 U$$2.mem_addr[3]
.sym 33936 U$$2.mem_addr[4]
.sym 33937 U$$2.mem_addr[5]
.sym 33938 U$$2.mem_addr[6]
.sym 33939 U$$2.mem_addr[7]
.sym 33940 U$$2.mem_addr[8]
.sym 33941 U$$2.mem_addr[9]
.sym 33944 cd_sync_clk16_0__i_$glb_clk
.sym 33945 $abc$27913$techmap$techmap5417\U$$2.mem.1.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5416_Y
.sym 33946 U$$2.mem_w_data[16]
.sym 33947 U$$2.mem_w_data[17]
.sym 33948 U$$2.mem_w_data[18]
.sym 33949 U$$2.mem_w_data[19]
.sym 33950 U$$2.mem_w_data[20]
.sym 33951 U$$2.mem_w_data[21]
.sym 33952 U$$2.mem_w_data[22]
.sym 33953 U$$2.mem_w_data[23]
.sym 33954 $PACKER_VCC_NET
.sym 33956 U$$2.picorv32.pcpi_rs2[17]
.sym 33961 U$$2.picorv32.mem_rdata_latched[5]
.sym 33965 U$$2.mem_addr[9]
.sym 33968 U$$2.picorv32.mem_rdata_latched[6]
.sym 33969 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[3]
.sym 33970 U$$2.mem_addr[6]
.sym 33971 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 33972 U$$2.mem_w_data[12]
.sym 33973 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 33974 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[4]
.sym 33975 U$$2.picorv32.mem_xfer
.sym 33976 U$$2.mem_w_data[27]
.sym 33977 U$$2.picorv32.mem_rdata_latched[7]
.sym 33978 U$$2.mem_w_data[18]
.sym 33979 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 33980 U$$2.mem_w_data[8]
.sym 33981 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 33982 U$$2.mem_w_data[26]
.sym 33988 U$$2.mem_addr[4]
.sym 33989 U$$2.mem_addr[9]
.sym 33990 U$$2.mem_addr[8]
.sym 33993 U$$2.mem_addr[3]
.sym 33998 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 33999 U$$2.mem_w_data[27]
.sym 34002 U$$2.mem_addr[5]
.sym 34004 U$$2.mem_w_data[29]
.sym 34005 U$$2.mem_w_data[26]
.sym 34006 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34007 $PACKER_VCC_NET
.sym 34008 U$$2.mem_w_data[25]
.sym 34009 U$$2.mem_addr[7]
.sym 34010 U$$2.mem_addr[6]
.sym 34012 U$$2.mem_w_data[30]
.sym 34013 U$$2.mem_w_data[31]
.sym 34014 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34015 U$$2.mem_addr[2]
.sym 34016 U$$2.mem_w_data[24]
.sym 34018 U$$2.mem_w_data[28]
.sym 34019 $abc$27913$auto$wreduce.cc:455:run$4819[0]
.sym 34020 $abc$27913$new_n3166_
.sym 34021 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 34022 $abc$27913$new_n3108_
.sym 34023 $abc$27913$new_n3123_
.sym 34024 $abc$27913$new_n3120_
.sym 34025 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[3]_new_
.sym 34026 $abc$27913$new_n3141_
.sym 34027 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34028 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34029 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34030 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34031 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34032 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34033 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34034 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[1]
.sym 34035 U$$2.mem_addr[2]
.sym 34036 U$$2.mem_addr[3]
.sym 34038 U$$2.mem_addr[4]
.sym 34039 U$$2.mem_addr[5]
.sym 34040 U$$2.mem_addr[6]
.sym 34041 U$$2.mem_addr[7]
.sym 34042 U$$2.mem_addr[8]
.sym 34043 U$$2.mem_addr[9]
.sym 34046 cd_sync_clk16_0__i_$glb_clk
.sym 34047 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 34048 $PACKER_VCC_NET
.sym 34049 U$$2.mem_w_data[26]
.sym 34050 U$$2.mem_w_data[27]
.sym 34051 U$$2.mem_w_data[28]
.sym 34052 U$$2.mem_w_data[29]
.sym 34053 U$$2.mem_w_data[30]
.sym 34054 U$$2.mem_w_data[31]
.sym 34055 U$$2.mem_w_data[24]
.sym 34056 U$$2.mem_w_data[25]
.sym 34057 U$$2.picorv32.pcpi_rs2[10]
.sym 34061 U$$2.picorv32.mem_rdata_latched[3]
.sym 34062 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 34064 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 34065 U$$2.mem_addr[9]
.sym 34066 U$$2.mem_addr[8]
.sym 34070 U$$2.mem_addr[5]
.sym 34071 $abc$27913$new_n3017_
.sym 34072 U$$2.mem_addr[4]
.sym 34073 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 34074 U$$2.mem_addr[7]
.sym 34075 U$$2.mem_addr[7]
.sym 34076 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 34077 U$$2.mem_w_data[25]
.sym 34078 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[15]
.sym 34079 $abc$27913$new_n3125_
.sym 34080 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 34081 U$$2.mem_addr[2]
.sym 34082 U$$2.mem_w_data[24]
.sym 34083 U$$2.mem_addr[4]
.sym 34084 U$$2.mem_w_data[28]
.sym 34089 U$$2.mem_addr[7]
.sym 34091 $abc$27913$techmap$techmap5409\U$$2.mem.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 34092 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34093 U$$2.mem_addr[5]
.sym 34095 U$$2.mem_w_data[20]
.sym 34099 U$$2.mem_w_data[19]
.sym 34100 U$$2.mem_addr[3]
.sym 34102 $PACKER_VCC_NET
.sym 34103 U$$2.mem_w_data[21]
.sym 34104 U$$2.mem_addr[9]
.sym 34106 U$$2.mem_addr[2]
.sym 34108 U$$2.mem_addr[4]
.sym 34109 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34111 U$$2.mem_w_data[22]
.sym 34112 U$$2.mem_w_data[23]
.sym 34115 U$$2.mem_addr[6]
.sym 34116 U$$2.mem_w_data[18]
.sym 34117 U$$2.mem_w_data[17]
.sym 34119 U$$2.mem_addr[8]
.sym 34120 U$$2.mem_w_data[16]
.sym 34121 $abc$27913$auto$wreduce.cc:455:run$4820[0]
.sym 34122 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7835_Y[0]_new_
.sym 34123 $abc$27913$auto$rtlil.cc:1969:NotGate$27653
.sym 34124 $abc$27913$new_n4067_
.sym 34125 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 34126 U$$2.picorv32.compressed_instr
.sym 34127 $abc$27913$new_n3124_
.sym 34128 $abc$27913$new_n4062_
.sym 34129 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34130 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34131 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34132 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34133 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34134 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34135 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34136 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5467[0]
.sym 34137 U$$2.mem_addr[2]
.sym 34138 U$$2.mem_addr[3]
.sym 34140 U$$2.mem_addr[4]
.sym 34141 U$$2.mem_addr[5]
.sym 34142 U$$2.mem_addr[6]
.sym 34143 U$$2.mem_addr[7]
.sym 34144 U$$2.mem_addr[8]
.sym 34145 U$$2.mem_addr[9]
.sym 34148 cd_sync_clk16_0__i_$glb_clk
.sym 34149 $abc$27913$techmap$techmap5409\U$$2.mem.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 34150 U$$2.mem_w_data[16]
.sym 34151 U$$2.mem_w_data[17]
.sym 34152 U$$2.mem_w_data[18]
.sym 34153 U$$2.mem_w_data[19]
.sym 34154 U$$2.mem_w_data[20]
.sym 34155 U$$2.mem_w_data[21]
.sym 34156 U$$2.mem_w_data[22]
.sym 34157 U$$2.mem_w_data[23]
.sym 34158 $PACKER_VCC_NET
.sym 34160 $abc$27913$new_n2876_
.sym 34162 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[5]
.sym 34163 U$$2.picorv32.instr_auipc
.sym 34164 U$$2.picorv32.mem_rdata_q[21]
.sym 34168 U$$2.mem_addr[3]
.sym 34169 U$$2.mem_addr[5]
.sym 34170 U$$2.picorv32.instr_auipc
.sym 34172 U$$2.mem_addr[9]
.sym 34173 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[3]
.sym 34174 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 34175 $abc$27913$new_n3112_
.sym 34176 $abc$27913$new_n4662_
.sym 34177 U$$2.picorv32.mem_rdata_q[12]
.sym 34178 U$$2.mem_w_data[23]
.sym 34179 $PACKER_GND_NET
.sym 34180 U$$2.picorv32.instr_auipc
.sym 34181 U$$2.picorv32.mem_rdata_latched[1]
.sym 34182 U$$2.mem_w_data[11]
.sym 34183 $abc$27913$auto$rtlil.cc:1906:Mux$5137
.sym 34184 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 34185 U$$2.mem_w_data[23]
.sym 34186 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 34191 U$$2.mem_addr[3]
.sym 34192 U$$2.mem_w_data[29]
.sym 34193 $abc$27913$auto$rtlil.cc:1906:Mux$5137
.sym 34195 $PACKER_VCC_NET
.sym 34196 U$$2.mem_w_data[31]
.sym 34197 U$$2.mem_addr[9]
.sym 34198 U$$2.mem_addr[6]
.sym 34200 U$$2.mem_addr[7]
.sym 34203 U$$2.mem_w_data[27]
.sym 34206 U$$2.mem_w_data[30]
.sym 34208 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34209 U$$2.mem_w_data[26]
.sym 34210 U$$2.mem_addr[8]
.sym 34213 U$$2.mem_addr[5]
.sym 34215 U$$2.mem_w_data[25]
.sym 34216 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34219 U$$2.mem_addr[2]
.sym 34220 U$$2.mem_w_data[24]
.sym 34221 U$$2.mem_addr[4]
.sym 34222 U$$2.mem_w_data[28]
.sym 34223 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 34224 $abc$27913$new_n4065_
.sym 34225 U$$2.picorv32.decoded_rd[0]
.sym 34226 $abc$27913$new_n4089_
.sym 34227 $abc$27913$new_n4669_
.sym 34228 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 34229 U$$2.picorv32.decoded_imm_j[0]
.sym 34230 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 34231 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34232 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34233 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34234 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34235 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34236 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34237 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34238 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[1]
.sym 34239 U$$2.mem_addr[2]
.sym 34240 U$$2.mem_addr[3]
.sym 34242 U$$2.mem_addr[4]
.sym 34243 U$$2.mem_addr[5]
.sym 34244 U$$2.mem_addr[6]
.sym 34245 U$$2.mem_addr[7]
.sym 34246 U$$2.mem_addr[8]
.sym 34247 U$$2.mem_addr[9]
.sym 34250 cd_sync_clk16_0__i_$glb_clk
.sym 34251 $abc$27913$auto$rtlil.cc:1906:Mux$5137
.sym 34252 $PACKER_VCC_NET
.sym 34253 U$$2.mem_w_data[26]
.sym 34254 U$$2.mem_w_data[27]
.sym 34255 U$$2.mem_w_data[28]
.sym 34256 U$$2.mem_w_data[29]
.sym 34257 U$$2.mem_w_data[30]
.sym 34258 U$$2.mem_w_data[31]
.sym 34259 U$$2.mem_w_data[24]
.sym 34260 U$$2.mem_w_data[25]
.sym 34264 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[13]
.sym 34265 U$$2.mem_addr[3]
.sym 34266 U$$2.mem_addr[7]
.sym 34267 U$$2.picorv32.instr_auipc
.sym 34269 $abc$27913$new_n2444_
.sym 34271 U$$2.picorv32.instr_jalr
.sym 34273 cd_sync.ready
.sym 34275 $abc$27913$new_n3129_
.sym 34276 $abc$27913$auto$rtlil.cc:1969:NotGate$27653
.sym 34277 U$$2.mem_w_data[5]
.sym 34279 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:381$958_Y_new_
.sym 34280 U$$2.picorv32.mem_la_secondword
.sym 34281 U$$2.picorv32.mem_rdata_latched[4]
.sym 34282 U$$2.picorv32.mem_xfer
.sym 34283 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[0]
.sym 34284 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19811
.sym 34285 U$$2.mem_w_data[9]
.sym 34286 $abc$27913$new_n3904_
.sym 34287 U$$2.picorv32.mem_rdata_q[30]
.sym 34288 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 34293 U$$2.mem_w_data[20]
.sym 34294 U$$2.mem_addr[2]
.sym 34295 U$$2.mem_w_data[18]
.sym 34298 U$$2.mem_addr[6]
.sym 34299 U$$2.mem_w_data[22]
.sym 34300 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34301 U$$2.mem_addr[8]
.sym 34302 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34303 U$$2.mem_w_data[21]
.sym 34304 U$$2.mem_addr[9]
.sym 34305 U$$2.mem_w_data[17]
.sym 34306 U$$2.mem_addr[3]
.sym 34308 U$$2.mem_w_data[16]
.sym 34311 $abc$27913$techmap$techmap5414\U$$2.mem.1.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5413_Y
.sym 34312 U$$2.mem_addr[4]
.sym 34315 U$$2.mem_addr[7]
.sym 34318 U$$2.mem_addr[5]
.sym 34319 U$$2.mem_w_data[19]
.sym 34322 $PACKER_VCC_NET
.sym 34323 U$$2.mem_w_data[23]
.sym 34325 $abc$27913$new_n4662_
.sym 34326 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 34327 $abc$27913$new_n2962_
.sym 34328 U$$2.picorv32.instr_jal
.sym 34329 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 34330 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 34332 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:381$958_Y_new_
.sym 34333 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34334 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34335 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34336 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34337 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34338 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34339 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34340 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5485[0]
.sym 34341 U$$2.mem_addr[2]
.sym 34342 U$$2.mem_addr[3]
.sym 34344 U$$2.mem_addr[4]
.sym 34345 U$$2.mem_addr[5]
.sym 34346 U$$2.mem_addr[6]
.sym 34347 U$$2.mem_addr[7]
.sym 34348 U$$2.mem_addr[8]
.sym 34349 U$$2.mem_addr[9]
.sym 34352 cd_sync_clk16_0__i_$glb_clk
.sym 34353 $abc$27913$techmap$techmap5414\U$$2.mem.1.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5413_Y
.sym 34354 U$$2.mem_w_data[16]
.sym 34355 U$$2.mem_w_data[17]
.sym 34356 U$$2.mem_w_data[18]
.sym 34357 U$$2.mem_w_data[19]
.sym 34358 U$$2.mem_w_data[20]
.sym 34359 U$$2.mem_w_data[21]
.sym 34360 U$$2.mem_w_data[22]
.sym 34361 U$$2.mem_w_data[23]
.sym 34362 $PACKER_VCC_NET
.sym 34364 U$$2.picorv32.pcpi_rs1[1]
.sym 34365 $PACKER_VCC_NET
.sym 34367 U$$2.picorv32.mem_rdata_q[1]
.sym 34368 U$$2.picorv32.mem_rdata_latched[6]
.sym 34369 U$$2.picorv32.mem_rdata_q[27]
.sym 34370 U$$2.mem_addr[9]
.sym 34371 U$$2.picorv32.mem_rdata_q[25]
.sym 34373 U$$2.picorv32.mem_rdata_q[14]
.sym 34374 U$$2.mem_addr[6]
.sym 34375 U$$2.picorv32.decoded_imm[2]
.sym 34376 U$$2.mem_addr[3]
.sym 34378 U$$2.mem_addr[2]
.sym 34379 $abc$27913$new_n3913_
.sym 34380 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 34381 U$$2.mem_w_data[12]
.sym 34382 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 34383 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 34384 U$$2.picorv32.mem_rdata_q[4]
.sym 34386 $abc$27913$new_n4066_
.sym 34387 U$$2.picorv32.mem_xfer
.sym 34388 U$$2.mem_w_data[8]
.sym 34390 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 34395 U$$2.mem_addr[5]
.sym 34396 U$$2.mem_addr[8]
.sym 34397 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 34398 U$$2.mem_addr[4]
.sym 34399 $PACKER_VCC_NET
.sym 34400 U$$2.mem_addr[2]
.sym 34403 U$$2.mem_w_data[13]
.sym 34406 U$$2.mem_w_data[12]
.sym 34409 U$$2.mem_w_data[11]
.sym 34410 U$$2.mem_w_data[14]
.sym 34411 U$$2.mem_w_data[8]
.sym 34413 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34415 U$$2.mem_addr[3]
.sym 34416 U$$2.mem_w_data[15]
.sym 34417 U$$2.mem_addr[9]
.sym 34419 U$$2.mem_addr[6]
.sym 34421 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34423 U$$2.mem_w_data[9]
.sym 34424 U$$2.mem_w_data[10]
.sym 34426 U$$2.mem_addr[7]
.sym 34427 $abc$27913$new_n4667_
.sym 34428 $abc$27913$new_n2960_
.sym 34429 U$$2.picorv32.mem_xfer
.sym 34430 $abc$27913$techmap\U$$2.picorv32.$procmux$4291_Y[0]_new_inv_
.sym 34431 $abc$27913$new_n3865_
.sym 34432 U$$2.mem_ready
.sym 34433 U$$2.picorv32.mem_la_read
.sym 34434 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 34435 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34436 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34437 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34438 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34439 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34440 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34441 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34442 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 34443 U$$2.mem_addr[2]
.sym 34444 U$$2.mem_addr[3]
.sym 34446 U$$2.mem_addr[4]
.sym 34447 U$$2.mem_addr[5]
.sym 34448 U$$2.mem_addr[6]
.sym 34449 U$$2.mem_addr[7]
.sym 34450 U$$2.mem_addr[8]
.sym 34451 U$$2.mem_addr[9]
.sym 34454 cd_sync_clk16_0__i_$glb_clk
.sym 34455 $abc$27913$auto$rtlil.cc:1906:Mux$5098
.sym 34456 $PACKER_VCC_NET
.sym 34457 U$$2.mem_w_data[10]
.sym 34458 U$$2.mem_w_data[11]
.sym 34459 U$$2.mem_w_data[12]
.sym 34460 U$$2.mem_w_data[13]
.sym 34461 U$$2.mem_w_data[14]
.sym 34462 U$$2.mem_w_data[15]
.sym 34463 U$$2.mem_w_data[8]
.sym 34464 U$$2.mem_w_data[9]
.sym 34466 U$$2.picorv32.mem_la_wdata[0]
.sym 34468 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[11]
.sym 34469 U$$2.mem_addr[5]
.sym 34471 $abc$27913$new_n2449_
.sym 34472 U$$2.picorv32.instr_jal
.sym 34473 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 34474 U$$2.mem_addr[4]
.sym 34475 U$$2.picorv32.mem_rdata_latched[3]
.sym 34476 U$$2.mem_addr[2]
.sym 34480 U$$2.mem_addr[8]
.sym 34481 U$$2.mem_addr[7]
.sym 34484 U$$2.picorv32.prefetched_high_word
.sym 34485 U$$2.mem_addr[4]
.sym 34486 U$$2.mem_addr[2]
.sym 34487 U$$2.mem_addr[7]
.sym 34488 U$$2.picorv32.mem_rdata_q[11]
.sym 34489 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 34490 U$$2.mem_addr[3]
.sym 34491 U$$2.mem_addr[4]
.sym 34492 U$$2.mem_addr[7]
.sym 34497 U$$2.mem_addr[9]
.sym 34499 U$$2.mem_addr[5]
.sym 34501 U$$2.mem_w_data[0]
.sym 34502 U$$2.mem_addr[4]
.sym 34503 U$$2.mem_w_data[6]
.sym 34506 U$$2.mem_addr[7]
.sym 34508 $abc$27913$techmap$techmap5406\U$$2.mem.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 34509 U$$2.mem_addr[2]
.sym 34510 $PACKER_VCC_NET
.sym 34511 U$$2.mem_w_data[7]
.sym 34512 U$$2.mem_w_data[2]
.sym 34513 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34516 U$$2.mem_w_data[3]
.sym 34517 U$$2.mem_w_data[4]
.sym 34518 U$$2.mem_addr[6]
.sym 34520 U$$2.mem_w_data[5]
.sym 34521 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34525 U$$2.mem_addr[8]
.sym 34527 U$$2.mem_w_data[1]
.sym 34528 U$$2.mem_addr[3]
.sym 34529 $abc$27913$new_n4670_
.sym 34530 U$$2.picorv32.mem_state[1]
.sym 34531 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4126.$and$/usr/local/bin/../share/yosys/techmap.v:434$8059_Y[0]_new_
.sym 34532 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22152
.sym 34533 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4126.$and$/usr/local/bin/../share/yosys/techmap.v:434$8059_Y[1]_new_
.sym 34534 $abc$27913$new_n2972_
.sym 34535 U$$2.picorv32.mem_state[0]
.sym 34536 $abc$27913$new_n2625_
.sym 34537 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34538 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34539 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34540 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34541 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34542 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34543 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34544 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 34545 U$$2.mem_addr[2]
.sym 34546 U$$2.mem_addr[3]
.sym 34548 U$$2.mem_addr[4]
.sym 34549 U$$2.mem_addr[5]
.sym 34550 U$$2.mem_addr[6]
.sym 34551 U$$2.mem_addr[7]
.sym 34552 U$$2.mem_addr[8]
.sym 34553 U$$2.mem_addr[9]
.sym 34556 cd_sync_clk16_0__i_$glb_clk
.sym 34557 $abc$27913$techmap$techmap5406\U$$2.mem.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 34558 U$$2.mem_w_data[0]
.sym 34559 U$$2.mem_w_data[1]
.sym 34560 U$$2.mem_w_data[2]
.sym 34561 U$$2.mem_w_data[3]
.sym 34562 U$$2.mem_w_data[4]
.sym 34563 U$$2.mem_w_data[5]
.sym 34564 U$$2.mem_w_data[6]
.sym 34565 U$$2.mem_w_data[7]
.sym 34566 $PACKER_VCC_NET
.sym 34568 U$$2.picorv32.pcpi_rs1[18]
.sym 34571 U$$2.mem_addr[9]
.sym 34572 $abc$27913$new_n2444_
.sym 34573 U$$2.mem_addr[5]
.sym 34574 $abc$27913$new_n2443_
.sym 34575 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 34576 U$$2.mem_addr[5]
.sym 34579 U$$2.picorv32.mem_rdata_q[31]
.sym 34580 U$$2.picorv32.is_alu_reg_imm
.sym 34581 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[3]
.sym 34582 U$$2.picorv32.mem_xfer
.sym 34583 U$$2.picorv32.mem_xfer
.sym 34585 U$$2.mem_w_data[11]
.sym 34586 U$$2.mem_w_data[12]
.sym 34587 U$$2.mem_w_data[10]
.sym 34588 U$$2.mem_w_data[9]
.sym 34590 $abc$27913$techmap$techmap5424\U$$2.mem.0.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5423_Y
.sym 34591 $abc$27913$auto$rtlil.cc:1906:Mux$5137
.sym 34599 U$$2.mem_addr[7]
.sym 34601 $abc$27913$auto$rtlil.cc:1906:Mux$5137
.sym 34602 U$$2.mem_w_data[11]
.sym 34604 U$$2.mem_w_data[15]
.sym 34605 U$$2.mem_addr[9]
.sym 34606 U$$2.mem_addr[2]
.sym 34607 U$$2.mem_addr[6]
.sym 34610 U$$2.mem_w_data[12]
.sym 34611 U$$2.mem_w_data[9]
.sym 34612 $PACKER_VCC_NET
.sym 34613 U$$2.mem_addr[8]
.sym 34614 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34615 U$$2.mem_w_data[8]
.sym 34618 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34619 U$$2.mem_addr[5]
.sym 34623 U$$2.mem_w_data[13]
.sym 34624 U$$2.mem_w_data[10]
.sym 34628 U$$2.mem_addr[3]
.sym 34629 U$$2.mem_addr[4]
.sym 34630 U$$2.mem_w_data[14]
.sym 34632 U$$2.picorv32.prefetched_high_word
.sym 34635 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22202
.sym 34636 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$19761
.sym 34637 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22180
.sym 34638 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13663[0]_new_inv_
.sym 34639 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34640 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34641 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34642 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34643 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34644 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34645 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34646 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 34647 U$$2.mem_addr[2]
.sym 34648 U$$2.mem_addr[3]
.sym 34650 U$$2.mem_addr[4]
.sym 34651 U$$2.mem_addr[5]
.sym 34652 U$$2.mem_addr[6]
.sym 34653 U$$2.mem_addr[7]
.sym 34654 U$$2.mem_addr[8]
.sym 34655 U$$2.mem_addr[9]
.sym 34658 cd_sync_clk16_0__i_$glb_clk
.sym 34659 $abc$27913$auto$rtlil.cc:1906:Mux$5137
.sym 34660 $PACKER_VCC_NET
.sym 34661 U$$2.mem_w_data[10]
.sym 34662 U$$2.mem_w_data[11]
.sym 34663 U$$2.mem_w_data[12]
.sym 34664 U$$2.mem_w_data[13]
.sym 34665 U$$2.mem_w_data[14]
.sym 34666 U$$2.mem_w_data[15]
.sym 34667 U$$2.mem_w_data[8]
.sym 34668 U$$2.mem_w_data[9]
.sym 34672 U$$2.mem_w_data[13]
.sym 34673 U$$2.mem_addr[7]
.sym 34674 $abc$27913$techmap$techmap5406\U$$2.mem.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5405_Y
.sym 34675 U$$2.mem_addr[9]
.sym 34677 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 34678 U$$2.mem_addr[9]
.sym 34680 U$$2.picorv32.mem_rdata_q[26]
.sym 34681 U$$2.mem_addr[8]
.sym 34684 U$$2.picorv32.latched_rd[2]
.sym 34685 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[3]
.sym 34686 U$$2.mem_w_data[8]
.sym 34687 U$$2.mem_w_data[1]
.sym 34688 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[12]
.sym 34689 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[5]
.sym 34690 U$$2.mem_w_data[5]
.sym 34693 U$$2.mem_w_data[5]
.sym 34695 U$$2.picorv32.mem_la_secondword
.sym 34696 U$$2.mem_addr[5]
.sym 34702 U$$2.mem_w_data[3]
.sym 34704 U$$2.mem_w_data[1]
.sym 34705 U$$2.mem_w_data[4]
.sym 34706 U$$2.mem_addr[6]
.sym 34708 U$$2.mem_w_data[5]
.sym 34712 U$$2.mem_addr[9]
.sym 34713 U$$2.mem_addr[2]
.sym 34714 $PACKER_VCC_NET
.sym 34715 U$$2.mem_addr[8]
.sym 34716 U$$2.mem_addr[7]
.sym 34717 U$$2.mem_addr[3]
.sym 34719 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34720 U$$2.mem_addr[4]
.sym 34721 U$$2.mem_w_data[2]
.sym 34725 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34726 U$$2.mem_addr[5]
.sym 34728 $abc$27913$techmap$techmap5424\U$$2.mem.0.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5423_Y
.sym 34730 U$$2.mem_w_data[0]
.sym 34731 U$$2.mem_w_data[7]
.sym 34732 U$$2.mem_w_data[6]
.sym 34736 U$$2.picorv32.mem_la_secondword
.sym 34741 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34742 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34743 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34744 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34745 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34746 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34747 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34748 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 34749 U$$2.mem_addr[2]
.sym 34750 U$$2.mem_addr[3]
.sym 34752 U$$2.mem_addr[4]
.sym 34753 U$$2.mem_addr[5]
.sym 34754 U$$2.mem_addr[6]
.sym 34755 U$$2.mem_addr[7]
.sym 34756 U$$2.mem_addr[8]
.sym 34757 U$$2.mem_addr[9]
.sym 34760 cd_sync_clk16_0__i_$glb_clk
.sym 34761 $abc$27913$techmap$techmap5424\U$$2.mem.0.3.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5423_Y
.sym 34762 U$$2.mem_w_data[0]
.sym 34763 U$$2.mem_w_data[1]
.sym 34764 U$$2.mem_w_data[2]
.sym 34765 U$$2.mem_w_data[3]
.sym 34766 U$$2.mem_w_data[4]
.sym 34767 U$$2.mem_w_data[5]
.sym 34768 U$$2.mem_w_data[6]
.sym 34769 U$$2.mem_w_data[7]
.sym 34770 $PACKER_VCC_NET
.sym 34775 U$$2.picorv32.decoded_rd[2]
.sym 34779 U$$2.picorv32.mem_rdata_q[12]
.sym 34786 U$$2.mem_w_data[3]
.sym 34787 U$$2.mem_w_data[11]
.sym 34788 U$$2.mem_w_data[12]
.sym 34789 U$$2.mem_w_data[10]
.sym 34790 U$$2.mem_w_data[9]
.sym 34791 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22202
.sym 34793 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[7]
.sym 34794 U$$2.mem_addr[7]
.sym 34797 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[14]
.sym 34798 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[4]
.sym 34803 U$$2.mem_w_data[12]
.sym 34804 U$$2.mem_w_data[11]
.sym 34805 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 34806 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34807 $PACKER_VCC_NET
.sym 34808 U$$2.mem_addr[2]
.sym 34809 U$$2.mem_addr[7]
.sym 34811 U$$2.mem_addr[4]
.sym 34813 U$$2.mem_w_data[15]
.sym 34814 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34815 U$$2.mem_w_data[9]
.sym 34816 U$$2.mem_w_data[10]
.sym 34817 U$$2.mem_w_data[13]
.sym 34818 U$$2.mem_w_data[14]
.sym 34825 U$$2.mem_addr[3]
.sym 34828 U$$2.mem_w_data[8]
.sym 34830 U$$2.mem_addr[9]
.sym 34831 U$$2.mem_addr[6]
.sym 34833 U$$2.mem_addr[8]
.sym 34834 U$$2.mem_addr[5]
.sym 34836 U$$2.mem_w_data[8]
.sym 34839 U$$2.mem_w_data[12]
.sym 34840 U$$2.mem_w_data[11]
.sym 34843 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34844 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34845 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34846 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34847 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34848 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34849 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34850 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 34851 U$$2.mem_addr[2]
.sym 34852 U$$2.mem_addr[3]
.sym 34854 U$$2.mem_addr[4]
.sym 34855 U$$2.mem_addr[5]
.sym 34856 U$$2.mem_addr[6]
.sym 34857 U$$2.mem_addr[7]
.sym 34858 U$$2.mem_addr[8]
.sym 34859 U$$2.mem_addr[9]
.sym 34862 cd_sync_clk16_0__i_$glb_clk
.sym 34863 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 34864 $PACKER_VCC_NET
.sym 34865 U$$2.mem_w_data[10]
.sym 34866 U$$2.mem_w_data[11]
.sym 34867 U$$2.mem_w_data[12]
.sym 34868 U$$2.mem_w_data[13]
.sym 34869 U$$2.mem_w_data[14]
.sym 34870 U$$2.mem_w_data[15]
.sym 34871 U$$2.mem_w_data[8]
.sym 34872 U$$2.mem_w_data[9]
.sym 34879 $abc$27913$auto$rtlil.cc:1906:Mux$5111
.sym 34882 U$$2.mem_addr[9]
.sym 34884 U$$2.mem_addr[2]
.sym 34887 U$$2.mem_addr[4]
.sym 34889 U$$2.mem_w_data[1]
.sym 34891 U$$2.mem_addr[7]
.sym 34894 U$$2.mem_addr[2]
.sym 34895 U$$2.mem_addr[2]
.sym 34899 U$$2.mem_addr[4]
.sym 34905 U$$2.mem_addr[9]
.sym 34906 U$$2.mem_w_data[1]
.sym 34907 $abc$27913$techmap$techmap5432\U$$2.mem.0.1.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5431_Y
.sym 34908 U$$2.mem_addr[8]
.sym 34909 U$$2.mem_w_data[2]
.sym 34910 U$$2.mem_addr[6]
.sym 34913 U$$2.mem_addr[2]
.sym 34916 U$$2.mem_addr[5]
.sym 34917 U$$2.mem_w_data[5]
.sym 34918 U$$2.mem_w_data[0]
.sym 34919 U$$2.mem_w_data[7]
.sym 34920 U$$2.mem_w_data[6]
.sym 34921 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34922 U$$2.mem_w_data[3]
.sym 34923 U$$2.mem_addr[3]
.sym 34924 U$$2.mem_addr[4]
.sym 34929 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34932 U$$2.mem_addr[7]
.sym 34934 $PACKER_VCC_NET
.sym 34936 U$$2.mem_w_data[4]
.sym 34937 U$$2.mem_w_data[1]
.sym 34945 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34946 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34947 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34948 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34949 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34950 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34951 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34952 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 34953 U$$2.mem_addr[2]
.sym 34954 U$$2.mem_addr[3]
.sym 34956 U$$2.mem_addr[4]
.sym 34957 U$$2.mem_addr[5]
.sym 34958 U$$2.mem_addr[6]
.sym 34959 U$$2.mem_addr[7]
.sym 34960 U$$2.mem_addr[8]
.sym 34961 U$$2.mem_addr[9]
.sym 34964 cd_sync_clk16_0__i_$glb_clk
.sym 34965 $abc$27913$techmap$techmap5432\U$$2.mem.0.1.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5431_Y
.sym 34966 U$$2.mem_w_data[0]
.sym 34967 U$$2.mem_w_data[1]
.sym 34968 U$$2.mem_w_data[2]
.sym 34969 U$$2.mem_w_data[3]
.sym 34970 U$$2.mem_w_data[4]
.sym 34971 U$$2.mem_w_data[5]
.sym 34972 U$$2.mem_w_data[6]
.sym 34973 U$$2.mem_w_data[7]
.sym 34974 $PACKER_VCC_NET
.sym 34979 U$$2.mem_addr[9]
.sym 34983 U$$2.mem_addr[6]
.sym 34984 U$$2.mem_addr[5]
.sym 34989 U$$2.mem_addr[2]
.sym 34991 U$$2.mem_w_data[10]
.sym 34992 U$$2.mem_w_data[9]
.sym 34993 U$$2.mem_w_data[6]
.sym 35001 U$$2.mem_w_data[11]
.sym 35002 U$$2.mem_w_data[12]
.sym 35007 U$$2.mem_w_data[14]
.sym 35008 U$$2.mem_addr[8]
.sym 35009 U$$2.mem_addr[9]
.sym 35010 U$$2.mem_addr[6]
.sym 35011 U$$2.mem_w_data[12]
.sym 35012 U$$2.mem_w_data[11]
.sym 35013 U$$2.mem_addr[3]
.sym 35015 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35016 U$$2.mem_w_data[8]
.sym 35017 U$$2.mem_w_data[9]
.sym 35018 U$$2.mem_w_data[10]
.sym 35019 U$$2.mem_w_data[15]
.sym 35020 $PACKER_VCC_NET
.sym 35025 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 35027 U$$2.mem_addr[5]
.sym 35029 U$$2.mem_addr[7]
.sym 35031 U$$2.mem_w_data[13]
.sym 35033 U$$2.mem_addr[2]
.sym 35036 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35037 U$$2.mem_addr[4]
.sym 35047 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35048 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35049 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35050 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35051 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35052 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35053 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35054 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 35055 U$$2.mem_addr[2]
.sym 35056 U$$2.mem_addr[3]
.sym 35058 U$$2.mem_addr[4]
.sym 35059 U$$2.mem_addr[5]
.sym 35060 U$$2.mem_addr[6]
.sym 35061 U$$2.mem_addr[7]
.sym 35062 U$$2.mem_addr[8]
.sym 35063 U$$2.mem_addr[9]
.sym 35066 cd_sync_clk16_0__i_$glb_clk
.sym 35067 $abc$27913$auto$rtlil.cc:1906:Mux$5124
.sym 35068 $PACKER_VCC_NET
.sym 35069 U$$2.mem_w_data[10]
.sym 35070 U$$2.mem_w_data[11]
.sym 35071 U$$2.mem_w_data[12]
.sym 35072 U$$2.mem_w_data[13]
.sym 35073 U$$2.mem_w_data[14]
.sym 35074 U$$2.mem_w_data[15]
.sym 35075 U$$2.mem_w_data[8]
.sym 35076 U$$2.mem_w_data[9]
.sym 35084 U$$2.mem_addr[3]
.sym 35085 U$$2.mem_addr[8]
.sym 35087 U$$2.mem_addr[4]
.sym 35092 U$$2.mem_addr[8]
.sym 35093 U$$2.mem_addr[5]
.sym 35095 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[2]
.sym 35096 U$$2.mem_addr[2]
.sym 35097 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[5]
.sym 35101 U$$2.mem_w_data[5]
.sym 35102 U$$2.mem_w_data[8]
.sym 35103 U$$2.mem_w_data[1]
.sym 35109 U$$2.mem_addr[5]
.sym 35110 U$$2.mem_addr[6]
.sym 35111 U$$2.mem_addr[3]
.sym 35115 U$$2.mem_addr[9]
.sym 35116 U$$2.mem_w_data[5]
.sym 35117 U$$2.mem_w_data[1]
.sym 35119 U$$2.mem_addr[8]
.sym 35120 U$$2.mem_addr[7]
.sym 35121 U$$2.mem_addr[2]
.sym 35122 $PACKER_VCC_NET
.sym 35123 U$$2.mem_w_data[7]
.sym 35124 U$$2.mem_w_data[4]
.sym 35125 U$$2.mem_w_data[2]
.sym 35126 U$$2.mem_w_data[3]
.sym 35127 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35128 U$$2.mem_addr[4]
.sym 35131 U$$2.mem_w_data[6]
.sym 35135 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35136 $abc$27913$techmap$techmap5429\U$$2.mem.0.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5428_Y
.sym 35138 U$$2.mem_w_data[0]
.sym 35149 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35150 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35151 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35152 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35153 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35154 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35155 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35156 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 35157 U$$2.mem_addr[2]
.sym 35158 U$$2.mem_addr[3]
.sym 35160 U$$2.mem_addr[4]
.sym 35161 U$$2.mem_addr[5]
.sym 35162 U$$2.mem_addr[6]
.sym 35163 U$$2.mem_addr[7]
.sym 35164 U$$2.mem_addr[8]
.sym 35165 U$$2.mem_addr[9]
.sym 35168 cd_sync_clk16_0__i_$glb_clk
.sym 35169 $abc$27913$techmap$techmap5429\U$$2.mem.0.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5428_Y
.sym 35170 U$$2.mem_w_data[0]
.sym 35171 U$$2.mem_w_data[1]
.sym 35172 U$$2.mem_w_data[2]
.sym 35173 U$$2.mem_w_data[3]
.sym 35174 U$$2.mem_w_data[4]
.sym 35175 U$$2.mem_w_data[5]
.sym 35176 U$$2.mem_w_data[6]
.sym 35177 U$$2.mem_w_data[7]
.sym 35178 $PACKER_VCC_NET
.sym 35187 U$$2.mem_addr[8]
.sym 35193 U$$2.mem_addr[5]
.sym 35195 U$$2.mem_w_data[6]
.sym 35200 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[7]
.sym 35202 U$$2.mem_addr[7]
.sym 35205 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[14]
.sym 35206 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[4]
.sym 35213 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 35215 $PACKER_VCC_NET
.sym 35216 U$$2.mem_addr[6]
.sym 35217 U$$2.mem_addr[7]
.sym 35218 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35219 U$$2.mem_w_data[9]
.sym 35220 U$$2.mem_w_data[10]
.sym 35222 U$$2.mem_addr[9]
.sym 35223 U$$2.mem_w_data[13]
.sym 35224 U$$2.mem_w_data[14]
.sym 35225 U$$2.mem_w_data[15]
.sym 35226 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35229 U$$2.mem_w_data[12]
.sym 35230 U$$2.mem_w_data[11]
.sym 35231 U$$2.mem_addr[5]
.sym 35233 U$$2.mem_addr[3]
.sym 35234 U$$2.mem_addr[2]
.sym 35235 U$$2.mem_addr[8]
.sym 35237 U$$2.mem_addr[4]
.sym 35240 U$$2.mem_w_data[8]
.sym 35251 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35252 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35253 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35254 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35255 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35256 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35257 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35258 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 35259 U$$2.mem_addr[2]
.sym 35260 U$$2.mem_addr[3]
.sym 35262 U$$2.mem_addr[4]
.sym 35263 U$$2.mem_addr[5]
.sym 35264 U$$2.mem_addr[6]
.sym 35265 U$$2.mem_addr[7]
.sym 35266 U$$2.mem_addr[8]
.sym 35267 U$$2.mem_addr[9]
.sym 35270 cd_sync_clk16_0__i_$glb_clk
.sym 35271 $abc$27913$auto$rtlil.cc:1906:Mux$5150
.sym 35272 $PACKER_VCC_NET
.sym 35273 U$$2.mem_w_data[10]
.sym 35274 U$$2.mem_w_data[11]
.sym 35275 U$$2.mem_w_data[12]
.sym 35276 U$$2.mem_w_data[13]
.sym 35277 U$$2.mem_w_data[14]
.sym 35278 U$$2.mem_w_data[15]
.sym 35279 U$$2.mem_w_data[8]
.sym 35280 U$$2.mem_w_data[9]
.sym 35313 U$$2.mem_addr[3]
.sym 35314 U$$2.mem_w_data[3]
.sym 35317 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35318 U$$2.mem_addr[8]
.sym 35320 U$$2.mem_addr[4]
.sym 35321 U$$2.mem_addr[6]
.sym 35322 U$$2.mem_addr[5]
.sym 35323 U$$2.mem_addr[2]
.sym 35324 U$$2.mem_addr[9]
.sym 35325 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35326 U$$2.mem_w_data[0]
.sym 35327 U$$2.mem_w_data[7]
.sym 35328 U$$2.mem_w_data[2]
.sym 35330 U$$2.mem_w_data[5]
.sym 35331 $abc$27913$techmap$techmap5398\U$$2.mem.0.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5397_Y
.sym 35332 U$$2.mem_w_data[1]
.sym 35333 U$$2.mem_w_data[6]
.sym 35340 U$$2.mem_addr[7]
.sym 35342 $PACKER_VCC_NET
.sym 35344 U$$2.mem_w_data[4]
.sym 35353 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35354 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35355 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35356 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35357 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35358 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35359 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35360 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 35361 U$$2.mem_addr[2]
.sym 35362 U$$2.mem_addr[3]
.sym 35364 U$$2.mem_addr[4]
.sym 35365 U$$2.mem_addr[5]
.sym 35366 U$$2.mem_addr[6]
.sym 35367 U$$2.mem_addr[7]
.sym 35368 U$$2.mem_addr[8]
.sym 35369 U$$2.mem_addr[9]
.sym 35372 cd_sync_clk16_0__i_$glb_clk
.sym 35373 $abc$27913$techmap$techmap5398\U$$2.mem.0.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5397_Y
.sym 35374 U$$2.mem_w_data[0]
.sym 35375 U$$2.mem_w_data[1]
.sym 35376 U$$2.mem_w_data[2]
.sym 35377 U$$2.mem_w_data[3]
.sym 35378 U$$2.mem_w_data[4]
.sym 35379 U$$2.mem_w_data[5]
.sym 35380 U$$2.mem_w_data[6]
.sym 35381 U$$2.mem_w_data[7]
.sym 35382 $PACKER_VCC_NET
.sym 35388 U$$2.mem_addr[5]
.sym 36057 cd_sync_clk16_0__i
.sym 36087 $abc$27913$auto$maccmap.cc:112:fulladd$6502[0]
.sym 36088 $abc$27913$auto$maccmap.cc:111:fulladd$6501[0]
.sym 36089 U$$2.picorv32.pcpi_mul.rdx[1]
.sym 36090 $abc$27913$auto$maccmap.cc:111:fulladd$6576[1]
.sym 36091 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 36092 U$$2.picorv32.pcpi_mul.rdx[2]
.sym 36094 $abc$27913$auto$maccmap.cc:112:fulladd$6577[1]
.sym 36097 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 36101 U$$2.picorv32.instr_jal
.sym 36105 U$$2.mem_w_data[11]
.sym 36106 U$$2.mem_w_data[8]
.sym 36108 U$$2.mem_w_data[12]
.sym 36109 U$$2.mem_w_data[1]
.sym 36110 U$$2.mem_w_data[10]
.sym 36111 U$$2.mem_rdata[19]
.sym 36133 $abc$27913$auto$maccmap.cc:111:fulladd$6576[2]
.sym 36134 $abc$27913$auto$maccmap.cc:111:fulladd$6576[3]
.sym 36135 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 36141 $abc$27913$auto$maccmap.cc:112:fulladd$6577[3]
.sym 36146 $abc$27913$auto$maccmap.cc:111:fulladd$6501[0]
.sym 36150 U$$2.picorv32.pcpi_mul.rdx[2]
.sym 36152 $abc$27913$auto$maccmap.cc:112:fulladd$6577[1]
.sym 36154 U$$2.picorv32.pcpi_mul.rd[2]
.sym 36155 $abc$27913$auto$maccmap.cc:112:fulladd$6577[0]
.sym 36156 $abc$27913$auto$maccmap.cc:111:fulladd$6576[1]
.sym 36158 $abc$27913$auto$maccmap.cc:112:fulladd$6577[2]
.sym 36159 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36161 $auto$maccmap.cc:240:synth$6579.C[2]
.sym 36163 $abc$27913$auto$maccmap.cc:112:fulladd$6577[0]
.sym 36164 $abc$27913$auto$maccmap.cc:111:fulladd$6576[1]
.sym 36167 $auto$maccmap.cc:240:synth$6579.C[3]
.sym 36169 $abc$27913$auto$maccmap.cc:111:fulladd$6576[2]
.sym 36170 $abc$27913$auto$maccmap.cc:112:fulladd$6577[1]
.sym 36171 $auto$maccmap.cc:240:synth$6579.C[2]
.sym 36173 $auto$maccmap.cc:240:synth$6579.C[4]
.sym 36175 $abc$27913$auto$maccmap.cc:111:fulladd$6576[3]
.sym 36176 $abc$27913$auto$maccmap.cc:112:fulladd$6577[2]
.sym 36177 $auto$maccmap.cc:240:synth$6579.C[3]
.sym 36182 $abc$27913$auto$maccmap.cc:112:fulladd$6577[3]
.sym 36183 $auto$maccmap.cc:240:synth$6579.C[4]
.sym 36186 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 36187 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36188 U$$2.picorv32.pcpi_mul.rd[2]
.sym 36189 U$$2.picorv32.pcpi_mul.rdx[2]
.sym 36192 U$$2.picorv32.pcpi_mul.rdx[2]
.sym 36193 U$$2.picorv32.pcpi_mul.rd[2]
.sym 36194 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36195 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 36199 $abc$27913$auto$maccmap.cc:112:fulladd$6577[0]
.sym 36200 $abc$27913$auto$maccmap.cc:111:fulladd$6576[1]
.sym 36204 $abc$27913$auto$maccmap.cc:111:fulladd$6501[0]
.sym 36208 cd_sync.ready_$glb_ce
.sym 36209 cd_sync_clk16_0__i_$glb_clk
.sym 36210 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 36215 U$$2.picorv32.pcpi_mul.rdx[3]
.sym 36216 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 36217 $abc$27913$auto$maccmap.cc:112:fulladd$6639[2]
.sym 36220 U$$2.picorv32.pcpi_mul.next_rs2[4]
.sym 36221 U$$2.picorv32.pcpi_mul.next_rs2[28]
.sym 36222 U$$2.picorv32.pcpi_mul.rdx[22]
.sym 36226 U$$2.mem_w_data[9]
.sym 36245 U$$2.picorv32.pcpi_mul.rd[22]
.sym 36261 U$$2.picorv32.pcpi_mul.rd[1]
.sym 36263 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 36267 U$$2.picorv32.pcpi_mul.rdx[24]
.sym 36268 U$$2.picorv32.pcpi_mul.rd[2]
.sym 36269 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 36275 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36276 U$$2.picorv32.pcpi_mul.rd[59]
.sym 36278 U$$2.picorv32.pcpi_rs2[24]
.sym 36279 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36281 U$$2.picorv32.pcpi_mul.rd[28]
.sym 36294 U$$2.picorv32.pcpi_mul.rd[3]
.sym 36295 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36299 $abc$27913$auto$maccmap.cc:111:fulladd$6645[2]
.sym 36301 $abc$27913$auto$maccmap.cc:112:fulladd$6646[3]
.sym 36302 $abc$27913$auto$maccmap.cc:111:fulladd$6645[3]
.sym 36305 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 36308 $abc$27913$auto$maccmap.cc:111:fulladd$6645[1]
.sym 36310 $abc$27913$auto$maccmap.cc:112:fulladd$6646[1]
.sym 36314 $abc$27913$auto$maccmap.cc:112:fulladd$6646[2]
.sym 36315 U$$2.picorv32.pcpi_mul.rdx[22]
.sym 36316 U$$2.picorv32.pcpi_mul.rdx[3]
.sym 36317 U$$2.picorv32.pcpi_mul.rd[22]
.sym 36318 $abc$27913$auto$maccmap.cc:112:fulladd$6646[0]
.sym 36321 U$$2.picorv32.pcpi_mul.next_rs2[4]
.sym 36324 $auto$maccmap.cc:240:synth$6648.C[2]
.sym 36326 $abc$27913$auto$maccmap.cc:112:fulladd$6646[0]
.sym 36327 $abc$27913$auto$maccmap.cc:111:fulladd$6645[1]
.sym 36330 $auto$maccmap.cc:240:synth$6648.C[3]
.sym 36332 $abc$27913$auto$maccmap.cc:112:fulladd$6646[1]
.sym 36333 $abc$27913$auto$maccmap.cc:111:fulladd$6645[2]
.sym 36334 $auto$maccmap.cc:240:synth$6648.C[2]
.sym 36336 $auto$maccmap.cc:240:synth$6648.C[4]
.sym 36338 $abc$27913$auto$maccmap.cc:111:fulladd$6645[3]
.sym 36339 $abc$27913$auto$maccmap.cc:112:fulladd$6646[2]
.sym 36340 $auto$maccmap.cc:240:synth$6648.C[3]
.sym 36344 $abc$27913$auto$maccmap.cc:112:fulladd$6646[3]
.sym 36346 $auto$maccmap.cc:240:synth$6648.C[4]
.sym 36349 U$$2.picorv32.pcpi_mul.rd[3]
.sym 36350 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36351 U$$2.picorv32.pcpi_mul.next_rs2[4]
.sym 36352 U$$2.picorv32.pcpi_mul.rdx[3]
.sym 36355 U$$2.picorv32.pcpi_mul.rdx[3]
.sym 36356 U$$2.picorv32.pcpi_mul.next_rs2[4]
.sym 36357 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36358 U$$2.picorv32.pcpi_mul.rd[3]
.sym 36361 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 36362 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36363 U$$2.picorv32.pcpi_mul.rd[22]
.sym 36364 U$$2.picorv32.pcpi_mul.rdx[22]
.sym 36367 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36368 U$$2.picorv32.pcpi_mul.rd[22]
.sym 36369 U$$2.picorv32.pcpi_mul.rdx[22]
.sym 36370 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 36371 cd_sync.ready_$glb_ce
.sym 36372 cd_sync_clk16_0__i_$glb_clk
.sym 36373 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 36374 U$$2.picorv32.pcpi_mul.next_rs2[25]
.sym 36375 U$$2.picorv32.pcpi_mul.next_rs2[24]
.sym 36376 U$$2.picorv32.pcpi_mul.next_rs2[26]
.sym 36377 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 36378 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 36379 U$$2.picorv32.pcpi_mul.rdx[23]
.sym 36380 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 36381 U$$2.picorv32.pcpi_mul.rdx[0]
.sym 36397 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 36398 U$$2.mem_w_data[9]
.sym 36399 U$$2.picorv32.pcpi_rs2[22]
.sym 36403 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 36404 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 36406 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 36409 U$$2.picorv32.pcpi_mul.rd[38]
.sym 36415 U$$2.picorv32.pcpi_mul.rd[34]
.sym 36419 U$$2.picorv32.pcpi_mul.rd[3]
.sym 36420 U$$2.picorv32.pcpi_mul.rd[35]
.sym 36421 U$$2.picorv32.pcpi_mul.rd[0]
.sym 36423 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 36425 U$$2.picorv32.pcpi_mul.rd[23]
.sym 36428 U$$2.picorv32.pcpi_mul.rd[1]
.sym 36432 U$$2.picorv32.pcpi_mul.rd[33]
.sym 36433 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 36434 U$$2.picorv32.pcpi_mul.rd[2]
.sym 36436 U$$2.picorv32.pcpi_mul.rdx[23]
.sym 36437 U$$2.picorv32.pcpi_mul.rd[32]
.sym 36438 U$$2.picorv32.pcpi_mul.rdx[0]
.sym 36440 U$$2.picorv32.pcpi_mul.next_rs2[24]
.sym 36441 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 36444 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36449 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 36450 U$$2.picorv32.pcpi_mul.rd[34]
.sym 36451 U$$2.picorv32.pcpi_mul.rd[2]
.sym 36454 U$$2.picorv32.pcpi_mul.rd[23]
.sym 36455 U$$2.picorv32.pcpi_mul.next_rs2[24]
.sym 36456 U$$2.picorv32.pcpi_mul.rdx[23]
.sym 36457 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36460 U$$2.picorv32.pcpi_mul.next_rs2[24]
.sym 36461 U$$2.picorv32.pcpi_mul.rd[23]
.sym 36462 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36463 U$$2.picorv32.pcpi_mul.rdx[23]
.sym 36467 U$$2.picorv32.pcpi_mul.rd[32]
.sym 36468 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 36469 U$$2.picorv32.pcpi_mul.rd[0]
.sym 36478 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 36479 U$$2.picorv32.pcpi_mul.rd[0]
.sym 36480 U$$2.picorv32.pcpi_mul.rdx[0]
.sym 36481 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 36485 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 36486 U$$2.picorv32.pcpi_mul.rd[1]
.sym 36487 U$$2.picorv32.pcpi_mul.rd[33]
.sym 36490 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 36491 U$$2.picorv32.pcpi_mul.rd[3]
.sym 36492 U$$2.picorv32.pcpi_mul.rd[35]
.sym 36494 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 36495 cd_sync_clk16_0__i_$glb_clk
.sym 36497 U$$2.picorv32.pcpi_int_rd[27]
.sym 36498 $abc$27913$new_n3722_
.sym 36499 U$$2.picorv32.pcpi_int_rd[25]
.sym 36500 $abc$27913$new_n3689_
.sym 36502 U$$2.picorv32.pcpi_int_rd[26]
.sym 36504 U$$2.picorv32.pcpi_int_rd[28]
.sym 36505 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 36510 U$$2.picorv32.instr_jal
.sym 36511 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 36513 $PACKER_VCC_NET
.sym 36515 U$$2.picorv32.pcpi_rs2[20]
.sym 36517 U$$2.picorv32.pcpi_mul.rd[0]
.sym 36519 U$$2.picorv32.pcpi_mul.rd[34]
.sym 36521 U$$2.picorv32.pcpi_int_rd[31]
.sym 36522 U$$2.mem_rdata[29]
.sym 36523 U$$2.picorv32.pcpi_mul.rd[32]
.sym 36524 U$$2.picorv32.reg_out[31]
.sym 36525 U$$2.picorv32.pcpi_rs2[23]
.sym 36528 U$$2.picorv32.mem_la_wdata[3]
.sym 36529 U$$2.mem_rdata[27]
.sym 36530 U$$2.picorv32.pcpi_rs2[26]
.sym 36531 U$$2.picorv32.pcpi_mul.rd[22]
.sym 36538 U$$2.picorv32.mem_la_wdata[8]
.sym 36540 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 36543 U$$2.picorv32.mem_la_wdata[1]
.sym 36544 U$$2.picorv32.mem_wordsize[0]
.sym 36547 U$$2.picorv32.mem_la_wdata[0]
.sym 36550 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36552 U$$2.picorv32.pcpi_rs2[8]
.sym 36553 U$$2.picorv32.pcpi_rs2[9]
.sym 36572 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36573 U$$2.picorv32.mem_la_wdata[0]
.sym 36574 U$$2.picorv32.pcpi_rs2[8]
.sym 36577 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36578 U$$2.picorv32.pcpi_rs2[9]
.sym 36579 U$$2.picorv32.mem_la_wdata[1]
.sym 36583 U$$2.picorv32.mem_wordsize[0]
.sym 36607 U$$2.picorv32.mem_la_wdata[8]
.sym 36613 U$$2.picorv32.mem_la_wdata[1]
.sym 36617 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 36618 cd_sync_clk16_0__i_$glb_clk
.sym 36620 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[27]_new_
.sym 36621 U$$2.picorv32.pcpi_int_rd[6]
.sym 36622 U$$2.picorv32.pcpi_int_rd[20]
.sym 36623 U$$2.picorv32.pcpi_int_rd[24]
.sym 36624 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[30]_new_
.sym 36625 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[29]_new_
.sym 36626 U$$2.picorv32.pcpi_int_rd[22]
.sym 36627 U$$2.picorv32.pcpi_int_rd[14]
.sym 36629 U$$2.picorv32.instr_jal
.sym 36630 U$$2.picorv32.instr_jal
.sym 36631 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 36635 U$$2.picorv32.pcpi_int_rd[2]
.sym 36639 U$$2.picorv32.pcpi_mul.rd[57]
.sym 36640 U$$2.picorv32.pcpi_int_rd[29]
.sym 36641 U$$2.picorv32.pcpi_int_rd[30]
.sym 36645 U$$2.picorv32.mem_wordsize[0]
.sym 36646 $abc$27913$new_n3689_
.sym 36647 U$$2.mem_rdata[20]
.sym 36648 U$$2.mem_rdata[30]
.sym 36649 U$$2.mem_rdata[31]
.sym 36650 U$$2.picorv32.mem_la_wdata[7]
.sym 36653 U$$2.picorv32.mem_wordsize[1]
.sym 36654 U$$2.mem_w_data[27]
.sym 36655 U$$2.picorv32.mem_la_wdata[2]
.sym 36663 U$$2.picorv32.mem_wordsize[0]
.sym 36664 U$$2.picorv32.mem_wordsize[1]
.sym 36665 U$$2.picorv32.mem_la_wdata[11]
.sym 36666 U$$2.picorv32.pcpi_rs2[27]
.sym 36669 U$$2.picorv32.mem_la_wdata[8]
.sym 36670 U$$2.picorv32.mem_la_wdata[9]
.sym 36674 U$$2.picorv32.mem_la_wdata[4]
.sym 36678 U$$2.picorv32.pcpi_rs2[12]
.sym 36679 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 36680 U$$2.picorv32.mem_la_wdata[12]
.sym 36681 U$$2.picorv32.pcpi_rs2[24]
.sym 36686 U$$2.picorv32.pcpi_rs2[28]
.sym 36687 U$$2.picorv32.pcpi_rs2[25]
.sym 36690 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36694 U$$2.picorv32.mem_la_wdata[9]
.sym 36700 U$$2.picorv32.pcpi_rs2[27]
.sym 36701 U$$2.picorv32.mem_la_wdata[11]
.sym 36702 U$$2.picorv32.mem_wordsize[1]
.sym 36703 U$$2.picorv32.mem_wordsize[0]
.sym 36706 U$$2.picorv32.mem_wordsize[0]
.sym 36707 U$$2.picorv32.mem_wordsize[1]
.sym 36708 U$$2.picorv32.mem_la_wdata[9]
.sym 36709 U$$2.picorv32.pcpi_rs2[25]
.sym 36712 U$$2.picorv32.pcpi_rs2[12]
.sym 36713 U$$2.picorv32.mem_la_wdata[4]
.sym 36715 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36718 U$$2.picorv32.mem_wordsize[0]
.sym 36719 U$$2.picorv32.mem_wordsize[1]
.sym 36720 U$$2.picorv32.pcpi_rs2[24]
.sym 36721 U$$2.picorv32.mem_la_wdata[8]
.sym 36725 U$$2.picorv32.mem_la_wdata[11]
.sym 36733 U$$2.picorv32.mem_la_wdata[12]
.sym 36736 U$$2.picorv32.mem_la_wdata[12]
.sym 36737 U$$2.picorv32.mem_wordsize[0]
.sym 36738 U$$2.picorv32.mem_wordsize[1]
.sym 36739 U$$2.picorv32.pcpi_rs2[28]
.sym 36740 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 36741 cd_sync_clk16_0__i_$glb_clk
.sym 36743 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[28]_new_
.sym 36744 U$$2.picorv32.reg_out[31]
.sym 36745 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[24]_new_
.sym 36746 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 36747 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[26]_new_
.sym 36748 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[20]_new_
.sym 36749 U$$2.picorv32.reg_out[4]
.sym 36750 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[12]_new_
.sym 36752 U$$2.picorv32.decoded_imm_j[3]
.sym 36753 U$$2.picorv32.decoded_imm_j[3]
.sym 36755 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 36758 U$$2.picorv32.pcpi_rs2[8]
.sym 36763 U$$2.picorv32.reg_out[24]
.sym 36765 U$$2.picorv32.pcpi_mul.rd[46]
.sym 36766 U$$2.picorv32.pcpi_rs2[9]
.sym 36767 U$$2.picorv32.pcpi_rs2[24]
.sym 36768 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 36771 U$$2.picorv32.pcpi_mul.rd[56]
.sym 36772 U$$2.mem_w_data[23]
.sym 36774 U$$2.picorv32.pcpi_int_rd[5]
.sym 36776 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36777 U$$2.picorv32.reg_out[7]
.sym 36778 U$$2.picorv32.mem_wordsize[0]
.sym 36784 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 36785 $abc$27913$new_n3718_
.sym 36786 U$$2.picorv32.cpu_state[6]
.sym 36788 $abc$27913$new_n3781_
.sym 36789 $abc$27913$new_n3785_
.sym 36791 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[15]_new_
.sym 36792 U$$2.picorv32.pcpi_int_rd[7]
.sym 36793 $abc$27913$new_n3807_
.sym 36794 U$$2.picorv32.cpu_state[6]
.sym 36795 U$$2.picorv32.pcpi_int_rd[15]
.sym 36796 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 36797 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[23]_new_
.sym 36798 U$$2.picorv32.mem_la_wdata[3]
.sym 36799 $abc$27913$U$$2.picorv32.mem_rdata_word[15]_new_inv_
.sym 36800 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36801 U$$2.picorv32.pcpi_rs2[11]
.sym 36803 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 36804 U$$2.mem_rdata[23]
.sym 36806 $abc$27913$new_n3752_
.sym 36807 U$$2.mem_rdata[20]
.sym 36809 U$$2.mem_rdata[31]
.sym 36812 U$$2.picorv32.pcpi_int_rd[23]
.sym 36814 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 36818 U$$2.picorv32.pcpi_int_rd[7]
.sym 36820 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 36823 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[15]_new_
.sym 36824 U$$2.picorv32.pcpi_int_rd[15]
.sym 36825 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 36826 $abc$27913$new_n3781_
.sym 36830 $abc$27913$new_n3718_
.sym 36831 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 36832 U$$2.mem_rdata[20]
.sym 36835 $abc$27913$new_n3785_
.sym 36836 U$$2.picorv32.cpu_state[6]
.sym 36837 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 36838 U$$2.mem_rdata[31]
.sym 36842 U$$2.picorv32.pcpi_rs2[11]
.sym 36843 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36844 U$$2.picorv32.mem_la_wdata[3]
.sym 36847 $abc$27913$new_n3785_
.sym 36848 U$$2.mem_rdata[23]
.sym 36849 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 36850 U$$2.picorv32.cpu_state[6]
.sym 36853 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[23]_new_
.sym 36854 U$$2.picorv32.pcpi_int_rd[23]
.sym 36855 $abc$27913$new_n3807_
.sym 36856 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 36859 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 36860 $abc$27913$U$$2.picorv32.mem_rdata_word[15]_new_inv_
.sym 36861 U$$2.picorv32.cpu_state[6]
.sym 36862 $abc$27913$new_n3752_
.sym 36864 cd_sync_clk16_0__i_$glb_clk
.sym 36866 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[18]_new_
.sym 36867 $abc$27913$U$$2.picorv32.mem_rdata_word[14]_new_inv_
.sym 36868 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[25]_new_
.sym 36869 U$$2.picorv32.reg_out[7]
.sym 36870 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[21]_new_
.sym 36871 U$$2.picorv32.reg_out[19]
.sym 36872 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 36873 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[17]_new_
.sym 36874 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 36875 U$$2.picorv32.pcpi_rs1[14]
.sym 36876 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 36878 U$$2.picorv32.pcpi_rs1[14]
.sym 36879 $abc$27913$new_n3718_
.sym 36881 U$$2.mem_rdata[24]
.sym 36882 U$$2.picorv32.reg_out[15]
.sym 36883 U$$2.picorv32.mem_la_wdata[4]
.sym 36884 $abc$27913$new_n3781_
.sym 36886 U$$2.picorv32.decoded_imm_j[6]
.sym 36887 U$$2.picorv32.pcpi_rs2[16]
.sym 36889 $abc$27913$new_n3807_
.sym 36892 U$$2.picorv32.instr_jal
.sym 36894 U$$2.picorv32.mem_rdata_latched[12]
.sym 36895 U$$2.mem_rdata[28]
.sym 36896 U$$2.mem_rdata[26]
.sym 36898 U$$2.picorv32.pcpi_rs2[22]
.sym 36899 U$$2.mem_rdata[30]
.sym 36900 U$$2.picorv32.decoded_imm_j[7]
.sym 36901 U$$2.picorv32.pcpi_rs2[10]
.sym 36909 $abc$27913$new_n3785_
.sym 36910 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 36914 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 36915 U$$2.picorv32.mem_wordsize[0]
.sym 36918 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 36919 U$$2.mem_rdata[31]
.sym 36920 U$$2.picorv32.cpu_state[6]
.sym 36921 U$$2.picorv32.mem_la_wdata[10]
.sym 36922 U$$2.picorv32.mem_la_wdata[7]
.sym 36923 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 36924 U$$2.mem_rdata[28]
.sym 36925 U$$2.picorv32.pcpi_rs2[10]
.sym 36926 U$$2.mem_rdata[19]
.sym 36927 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36930 U$$2.picorv32.mem_la_wdata[2]
.sym 36931 U$$2.picorv32.pcpi_rs2[26]
.sym 36932 U$$2.picorv32.mem_wordsize[1]
.sym 36933 U$$2.picorv32.pcpi_rs2[23]
.sym 36934 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 36935 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36938 U$$2.picorv32.mem_wordsize[0]
.sym 36940 U$$2.picorv32.mem_la_wdata[7]
.sym 36941 U$$2.picorv32.pcpi_rs2[23]
.sym 36942 U$$2.picorv32.mem_wordsize[1]
.sym 36943 U$$2.picorv32.mem_wordsize[0]
.sym 36947 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 36949 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36952 U$$2.picorv32.mem_wordsize[0]
.sym 36953 U$$2.picorv32.mem_la_wdata[10]
.sym 36954 U$$2.picorv32.mem_wordsize[1]
.sym 36955 U$$2.picorv32.pcpi_rs2[26]
.sym 36958 U$$2.picorv32.mem_la_wdata[2]
.sym 36959 U$$2.picorv32.pcpi_rs2[10]
.sym 36961 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36964 U$$2.picorv32.cpu_state[6]
.sym 36965 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 36966 $abc$27913$new_n3785_
.sym 36967 U$$2.mem_rdata[19]
.sym 36970 U$$2.picorv32.mem_la_wdata[10]
.sym 36976 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 36977 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 36978 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36979 U$$2.mem_rdata[28]
.sym 36982 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36983 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 36984 U$$2.mem_rdata[31]
.sym 36985 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 36986 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 36987 cd_sync_clk16_0__i_$glb_clk
.sym 36989 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 36990 U$$2.picorv32.decoded_imm_j[12]
.sym 36991 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[10]_new_
.sym 36992 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[9]_new_
.sym 36993 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 36994 $abc$27913$U$$2.picorv32.mem_rdata_word[13]_new_inv_
.sym 36995 $abc$27913$new_n3730_
.sym 36996 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[11]_new_
.sym 36999 $abc$27913$new_n2960_
.sym 37001 U$$2.picorv32.pcpi_rs2[19]
.sym 37003 U$$2.picorv32.pcpi_int_rd[19]
.sym 37004 U$$2.picorv32.decoded_imm_j[29]
.sym 37005 U$$2.picorv32.cpu_state[6]
.sym 37006 $abc$27913$new_n3747_
.sym 37007 U$$2.mem_w_data[26]
.sym 37008 U$$2.mem_rdata[18]
.sym 37009 U$$2.picorv32.mem_la_wdata[10]
.sym 37011 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 37012 U$$2.picorv32.pcpi_rs2[25]
.sym 37014 U$$2.picorv32.decoded_imm_j[16]
.sym 37015 U$$2.mem_rdata[29]
.sym 37016 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 37017 U$$2.picorv32.pcpi_rs2[26]
.sym 37018 U$$2.mem_rdata[25]
.sym 37019 U$$2.picorv32.pcpi_rs2[23]
.sym 37021 U$$2.picorv32.decoded_imm_j[13]
.sym 37022 U$$2.picorv32.decoded_imm_j[1]
.sym 37024 U$$2.picorv32.decoded_imm_j[12]
.sym 37034 $abc$27913$U$$2.picorv32.mem_rdata_word[8]_new_inv_
.sym 37037 U$$2.mem_rdata[24]
.sym 37038 $abc$27913$new_n3752_
.sym 37039 $abc$27913$new_n3753_
.sym 37040 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 37042 U$$2.mem_rdata[25]
.sym 37044 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 37046 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 37047 U$$2.picorv32.pcpi_int_rd[8]
.sym 37048 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 37050 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37051 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 37053 U$$2.mem_rdata[26]
.sym 37054 U$$2.mem_rdata[27]
.sym 37056 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 37058 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37059 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 37060 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[8]_new_
.sym 37061 U$$2.picorv32.cpu_state[6]
.sym 37069 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[8]_new_
.sym 37070 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 37071 U$$2.picorv32.pcpi_int_rd[8]
.sym 37072 $abc$27913$new_n3753_
.sym 37075 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 37076 U$$2.mem_rdata[25]
.sym 37077 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 37078 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37081 U$$2.mem_rdata[27]
.sym 37082 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 37083 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 37084 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37087 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37088 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 37089 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 37090 U$$2.mem_rdata[24]
.sym 37099 U$$2.picorv32.cpu_state[6]
.sym 37100 $abc$27913$new_n3752_
.sym 37101 $abc$27913$U$$2.picorv32.mem_rdata_word[8]_new_inv_
.sym 37102 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 37105 U$$2.mem_rdata[26]
.sym 37106 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37107 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 37108 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 37110 cd_sync_clk16_0__i_$glb_clk
.sym 37112 $abc$27913$new_n4679_
.sym 37113 $abc$27913$new_n2663_
.sym 37115 $abc$27913$new_n2647_
.sym 37116 $abc$27913$new_n4683_
.sym 37117 $abc$27913$U$$2.picorv32.mem_rdata_word[2]_new_inv_
.sym 37118 U$$2.picorv32.decoded_imm[12]
.sym 37119 $abc$27913$new_n3738_
.sym 37121 U$$2.picorv32.instr_jal
.sym 37122 U$$2.picorv32.instr_jal
.sym 37125 U$$2.picorv32.pcpi_rs1[1]
.sym 37126 U$$2.picorv32.pcpi_rs1[19]
.sym 37128 U$$2.picorv32.reg_out[10]
.sym 37131 U$$2.mem_w_data[24]
.sym 37133 U$$2.mem_rdata[24]
.sym 37134 U$$2.mem_addr[7]
.sym 37135 $abc$27913$new_n3753_
.sym 37136 U$$2.mem_rdata[31]
.sym 37137 U$$2.picorv32.decoded_imm_j[11]
.sym 37138 U$$2.mem_rdata[22]
.sym 37139 U$$2.mem_w_data[27]
.sym 37140 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37141 U$$2.picorv32.decoded_imm_j[4]
.sym 37143 $abc$27913$new_n3689_
.sym 37144 $abc$27913$new_n3730_
.sym 37145 U$$2.picorv32.mem_wordsize[1]
.sym 37146 U$$2.mem_rdata[20]
.sym 37147 U$$2.picorv32.mem_rdata_q[20]
.sym 37154 $abc$27913$new_n4677_
.sym 37155 U$$2.picorv32.pcpi_int_rd[3]
.sym 37157 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37159 $abc$27913$new_n3715_
.sym 37160 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 37161 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 37165 U$$2.mem_rdata[25]
.sym 37166 U$$2.mem_rdata[27]
.sym 37167 $abc$27913$new_n3703_
.sym 37170 $abc$27913$new_n3705_
.sym 37171 U$$2.picorv32.cpu_state[6]
.sym 37172 U$$2.picorv32.pcpi_rs1[1]
.sym 37173 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 37175 U$$2.picorv32.pcpi_rs1[0]
.sym 37176 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 37177 $abc$27913$new_n3714_
.sym 37179 U$$2.mem_rdata[19]
.sym 37180 U$$2.picorv32.pcpi_rs1[1]
.sym 37181 $abc$27913$new_n4675_
.sym 37182 $abc$27913$new_n4676_
.sym 37183 U$$2.mem_rdata[26]
.sym 37184 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 37186 $abc$27913$new_n3715_
.sym 37187 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 37188 U$$2.picorv32.pcpi_int_rd[3]
.sym 37198 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 37199 U$$2.picorv32.pcpi_rs1[1]
.sym 37200 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37201 U$$2.mem_rdata[25]
.sym 37204 $abc$27913$new_n4677_
.sym 37205 U$$2.picorv32.cpu_state[6]
.sym 37206 $abc$27913$new_n3714_
.sym 37207 $abc$27913$new_n4676_
.sym 37210 U$$2.mem_rdata[27]
.sym 37211 U$$2.picorv32.pcpi_rs1[1]
.sym 37212 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37213 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 37216 U$$2.mem_rdata[19]
.sym 37217 U$$2.picorv32.pcpi_rs1[0]
.sym 37218 $abc$27913$new_n4675_
.sym 37219 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 37222 U$$2.picorv32.pcpi_rs1[1]
.sym 37223 U$$2.mem_rdata[26]
.sym 37224 U$$2.picorv32.pcpi_rs1[0]
.sym 37225 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 37228 $abc$27913$new_n3705_
.sym 37229 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37230 $abc$27913$new_n3703_
.sym 37233 cd_sync_clk16_0__i_$glb_clk
.sym 37235 U$$2.picorv32.reg_out[5]
.sym 37236 $abc$27913$new_n4684_
.sym 37237 U$$2.picorv32.reg_out[6]
.sym 37238 $abc$27913$U$$2.picorv32.mem_rdata_word[0]_new_inv_
.sym 37239 $abc$27913$new_n4672_
.sym 37240 U$$2.picorv32.reg_out[0]
.sym 37241 $abc$27913$new_n2661_
.sym 37242 $abc$27913$new_n4680_
.sym 37243 U$$2.picorv32.reg_out[2]
.sym 37248 U$$2.picorv32.decoded_imm[12]
.sym 37252 U$$2.picorv32.pcpi_rs2[8]
.sym 37253 U$$2.picorv32.instr_auipc
.sym 37254 U$$2.picorv32.mem_rdata_q[27]
.sym 37255 U$$2.picorv32.reg_out[3]
.sym 37257 U$$2.picorv32.mem_rdata_q[12]
.sym 37259 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 37260 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 37261 U$$2.picorv32.pcpi_rs1[0]
.sym 37262 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 37263 U$$2.picorv32.decoded_imm_j[11]
.sym 37265 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 37266 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 37268 U$$2.picorv32.pcpi_rs1[0]
.sym 37270 U$$2.picorv32.pcpi_rs2[24]
.sym 37277 $abc$27913$new_n3684_
.sym 37278 $abc$27913$new_n3683_
.sym 37279 U$$2.picorv32.pcpi_rs1[0]
.sym 37282 U$$2.picorv32.mem_rdata_latched[6]
.sym 37285 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 37286 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 37287 U$$2.picorv32.pcpi_rs1[0]
.sym 37288 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 37289 U$$2.picorv32.mem_rdata_latched[7]
.sym 37290 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 37291 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 37296 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 37297 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 37298 U$$2.picorv32.pcpi_rs1[1]
.sym 37299 $abc$27913$new_n3685_
.sym 37300 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37303 U$$2.mem_rdata[24]
.sym 37304 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37305 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 37306 U$$2.picorv32.mem_rdata_latched[12]
.sym 37309 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 37310 U$$2.picorv32.pcpi_rs1[0]
.sym 37311 U$$2.picorv32.pcpi_rs1[1]
.sym 37312 $abc$27913$new_n3685_
.sym 37315 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 37317 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37318 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 37321 U$$2.picorv32.pcpi_rs1[1]
.sym 37322 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 37323 U$$2.mem_rdata[24]
.sym 37324 U$$2.picorv32.pcpi_rs1[0]
.sym 37328 U$$2.picorv32.mem_rdata_latched[7]
.sym 37329 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37330 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 37334 U$$2.picorv32.mem_rdata_latched[12]
.sym 37335 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 37336 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37339 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 37340 U$$2.picorv32.pcpi_rs1[0]
.sym 37341 $abc$27913$new_n3685_
.sym 37342 U$$2.picorv32.pcpi_rs1[1]
.sym 37346 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 37347 U$$2.picorv32.mem_rdata_latched[6]
.sym 37348 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37351 $abc$27913$new_n3684_
.sym 37353 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 37354 $abc$27913$new_n3683_
.sym 37355 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 37356 cd_sync_clk16_0__i_$glb_clk
.sym 37358 U$$2.picorv32.decoded_imm_j[11]
.sym 37359 U$$2.picorv32.decoded_imm_j[18]
.sym 37360 U$$2.picorv32.decoded_imm_j[4]
.sym 37361 $abc$27913$new_n4080_
.sym 37362 U$$2.picorv32.decoded_imm_j[17]
.sym 37363 U$$2.picorv32.decoded_imm_j[9]
.sym 37364 U$$2.picorv32.decoded_imm_j[16]
.sym 37365 U$$2.picorv32.decoded_imm_j[15]
.sym 37367 U$$2.picorv32.reg_out[0]
.sym 37368 U$$2.mem_w_data[11]
.sym 37369 U$$2.mem_w_data[8]
.sym 37370 $abc$27913$new_n2637_
.sym 37371 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 37372 U$$2.picorv32.decoded_imm[10]
.sym 37374 U$$2.picorv32.decoded_imm_j[10]
.sym 37376 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 37378 U$$2.picorv32.decoded_imm_j[6]
.sym 37379 U$$2.picorv32.mem_rdata_q[30]
.sym 37380 U$$2.picorv32.decoded_imm[24]
.sym 37381 U$$2.picorv32.mem_la_wdata[2]
.sym 37382 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 37383 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 37384 U$$2.picorv32.instr_jal
.sym 37385 U$$2.picorv32.decoded_imm[4]
.sym 37388 U$$2.picorv32.mem_rdata_q[16]
.sym 37389 U$$2.picorv32.mem_la_secondword
.sym 37390 U$$2.picorv32.pcpi_rs2[22]
.sym 37391 U$$2.picorv32.decoded_imm_j[7]
.sym 37392 U$$2.picorv32.mem_rdata_latched[12]
.sym 37393 U$$2.picorv32.instr_jal
.sym 37400 U$$2.picorv32.decoded_imm_j[16]
.sym 37401 $abc$27913$new_n3685_
.sym 37402 U$$2.picorv32.pcpi_rs1[1]
.sym 37403 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37404 $abc$27913$U$$2.picorv32.mem_rdata_latched[20]_new_inv_
.sym 37405 U$$2.picorv32.mem_la_secondword
.sym 37406 U$$2.picorv32.mem_rdata_q[16]
.sym 37408 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 37410 U$$2.picorv32.instr_jal
.sym 37412 $abc$27913$new_n2655_
.sym 37413 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 37414 U$$2.picorv32.instr_lui
.sym 37419 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 37420 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 37421 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 37422 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 37425 U$$2.mem_rdata[21]
.sym 37427 U$$2.picorv32.instr_auipc
.sym 37428 U$$2.picorv32.pcpi_rs1[0]
.sym 37429 U$$2.mem_rdata[24]
.sym 37430 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 37434 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37435 $abc$27913$U$$2.picorv32.mem_rdata_latched[20]_new_inv_
.sym 37438 U$$2.picorv32.pcpi_rs1[1]
.sym 37439 $abc$27913$new_n3685_
.sym 37440 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 37441 U$$2.picorv32.pcpi_rs1[0]
.sym 37444 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37446 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 37451 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37452 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 37456 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 37457 U$$2.mem_rdata[21]
.sym 37458 U$$2.picorv32.mem_la_secondword
.sym 37462 U$$2.picorv32.instr_auipc
.sym 37463 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 37464 U$$2.picorv32.mem_rdata_q[16]
.sym 37465 U$$2.picorv32.instr_lui
.sym 37468 U$$2.picorv32.mem_la_secondword
.sym 37470 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 37471 U$$2.mem_rdata[24]
.sym 37474 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 37475 $abc$27913$new_n2655_
.sym 37476 U$$2.picorv32.decoded_imm_j[16]
.sym 37477 U$$2.picorv32.instr_jal
.sym 37478 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 37479 cd_sync_clk16_0__i_$glb_clk
.sym 37480 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 37481 $abc$27913$new_n3115_
.sym 37482 U$$2.picorv32.decoded_imm_j[2]
.sym 37483 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 37484 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[0]_new_
.sym 37485 U$$2.picorv32.decoded_imm_j[1]
.sym 37486 U$$2.picorv32.decoded_imm_j[14]
.sym 37487 $abc$27913$new_n3175_
.sym 37488 U$$2.picorv32.decoded_imm_j[19]
.sym 37491 U$$2.mem_w_data[1]
.sym 37492 U$$2.mem_w_data[12]
.sym 37493 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 37494 U$$2.picorv32.decoded_imm_j[16]
.sym 37504 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 37505 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37506 U$$2.picorv32.decoded_imm_j[1]
.sym 37507 $abc$27913$new_n3121_
.sym 37508 U$$2.picorv32.decoded_imm_j[14]
.sym 37509 U$$2.picorv32.pcpi_rs2[26]
.sym 37510 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 37511 U$$2.mem_rdata[21]
.sym 37513 U$$2.picorv32.decoded_imm_j[16]
.sym 37516 U$$2.picorv32.decoded_imm[16]
.sym 37522 U$$2.picorv32.mem_rdata_latched[2]
.sym 37523 $abc$27913$new_n3163_
.sym 37524 U$$2.picorv32.mem_rdata_latched[6]
.sym 37525 $abc$27913$new_n3182_
.sym 37526 U$$2.picorv32.mem_rdata_q[21]
.sym 37527 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 37529 U$$2.picorv32.mem_rdata_latched[1]
.sym 37530 $abc$27913$new_n3189_
.sym 37531 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 37534 $abc$27913$U$$2.picorv32.mem_rdata_latched[21]_new_inv_
.sym 37535 $abc$27913$new_n3181_
.sym 37536 U$$2.mem_rdata[17]
.sym 37537 U$$2.picorv32.mem_rdata_latched[5]
.sym 37539 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 37540 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 37543 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 37546 U$$2.picorv32.mem_xfer
.sym 37548 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 37549 U$$2.picorv32.mem_la_secondword
.sym 37550 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37553 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 37555 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 37556 U$$2.mem_rdata[17]
.sym 37557 U$$2.picorv32.mem_la_secondword
.sym 37561 $abc$27913$new_n3189_
.sym 37562 U$$2.picorv32.mem_rdata_latched[2]
.sym 37563 $abc$27913$new_n3163_
.sym 37564 $abc$27913$new_n3181_
.sym 37568 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 37570 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 37573 $abc$27913$new_n3182_
.sym 37574 U$$2.picorv32.mem_rdata_latched[6]
.sym 37575 $abc$27913$new_n3163_
.sym 37576 $abc$27913$new_n3181_
.sym 37580 U$$2.picorv32.mem_rdata_latched[1]
.sym 37582 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 37585 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37586 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 37588 U$$2.picorv32.mem_rdata_latched[5]
.sym 37591 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 37592 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37593 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 37594 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 37597 $abc$27913$U$$2.picorv32.mem_rdata_latched[21]_new_inv_
.sym 37599 U$$2.picorv32.mem_xfer
.sym 37600 U$$2.picorv32.mem_rdata_q[21]
.sym 37601 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 37602 cd_sync_clk16_0__i_$glb_clk
.sym 37604 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 37605 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 37606 $abc$27913$new_n4664_
.sym 37607 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[2]_new_inv_
.sym 37608 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 37609 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[4]_new_inv_
.sym 37610 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 37611 $abc$27913$new_n3121_
.sym 37614 U$$2.mem_w_data[10]
.sym 37616 U$$2.picorv32.mem_rdata_latched[3]
.sym 37617 U$$2.picorv32.pcpi_rs1[1]
.sym 37618 $abc$27913$new_n3685_
.sym 37619 U$$2.mem_addr[8]
.sym 37620 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 37622 $abc$27913$new_n2645_
.sym 37624 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 37625 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 37626 U$$2.picorv32.mem_rdata_latched[2]
.sym 37629 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 37630 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 37631 U$$2.picorv32.mem_rdata_q[23]
.sym 37633 U$$2.picorv32.decoded_imm[0]
.sym 37634 U$$2.picorv32.decoded_imm_j[4]
.sym 37635 U$$2.picorv32.decoded_imm_j[3]
.sym 37636 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 37637 U$$2.picorv32.mem_rdata_latched[7]
.sym 37638 cd_sync.ready
.sym 37639 U$$2.picorv32.mem_rdata_q[20]
.sym 37645 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 37646 $abc$27913$new_n3166_
.sym 37647 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 37649 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 37650 U$$2.picorv32.mem_rdata_latched[3]
.sym 37651 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13248[0]_new_
.sym 37653 $abc$27913$auto$wreduce.cc:455:run$4819[0]
.sym 37654 $abc$27913$new_n3166_
.sym 37655 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 37657 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37658 $abc$27913$new_n3181_
.sym 37661 U$$2.picorv32.mem_rdata_latched[12]
.sym 37662 $abc$27913$new_n3163_
.sym 37663 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 37664 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 37665 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 37666 U$$2.picorv32.mem_rdata_latched[5]
.sym 37671 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 37672 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 37673 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 37674 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 37676 $abc$27913$new_n3161_
.sym 37678 $abc$27913$new_n3161_
.sym 37679 U$$2.picorv32.mem_rdata_latched[3]
.sym 37680 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 37681 $abc$27913$new_n3163_
.sym 37685 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 37686 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 37687 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13248[0]_new_
.sym 37690 $abc$27913$new_n3181_
.sym 37691 $abc$27913$new_n3163_
.sym 37692 $abc$27913$new_n3166_
.sym 37693 U$$2.picorv32.mem_rdata_latched[5]
.sym 37696 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 37697 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 37698 $abc$27913$auto$wreduce.cc:455:run$4819[0]
.sym 37699 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 37702 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 37705 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 37708 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 37709 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 37710 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 37711 U$$2.picorv32.mem_rdata_latched[12]
.sym 37714 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 37716 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 37720 $abc$27913$new_n3163_
.sym 37721 $abc$27913$new_n3161_
.sym 37722 $abc$27913$new_n3166_
.sym 37723 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 37727 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[0]_new_inv_
.sym 37728 U$$2.picorv32.decoded_rs1[1]
.sym 37729 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 37730 U$$2.picorv32.decoded_rs1[4]
.sym 37731 $abc$27913$new_n3140_
.sym 37732 $abc$27913$new_n2677_
.sym 37733 $abc$27913$new_n3150_
.sym 37734 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 37736 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 37738 U$$2.mem_w_data[9]
.sym 37740 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 37741 U$$2.picorv32.decoded_rs2[4]
.sym 37745 $abc$27913$new_n3197_
.sym 37746 U$$2.picorv32.pcpi_rs2[31]
.sym 37747 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 37748 U$$2.picorv32.pcpi_rs2[27]
.sym 37749 U$$2.picorv32.pcpi_rs2[11]
.sym 37750 U$$2.picorv32.mem_la_wdata[1]
.sym 37754 $abc$27913$new_n2677_
.sym 37755 U$$2.picorv32.decoded_imm_j[11]
.sym 37757 U$$2.picorv32.mem_rdata_q[9]
.sym 37758 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 37759 U$$2.picorv32.decoded_imm[0]
.sym 37760 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[7]
.sym 37761 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 37762 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 37768 $abc$27913$new_n3017_
.sym 37769 U$$2.picorv32.mem_xfer
.sym 37770 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 37771 $abc$27913$new_n3108_
.sym 37772 U$$2.picorv32.mem_xfer
.sym 37774 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 37776 $abc$27913$auto$wreduce.cc:455:run$4820[0]
.sym 37777 $abc$27913$new_n3142_
.sym 37778 $abc$27913$new_n3020_
.sym 37780 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 37782 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13248[0]_new_
.sym 37785 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 37786 U$$2.picorv32.mem_rdata_latched[1]
.sym 37788 $abc$27913$new_n3112_
.sym 37789 U$$2.picorv32.mem_rdata_latched[2]
.sym 37791 U$$2.picorv32.mem_rdata_q[23]
.sym 37794 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 37796 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 37797 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 37804 U$$2.picorv32.mem_rdata_latched[2]
.sym 37807 $abc$27913$new_n3020_
.sym 37808 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 37809 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13248[0]_new_
.sym 37813 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 37814 U$$2.picorv32.mem_xfer
.sym 37815 U$$2.picorv32.mem_rdata_latched[1]
.sym 37816 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 37819 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 37820 $abc$27913$new_n3112_
.sym 37825 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 37826 $abc$27913$new_n3108_
.sym 37827 $abc$27913$new_n3017_
.sym 37831 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 37832 $abc$27913$new_n3112_
.sym 37833 $abc$27913$auto$wreduce.cc:455:run$4820[0]
.sym 37837 U$$2.picorv32.mem_xfer
.sym 37838 U$$2.picorv32.mem_rdata_q[23]
.sym 37840 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 37843 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 37844 $abc$27913$new_n3142_
.sym 37845 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 37846 $abc$27913$new_n3112_
.sym 37850 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 37851 $abc$27913$new_n3137_
.sym 37852 U$$2.picorv32.decoded_imm[0]
.sym 37853 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 37854 $abc$27913$new_n2673_
.sym 37855 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[1]_new_
.sym 37856 $abc$27913$new_n2657_
.sym 37857 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 37860 U$$2.mem_w_data[6]
.sym 37861 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22180
.sym 37864 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 37866 $abc$27913$new_n3020_
.sym 37868 U$$2.picorv32.mem_xfer
.sym 37869 U$$2.mem_addr[5]
.sym 37870 U$$2.picorv32.decoded_imm[22]
.sym 37872 U$$2.picorv32.decoded_imm[14]
.sym 37873 U$$2.picorv32.mem_xfer
.sym 37874 U$$2.picorv32.mem_rdata_q[16]
.sym 37875 U$$2.picorv32.mem_rdata_latched[5]
.sym 37876 U$$2.picorv32.mem_rdata_q[7]
.sym 37878 $abc$27913$new_n4063_
.sym 37879 U$$2.picorv32.mem_rdata_latched[7]
.sym 37880 U$$2.picorv32.instr_jal
.sym 37881 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 37882 U$$2.picorv32.mem_rdata_q[7]
.sym 37883 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 37884 U$$2.picorv32.decoded_imm[4]
.sym 37885 U$$2.picorv32.mem_la_secondword
.sym 37891 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 37893 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 37895 $abc$27913$auto$rtlil.cc:1969:NotGate$27653
.sym 37896 $abc$27913$new_n3129_
.sym 37898 $abc$27913$new_n4062_
.sym 37899 $abc$27913$auto$wreduce.cc:455:run$4819[0]
.sym 37901 $abc$27913$new_n3125_
.sym 37904 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 37905 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 37906 U$$2.picorv32.mem_rdata_latched[7]
.sym 37908 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 37912 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 37913 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 37914 U$$2.picorv32.mem_rdata_latched[1]
.sym 37917 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3630.$and$/usr/local/bin/../share/yosys/techmap.v:434$7835_Y[0]_new_
.sym 37920 $abc$27913$new_n3904_
.sym 37922 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 37926 U$$2.picorv32.mem_rdata_latched[7]
.sym 37930 $abc$27913$new_n4062_
.sym 37932 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3630.$and$/usr/local/bin/../share/yosys/techmap.v:434$7835_Y[0]_new_
.sym 37933 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 37939 U$$2.picorv32.mem_rdata_latched[1]
.sym 37942 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 37943 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 37944 $abc$27913$auto$wreduce.cc:455:run$4819[0]
.sym 37945 $abc$27913$new_n3904_
.sym 37948 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 37949 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 37957 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 37960 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 37961 $abc$27913$new_n3125_
.sym 37963 $abc$27913$new_n3129_
.sym 37966 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 37967 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 37968 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 37969 U$$2.picorv32.mem_rdata_latched[7]
.sym 37970 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 37971 cd_sync_clk16_0__i_$glb_clk
.sym 37972 $abc$27913$auto$rtlil.cc:1969:NotGate$27653
.sym 37973 $abc$27913$new_n2665_
.sym 37974 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 37975 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6023[0]_new_inv_
.sym 37976 U$$2.picorv32.decoded_imm[4]
.sym 37977 $abc$27913$new_n2682_
.sym 37978 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 37979 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[0]_new_inv_
.sym 37980 U$$2.picorv32.decoded_imm[2]
.sym 37981 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 37987 U$$2.picorv32.compressed_instr
.sym 37988 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 37990 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 37992 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 37993 U$$2.picorv32.mem_rdata_q[28]
.sym 37995 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 37996 U$$2.picorv32.decoded_imm[0]
.sym 37997 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 38000 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 38001 U$$2.picorv32.mem_xfer
.sym 38002 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 38003 U$$2.picorv32.mem_rdata_q[15]
.sym 38004 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 38005 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 38006 U$$2.picorv32.mem_do_rinst
.sym 38008 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 38014 $PACKER_GND_NET
.sym 38015 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7835_Y[0]_new_
.sym 38016 $abc$27913$new_n2962_
.sym 38017 $abc$27913$new_n4067_
.sym 38018 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 38021 U$$2.picorv32.mem_rdata_q[15]
.sym 38022 $abc$27913$auto$wreduce.cc:455:run$4820[0]
.sym 38023 $abc$27913$new_n4065_
.sym 38024 cd_sync.ready
.sym 38026 U$$2.picorv32.mem_rdata_latched[6]
.sym 38027 U$$2.picorv32.mem_rdata_q[1]
.sym 38030 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 38031 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 38032 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 38033 $abc$27913$new_n4089_
.sym 38034 U$$2.picorv32.mem_rdata_q[16]
.sym 38035 U$$2.picorv32.mem_rdata_latched[5]
.sym 38036 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 38037 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 38038 $abc$27913$new_n4063_
.sym 38039 U$$2.picorv32.mem_rdata_latched[7]
.sym 38041 $abc$27913$new_n4066_
.sym 38042 $abc$27913$new_n3913_
.sym 38043 U$$2.picorv32.mem_rdata_latched[4]
.sym 38044 U$$2.picorv32.mem_rdata_q[0]
.sym 38047 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 38048 $abc$27913$new_n4089_
.sym 38050 $abc$27913$new_n3913_
.sym 38053 $abc$27913$auto$wreduce.cc:455:run$4820[0]
.sym 38055 $abc$27913$new_n4067_
.sym 38056 $abc$27913$new_n4066_
.sym 38059 U$$2.picorv32.mem_rdata_latched[7]
.sym 38060 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7835_Y[0]_new_
.sym 38061 $abc$27913$new_n4065_
.sym 38062 $abc$27913$new_n4063_
.sym 38065 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 38066 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 38067 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 38068 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 38071 U$$2.picorv32.mem_rdata_q[16]
.sym 38072 U$$2.picorv32.mem_rdata_q[15]
.sym 38073 U$$2.picorv32.mem_rdata_q[1]
.sym 38074 U$$2.picorv32.mem_rdata_q[0]
.sym 38077 U$$2.picorv32.mem_rdata_latched[5]
.sym 38078 U$$2.picorv32.mem_rdata_latched[4]
.sym 38079 U$$2.picorv32.mem_rdata_latched[6]
.sym 38083 $PACKER_GND_NET
.sym 38089 cd_sync.ready
.sym 38090 $abc$27913$new_n2962_
.sym 38092 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 38093 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 38094 cd_sync_clk16_0__i_$glb_clk
.sym 38096 $abc$27913$techmap\U$$2.picorv32.$procmux$4452_Y
.sym 38097 $abc$27913$new_n2449_
.sym 38098 U$$2.picorv32.mem_la_firstword_reg
.sym 38099 U$$2.picorv32.last_mem_valid
.sym 38101 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 38102 U$$2.picorv32.mem_la_firstword_xfer
.sym 38103 $abc$27913$new_n2570_
.sym 38104 U$$2.mem_addr[2]
.sym 38105 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[9]
.sym 38106 U$$2.picorv32.instr_jal
.sym 38107 U$$2.mem_addr[2]
.sym 38108 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 38110 cd_sync.ready
.sym 38111 U$$2.mem_addr[4]
.sym 38112 U$$2.mem_addr[3]
.sym 38113 U$$2.picorv32.decoded_imm[2]
.sym 38114 U$$2.mem_addr[2]
.sym 38115 U$$2.mem_addr[10]
.sym 38116 U$$2.picorv32.mem_rdata_q[11]
.sym 38117 U$$2.mem_addr[7]
.sym 38118 $abc$27913$new_n2480_
.sym 38119 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 38120 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 38121 U$$2.picorv32.decoded_rd[0]
.sym 38122 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 38124 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 38125 $abc$27913$new_n4669_
.sym 38126 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 38127 $abc$27913$new_n2570_
.sym 38128 U$$2.picorv32.instr_jalr
.sym 38129 cd_sync.ready
.sym 38131 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38142 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 38143 U$$2.picorv32.mem_do_rdata
.sym 38144 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 38145 U$$2.picorv32.trap
.sym 38146 U$$2.picorv32.mem_rdata_latched[3]
.sym 38150 $abc$27913$new_n3904_
.sym 38151 U$$2.picorv32.mem_la_read
.sym 38153 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 38155 U$$2.picorv32.mem_la_secondword
.sym 38157 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 38158 $abc$27913$new_n3268_
.sym 38159 U$$2.picorv32.clear_prefetched_high_word
.sym 38160 U$$2.picorv32.prefetched_high_word
.sym 38162 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 38165 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 38166 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 38167 U$$2.picorv32.mem_la_firstword_xfer
.sym 38168 $abc$27913$new_n2570_
.sym 38170 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 38171 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 38172 U$$2.picorv32.mem_do_rdata
.sym 38173 U$$2.picorv32.mem_la_read
.sym 38176 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 38178 U$$2.picorv32.trap
.sym 38182 $abc$27913$new_n2570_
.sym 38184 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 38188 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 38189 $abc$27913$new_n3904_
.sym 38190 $abc$27913$new_n3268_
.sym 38191 U$$2.picorv32.mem_rdata_latched[3]
.sym 38195 U$$2.picorv32.mem_la_read
.sym 38197 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 38200 U$$2.picorv32.prefetched_high_word
.sym 38201 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 38203 U$$2.picorv32.clear_prefetched_high_word
.sym 38212 U$$2.picorv32.mem_la_firstword_xfer
.sym 38213 U$$2.picorv32.mem_la_secondword
.sym 38215 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 38216 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 38217 cd_sync_clk16_0__i_$glb_clk
.sym 38219 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12460[0]_new_
.sym 38220 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 38221 $abc$27913$new_n2947_
.sym 38222 U$$2.picorv32.clear_prefetched_high_word_q
.sym 38224 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 38225 U$$2.picorv32.clear_prefetched_high_word
.sym 38226 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$23486
.sym 38231 U$$2.picorv32.trap
.sym 38233 U$$2.picorv32.mem_rdata_q[12]
.sym 38234 U$$2.picorv32.mem_rdata_q[10]
.sym 38236 U$$2.picorv32.mem_rdata_q[14]
.sym 38237 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 38238 U$$2.picorv32.is_alu_reg_reg
.sym 38239 U$$2.picorv32.instr_jal
.sym 38240 U$$2.picorv32.instr_auipc
.sym 38241 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 38242 U$$2.picorv32.instr_lui
.sym 38245 U$$2.picorv32.mem_do_rinst
.sym 38246 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 38247 U$$2.picorv32.mem_do_rdata
.sym 38248 U$$2.picorv32.mem_rdata_q[9]
.sym 38250 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 38251 U$$2.picorv32.mem_la_firstword_xfer
.sym 38252 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 38253 U$$2.picorv32.mem_do_rdata
.sym 38254 U$$2.picorv32.mem_rdata_q[0]
.sym 38260 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 38261 U$$2.picorv32.mem_rdata_q[4]
.sym 38262 U$$2.picorv32.mem_xfer
.sym 38263 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 38264 $abc$27913$new_n3865_
.sym 38265 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 38266 $abc$27913$new_n4666_
.sym 38267 $abc$27913$new_n2625_
.sym 38268 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 38269 $abc$27913$auto$rtlil.cc:1863:Or$4910_new_inv_
.sym 38270 $abc$27913$new_n2962_
.sym 38271 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:381$958_Y_new_
.sym 38272 $abc$27913$new_n2444_
.sym 38273 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 38274 $abc$27913$new_n2443_
.sym 38276 U$$2.picorv32.mem_do_rinst
.sym 38278 U$$2.picorv32.mem_rdata_q[0]
.sym 38280 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 38281 U$$2.mem_ready
.sym 38284 U$$2.picorv32.mem_do_wdata
.sym 38285 $abc$27913$new_n2960_
.sym 38286 $abc$27913$new_n2947_
.sym 38287 U$$2.mem_valid
.sym 38288 U$$2.picorv32.mem_rdata_q[15]
.sym 38289 cd_sync.ready
.sym 38291 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 38293 $abc$27913$new_n4666_
.sym 38294 U$$2.picorv32.mem_rdata_q[4]
.sym 38295 U$$2.picorv32.mem_rdata_q[0]
.sym 38296 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 38299 $abc$27913$new_n2444_
.sym 38300 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 38302 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 38305 U$$2.mem_valid
.sym 38306 U$$2.mem_ready
.sym 38307 U$$2.picorv32.mem_do_rinst
.sym 38308 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 38311 U$$2.picorv32.mem_rdata_q[15]
.sym 38312 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 38314 U$$2.picorv32.mem_xfer
.sym 38317 $abc$27913$auto$rtlil.cc:1863:Or$4910_new_inv_
.sym 38318 $abc$27913$new_n2962_
.sym 38319 $abc$27913$new_n2960_
.sym 38320 $abc$27913$new_n2947_
.sym 38324 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 38325 $abc$27913$new_n2443_
.sym 38326 $abc$27913$new_n3865_
.sym 38329 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:381$958_Y_new_
.sym 38330 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 38331 cd_sync.ready
.sym 38332 $abc$27913$new_n2625_
.sym 38335 U$$2.picorv32.mem_do_wdata
.sym 38337 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 38338 cd_sync.ready
.sym 38340 cd_sync_clk16_0__i_$glb_clk
.sym 38341 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 38342 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:376$931_Y_new_
.sym 38343 $abc$27913$techmap\U$$2.picorv32.$procmux$4182_Y_new_
.sym 38344 $abc$27913$new_n2630_
.sym 38345 U$$2.mem_valid
.sym 38346 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4184.$and$/usr/local/bin/../share/yosys/techmap.v:434$7884_Y_new_inv_
.sym 38347 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 38348 $abc$27913$techmap\U$$2.picorv32.$1\clear_prefetched_high_word[0:0]
.sym 38349 $abc$27913$new_n2627_
.sym 38355 U$$2.mem_addr[10]
.sym 38356 U$$2.mem_addr[12]
.sym 38357 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[6]_new_inv_
.sym 38360 U$$2.mem_addr[5]
.sym 38361 U$$2.picorv32.trap
.sym 38362 $abc$27913$new_n4666_
.sym 38364 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 38365 $abc$27913$auto$rtlil.cc:1863:Or$4910_new_inv_
.sym 38366 $abc$27913$new_n2947_
.sym 38367 U$$2.picorv32.mem_xfer
.sym 38368 U$$2.picorv32.mem_rdata_q[7]
.sym 38372 U$$2.picorv32.mem_la_secondword
.sym 38375 U$$2.picorv32.mem_la_read
.sym 38376 U$$2.picorv32.mem_do_wdata
.sym 38377 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 38383 U$$2.picorv32.mem_do_wdata
.sym 38385 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22202
.sym 38387 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 38388 $abc$27913$new_n2972_
.sym 38389 U$$2.picorv32.clear_prefetched_high_word
.sym 38390 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13663[0]_new_inv_
.sym 38391 $abc$27913$new_n4667_
.sym 38393 U$$2.picorv32.mem_xfer
.sym 38394 U$$2.picorv32.trap
.sym 38395 $abc$27913$new_n4669_
.sym 38396 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 38397 U$$2.picorv32.mem_la_read
.sym 38398 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 38401 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4126.$and$/usr/local/bin/../share/yosys/techmap.v:434$8059_Y[0]_new_
.sym 38402 U$$2.picorv32.mem_do_wdata
.sym 38403 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 38409 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13668[0]_new_
.sym 38410 $abc$27913$new_n4668_
.sym 38411 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4126.$and$/usr/local/bin/../share/yosys/techmap.v:434$8059_Y[1]_new_
.sym 38412 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 38413 U$$2.picorv32.mem_do_rdata
.sym 38414 $abc$27913$new_n2625_
.sym 38416 $abc$27913$new_n4668_
.sym 38417 $abc$27913$new_n4667_
.sym 38419 $abc$27913$new_n4669_
.sym 38422 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13663[0]_new_inv_
.sym 38423 U$$2.picorv32.mem_do_wdata
.sym 38424 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4126.$and$/usr/local/bin/../share/yosys/techmap.v:434$8059_Y[1]_new_
.sym 38425 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 38428 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 38429 U$$2.picorv32.mem_la_read
.sym 38430 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 38431 U$$2.picorv32.mem_xfer
.sym 38434 U$$2.picorv32.mem_la_read
.sym 38435 U$$2.picorv32.trap
.sym 38436 $abc$27913$new_n2972_
.sym 38437 U$$2.picorv32.clear_prefetched_high_word
.sym 38440 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 38441 U$$2.picorv32.mem_xfer
.sym 38442 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 38443 U$$2.picorv32.mem_la_read
.sym 38446 U$$2.picorv32.mem_do_rdata
.sym 38447 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 38448 U$$2.picorv32.mem_xfer
.sym 38452 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4126.$and$/usr/local/bin/../share/yosys/techmap.v:434$8059_Y[0]_new_
.sym 38453 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13668[0]_new_
.sym 38454 $abc$27913$new_n2625_
.sym 38455 U$$2.picorv32.mem_do_wdata
.sym 38459 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 38460 U$$2.picorv32.mem_do_rdata
.sym 38461 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 38462 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22202
.sym 38463 cd_sync_clk16_0__i_$glb_clk
.sym 38464 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 38466 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 38467 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13668[0]_new_
.sym 38468 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 38469 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 38470 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 38471 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 38472 U$$2.picorv32.instr_ecall_ebreak
.sym 38477 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38479 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22202
.sym 38480 U$$2.picorv32.trap
.sym 38481 U$$2.picorv32.latched_rd[0]
.sym 38482 U$$2.picorv32.mem_rdata_q[29]
.sym 38485 U$$2.mem_addr[7]
.sym 38487 U$$2.picorv32.mem_rdata_q[30]
.sym 38488 U$$2.picorv32.mem_rdata_q[28]
.sym 38500 $abc$27913$new_n2625_
.sym 38506 U$$2.picorv32.mem_do_rinst
.sym 38507 U$$2.picorv32.mem_state[1]
.sym 38510 cd_sync.ready
.sym 38512 U$$2.picorv32.mem_state[0]
.sym 38515 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 38516 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 38517 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22152
.sym 38518 U$$2.picorv32.mem_xfer
.sym 38526 $abc$27913$new_n2947_
.sym 38527 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 38533 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 38535 U$$2.picorv32.clear_prefetched_high_word
.sym 38536 U$$2.picorv32.trap
.sym 38546 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 38548 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 38565 cd_sync.ready
.sym 38566 U$$2.picorv32.trap
.sym 38570 $abc$27913$new_n2947_
.sym 38571 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 38572 cd_sync.ready
.sym 38575 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 38576 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 38578 U$$2.picorv32.mem_xfer
.sym 38581 U$$2.picorv32.mem_state[1]
.sym 38582 U$$2.picorv32.mem_do_rinst
.sym 38583 U$$2.picorv32.mem_xfer
.sym 38584 U$$2.picorv32.mem_state[0]
.sym 38585 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22152
.sym 38586 cd_sync_clk16_0__i_$glb_clk
.sym 38587 U$$2.picorv32.clear_prefetched_high_word
.sym 38597 U$$2.picorv32.mem_rdata_q[12]
.sym 38605 U$$2.picorv32.instr_ecall_ebreak
.sym 38606 cd_sync.ready
.sym 38610 U$$2.picorv32.mem_do_rinst
.sym 38620 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 38622 U$$2.picorv32.trap
.sym 38645 U$$2.picorv32.mem_la_read
.sym 38656 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22180
.sym 38658 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 38683 U$$2.picorv32.mem_la_read
.sym 38708 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22180
.sym 38709 cd_sync_clk16_0__i_$glb_clk
.sym 38710 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 38769 U$$2.mem_w_data[11]
.sym 38771 U$$2.mem_w_data[12]
.sym 38776 U$$2.mem_w_data[8]
.sym 38791 U$$2.mem_w_data[8]
.sym 38812 U$$2.mem_w_data[12]
.sym 38815 U$$2.mem_w_data[11]
.sym 38900 U$$2.mem_w_data[1]
.sym 38908 U$$2.mem_w_data[1]
.sym 38977 U$$2.mem_addr[7]
.sym 40165 U$$2.picorv32.pcpi_mul.rdx[25]
.sym 40166 $abc$27913$auto$maccmap.cc:112:fulladd$6639[3]
.sym 40168 U$$2.picorv32.pcpi_mul.rdx[26]
.sym 40169 U$$2.picorv32.pcpi_mul.rdx[27]
.sym 40171 $abc$27913$auto$maccmap.cc:111:fulladd$6638[3]
.sym 40180 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 40182 U$$2.picorv32.pcpi_rs2[25]
.sym 40206 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40208 U$$2.picorv32.pcpi_mul.rdx[1]
.sym 40212 U$$2.picorv32.pcpi_mul.rd[1]
.sym 40218 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 40220 U$$2.picorv32.pcpi_mul.next_rs2[28]
.sym 40221 U$$2.picorv32.pcpi_mul.rd[28]
.sym 40223 U$$2.picorv32.pcpi_rs2[28]
.sym 40225 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40228 $PACKER_GND_NET
.sym 40233 U$$2.picorv32.pcpi_mul.rdx[28]
.sym 40234 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 40239 U$$2.picorv32.pcpi_mul.rdx[28]
.sym 40240 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40241 U$$2.picorv32.pcpi_mul.rd[28]
.sym 40242 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 40245 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40246 U$$2.picorv32.pcpi_mul.rd[28]
.sym 40247 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 40248 U$$2.picorv32.pcpi_mul.rdx[28]
.sym 40253 $PACKER_GND_NET
.sym 40257 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40258 U$$2.picorv32.pcpi_mul.rdx[1]
.sym 40259 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 40260 U$$2.picorv32.pcpi_mul.rd[1]
.sym 40264 U$$2.picorv32.pcpi_rs2[28]
.sym 40265 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40266 U$$2.picorv32.pcpi_mul.next_rs2[28]
.sym 40270 $PACKER_GND_NET
.sym 40281 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40282 U$$2.picorv32.pcpi_mul.rd[1]
.sym 40283 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 40284 U$$2.picorv32.pcpi_mul.rdx[1]
.sym 40285 cd_sync.ready_$glb_ce
.sym 40286 cd_sync_clk16_0__i_$glb_clk
.sym 40293 U$$2.picorv32.pcpi_mul.rd[26]
.sym 40294 U$$2.picorv32.pcpi_mul.rd[27]
.sym 40295 U$$2.picorv32.pcpi_mul.rdx[28]
.sym 40296 $abc$27913$auto$maccmap.cc:111:fulladd$6638[1]
.sym 40297 U$$2.picorv32.pcpi_mul.rd[25]
.sym 40298 $abc$27913$auto$maccmap.cc:112:fulladd$6639[1]
.sym 40299 $abc$27913$auto$maccmap.cc:111:fulladd$6638[2]
.sym 40305 U$$2.picorv32.reg_next_pc[29]
.sym 40314 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40319 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40322 $PACKER_GND_NET
.sym 40329 $PACKER_GND_NET
.sym 40356 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 40357 U$$2.picorv32.pcpi_rs2[27]
.sym 40358 U$$2.picorv32.pcpi_mul.rd[26]
.sym 40363 U$$2.picorv32.pcpi_rs2[28]
.sym 40369 U$$2.picorv32.pcpi_rs2[27]
.sym 40370 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 40371 U$$2.picorv32.pcpi_mul.next_rs2[26]
.sym 40372 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 40373 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40377 U$$2.picorv32.pcpi_rs2[26]
.sym 40378 U$$2.picorv32.mem_la_wdata[3]
.sym 40381 U$$2.picorv32.pcpi_mul.rdx[26]
.sym 40385 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40386 U$$2.picorv32.pcpi_mul.rd[26]
.sym 40389 $PACKER_GND_NET
.sym 40394 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 40402 $PACKER_GND_NET
.sym 40408 U$$2.picorv32.pcpi_rs2[26]
.sym 40409 U$$2.picorv32.pcpi_mul.next_rs2[26]
.sym 40411 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40414 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 40415 U$$2.picorv32.pcpi_mul.rdx[26]
.sym 40416 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40417 U$$2.picorv32.pcpi_mul.rd[26]
.sym 40432 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 40433 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40435 U$$2.picorv32.mem_la_wdata[3]
.sym 40438 U$$2.picorv32.pcpi_rs2[27]
.sym 40439 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 40440 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40447 $PACKER_GND_NET
.sym 40448 cd_sync.ready_$glb_ce
.sym 40449 cd_sync_clk16_0__i_$glb_clk
.sym 40451 $abc$27913$auto$maccmap.cc:111:fulladd$6638[0]
.sym 40452 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 40453 $abc$27913$auto$maccmap.cc:111:fulladd$6576[0]
.sym 40454 $abc$27913$auto$maccmap.cc:112:fulladd$6639[0]
.sym 40455 U$$2.picorv32.pcpi_mul.rd[24]
.sym 40456 $PACKER_VCC_NET
.sym 40458 U$$2.picorv32.pcpi_mul.rd[0]
.sym 40460 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 40467 U$$2.picorv32.reg_out[31]
.sym 40470 $abc$27913$new_n4303_
.sym 40472 U$$2.picorv32.reg_out[31]
.sym 40473 U$$2.picorv32.pcpi_rs2[26]
.sym 40474 U$$2.picorv32.mem_la_wdata[3]
.sym 40475 U$$2.picorv32.pcpi_mul.rd[27]
.sym 40476 U$$2.picorv32.pcpi_mul.rd[24]
.sym 40477 U$$2.picorv32.pcpi_int_rd[6]
.sym 40478 $PACKER_VCC_NET
.sym 40481 U$$2.picorv32.pcpi_mul.rd[25]
.sym 40483 U$$2.picorv32.pcpi_rs2[28]
.sym 40485 $abc$27913$new_n3706_
.sym 40495 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 40497 U$$2.picorv32.pcpi_mul.next_rs2[4]
.sym 40500 U$$2.picorv32.pcpi_mul.next_rs2[25]
.sym 40501 U$$2.picorv32.pcpi_mul.next_rs2[24]
.sym 40503 U$$2.picorv32.mem_la_wdata[2]
.sym 40504 U$$2.picorv32.pcpi_rs2[24]
.sym 40505 $PACKER_GND_NET
.sym 40506 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 40508 U$$2.picorv32.pcpi_rs2[23]
.sym 40509 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 40512 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40514 U$$2.picorv32.pcpi_rs2[25]
.sym 40516 U$$2.picorv32.mem_la_wdata[1]
.sym 40517 U$$2.picorv32.mem_la_wdata[4]
.sym 40525 U$$2.picorv32.pcpi_mul.next_rs2[24]
.sym 40527 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40528 U$$2.picorv32.pcpi_rs2[24]
.sym 40532 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40533 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 40534 U$$2.picorv32.pcpi_rs2[23]
.sym 40537 U$$2.picorv32.pcpi_rs2[25]
.sym 40539 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40540 U$$2.picorv32.pcpi_mul.next_rs2[25]
.sym 40543 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 40544 U$$2.picorv32.mem_la_wdata[2]
.sym 40546 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40549 U$$2.picorv32.mem_la_wdata[4]
.sym 40550 U$$2.picorv32.pcpi_mul.next_rs2[4]
.sym 40551 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40556 $PACKER_GND_NET
.sym 40561 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40562 U$$2.picorv32.mem_la_wdata[1]
.sym 40564 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 40568 $PACKER_GND_NET
.sym 40571 cd_sync.ready_$glb_ce
.sym 40572 cd_sync_clk16_0__i_$glb_clk
.sym 40574 U$$2.picorv32.reg_out[29]
.sym 40576 U$$2.picorv32.reg_out[27]
.sym 40577 $abc$27913$new_n3706_
.sym 40580 U$$2.picorv32.reg_out[30]
.sym 40581 $PACKER_VCC_NET
.sym 40583 $PACKER_VCC_NET
.sym 40587 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 40591 U$$2.picorv32.mem_la_wdata[2]
.sym 40592 U$$2.picorv32.pcpi_mul.rdx[24]
.sym 40593 $PACKER_GND_NET
.sym 40594 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 40596 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 40598 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[28]_new_
.sym 40599 U$$2.picorv32.pcpi_rs2[30]
.sym 40600 U$$2.picorv32.reg_out[24]
.sym 40601 $PACKER_GND_NET
.sym 40602 U$$2.picorv32.mem_la_wdata[1]
.sym 40603 U$$2.picorv32.mem_la_wdata[4]
.sym 40604 $PACKER_VCC_NET
.sym 40607 U$$2.picorv32.reg_out[29]
.sym 40608 $abc$27913$new_n3722_
.sym 40609 U$$2.picorv32.pcpi_mul.rd[6]
.sym 40617 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 40622 U$$2.picorv32.pcpi_mul.rd[59]
.sym 40623 U$$2.picorv32.pcpi_mul.rd[57]
.sym 40624 U$$2.picorv32.pcpi_mul.rd[58]
.sym 40625 U$$2.picorv32.pcpi_mul.rd[28]
.sym 40631 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 40632 U$$2.picorv32.pcpi_int_rd[4]
.sym 40633 U$$2.picorv32.pcpi_mul.rd[26]
.sym 40634 U$$2.picorv32.pcpi_int_rd[0]
.sym 40635 U$$2.picorv32.pcpi_mul.rd[27]
.sym 40637 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40641 U$$2.picorv32.pcpi_mul.rd[25]
.sym 40644 U$$2.picorv32.pcpi_mul.rd[60]
.sym 40645 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40648 U$$2.picorv32.pcpi_mul.rd[27]
.sym 40649 U$$2.picorv32.pcpi_mul.rd[59]
.sym 40650 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40655 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 40656 U$$2.picorv32.pcpi_int_rd[4]
.sym 40661 U$$2.picorv32.pcpi_mul.rd[25]
.sym 40662 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40663 U$$2.picorv32.pcpi_mul.rd[57]
.sym 40667 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 40668 U$$2.picorv32.pcpi_int_rd[0]
.sym 40679 U$$2.picorv32.pcpi_mul.rd[58]
.sym 40680 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40681 U$$2.picorv32.pcpi_mul.rd[26]
.sym 40691 U$$2.picorv32.pcpi_mul.rd[60]
.sym 40692 U$$2.picorv32.pcpi_mul.rd[28]
.sym 40693 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40694 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 40695 cd_sync_clk16_0__i_$glb_clk
.sym 40697 U$$2.picorv32.reg_out[26]
.sym 40698 U$$2.picorv32.reg_out[14]
.sym 40699 U$$2.picorv32.reg_out[22]
.sym 40700 U$$2.picorv32.reg_out[28]
.sym 40701 U$$2.picorv32.pcpi_rs1[4]
.sym 40703 U$$2.picorv32.reg_out[12]
.sym 40704 U$$2.picorv32.reg_out[24]
.sym 40709 U$$2.picorv32.reg_pc[16]
.sym 40710 U$$2.picorv32.pcpi_mul.rd[58]
.sym 40714 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40715 U$$2.picorv32.mem_wordsize[0]
.sym 40718 U$$2.picorv32.pcpi_rs1[29]
.sym 40719 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 40720 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 40722 U$$2.picorv32.pcpi_int_rd[25]
.sym 40723 U$$2.mem_rdata[22]
.sym 40726 U$$2.picorv32.pcpi_int_rd[1]
.sym 40727 U$$2.picorv32.latched_is_lh
.sym 40728 U$$2.picorv32.cpu_state[6]
.sym 40729 U$$2.picorv32.cpu_state[6]
.sym 40730 U$$2.picorv32.compressed_instr
.sym 40731 U$$2.picorv32.latched_is_lb
.sym 40732 $abc$27913$new_n3785_
.sym 40738 U$$2.mem_rdata[30]
.sym 40739 $abc$27913$new_n3785_
.sym 40740 U$$2.picorv32.cpu_state[6]
.sym 40742 U$$2.mem_rdata[27]
.sym 40743 U$$2.mem_rdata[29]
.sym 40744 U$$2.picorv32.pcpi_mul.rd[22]
.sym 40746 U$$2.picorv32.pcpi_mul.rd[24]
.sym 40748 U$$2.picorv32.pcpi_mul.rd[38]
.sym 40749 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40751 U$$2.picorv32.pcpi_mul.rd[46]
.sym 40752 U$$2.picorv32.pcpi_mul.rd[52]
.sym 40755 U$$2.picorv32.cpu_state[6]
.sym 40759 U$$2.picorv32.pcpi_mul.rd[20]
.sym 40762 U$$2.picorv32.pcpi_mul.rd[56]
.sym 40763 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40765 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 40766 U$$2.picorv32.pcpi_mul.rd[14]
.sym 40768 U$$2.picorv32.pcpi_mul.rd[54]
.sym 40769 U$$2.picorv32.pcpi_mul.rd[6]
.sym 40771 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40772 $abc$27913$new_n3785_
.sym 40773 U$$2.mem_rdata[27]
.sym 40774 U$$2.picorv32.cpu_state[6]
.sym 40777 U$$2.picorv32.pcpi_mul.rd[38]
.sym 40778 U$$2.picorv32.pcpi_mul.rd[6]
.sym 40780 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40784 U$$2.picorv32.pcpi_mul.rd[20]
.sym 40785 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40786 U$$2.picorv32.pcpi_mul.rd[52]
.sym 40789 U$$2.picorv32.pcpi_mul.rd[56]
.sym 40791 U$$2.picorv32.pcpi_mul.rd[24]
.sym 40792 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40795 U$$2.mem_rdata[30]
.sym 40796 $abc$27913$new_n3785_
.sym 40797 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40798 U$$2.picorv32.cpu_state[6]
.sym 40801 U$$2.mem_rdata[29]
.sym 40802 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40803 $abc$27913$new_n3785_
.sym 40804 U$$2.picorv32.cpu_state[6]
.sym 40807 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40809 U$$2.picorv32.pcpi_mul.rd[22]
.sym 40810 U$$2.picorv32.pcpi_mul.rd[54]
.sym 40813 U$$2.picorv32.pcpi_mul.rd[14]
.sym 40814 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 40816 U$$2.picorv32.pcpi_mul.rd[46]
.sym 40817 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 40818 cd_sync_clk16_0__i_$glb_clk
.sym 40821 U$$2.picorv32.reg_out[25]
.sym 40822 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[14]_new_
.sym 40823 U$$2.picorv32.reg_out[21]
.sym 40824 U$$2.picorv32.reg_out[20]
.sym 40825 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[22]_new_
.sym 40826 $abc$27913$new_n3781_
.sym 40827 $abc$27913$new_n3831_
.sym 40830 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 40831 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 40832 $abc$27913$new_n3804_
.sym 40833 U$$2.picorv32.reg_out[12]
.sym 40835 U$$2.picorv32.decoded_imm_j[7]
.sym 40837 U$$2.picorv32.instr_jal
.sym 40838 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 40840 U$$2.picorv32.pcpi_mul.rd[52]
.sym 40842 U$$2.mem_rdata[30]
.sym 40844 U$$2.picorv32.reg_out[22]
.sym 40845 U$$2.picorv32.cpu_state[3]
.sym 40847 U$$2.picorv32.pcpi_rs2[29]
.sym 40848 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 40850 U$$2.picorv32.pcpi_rs1[15]
.sym 40851 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 40852 U$$2.picorv32.mem_wordsize[1]
.sym 40853 $abc$27913$new_n3752_
.sym 40855 U$$2.mem_rdata[17]
.sym 40863 $abc$27913$U$$2.picorv32.mem_rdata_word[4]_new_inv_
.sym 40864 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40867 U$$2.mem_rdata[24]
.sym 40870 U$$2.picorv32.pcpi_int_rd[31]
.sym 40871 $abc$27913$new_n3723_
.sym 40872 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[31]_new_
.sym 40875 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 40876 U$$2.mem_rdata[20]
.sym 40877 $abc$27913$new_n3752_
.sym 40879 U$$2.mem_rdata[26]
.sym 40880 $abc$27913$new_n3722_
.sym 40882 $abc$27913$new_n3785_
.sym 40883 $abc$27913$U$$2.picorv32.mem_rdata_word[12]_new_inv_
.sym 40884 $abc$27913$new_n3831_
.sym 40885 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 40886 U$$2.mem_rdata[28]
.sym 40887 U$$2.picorv32.latched_is_lh
.sym 40888 U$$2.picorv32.cpu_state[6]
.sym 40889 U$$2.picorv32.cpu_state[6]
.sym 40892 $abc$27913$U$$2.picorv32.mem_rdata_word[15]_new_inv_
.sym 40894 U$$2.picorv32.cpu_state[6]
.sym 40895 $abc$27913$new_n3785_
.sym 40896 U$$2.mem_rdata[28]
.sym 40897 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40900 $abc$27913$new_n3831_
.sym 40901 U$$2.picorv32.pcpi_int_rd[31]
.sym 40902 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 40903 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[31]_new_
.sym 40906 U$$2.mem_rdata[24]
.sym 40907 $abc$27913$new_n3785_
.sym 40908 U$$2.picorv32.cpu_state[6]
.sym 40909 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40912 U$$2.picorv32.latched_is_lh
.sym 40913 $abc$27913$U$$2.picorv32.mem_rdata_word[15]_new_inv_
.sym 40914 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 40918 U$$2.picorv32.cpu_state[6]
.sym 40919 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40920 U$$2.mem_rdata[26]
.sym 40921 $abc$27913$new_n3785_
.sym 40924 $abc$27913$new_n3785_
.sym 40925 U$$2.mem_rdata[20]
.sym 40926 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40927 U$$2.picorv32.cpu_state[6]
.sym 40930 U$$2.picorv32.cpu_state[6]
.sym 40931 $abc$27913$new_n3722_
.sym 40932 $abc$27913$U$$2.picorv32.mem_rdata_word[4]_new_inv_
.sym 40933 $abc$27913$new_n3723_
.sym 40936 U$$2.picorv32.cpu_state[6]
.sym 40937 $abc$27913$new_n3752_
.sym 40938 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 40939 $abc$27913$U$$2.picorv32.mem_rdata_word[12]_new_inv_
.sym 40941 cd_sync_clk16_0__i_$glb_clk
.sym 40943 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 40944 U$$2.picorv32.reg_out[17]
.sym 40945 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[16]_new_
.sym 40946 U$$2.picorv32.reg_out[18]
.sym 40947 U$$2.picorv32.reg_out[16]
.sym 40948 $abc$27913$new_n3785_
.sym 40949 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 40950 U$$2.picorv32.reg_out[11]
.sym 40951 U$$2.picorv32.alu_out_q[25]
.sym 40952 U$$2.picorv32.decoded_imm_j[15]
.sym 40953 U$$2.picorv32.decoded_imm_j[15]
.sym 40954 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6023[0]_new_inv_
.sym 40955 U$$2.picorv32.decoded_imm_j[16]
.sym 40956 U$$2.picorv32.decoded_imm_j[1]
.sym 40957 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[20]_new_
.sym 40958 U$$2.picorv32.reg_out[21]
.sym 40959 $abc$27913$new_n3723_
.sym 40960 U$$2.picorv32.decoded_imm_j[12]
.sym 40961 U$$2.picorv32.decoded_imm_j[5]
.sym 40962 U$$2.picorv32.pcpi_rs2[23]
.sym 40963 U$$2.picorv32.mem_la_wdata[3]
.sym 40966 U$$2.picorv32.decoded_imm_j[13]
.sym 40967 U$$2.picorv32.pcpi_rs2[28]
.sym 40969 U$$2.picorv32.pcpi_int_rd[13]
.sym 40970 U$$2.picorv32.decoded_imm_j[2]
.sym 40971 U$$2.picorv32.reg_out[9]
.sym 40972 U$$2.picorv32.mem_wordsize[0]
.sym 40974 U$$2.picorv32.pcpi_int_rd[6]
.sym 40976 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 40977 $abc$27913$new_n3706_
.sym 40978 U$$2.picorv32.latched_is_lb
.sym 40984 U$$2.mem_rdata[18]
.sym 40987 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40988 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[19]_new_
.sym 40990 $abc$27913$new_n3747_
.sym 40991 U$$2.picorv32.pcpi_int_rd[19]
.sym 40992 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 40993 U$$2.mem_rdata[21]
.sym 40995 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 40996 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 40997 U$$2.mem_rdata[30]
.sym 40998 U$$2.picorv32.cpu_state[6]
.sym 41000 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 41001 U$$2.mem_rdata[25]
.sym 41003 U$$2.picorv32.latched_is_lb
.sym 41004 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 41006 $abc$27913$U$$2.picorv32.mem_rdata_word[7]_new_inv_
.sym 41007 $abc$27913$new_n3795_
.sym 41008 $abc$27913$new_n3746_
.sym 41013 $abc$27913$new_n3785_
.sym 41014 $abc$27913$U$$2.picorv32.mem_rdata_word[7]_new_inv_
.sym 41015 U$$2.mem_rdata[17]
.sym 41017 U$$2.mem_rdata[18]
.sym 41018 U$$2.picorv32.cpu_state[6]
.sym 41019 $abc$27913$new_n3785_
.sym 41020 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 41023 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 41024 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 41025 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 41026 U$$2.mem_rdata[30]
.sym 41029 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 41030 U$$2.mem_rdata[25]
.sym 41031 $abc$27913$new_n3785_
.sym 41032 U$$2.picorv32.cpu_state[6]
.sym 41035 $abc$27913$new_n3746_
.sym 41036 $abc$27913$new_n3747_
.sym 41037 U$$2.picorv32.cpu_state[6]
.sym 41038 $abc$27913$U$$2.picorv32.mem_rdata_word[7]_new_inv_
.sym 41041 $abc$27913$new_n3785_
.sym 41042 U$$2.picorv32.cpu_state[6]
.sym 41043 U$$2.mem_rdata[21]
.sym 41044 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 41047 $abc$27913$new_n3795_
.sym 41048 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[19]_new_
.sym 41049 U$$2.picorv32.pcpi_int_rd[19]
.sym 41050 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 41054 U$$2.picorv32.latched_is_lb
.sym 41056 $abc$27913$U$$2.picorv32.mem_rdata_word[7]_new_inv_
.sym 41059 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 41060 $abc$27913$new_n3785_
.sym 41061 U$$2.picorv32.cpu_state[6]
.sym 41062 U$$2.mem_rdata[17]
.sym 41064 cd_sync_clk16_0__i_$glb_clk
.sym 41066 U$$2.picorv32.reg_out[9]
.sym 41067 U$$2.picorv32.pcpi_int_ready
.sym 41068 U$$2.picorv32.reg_out[13]
.sym 41070 $abc$27913$new_n3752_
.sym 41071 U$$2.picorv32.reg_out[10]
.sym 41072 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[13]_new_
.sym 41073 $abc$27913$new_n3795_
.sym 41075 U$$2.picorv32.decoded_imm_j[19]
.sym 41076 U$$2.picorv32.decoded_imm_j[19]
.sym 41078 U$$2.picorv32.pcpi_rs2[30]
.sym 41079 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 41080 U$$2.picorv32.mem_la_wdata[2]
.sym 41081 U$$2.picorv32.mem_wordsize[0]
.sym 41082 U$$2.picorv32.mem_la_wdata[7]
.sym 41083 U$$2.picorv32.mem_la_wdata[6]
.sym 41084 U$$2.picorv32.decoded_imm_j[4]
.sym 41085 U$$2.picorv32.decoded_imm_j[11]
.sym 41087 U$$2.picorv32.mem_wordsize[0]
.sym 41088 U$$2.picorv32.pcpi_rs2[13]
.sym 41089 U$$2.mem_rdata[16]
.sym 41091 $abc$27913$new_n3752_
.sym 41093 $PACKER_GND_NET
.sym 41094 U$$2.picorv32.decoded_imm_j[23]
.sym 41095 U$$2.picorv32.mem_la_wdata[4]
.sym 41096 $PACKER_VCC_NET
.sym 41097 U$$2.picorv32.decoded_imm_j[9]
.sym 41098 U$$2.picorv32.pcpi_rs2[30]
.sym 41099 U$$2.picorv32.reg_out[9]
.sym 41100 U$$2.picorv32.pcpi_rs1[6]
.sym 41107 U$$2.picorv32.mem_rdata_latched[12]
.sym 41109 $abc$27913$U$$2.picorv32.mem_rdata_word[9]_new_inv_
.sym 41111 U$$2.picorv32.pcpi_rs1[1]
.sym 41113 U$$2.picorv32.pcpi_int_rd[5]
.sym 41115 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 41117 $abc$27913$new_n3731_
.sym 41118 $abc$27913$U$$2.picorv32.mem_rdata_word[11]_new_inv_
.sym 41119 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 41121 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 41122 $abc$27913$U$$2.picorv32.mem_rdata_word[10]_new_inv_
.sym 41123 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 41124 U$$2.picorv32.mem_wordsize[1]
.sym 41125 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 41126 U$$2.mem_rdata[29]
.sym 41132 U$$2.picorv32.mem_wordsize[0]
.sym 41134 U$$2.picorv32.cpu_state[6]
.sym 41135 $abc$27913$new_n3752_
.sym 41140 U$$2.picorv32.mem_wordsize[0]
.sym 41141 U$$2.picorv32.mem_wordsize[1]
.sym 41142 U$$2.picorv32.pcpi_rs1[1]
.sym 41147 U$$2.picorv32.mem_rdata_latched[12]
.sym 41152 U$$2.picorv32.cpu_state[6]
.sym 41153 $abc$27913$new_n3752_
.sym 41154 $abc$27913$U$$2.picorv32.mem_rdata_word[10]_new_inv_
.sym 41155 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 41158 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 41159 $abc$27913$U$$2.picorv32.mem_rdata_word[9]_new_inv_
.sym 41160 $abc$27913$new_n3752_
.sym 41161 U$$2.picorv32.cpu_state[6]
.sym 41164 U$$2.picorv32.mem_wordsize[0]
.sym 41167 U$$2.picorv32.mem_wordsize[1]
.sym 41170 U$$2.mem_rdata[29]
.sym 41171 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 41172 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 41173 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 41176 U$$2.picorv32.pcpi_int_rd[5]
.sym 41177 $abc$27913$new_n3731_
.sym 41179 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 41182 $abc$27913$new_n3752_
.sym 41183 U$$2.picorv32.cpu_state[6]
.sym 41184 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 41185 $abc$27913$U$$2.picorv32.mem_rdata_word[11]_new_inv_
.sym 41186 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 41187 cd_sync_clk16_0__i_$glb_clk
.sym 41189 $abc$27913$new_n3757_
.sym 41190 $abc$27913$new_n3739_
.sym 41191 $abc$27913$new_n3707_
.sym 41192 $abc$27913$new_n3715_
.sym 41193 U$$2.picorv32.mem_rdata_q[26]
.sym 41194 $abc$27913$new_n2633_
.sym 41195 U$$2.picorv32.reg_out[2]
.sym 41196 $abc$27913$new_n2635_
.sym 41201 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 41203 $abc$27913$new_n3731_
.sym 41204 U$$2.picorv32.reg_out[7]
.sym 41206 U$$2.picorv32.pcpi_rs2[17]
.sym 41208 U$$2.picorv32.pcpi_rs2[9]
.sym 41209 U$$2.picorv32.pcpi_rs1[0]
.sym 41210 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 41212 U$$2.picorv32.reg_out[13]
.sym 41214 U$$2.picorv32.latched_is_lh
.sym 41215 U$$2.picorv32.decoded_imm_j[18]
.sym 41216 U$$2.picorv32.instr_lui
.sym 41217 U$$2.picorv32.compressed_instr
.sym 41218 U$$2.picorv32.pcpi_int_rd[1]
.sym 41219 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 41220 U$$2.picorv32.cpu_state[6]
.sym 41221 U$$2.picorv32.decoded_imm_j[17]
.sym 41222 U$$2.picorv32.instr_lui
.sym 41223 U$$2.picorv32.cpu_state[6]
.sym 41224 $abc$27913$new_n2651_
.sym 41231 U$$2.picorv32.decoded_imm_j[12]
.sym 41232 U$$2.picorv32.pcpi_rs1[1]
.sym 41233 U$$2.picorv32.instr_lui
.sym 41236 U$$2.mem_rdata[29]
.sym 41238 U$$2.mem_rdata[30]
.sym 41239 U$$2.picorv32.instr_auipc
.sym 41241 U$$2.picorv32.instr_jal
.sym 41242 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 41243 U$$2.picorv32.mem_rdata_q[12]
.sym 41244 U$$2.picorv32.pcpi_int_rd[6]
.sym 41245 $abc$27913$new_n3702_
.sym 41246 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 41247 $abc$27913$new_n2663_
.sym 41248 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 41249 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41250 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41251 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 41254 U$$2.mem_rdata[18]
.sym 41255 $abc$27913$new_n3739_
.sym 41256 U$$2.picorv32.mem_rdata_q[20]
.sym 41258 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 41261 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 41263 U$$2.mem_rdata[29]
.sym 41264 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 41265 U$$2.picorv32.pcpi_rs1[1]
.sym 41266 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 41269 U$$2.picorv32.instr_lui
.sym 41270 U$$2.picorv32.mem_rdata_q[12]
.sym 41271 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41272 U$$2.picorv32.instr_auipc
.sym 41281 U$$2.picorv32.mem_rdata_q[20]
.sym 41282 U$$2.picorv32.instr_auipc
.sym 41283 U$$2.picorv32.instr_lui
.sym 41284 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41287 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 41288 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 41289 U$$2.picorv32.pcpi_rs1[1]
.sym 41290 U$$2.mem_rdata[30]
.sym 41293 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 41294 $abc$27913$new_n3702_
.sym 41295 U$$2.mem_rdata[18]
.sym 41299 U$$2.picorv32.instr_jal
.sym 41300 U$$2.picorv32.decoded_imm_j[12]
.sym 41301 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 41302 $abc$27913$new_n2663_
.sym 41306 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 41307 U$$2.picorv32.pcpi_int_rd[6]
.sym 41308 $abc$27913$new_n3739_
.sym 41309 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 41310 cd_sync_clk16_0__i_$glb_clk
.sym 41311 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 41312 U$$2.picorv32.decoded_imm[24]
.sym 41313 U$$2.picorv32.decoded_imm[10]
.sym 41314 U$$2.picorv32.decoded_imm[15]
.sym 41315 U$$2.picorv32.decoded_imm[6]
.sym 41316 $abc$27913$new_n2637_
.sym 41317 $abc$27913$new_n2641_
.sym 41318 U$$2.picorv32.decoded_imm[5]
.sym 41319 U$$2.picorv32.decoded_imm[13]
.sym 41321 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41322 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41324 U$$2.picorv32.pcpi_rs2[12]
.sym 41325 U$$2.picorv32.decoded_imm_j[7]
.sym 41326 U$$2.picorv32.pcpi_rs2[10]
.sym 41328 U$$2.picorv32.mem_la_wdata[5]
.sym 41329 U$$2.picorv32.instr_jal
.sym 41332 $abc$27913$new_n2647_
.sym 41333 U$$2.picorv32.decoded_imm[4]
.sym 41334 U$$2.picorv32.pcpi_rs1[9]
.sym 41335 U$$2.picorv32.pcpi_rs1[3]
.sym 41336 $abc$27913$new_n4672_
.sym 41337 $abc$27913$new_n2657_
.sym 41338 U$$2.picorv32.pcpi_rs1[2]
.sym 41339 U$$2.picorv32.pcpi_rs2[29]
.sym 41340 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 41341 U$$2.picorv32.decoded_imm[5]
.sym 41343 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41345 U$$2.picorv32.pcpi_rs2[21]
.sym 41346 U$$2.picorv32.mem_la_wdata[5]
.sym 41347 U$$2.mem_rdata[17]
.sym 41353 $abc$27913$new_n4679_
.sym 41354 U$$2.mem_rdata[17]
.sym 41356 $abc$27913$U$$2.picorv32.mem_rdata_word[0]_new_inv_
.sym 41357 $abc$27913$new_n4683_
.sym 41358 $abc$27913$new_n4685_
.sym 41360 $abc$27913$new_n3738_
.sym 41361 $abc$27913$new_n4681_
.sym 41362 $abc$27913$new_n4684_
.sym 41364 $abc$27913$new_n3689_
.sym 41365 $abc$27913$new_n3730_
.sym 41367 U$$2.mem_rdata[22]
.sym 41368 $abc$27913$new_n3682_
.sym 41369 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 41370 U$$2.mem_rdata[21]
.sym 41371 $abc$27913$new_n4671_
.sym 41372 U$$2.mem_rdata[16]
.sym 41373 U$$2.picorv32.cpu_state[6]
.sym 41375 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41376 U$$2.picorv32.instr_lui
.sym 41377 U$$2.picorv32.pcpi_rs1[0]
.sym 41378 U$$2.picorv32.instr_auipc
.sym 41379 U$$2.picorv32.mem_rdata_q[13]
.sym 41380 $abc$27913$new_n3691_
.sym 41381 U$$2.picorv32.cpu_state[6]
.sym 41384 $abc$27913$new_n4680_
.sym 41386 U$$2.picorv32.cpu_state[6]
.sym 41387 $abc$27913$new_n3730_
.sym 41388 $abc$27913$new_n4680_
.sym 41389 $abc$27913$new_n4681_
.sym 41392 U$$2.mem_rdata[22]
.sym 41393 $abc$27913$new_n4683_
.sym 41394 U$$2.picorv32.pcpi_rs1[0]
.sym 41395 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 41398 U$$2.picorv32.cpu_state[6]
.sym 41399 $abc$27913$new_n3738_
.sym 41400 $abc$27913$new_n4684_
.sym 41401 $abc$27913$new_n4685_
.sym 41404 U$$2.mem_rdata[16]
.sym 41405 $abc$27913$new_n3682_
.sym 41407 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 41410 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 41411 U$$2.mem_rdata[17]
.sym 41412 $abc$27913$new_n4671_
.sym 41413 U$$2.picorv32.pcpi_rs1[0]
.sym 41416 $abc$27913$U$$2.picorv32.mem_rdata_word[0]_new_inv_
.sym 41417 $abc$27913$new_n3691_
.sym 41418 U$$2.picorv32.cpu_state[6]
.sym 41419 $abc$27913$new_n3689_
.sym 41422 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41423 U$$2.picorv32.mem_rdata_q[13]
.sym 41424 U$$2.picorv32.instr_auipc
.sym 41425 U$$2.picorv32.instr_lui
.sym 41428 U$$2.picorv32.pcpi_rs1[0]
.sym 41429 $abc$27913$new_n4679_
.sym 41430 U$$2.mem_rdata[21]
.sym 41431 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 41433 cd_sync_clk16_0__i_$glb_clk
.sym 41436 $abc$27913$new_n2653_
.sym 41438 $abc$27913$new_n3691_
.sym 41439 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[0]
.sym 41440 $abc$27913$new_n2651_
.sym 41441 U$$2.picorv32.decoded_rs2[0]
.sym 41442 $abc$27913$new_n3698_
.sym 41444 U$$2.picorv32.pcpi_rs2[25]
.sym 41447 U$$2.picorv32.decoded_imm_j[1]
.sym 41448 U$$2.picorv32.decoded_imm_j[8]
.sym 41449 U$$2.picorv32.decoded_imm[16]
.sym 41450 U$$2.picorv32.decoded_imm[6]
.sym 41452 U$$2.picorv32.decoded_imm[13]
.sym 41453 U$$2.picorv32.reg_out[6]
.sym 41454 U$$2.picorv32.latched_store
.sym 41456 U$$2.picorv32.pcpi_rs2[23]
.sym 41457 U$$2.picorv32.decoded_imm_j[13]
.sym 41458 U$$2.picorv32.decoded_imm[15]
.sym 41459 $abc$27913$new_n2480_
.sym 41460 U$$2.picorv32.decoded_imm[3]
.sym 41461 U$$2.picorv32.mem_rdata_latched[4]
.sym 41462 U$$2.picorv32.decoded_imm[2]
.sym 41463 U$$2.picorv32.pcpi_rs2[28]
.sym 41464 U$$2.picorv32.mem_la_wdata[6]
.sym 41465 U$$2.picorv32.mem_rdata_q[22]
.sym 41466 U$$2.picorv32.decoded_imm_j[2]
.sym 41467 U$$2.picorv32.next_pc[2]
.sym 41468 U$$2.picorv32.mem_rdata_q[24]
.sym 41469 U$$2.picorv32.latched_rd[3]
.sym 41470 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 41476 $abc$27913$new_n3189_
.sym 41477 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 41478 $abc$27913$new_n3142_
.sym 41479 $abc$27913$new_n4080_
.sym 41482 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 41484 $abc$27913$new_n3115_
.sym 41489 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 41498 $abc$27913$new_n3121_
.sym 41503 U$$2.picorv32.mem_rdata_latched[12]
.sym 41504 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41506 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 41507 $abc$27913$new_n3132_
.sym 41511 $abc$27913$new_n3189_
.sym 41512 $abc$27913$new_n4080_
.sym 41516 $abc$27913$new_n3142_
.sym 41517 $abc$27913$new_n4080_
.sym 41522 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 41523 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 41524 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41527 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41528 U$$2.picorv32.mem_rdata_latched[12]
.sym 41534 $abc$27913$new_n3115_
.sym 41536 $abc$27913$new_n4080_
.sym 41539 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 41540 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 41541 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41545 $abc$27913$new_n3132_
.sym 41548 $abc$27913$new_n4080_
.sym 41551 $abc$27913$new_n4080_
.sym 41554 $abc$27913$new_n3121_
.sym 41555 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 41556 cd_sync_clk16_0__i_$glb_clk
.sym 41558 $abc$27913$new_n4673_
.sym 41559 $abc$27913$new_n2649_
.sym 41560 $abc$27913$new_n3172_
.sym 41561 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[2]_new_
.sym 41562 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6366
.sym 41563 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 41564 $abc$27913$new_n2645_
.sym 41565 $abc$27913$new_n3283_
.sym 41572 U$$2.picorv32.decoded_imm_j[9]
.sym 41575 U$$2.picorv32.mem_wordsize[1]
.sym 41576 U$$2.picorv32.decoded_imm[0]
.sym 41577 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 41580 U$$2.picorv32.decoded_imm_j[17]
.sym 41582 U$$2.picorv32.decoded_imm_j[23]
.sym 41584 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41585 $PACKER_GND_NET
.sym 41587 U$$2.picorv32.mem_rdata_q[23]
.sym 41588 U$$2.picorv32.decoded_imm_j[19]
.sym 41589 U$$2.picorv32.decoded_imm_j[9]
.sym 41591 U$$2.picorv32.mem_la_wdata[4]
.sym 41592 U$$2.picorv32.decoded_imm_j[2]
.sym 41593 $abc$27913$new_n2649_
.sym 41600 $abc$27913$new_n3188_
.sym 41602 $abc$27913$new_n4080_
.sym 41607 $abc$27913$U$$2.picorv32.mem_rdata_latched[17]_new_inv_
.sym 41609 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 41610 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 41611 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41612 U$$2.picorv32.mem_rdata_latched[3]
.sym 41613 U$$2.picorv32.mem_rdata_latched[12]
.sym 41618 $abc$27913$new_n3187_
.sym 41619 $abc$27913$U$$2.picorv32.mem_rdata_latched[21]_new_inv_
.sym 41621 U$$2.picorv32.mem_rdata_latched[4]
.sym 41626 $abc$27913$new_n3193_
.sym 41627 $abc$27913$new_n3152_
.sym 41630 U$$2.picorv32.latched_rd[0]
.sym 41633 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41635 $abc$27913$U$$2.picorv32.mem_rdata_latched[17]_new_inv_
.sym 41638 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 41639 U$$2.picorv32.mem_rdata_latched[4]
.sym 41640 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41645 $abc$27913$new_n3188_
.sym 41646 $abc$27913$new_n3193_
.sym 41647 $abc$27913$new_n3187_
.sym 41650 $abc$27913$new_n3187_
.sym 41651 $abc$27913$new_n3193_
.sym 41652 $abc$27913$new_n3188_
.sym 41653 U$$2.picorv32.latched_rd[0]
.sym 41656 $abc$27913$U$$2.picorv32.mem_rdata_latched[21]_new_inv_
.sym 41657 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41658 U$$2.picorv32.mem_rdata_latched[3]
.sym 41662 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41664 U$$2.picorv32.mem_rdata_latched[12]
.sym 41665 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 41669 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41670 $abc$27913$U$$2.picorv32.mem_rdata_latched[21]_new_inv_
.sym 41674 $abc$27913$new_n3152_
.sym 41676 $abc$27913$new_n4080_
.sym 41678 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 41679 cd_sync_clk16_0__i_$glb_clk
.sym 41681 U$$2.picorv32.decoded_rs1[3]
.sym 41682 U$$2.picorv32.decoded_rs2[4]
.sym 41683 U$$2.picorv32.decoded_rs2[1]
.sym 41684 $abc$27913$new_n3187_
.sym 41685 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 41686 U$$2.picorv32.decoded_rs2[3]
.sym 41687 U$$2.picorv32.decoded_rs1[2]
.sym 41688 U$$2.picorv32.decoded_rs2[2]
.sym 41689 U$$2.picorv32.cpuregs_wrdata[23]
.sym 41693 U$$2.picorv32.pcpi_rs1[0]
.sym 41694 U$$2.picorv32.mem_rdata_q[19]
.sym 41695 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41696 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 41698 U$$2.picorv32.pcpi_rs1[0]
.sym 41699 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 41700 U$$2.picorv32.pcpi_rs2[24]
.sym 41701 U$$2.picorv32.reg_out[1]
.sym 41704 U$$2.picorv32.decoded_imm[0]
.sym 41705 U$$2.picorv32.mem_rdata_q[18]
.sym 41706 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 41707 U$$2.picorv32.mem_rdata_q[17]
.sym 41708 U$$2.picorv32.compressed_instr
.sym 41709 U$$2.picorv32.instr_lui
.sym 41710 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[0]_new_inv_
.sym 41711 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 41712 U$$2.picorv32.instr_lui
.sym 41715 $abc$27913$new_n3283_
.sym 41716 U$$2.picorv32.latched_rd[0]
.sym 41722 $abc$27913$new_n3115_
.sym 41724 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41728 $abc$27913$new_n3175_
.sym 41730 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7834_Y[1]_new_
.sym 41731 $abc$27913$new_n3197_
.sym 41732 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41733 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 41737 $abc$27913$new_n3159_
.sym 41739 U$$2.picorv32.decoded_rs2[4]
.sym 41740 U$$2.picorv32.decoded_rs2[1]
.sym 41741 $abc$27913$new_n3108_
.sym 41743 U$$2.picorv32.decoded_rs2[3]
.sym 41744 $abc$27913$new_n3198_
.sym 41745 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 41746 $abc$27913$new_n3017_
.sym 41747 U$$2.picorv32.latched_rd[4]
.sym 41748 $abc$27913$new_n4664_
.sym 41749 $abc$27913$techmap\U$$2.picorv32.$procmux$3614_Y[4]_new_inv_
.sym 41750 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41751 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 41752 U$$2.picorv32.mem_rdata_latched[4]
.sym 41753 U$$2.picorv32.decoded_rs2[2]
.sym 41755 $abc$27913$new_n3197_
.sym 41756 U$$2.picorv32.decoded_rs2[3]
.sym 41757 $abc$27913$new_n3198_
.sym 41758 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41761 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41763 U$$2.picorv32.decoded_rs2[4]
.sym 41764 $abc$27913$techmap\U$$2.picorv32.$procmux$3614_Y[4]_new_inv_
.sym 41767 U$$2.picorv32.decoded_rs2[2]
.sym 41768 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41769 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 41770 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41773 $abc$27913$new_n3017_
.sym 41774 $abc$27913$new_n3115_
.sym 41775 $abc$27913$new_n3108_
.sym 41776 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 41779 $abc$27913$new_n3159_
.sym 41780 U$$2.picorv32.mem_rdata_latched[4]
.sym 41781 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41782 $abc$27913$new_n4664_
.sym 41785 U$$2.picorv32.decoded_rs2[4]
.sym 41786 $abc$27913$techmap\U$$2.picorv32.$procmux$3614_Y[4]_new_inv_
.sym 41787 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41788 U$$2.picorv32.latched_rd[4]
.sym 41791 U$$2.picorv32.decoded_rs2[1]
.sym 41792 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41793 $abc$27913$new_n3175_
.sym 41794 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7834_Y[1]_new_
.sym 41797 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 41799 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 41804 U$$2.picorv32.decoded_imm[14]
.sym 41805 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[2]_new_
.sym 41806 $abc$27913$new_n2704_
.sym 41807 U$$2.picorv32.decoded_imm[1]
.sym 41808 U$$2.picorv32.decoded_imm[19]
.sym 41809 U$$2.picorv32.decoded_imm[23]
.sym 41810 $abc$27913$new_n2639_
.sym 41811 U$$2.picorv32.decoded_imm[22]
.sym 41812 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[12]
.sym 41814 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 41816 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 41820 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 41822 U$$2.picorv32.pcpi_rs2[22]
.sym 41825 U$$2.picorv32.instr_jal
.sym 41829 $abc$27913$new_n2657_
.sym 41830 U$$2.picorv32.pcpi_rs1[2]
.sym 41831 U$$2.picorv32.is_sb_sh_sw
.sym 41833 U$$2.picorv32.latched_rd[4]
.sym 41834 U$$2.picorv32.decoded_imm[4]
.sym 41836 U$$2.picorv32.latched_rd[2]
.sym 41837 U$$2.mem_addr[6]
.sym 41838 U$$2.picorv32.latched_rd[1]
.sym 41839 U$$2.mem_addr[3]
.sym 41845 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 41846 U$$2.picorv32.mem_do_rinst
.sym 41847 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 41848 $abc$27913$new_n3121_
.sym 41849 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 41850 $abc$27913$new_n3120_
.sym 41851 cd_sync.ready
.sym 41852 $abc$27913$new_n3141_
.sym 41853 U$$2.picorv32.decoded_rs1[3]
.sym 41856 $abc$27913$new_n3017_
.sym 41858 U$$2.picorv32.mem_rdata_latched[7]
.sym 41859 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 41860 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 41863 U$$2.picorv32.instr_jal
.sym 41864 U$$2.picorv32.decoded_imm_j[2]
.sym 41865 $abc$27913$new_n3152_
.sym 41867 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 41868 U$$2.picorv32.mem_rdata_q[22]
.sym 41871 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41872 $abc$27913$new_n3151_
.sym 41873 $abc$27913$new_n3140_
.sym 41875 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 41878 $abc$27913$new_n3017_
.sym 41879 $abc$27913$new_n3121_
.sym 41880 U$$2.picorv32.mem_rdata_latched[7]
.sym 41881 $abc$27913$new_n3120_
.sym 41885 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 41890 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 41891 U$$2.picorv32.mem_do_rinst
.sym 41892 cd_sync.ready
.sym 41893 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 41897 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 41903 U$$2.picorv32.decoded_rs1[3]
.sym 41905 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41908 U$$2.picorv32.mem_rdata_q[22]
.sym 41909 U$$2.picorv32.instr_jal
.sym 41910 U$$2.picorv32.decoded_imm_j[2]
.sym 41911 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 41914 $abc$27913$new_n3152_
.sym 41915 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 41916 $abc$27913$new_n3151_
.sym 41917 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41920 $abc$27913$new_n3140_
.sym 41921 $abc$27913$new_n3017_
.sym 41922 $abc$27913$new_n3141_
.sym 41923 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 41925 cd_sync_clk16_0__i_$glb_clk
.sym 41927 $abc$27913$new_n3138_
.sym 41928 $abc$27913$new_n2675_
.sym 41929 U$$2.picorv32.decoded_imm[31]
.sym 41930 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6300
.sym 41931 $abc$27913$new_n3282_
.sym 41932 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[0]_new_
.sym 41933 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 41934 U$$2.picorv32.decoded_imm[11]
.sym 41936 U$$2.picorv32.decoded_imm[23]
.sym 41940 U$$2.picorv32.mem_do_rinst
.sym 41941 U$$2.picorv32.decoded_imm[16]
.sym 41942 U$$2.picorv32.decoded_imm[1]
.sym 41943 $abc$27913$new_n2703_
.sym 41944 U$$2.picorv32.decoded_imm[22]
.sym 41946 U$$2.picorv32.pcpi_rs2[26]
.sym 41947 U$$2.picorv32.decoded_imm_j[1]
.sym 41948 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41949 U$$2.picorv32.decoded_imm_j[14]
.sym 41951 U$$2.picorv32.mem_rdata_q[24]
.sym 41952 U$$2.picorv32.latched_rd[2]
.sym 41953 U$$2.picorv32.decoded_imm[1]
.sym 41954 U$$2.picorv32.decoded_imm[2]
.sym 41955 $abc$27913$new_n2480_
.sym 41956 U$$2.picorv32.decoded_imm[3]
.sym 41957 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 41958 U$$2.picorv32.decoded_imm[11]
.sym 41959 U$$2.picorv32.next_pc[2]
.sym 41960 U$$2.picorv32.mem_rdata_q[24]
.sym 41961 U$$2.picorv32.latched_rd[3]
.sym 41962 $abc$27913$new_n2675_
.sym 41969 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 41970 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 41972 $abc$27913$new_n2682_
.sym 41974 $abc$27913$new_n3124_
.sym 41975 U$$2.picorv32.decoded_imm_j[4]
.sym 41977 U$$2.picorv32.decoded_rs1[1]
.sym 41978 U$$2.picorv32.mem_rdata_q[20]
.sym 41979 U$$2.picorv32.decoded_rs1[4]
.sym 41981 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 41982 $abc$27913$new_n3150_
.sym 41984 U$$2.picorv32.mem_rdata_q[24]
.sym 41985 $abc$27913$new_n3137_
.sym 41986 U$$2.picorv32.mem_rdata_q[15]
.sym 41987 U$$2.picorv32.instr_lui
.sym 41988 $abc$27913$new_n3123_
.sym 41989 $abc$27913$new_n3147_
.sym 41991 U$$2.picorv32.mem_rdata_q[31]
.sym 41994 U$$2.picorv32.instr_auipc
.sym 41996 $abc$27913$new_n3123_
.sym 41998 U$$2.picorv32.latched_rd[1]
.sym 41999 U$$2.picorv32.instr_jal
.sym 42001 U$$2.picorv32.decoded_rs1[4]
.sym 42002 $abc$27913$new_n3147_
.sym 42003 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 42004 $abc$27913$new_n3150_
.sym 42008 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 42010 U$$2.picorv32.decoded_rs1[1]
.sym 42013 $abc$27913$new_n2682_
.sym 42014 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 42016 U$$2.picorv32.mem_rdata_q[20]
.sym 42019 U$$2.picorv32.mem_rdata_q[31]
.sym 42021 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 42025 U$$2.picorv32.mem_rdata_q[24]
.sym 42026 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 42027 U$$2.picorv32.instr_jal
.sym 42028 U$$2.picorv32.decoded_imm_j[4]
.sym 42031 U$$2.picorv32.latched_rd[1]
.sym 42032 $abc$27913$new_n3124_
.sym 42033 $abc$27913$new_n3137_
.sym 42034 $abc$27913$new_n3123_
.sym 42037 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 42038 U$$2.picorv32.instr_lui
.sym 42039 U$$2.picorv32.mem_rdata_q[15]
.sym 42040 U$$2.picorv32.instr_auipc
.sym 42043 $abc$27913$new_n3137_
.sym 42044 $abc$27913$new_n3124_
.sym 42045 $abc$27913$new_n3123_
.sym 42047 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 42048 cd_sync_clk16_0__i_$glb_clk
.sym 42050 $abc$27913$new_n2480_
.sym 42051 U$$2.mem_addr[0]
.sym 42052 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[0]
.sym 42053 U$$2.mem_addr[1]
.sym 42054 U$$2.mem_addr[6]
.sym 42055 U$$2.mem_addr[3]
.sym 42056 U$$2.mem_addr[2]
.sym 42057 U$$2.mem_addr[9]
.sym 42058 U$$2.picorv32.pcpi_rs1[25]
.sym 42059 $PACKER_VCC_NET
.sym 42062 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 42063 U$$2.picorv32.mem_rdata_q[1]
.sym 42064 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 42065 U$$2.picorv32.mem_rdata_q[23]
.sym 42070 U$$2.picorv32.decoded_imm_j[3]
.sym 42074 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12460[0]_new_
.sym 42075 U$$2.mem_addr[6]
.sym 42076 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 42077 U$$2.picorv32.mem_rdata_q[31]
.sym 42078 $abc$27913$new_n3282_
.sym 42079 U$$2.picorv32.mem_rdata_q[13]
.sym 42081 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42083 U$$2.picorv32.mem_rdata_q[31]
.sym 42084 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 42085 $PACKER_GND_NET
.sym 42093 $abc$27913$new_n2677_
.sym 42094 U$$2.picorv32.mem_rdata_q[11]
.sym 42095 $abc$27913$new_n2673_
.sym 42096 U$$2.picorv32.decoded_imm_j[11]
.sym 42097 U$$2.picorv32.mem_rdata_q[7]
.sym 42098 U$$2.picorv32.mem_rdata_q[9]
.sym 42099 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 42103 U$$2.picorv32.mem_rdata_q[7]
.sym 42105 U$$2.picorv32.decoded_imm_j[0]
.sym 42106 U$$2.picorv32.is_alu_reg_imm
.sym 42107 U$$2.picorv32.mem_rdata_q[31]
.sym 42108 U$$2.mem_addr[0]
.sym 42110 U$$2.mem_addr[1]
.sym 42113 U$$2.mem_addr[2]
.sym 42114 U$$2.picorv32.is_sb_sh_sw
.sym 42118 U$$2.picorv32.instr_jal
.sym 42119 U$$2.picorv32.instr_jalr
.sym 42120 U$$2.mem_addr[3]
.sym 42122 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42124 U$$2.picorv32.instr_jal
.sym 42125 U$$2.picorv32.decoded_imm_j[11]
.sym 42126 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42127 U$$2.picorv32.mem_rdata_q[7]
.sym 42130 U$$2.picorv32.instr_jalr
.sym 42132 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 42133 U$$2.picorv32.is_alu_reg_imm
.sym 42136 U$$2.mem_addr[2]
.sym 42137 U$$2.mem_addr[0]
.sym 42138 U$$2.mem_addr[3]
.sym 42139 U$$2.mem_addr[1]
.sym 42142 U$$2.picorv32.mem_rdata_q[11]
.sym 42143 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42144 U$$2.picorv32.is_sb_sh_sw
.sym 42145 $abc$27913$new_n2673_
.sym 42148 U$$2.picorv32.mem_rdata_q[7]
.sym 42149 U$$2.picorv32.is_sb_sh_sw
.sym 42150 U$$2.picorv32.instr_jal
.sym 42151 U$$2.picorv32.decoded_imm_j[0]
.sym 42155 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42156 U$$2.picorv32.is_sb_sh_sw
.sym 42157 U$$2.picorv32.mem_rdata_q[31]
.sym 42160 U$$2.mem_addr[3]
.sym 42161 U$$2.mem_addr[1]
.sym 42162 U$$2.mem_addr[2]
.sym 42163 U$$2.mem_addr[0]
.sym 42166 U$$2.picorv32.is_sb_sh_sw
.sym 42167 $abc$27913$new_n2677_
.sym 42168 U$$2.picorv32.mem_rdata_q[9]
.sym 42169 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42170 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 42171 cd_sync_clk16_0__i_$glb_clk
.sym 42172 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 42174 $abc$27913$new_n2450_
.sym 42175 U$$2.picorv32.decoded_imm[3]
.sym 42177 $abc$27913$new_n2451_
.sym 42178 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[1]_new_inv_
.sym 42179 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 42180 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 42185 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42186 U$$2.picorv32.pcpi_rs1[4]
.sym 42187 U$$2.mem_addr[5]
.sym 42188 U$$2.picorv32.pcpi_rs1[6]
.sym 42189 U$$2.picorv32.mem_la_firstword_xfer
.sym 42190 U$$2.picorv32.pcpi_rs1[1]
.sym 42191 U$$2.picorv32.pcpi_rs1[3]
.sym 42192 U$$2.picorv32.mem_do_rdata
.sym 42193 U$$2.picorv32.decoded_imm[4]
.sym 42195 U$$2.picorv32.pcpi_rs1[9]
.sym 42197 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1294$1351_Y
.sym 42198 U$$2.picorv32.mem_rdata_q[14]
.sym 42199 $PACKER_VCC_NET
.sym 42201 U$$2.mem_addr[6]
.sym 42204 U$$2.picorv32.mem_rdata_q[17]
.sym 42205 U$$2.mem_addr[2]
.sym 42206 $abc$27913$new_n2948_
.sym 42207 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[7]
.sym 42208 U$$2.picorv32.latched_rd[0]
.sym 42216 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6023[0]_new_inv_
.sym 42220 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[0]_new_inv_
.sym 42222 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 42223 $abc$27913$new_n2449_
.sym 42224 U$$2.picorv32.mem_la_firstword_reg
.sym 42227 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 42232 $abc$27913$new_n2444_
.sym 42235 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[1]_new_inv_
.sym 42238 $abc$27913$techmap\U$$2.picorv32.$procmux$4452_Y
.sym 42239 $abc$27913$new_n2450_
.sym 42240 U$$2.picorv32.mem_xfer
.sym 42241 U$$2.picorv32.last_mem_valid
.sym 42242 $abc$27913$new_n2451_
.sym 42248 U$$2.picorv32.mem_la_firstword_reg
.sym 42249 U$$2.picorv32.last_mem_valid
.sym 42250 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 42253 $abc$27913$new_n2451_
.sym 42254 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[0]_new_inv_
.sym 42255 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[1]_new_inv_
.sym 42256 $abc$27913$new_n2450_
.sym 42260 $abc$27913$techmap\U$$2.picorv32.$procmux$4452_Y
.sym 42266 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 42277 $abc$27913$new_n2451_
.sym 42278 $abc$27913$new_n2450_
.sym 42279 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[1]_new_inv_
.sym 42280 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6023[0]_new_inv_
.sym 42284 $abc$27913$techmap\U$$2.picorv32.$procmux$4452_Y
.sym 42286 U$$2.picorv32.mem_xfer
.sym 42290 $abc$27913$new_n2449_
.sym 42292 $abc$27913$new_n2444_
.sym 42294 cd_sync_clk16_0__i_$glb_clk
.sym 42295 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 42297 $abc$27913$new_n3872_
.sym 42298 $abc$27913$new_n2444_
.sym 42299 $abc$27913$new_n2949_
.sym 42300 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[3]_new_inv_
.sym 42301 $abc$27913$new_n2951_
.sym 42302 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1294$1351_Y
.sym 42303 $abc$27913$new_n4666_
.sym 42304 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 42309 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 42313 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 42314 U$$2.picorv32.instr_auipc
.sym 42315 U$$2.picorv32.mem_do_wdata
.sym 42320 U$$2.picorv32.latched_rd[2]
.sym 42322 U$$2.mem_addr[8]
.sym 42324 U$$2.picorv32.clear_prefetched_high_word
.sym 42325 U$$2.picorv32.latched_rd[4]
.sym 42326 U$$2.picorv32.is_sb_sh_sw
.sym 42329 U$$2.picorv32.latched_rd[1]
.sym 42330 U$$2.picorv32.alu_wait
.sym 42337 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:376$931_Y_new_
.sym 42340 U$$2.mem_valid
.sym 42342 U$$2.mem_ready
.sym 42343 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[6]_new_inv_
.sym 42344 U$$2.picorv32.is_sb_sh_sw
.sym 42345 U$$2.picorv32.trap
.sym 42347 U$$2.picorv32.mem_do_rinst
.sym 42349 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 42350 cd_sync.ready
.sym 42351 $abc$27913$techmap\U$$2.picorv32.$1\clear_prefetched_high_word[0:0]
.sym 42352 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42356 U$$2.picorv32.mem_rdata_q[8]
.sym 42357 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1294$1351_Y
.sym 42361 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6023[0]_new_inv_
.sym 42364 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 42366 $abc$27913$new_n2948_
.sym 42367 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1294$1351_Y
.sym 42371 U$$2.picorv32.is_sb_sh_sw
.sym 42372 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42373 U$$2.picorv32.mem_rdata_q[8]
.sym 42377 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:376$931_Y_new_
.sym 42378 U$$2.picorv32.mem_do_rinst
.sym 42379 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 42382 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[6]_new_inv_
.sym 42383 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6023[0]_new_inv_
.sym 42384 $abc$27913$new_n2948_
.sym 42385 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 42390 $abc$27913$techmap\U$$2.picorv32.$1\clear_prefetched_high_word[0:0]
.sym 42400 U$$2.mem_ready
.sym 42402 U$$2.mem_valid
.sym 42407 $abc$27913$techmap\U$$2.picorv32.$1\clear_prefetched_high_word[0:0]
.sym 42409 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1294$1351_Y
.sym 42412 U$$2.mem_ready
.sym 42413 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 42414 U$$2.picorv32.trap
.sym 42415 cd_sync.ready
.sym 42417 cd_sync_clk16_0__i_$glb_clk
.sym 42418 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1294$1351_Y
.sym 42419 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[2]_new_
.sym 42422 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[0]_new_
.sym 42423 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 42424 U$$2.picorv32.latched_rd[0]
.sym 42425 U$$2.picorv32.latched_rd[2]
.sym 42426 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 42431 U$$2.picorv32.latched_branch
.sym 42433 U$$2.picorv32.mem_do_rinst
.sym 42441 U$$2.picorv32.mem_do_rinst
.sym 42442 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 42443 $PACKER_VCC_NET
.sym 42444 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 42448 U$$2.picorv32.latched_rd[2]
.sym 42450 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 42453 U$$2.picorv32.latched_rd[3]
.sym 42454 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$23486
.sym 42461 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 42462 $abc$27913$new_n2630_
.sym 42463 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 42464 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 42465 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 42466 U$$2.picorv32.mem_do_rinst
.sym 42467 $abc$27913$new_n2625_
.sym 42468 U$$2.picorv32.mem_do_rdata
.sym 42469 U$$2.picorv32.mem_state[1]
.sym 42471 U$$2.picorv32.clear_prefetched_high_word_q
.sym 42472 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4184.$and$/usr/local/bin/../share/yosys/techmap.v:434$7884_Y_new_inv_
.sym 42473 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 42474 U$$2.picorv32.mem_state[0]
.sym 42475 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 42477 U$$2.picorv32.prefetched_high_word
.sym 42478 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$23486
.sym 42480 U$$2.picorv32.mem_do_wdata
.sym 42481 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 42484 U$$2.picorv32.mem_do_wdata
.sym 42485 $abc$27913$techmap\U$$2.picorv32.$procmux$4182_Y_new_
.sym 42486 U$$2.picorv32.mem_xfer
.sym 42487 U$$2.mem_valid
.sym 42490 U$$2.picorv32.mem_la_read
.sym 42491 $abc$27913$new_n2627_
.sym 42493 U$$2.picorv32.mem_do_wdata
.sym 42494 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 42495 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 42496 U$$2.picorv32.mem_xfer
.sym 42499 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 42500 U$$2.picorv32.mem_do_rinst
.sym 42502 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 42506 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 42507 U$$2.mem_valid
.sym 42508 U$$2.picorv32.mem_do_wdata
.sym 42511 U$$2.picorv32.mem_la_read
.sym 42512 $abc$27913$techmap\U$$2.picorv32.$procmux$4182_Y_new_
.sym 42513 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 42514 $abc$27913$new_n2627_
.sym 42517 $abc$27913$new_n2630_
.sym 42518 $abc$27913$new_n2625_
.sym 42519 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 42520 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 42523 U$$2.picorv32.mem_do_rdata
.sym 42524 U$$2.picorv32.mem_do_rinst
.sym 42531 U$$2.picorv32.clear_prefetched_high_word_q
.sym 42532 U$$2.picorv32.prefetched_high_word
.sym 42535 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4184.$and$/usr/local/bin/../share/yosys/techmap.v:434$7884_Y_new_inv_
.sym 42536 $abc$27913$techmap\U$$2.picorv32.$procmux$4182_Y_new_
.sym 42537 U$$2.picorv32.mem_state[0]
.sym 42538 U$$2.picorv32.mem_state[1]
.sym 42539 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$23486
.sym 42540 cd_sync_clk16_0__i_$glb_clk
.sym 42541 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[1]
.sym 42543 $PACKER_VCC_NET
.sym 42544 U$$2.picorv32.latched_rd[4]
.sym 42545 U$$2.picorv32.latched_rd[3]
.sym 42546 U$$2.picorv32.latched_rd[1]
.sym 42547 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[3]_new_
.sym 42548 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[4]_new_
.sym 42549 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[1]_new_
.sym 42554 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 42555 U$$2.picorv32.latched_rd[2]
.sym 42558 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19673
.sym 42561 U$$2.picorv32.trap
.sym 42562 U$$2.picorv32.decoded_rd[0]
.sym 42563 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42564 cd_sync.ready
.sym 42565 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 42566 U$$2.picorv32.mem_do_wdata
.sym 42567 U$$2.mem_addr[6]
.sym 42570 U$$2.picorv32.mem_do_wdata
.sym 42576 U$$2.picorv32.cpu_state[1]
.sym 42587 U$$2.picorv32.mem_rdata_q[8]
.sym 42589 U$$2.picorv32.mem_rdata_q[7]
.sym 42594 U$$2.picorv32.mem_do_rinst
.sym 42595 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 42600 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 42607 $abc$27913$new_n4670_
.sym 42608 U$$2.picorv32.mem_state[1]
.sym 42609 $abc$27913$new_n3290_
.sym 42613 U$$2.picorv32.mem_state[0]
.sym 42622 U$$2.picorv32.mem_state[0]
.sym 42623 U$$2.picorv32.mem_state[1]
.sym 42628 U$$2.picorv32.mem_do_rinst
.sym 42629 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 42636 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 42641 U$$2.picorv32.mem_state[0]
.sym 42642 U$$2.picorv32.mem_state[1]
.sym 42647 U$$2.picorv32.mem_state[1]
.sym 42648 U$$2.picorv32.mem_state[0]
.sym 42655 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 42658 $abc$27913$new_n3290_
.sym 42659 U$$2.picorv32.mem_rdata_q[7]
.sym 42660 $abc$27913$new_n4670_
.sym 42661 U$$2.picorv32.mem_rdata_q[8]
.sym 42662 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 42663 cd_sync_clk16_0__i_$glb_clk
.sym 42680 U$$2.picorv32.latched_rd[3]
.sym 42682 U$$2.picorv32.mem_do_rinst
.sym 42683 U$$2.picorv32.mem_rdata_q[8]
.sym 42684 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42685 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42687 U$$2.picorv32.decoded_rd[1]
.sym 42688 U$$2.picorv32.latched_rd[4]
.sym 42689 U$$2.mem_addr[6]
.sym 42691 $PACKER_VCC_NET
.sym 42935 $PACKER_VCC_NET
.sym 44253 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44255 $PACKER_VCC_NET
.sym 44285 U$$2.picorv32.pcpi_mul.rd[27]
.sym 44289 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44295 $PACKER_GND_NET
.sym 44304 U$$2.picorv32.pcpi_mul.rdx[27]
.sym 44313 U$$2.picorv32.pcpi_mul.next_rs2[28]
.sym 44322 $PACKER_GND_NET
.sym 44328 U$$2.picorv32.pcpi_mul.rd[27]
.sym 44329 U$$2.picorv32.pcpi_mul.rdx[27]
.sym 44330 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44331 U$$2.picorv32.pcpi_mul.next_rs2[28]
.sym 44343 $PACKER_GND_NET
.sym 44346 $PACKER_GND_NET
.sym 44358 U$$2.picorv32.pcpi_mul.next_rs2[28]
.sym 44359 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44360 U$$2.picorv32.pcpi_mul.rdx[27]
.sym 44361 U$$2.picorv32.pcpi_mul.rd[27]
.sym 44362 cd_sync.ready_$glb_ce
.sym 44363 cd_sync_clk16_0__i_$glb_clk
.sym 44379 U$$2.picorv32.pcpi_rs2[27]
.sym 44380 U$$2.picorv32.mem_rdata_latched[12]
.sym 44389 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44422 $PACKER_VCC_NET
.sym 44428 U$$2.picorv32.reg_pc[27]
.sym 44429 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44432 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44447 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 44448 $abc$27913$auto$maccmap.cc:112:fulladd$6639[2]
.sym 44449 $abc$27913$auto$maccmap.cc:112:fulladd$6639[0]
.sym 44450 U$$2.picorv32.pcpi_mul.rdx[26]
.sym 44453 $abc$27913$auto$maccmap.cc:111:fulladd$6638[3]
.sym 44455 U$$2.picorv32.pcpi_mul.rdx[25]
.sym 44456 $abc$27913$auto$maccmap.cc:112:fulladd$6639[3]
.sym 44461 $abc$27913$auto$maccmap.cc:111:fulladd$6638[2]
.sym 44463 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44466 $abc$27913$auto$maccmap.cc:111:fulladd$6638[1]
.sym 44471 U$$2.picorv32.pcpi_mul.rd[26]
.sym 44472 U$$2.picorv32.pcpi_mul.next_rs2[26]
.sym 44475 U$$2.picorv32.pcpi_mul.rd[25]
.sym 44476 $abc$27913$auto$maccmap.cc:112:fulladd$6639[1]
.sym 44478 $auto$maccmap.cc:240:synth$6641.C[2]
.sym 44480 $abc$27913$auto$maccmap.cc:112:fulladd$6639[0]
.sym 44481 $abc$27913$auto$maccmap.cc:111:fulladd$6638[1]
.sym 44484 $auto$maccmap.cc:240:synth$6641.C[3]
.sym 44486 $abc$27913$auto$maccmap.cc:111:fulladd$6638[2]
.sym 44487 $abc$27913$auto$maccmap.cc:112:fulladd$6639[1]
.sym 44488 $auto$maccmap.cc:240:synth$6641.C[2]
.sym 44490 $auto$maccmap.cc:240:synth$6641.C[4]
.sym 44492 $abc$27913$auto$maccmap.cc:111:fulladd$6638[3]
.sym 44493 $abc$27913$auto$maccmap.cc:112:fulladd$6639[2]
.sym 44494 $auto$maccmap.cc:240:synth$6641.C[3]
.sym 44499 $abc$27913$auto$maccmap.cc:112:fulladd$6639[3]
.sym 44500 $auto$maccmap.cc:240:synth$6641.C[4]
.sym 44503 U$$2.picorv32.pcpi_mul.rd[25]
.sym 44504 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44505 U$$2.picorv32.pcpi_mul.rdx[25]
.sym 44506 U$$2.picorv32.pcpi_mul.next_rs2[26]
.sym 44509 $abc$27913$auto$maccmap.cc:112:fulladd$6639[0]
.sym 44510 $abc$27913$auto$maccmap.cc:111:fulladd$6638[1]
.sym 44515 U$$2.picorv32.pcpi_mul.rd[25]
.sym 44516 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44517 U$$2.picorv32.pcpi_mul.rdx[25]
.sym 44518 U$$2.picorv32.pcpi_mul.next_rs2[26]
.sym 44521 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44522 U$$2.picorv32.pcpi_mul.rd[26]
.sym 44523 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 44524 U$$2.picorv32.pcpi_mul.rdx[26]
.sym 44525 cd_sync.ready_$glb_ce
.sym 44526 cd_sync_clk16_0__i_$glb_clk
.sym 44527 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 44528 U$$2.picorv32.reg_pc[27]
.sym 44530 U$$2.picorv32.reg_pc[31]
.sym 44533 U$$2.picorv32.reg_next_pc[14]
.sym 44534 $abc$27913$new_n4321_
.sym 44535 U$$2.picorv32.reg_pc[14]
.sym 44541 U$$2.picorv32.reg_out[29]
.sym 44545 U$$2.picorv32.reg_out[24]
.sym 44552 U$$2.picorv32.reg_out[26]
.sym 44553 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 44554 $PACKER_VCC_NET
.sym 44556 U$$2.picorv32.decoder_trigger
.sym 44557 U$$2.picorv32.reg_out[29]
.sym 44558 U$$2.picorv32.reg_pc[4]
.sym 44559 U$$2.picorv32.latched_store
.sym 44561 U$$2.picorv32.reg_out[27]
.sym 44563 cd_sync.ready
.sym 44569 $abc$27913$auto$maccmap.cc:111:fulladd$6638[0]
.sym 44572 U$$2.picorv32.pcpi_mul.instr_mulhsu
.sym 44573 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 44576 U$$2.picorv32.pcpi_mul.rdx[0]
.sym 44577 U$$2.picorv32.pcpi_mul.next_rs2[25]
.sym 44578 U$$2.picorv32.pcpi_mul.rdx[24]
.sym 44580 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 44592 U$$2.picorv32.pcpi_mul.rd[0]
.sym 44594 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44595 $abc$27913$auto$maccmap.cc:111:fulladd$6576[0]
.sym 44597 U$$2.picorv32.pcpi_mul.rd[24]
.sym 44599 U$$2.picorv32.pcpi_rs1[31]
.sym 44602 U$$2.picorv32.pcpi_mul.rdx[24]
.sym 44603 U$$2.picorv32.pcpi_mul.rd[24]
.sym 44604 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44605 U$$2.picorv32.pcpi_mul.next_rs2[25]
.sym 44608 U$$2.picorv32.pcpi_rs1[31]
.sym 44610 U$$2.picorv32.pcpi_mul.instr_mulhsu
.sym 44611 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 44614 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 44615 U$$2.picorv32.pcpi_mul.rdx[0]
.sym 44616 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44617 U$$2.picorv32.pcpi_mul.rd[0]
.sym 44620 U$$2.picorv32.pcpi_mul.rd[24]
.sym 44621 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 44622 U$$2.picorv32.pcpi_mul.next_rs2[25]
.sym 44623 U$$2.picorv32.pcpi_mul.rdx[24]
.sym 44626 $abc$27913$auto$maccmap.cc:111:fulladd$6638[0]
.sym 44644 $abc$27913$auto$maccmap.cc:111:fulladd$6576[0]
.sym 44648 cd_sync.ready_$glb_ce
.sym 44649 cd_sync_clk16_0__i_$glb_clk
.sym 44650 U$$2.picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 44651 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 44652 U$$2.picorv32.reg_pc[4]
.sym 44653 $abc$27913$new_n3825_
.sym 44654 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 44655 U$$2.picorv32.reg_pc[16]
.sym 44656 U$$2.picorv32.reg_next_pc[19]
.sym 44657 $abc$27913$new_n3828_
.sym 44658 U$$2.picorv32.next_pc[14]
.sym 44661 U$$2.picorv32.mem_wordsize[1]
.sym 44664 U$$2.picorv32.compressed_instr
.sym 44665 $PACKER_VCC_NET
.sym 44666 U$$2.picorv32.pcpi_mul.instr_mulhsu
.sym 44667 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 44668 U$$2.picorv32.reg_pc[14]
.sym 44669 U$$2.picorv32.reg_next_pc[11]
.sym 44670 U$$2.picorv32.reg_pc[27]
.sym 44672 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[14]
.sym 44673 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 44675 U$$2.picorv32.pcpi_rs1[22]
.sym 44676 U$$2.picorv32.reg_pc[16]
.sym 44677 $abc$27913$new_n3816_
.sym 44678 U$$2.picorv32.reg_next_pc[19]
.sym 44679 U$$2.picorv32.reg_out[30]
.sym 44682 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[14]
.sym 44683 U$$2.picorv32.reg_out[20]
.sym 44684 U$$2.picorv32.reg_out[22]
.sym 44685 U$$2.picorv32.pcpi_rs1[31]
.sym 44692 U$$2.picorv32.pcpi_int_rd[27]
.sym 44697 $PACKER_VCC_NET
.sym 44708 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[27]_new_
.sym 44711 $abc$27913$new_n3819_
.sym 44712 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[30]_new_
.sym 44714 U$$2.picorv32.pcpi_int_rd[29]
.sym 44715 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44718 $abc$27913$new_n3825_
.sym 44719 U$$2.picorv32.pcpi_int_rd[2]
.sym 44721 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[29]_new_
.sym 44722 $abc$27913$new_n3828_
.sym 44723 U$$2.picorv32.pcpi_int_rd[30]
.sym 44725 U$$2.picorv32.pcpi_int_rd[29]
.sym 44726 $abc$27913$new_n3825_
.sym 44727 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[29]_new_
.sym 44728 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44737 U$$2.picorv32.pcpi_int_rd[27]
.sym 44738 $abc$27913$new_n3819_
.sym 44739 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[27]_new_
.sym 44740 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44744 U$$2.picorv32.pcpi_int_rd[2]
.sym 44745 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44761 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[30]_new_
.sym 44762 $abc$27913$new_n3828_
.sym 44763 U$$2.picorv32.pcpi_int_rd[30]
.sym 44764 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44769 $PACKER_VCC_NET
.sym 44772 cd_sync_clk16_0__i_$glb_clk
.sym 44774 $abc$27913$new_n3769_
.sym 44775 U$$2.picorv32.decoded_imm_j[22]
.sym 44776 $abc$27913$new_n3810_
.sym 44777 $abc$27913$new_n3819_
.sym 44778 $abc$27913$new_n3804_
.sym 44779 $abc$27913$new_n3777_
.sym 44780 $abc$27913$new_n3822_
.sym 44781 $abc$27913$new_n3816_
.sym 44782 U$$2.picorv32.alu_out_q[14]
.sym 44785 $abc$27913$new_n2480_
.sym 44786 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 44787 U$$2.picorv32.pcpi_rs1[30]
.sym 44789 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 44791 U$$2.picorv32.next_pc[14]
.sym 44794 U$$2.picorv32.reg_out[22]
.sym 44795 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 44796 U$$2.picorv32.reg_next_pc[18]
.sym 44797 U$$2.picorv32.cpu_state[3]
.sym 44798 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44799 U$$2.picorv32.reg_out[27]
.sym 44800 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 44805 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[15]
.sym 44807 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[31]
.sym 44816 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44818 U$$2.picorv32.pcpi_int_rd[24]
.sym 44819 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[28]_new_
.sym 44820 $abc$27913$new_n3804_
.sym 44822 U$$2.picorv32.pcpi_int_rd[14]
.sym 44825 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[14]_new_
.sym 44826 U$$2.picorv32.pcpi_rs1[4]
.sym 44828 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[22]_new_
.sym 44829 U$$2.picorv32.pcpi_int_rd[22]
.sym 44830 U$$2.picorv32.pcpi_int_rd[12]
.sym 44831 $abc$27913$new_n3769_
.sym 44833 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[24]_new_
.sym 44835 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44836 U$$2.picorv32.pcpi_int_rd[26]
.sym 44837 $abc$27913$new_n3816_
.sym 44838 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[12]_new_
.sym 44841 $abc$27913$new_n3810_
.sym 44843 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[26]_new_
.sym 44844 $abc$27913$new_n3777_
.sym 44845 $abc$27913$new_n3822_
.sym 44846 U$$2.picorv32.pcpi_int_rd[28]
.sym 44848 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44849 U$$2.picorv32.pcpi_int_rd[26]
.sym 44850 $abc$27913$new_n3816_
.sym 44851 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[26]_new_
.sym 44854 U$$2.picorv32.pcpi_int_rd[14]
.sym 44855 $abc$27913$new_n3777_
.sym 44856 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[14]_new_
.sym 44857 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44860 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[22]_new_
.sym 44861 U$$2.picorv32.pcpi_int_rd[22]
.sym 44862 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44863 $abc$27913$new_n3804_
.sym 44866 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44867 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[28]_new_
.sym 44868 $abc$27913$new_n3822_
.sym 44869 U$$2.picorv32.pcpi_int_rd[28]
.sym 44872 U$$2.picorv32.pcpi_rs1[4]
.sym 44884 $abc$27913$new_n3769_
.sym 44885 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44886 U$$2.picorv32.pcpi_int_rd[12]
.sym 44887 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[12]_new_
.sym 44890 U$$2.picorv32.pcpi_int_rd[24]
.sym 44891 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44892 $abc$27913$new_n3810_
.sym 44893 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[24]_new_
.sym 44895 cd_sync_clk16_0__i_$glb_clk
.sym 44897 U$$2.picorv32.decoded_imm_j[23]
.sym 44898 $abc$27913$new_n3798_
.sym 44899 U$$2.picorv32.decoded_imm_j[25]
.sym 44900 U$$2.picorv32.decoded_imm_j[31]
.sym 44901 $abc$27913$new_n3801_
.sym 44902 $abc$27913$new_n3723_
.sym 44903 $abc$27913$new_n3807_
.sym 44904 $abc$27913$new_n3813_
.sym 44907 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 44908 U$$2.picorv32.decoded_rs2[0]
.sym 44909 U$$2.picorv32.reg_out[26]
.sym 44910 U$$2.picorv32.pcpi_rs2[12]
.sym 44911 U$$2.picorv32.reg_out[9]
.sym 44912 U$$2.picorv32.pcpi_rs1[28]
.sym 44913 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 44915 U$$2.picorv32.latched_is_lb
.sym 44917 U$$2.picorv32.reg_out[28]
.sym 44918 U$$2.picorv32.decoded_imm_j[2]
.sym 44919 U$$2.picorv32.pcpi_rs1[12]
.sym 44921 U$$2.picorv32.cpu_state[3]
.sym 44922 U$$2.picorv32.pcpi_rs1[7]
.sym 44923 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 44924 U$$2.picorv32.reg_out[28]
.sym 44927 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[20]
.sym 44928 U$$2.picorv32.pcpi_int_rd[18]
.sym 44929 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[28]
.sym 44930 U$$2.picorv32.reg_pc[27]
.sym 44932 U$$2.mem_addr[8]
.sym 44938 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44941 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 44942 U$$2.picorv32.pcpi_int_rd[21]
.sym 44943 U$$2.picorv32.pcpi_int_rd[25]
.sym 44945 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[20]_new_
.sym 44946 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44949 U$$2.picorv32.cpu_state[6]
.sym 44951 $abc$27913$new_n3785_
.sym 44952 U$$2.mem_rdata[22]
.sym 44954 U$$2.picorv32.cpu_state[3]
.sym 44955 $abc$27913$U$$2.picorv32.mem_rdata_word[14]_new_inv_
.sym 44956 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[25]_new_
.sym 44957 U$$2.picorv32.pcpi_rs1[31]
.sym 44958 $abc$27913$new_n3801_
.sym 44960 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 44961 U$$2.picorv32.pcpi_rs1[15]
.sym 44962 $abc$27913$new_n3752_
.sym 44963 $abc$27913$new_n3798_
.sym 44964 U$$2.picorv32.pcpi_int_rd[20]
.sym 44965 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[15]
.sym 44966 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[21]_new_
.sym 44967 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[31]
.sym 44968 U$$2.picorv32.cpu_state[4]
.sym 44969 $abc$27913$new_n3813_
.sym 44977 U$$2.picorv32.pcpi_int_rd[25]
.sym 44978 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[25]_new_
.sym 44979 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44980 $abc$27913$new_n3813_
.sym 44983 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 44984 $abc$27913$U$$2.picorv32.mem_rdata_word[14]_new_inv_
.sym 44985 U$$2.picorv32.cpu_state[6]
.sym 44986 $abc$27913$new_n3752_
.sym 44989 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[21]_new_
.sym 44990 $abc$27913$new_n3801_
.sym 44991 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44992 U$$2.picorv32.pcpi_int_rd[21]
.sym 44995 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 44996 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[20]_new_
.sym 44997 $abc$27913$new_n3798_
.sym 44998 U$$2.picorv32.pcpi_int_rd[20]
.sym 45001 U$$2.mem_rdata[22]
.sym 45002 U$$2.picorv32.cpu_state[6]
.sym 45003 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 45004 $abc$27913$new_n3785_
.sym 45007 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[15]
.sym 45008 U$$2.picorv32.cpu_state[4]
.sym 45009 U$$2.picorv32.cpu_state[3]
.sym 45010 U$$2.picorv32.pcpi_rs1[15]
.sym 45013 U$$2.picorv32.pcpi_rs1[31]
.sym 45014 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[31]
.sym 45015 U$$2.picorv32.cpu_state[4]
.sym 45016 U$$2.picorv32.cpu_state[3]
.sym 45018 cd_sync_clk16_0__i_$glb_clk
.sym 45020 U$$2.picorv32.decoded_imm_j[24]
.sym 45021 $abc$27913$new_n3786_
.sym 45022 U$$2.picorv32.decoded_imm_j[21]
.sym 45023 $abc$27913$new_n3747_
.sym 45024 U$$2.picorv32.decoded_imm_j[28]
.sym 45025 U$$2.picorv32.decoded_imm_j[30]
.sym 45026 U$$2.picorv32.decoded_imm_j[27]
.sym 45027 U$$2.picorv32.decoded_imm_j[29]
.sym 45032 U$$2.picorv32.mem_la_wdata[1]
.sym 45033 U$$2.picorv32.reg_out[9]
.sym 45035 U$$2.picorv32.pcpi_rs1[20]
.sym 45036 U$$2.picorv32.reg_out[25]
.sym 45038 U$$2.picorv32.pcpi_int_rd[21]
.sym 45039 U$$2.picorv32.decoded_imm_j[23]
.sym 45040 U$$2.picorv32.decoded_imm_j[9]
.sym 45041 U$$2.picorv32.pcpi_rs2[15]
.sym 45042 U$$2.picorv32.reg_out[20]
.sym 45044 U$$2.picorv32.instr_jal
.sym 45045 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[27]
.sym 45046 U$$2.picorv32.reg_pc[4]
.sym 45047 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[24]
.sym 45048 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 45049 U$$2.picorv32.pcpi_rs1[8]
.sym 45051 U$$2.picorv32.pcpi_rs2[27]
.sym 45052 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45053 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 45054 U$$2.picorv32.cpu_state[4]
.sym 45055 cd_sync.ready
.sym 45061 U$$2.picorv32.cpu_state[4]
.sym 45062 U$$2.picorv32.cpu_state[6]
.sym 45063 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[16]_new_
.sym 45064 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 45066 U$$2.picorv32.cpu_state[3]
.sym 45068 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[17]_new_
.sym 45069 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[18]_new_
.sym 45070 U$$2.picorv32.cpu_state[6]
.sym 45072 U$$2.picorv32.latched_is_lb
.sym 45073 U$$2.mem_rdata[16]
.sym 45074 $abc$27913$new_n3785_
.sym 45075 U$$2.picorv32.mem_wordsize[0]
.sym 45076 U$$2.picorv32.latched_is_lh
.sym 45077 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45078 U$$2.picorv32.mem_wordsize[1]
.sym 45080 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 45081 U$$2.picorv32.mem_rdata_latched[12]
.sym 45082 U$$2.picorv32.pcpi_int_rd[17]
.sym 45083 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 45084 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[11]_new_
.sym 45085 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45086 $abc$27913$new_n3786_
.sym 45087 $abc$27913$new_n3792_
.sym 45088 U$$2.picorv32.pcpi_int_rd[18]
.sym 45089 $abc$27913$new_n3765_
.sym 45090 U$$2.picorv32.pcpi_int_rd[11]
.sym 45091 U$$2.picorv32.pcpi_int_rd[16]
.sym 45092 $abc$27913$new_n3789_
.sym 45094 U$$2.picorv32.cpu_state[4]
.sym 45095 U$$2.picorv32.cpu_state[6]
.sym 45097 U$$2.picorv32.cpu_state[3]
.sym 45100 U$$2.picorv32.pcpi_int_rd[17]
.sym 45101 $abc$27913$new_n3789_
.sym 45102 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[17]_new_
.sym 45103 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45106 $abc$27913$new_n3785_
.sym 45107 U$$2.mem_rdata[16]
.sym 45108 U$$2.picorv32.cpu_state[6]
.sym 45109 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 45112 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[18]_new_
.sym 45113 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45114 $abc$27913$new_n3792_
.sym 45115 U$$2.picorv32.pcpi_int_rd[18]
.sym 45118 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[16]_new_
.sym 45119 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45120 $abc$27913$new_n3786_
.sym 45121 U$$2.picorv32.pcpi_int_rd[16]
.sym 45124 U$$2.picorv32.mem_wordsize[1]
.sym 45125 U$$2.picorv32.latched_is_lh
.sym 45126 U$$2.picorv32.mem_wordsize[0]
.sym 45127 U$$2.picorv32.latched_is_lb
.sym 45130 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 45131 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 45132 U$$2.picorv32.mem_rdata_latched[12]
.sym 45136 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[11]_new_
.sym 45137 U$$2.picorv32.pcpi_int_rd[11]
.sym 45138 $abc$27913$new_n3765_
.sym 45139 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45141 cd_sync_clk16_0__i_$glb_clk
.sym 45143 $abc$27913$new_n3761_
.sym 45144 $abc$27913$new_n3731_
.sym 45145 $abc$27913$new_n3792_
.sym 45146 $abc$27913$new_n3773_
.sym 45147 $abc$27913$new_n3765_
.sym 45148 U$$2.picorv32.decoded_imm[27]
.sym 45149 $abc$27913$new_n3753_
.sym 45150 $abc$27913$new_n3789_
.sym 45151 U$$2.picorv32.reg_out[16]
.sym 45155 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[21]
.sym 45156 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 45157 U$$2.picorv32.reg_out[19]
.sym 45158 U$$2.picorv32.latched_is_lb
.sym 45159 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[22]
.sym 45160 U$$2.picorv32.decoded_imm_j[18]
.sym 45161 U$$2.picorv32.cpu_state[6]
.sym 45162 U$$2.picorv32.mem_wordsize[1]
.sym 45163 U$$2.picorv32.reg_out[18]
.sym 45164 U$$2.picorv32.latched_is_lh
.sym 45165 U$$2.picorv32.pcpi_rs1[16]
.sym 45166 U$$2.picorv32.decoded_imm_j[17]
.sym 45167 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[7]
.sym 45168 U$$2.picorv32.pcpi_rs1[10]
.sym 45169 U$$2.picorv32.decoded_imm[1]
.sym 45170 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[10]
.sym 45171 U$$2.picorv32.pcpi_rs1[22]
.sym 45172 U$$2.picorv32.decoded_imm[14]
.sym 45174 $abc$27913$new_n3785_
.sym 45175 U$$2.picorv32.reg_pc[15]
.sym 45176 U$$2.picorv32.reg_pc[16]
.sym 45177 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[4]
.sym 45178 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[14]
.sym 45184 $abc$27913$new_n3757_
.sym 45186 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[10]_new_
.sym 45187 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[9]_new_
.sym 45188 U$$2.picorv32.cpu_state[3]
.sym 45189 $abc$27913$U$$2.picorv32.mem_rdata_word[13]_new_inv_
.sym 45190 U$$2.picorv32.pcpi_int_rd[13]
.sym 45191 U$$2.picorv32.latched_is_lb
.sym 45192 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45193 U$$2.picorv32.pcpi_int_rd[10]
.sym 45197 U$$2.picorv32.pcpi_int_rd[9]
.sym 45198 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[13]_new_
.sym 45203 U$$2.picorv32.cpu_state[6]
.sym 45204 $abc$27913$new_n3752_
.sym 45205 U$$2.picorv32.latched_is_lh
.sym 45206 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 45208 $abc$27913$new_n3761_
.sym 45209 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[19]
.sym 45210 U$$2.picorv32.pcpi_rs1[19]
.sym 45211 $abc$27913$new_n3773_
.sym 45213 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 45214 U$$2.picorv32.cpu_state[4]
.sym 45217 U$$2.picorv32.pcpi_int_rd[9]
.sym 45218 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45219 $abc$27913$new_n3757_
.sym 45220 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[9]_new_
.sym 45224 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 45229 $abc$27913$new_n3773_
.sym 45230 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[13]_new_
.sym 45231 U$$2.picorv32.pcpi_int_rd[13]
.sym 45232 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45242 U$$2.picorv32.latched_is_lb
.sym 45244 U$$2.picorv32.latched_is_lh
.sym 45247 $abc$27913$new_n3761_
.sym 45248 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[10]_new_
.sym 45249 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45250 U$$2.picorv32.pcpi_int_rd[10]
.sym 45253 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 45254 U$$2.picorv32.cpu_state[6]
.sym 45255 $abc$27913$new_n3752_
.sym 45256 $abc$27913$U$$2.picorv32.mem_rdata_word[13]_new_inv_
.sym 45259 U$$2.picorv32.pcpi_rs1[19]
.sym 45260 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[19]
.sym 45261 U$$2.picorv32.cpu_state[4]
.sym 45262 U$$2.picorv32.cpu_state[3]
.sym 45264 cd_sync_clk16_0__i_$glb_clk
.sym 45267 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[2]
.sym 45268 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[3]
.sym 45269 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[4]
.sym 45270 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[5]
.sym 45271 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[6]
.sym 45272 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[7]
.sym 45273 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[8]
.sym 45276 $PACKER_VCC_NET
.sym 45278 U$$2.picorv32.cpu_state[3]
.sym 45280 U$$2.picorv32.reg_out[10]
.sym 45282 U$$2.picorv32.pcpi_rs1[13]
.sym 45283 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 45284 U$$2.picorv32.cpu_state[3]
.sym 45287 U$$2.picorv32.pcpi_rs1[15]
.sym 45289 U$$2.picorv32.pcpi_int_rd[10]
.sym 45290 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[15]
.sym 45291 U$$2.picorv32.instr_auipc
.sym 45292 U$$2.picorv32.decoded_imm[16]
.sym 45293 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[18]
.sym 45294 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[31]
.sym 45295 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[19]
.sym 45296 U$$2.picorv32.reg_pc[17]
.sym 45297 U$$2.picorv32.decoded_imm_j[24]
.sym 45298 U$$2.picorv32.reg_pc[19]
.sym 45299 U$$2.picorv32.reg_pc[23]
.sym 45300 U$$2.picorv32.reg_pc[24]
.sym 45301 U$$2.picorv32.instr_lui
.sym 45308 U$$2.picorv32.instr_lui
.sym 45309 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45311 U$$2.picorv32.mem_rdata_q[26]
.sym 45312 $abc$27913$U$$2.picorv32.mem_rdata_word[2]_new_inv_
.sym 45316 U$$2.picorv32.cpu_state[4]
.sym 45318 $abc$27913$new_n3706_
.sym 45319 U$$2.picorv32.pcpi_rs1[3]
.sym 45320 U$$2.picorv32.pcpi_rs1[9]
.sym 45321 U$$2.picorv32.pcpi_rs1[6]
.sym 45323 U$$2.picorv32.instr_lui
.sym 45324 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[2]
.sym 45325 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[3]
.sym 45326 U$$2.picorv32.cpu_state[4]
.sym 45327 U$$2.picorv32.cpu_state[3]
.sym 45328 U$$2.picorv32.mem_rdata_q[27]
.sym 45331 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[9]
.sym 45333 $abc$27913$new_n3707_
.sym 45334 U$$2.picorv32.cpu_state[6]
.sym 45335 U$$2.picorv32.instr_auipc
.sym 45336 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[6]
.sym 45337 U$$2.picorv32.pcpi_rs1[2]
.sym 45340 U$$2.picorv32.cpu_state[3]
.sym 45341 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[9]
.sym 45342 U$$2.picorv32.pcpi_rs1[9]
.sym 45343 U$$2.picorv32.cpu_state[4]
.sym 45346 U$$2.picorv32.pcpi_rs1[6]
.sym 45347 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[6]
.sym 45348 U$$2.picorv32.cpu_state[4]
.sym 45349 U$$2.picorv32.cpu_state[3]
.sym 45352 U$$2.picorv32.cpu_state[4]
.sym 45353 U$$2.picorv32.pcpi_rs1[2]
.sym 45354 U$$2.picorv32.cpu_state[3]
.sym 45355 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[2]
.sym 45358 U$$2.picorv32.cpu_state[4]
.sym 45359 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[3]
.sym 45360 U$$2.picorv32.pcpi_rs1[3]
.sym 45361 U$$2.picorv32.cpu_state[3]
.sym 45366 U$$2.picorv32.mem_rdata_q[26]
.sym 45370 U$$2.picorv32.instr_auipc
.sym 45371 U$$2.picorv32.instr_lui
.sym 45372 U$$2.picorv32.mem_rdata_q[27]
.sym 45373 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45376 $abc$27913$new_n3706_
.sym 45377 $abc$27913$U$$2.picorv32.mem_rdata_word[2]_new_inv_
.sym 45378 U$$2.picorv32.cpu_state[6]
.sym 45379 $abc$27913$new_n3707_
.sym 45382 U$$2.picorv32.instr_lui
.sym 45383 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45384 U$$2.picorv32.instr_auipc
.sym 45385 U$$2.picorv32.mem_rdata_q[26]
.sym 45387 cd_sync_clk16_0__i_$glb_clk
.sym 45389 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[9]
.sym 45390 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[10]
.sym 45391 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[11]
.sym 45392 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[12]
.sym 45393 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[13]
.sym 45394 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[14]
.sym 45395 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[15]
.sym 45396 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[16]
.sym 45399 U$$2.mem_addr[3]
.sym 45401 U$$2.picorv32.decoded_imm[3]
.sym 45402 $abc$27913$new_n2480_
.sym 45403 U$$2.picorv32.reg_pc[2]
.sym 45404 U$$2.picorv32.mem_wordsize[0]
.sym 45405 U$$2.picorv32.decoded_imm[2]
.sym 45406 U$$2.picorv32.next_pc[2]
.sym 45407 U$$2.picorv32.mem_la_wdata[0]
.sym 45410 U$$2.picorv32.reg_pc[6]
.sym 45411 U$$2.picorv32.mem_wordsize[0]
.sym 45412 U$$2.picorv32.reg_pc[7]
.sym 45413 U$$2.picorv32.cpu_state[3]
.sym 45415 U$$2.picorv32.decoded_imm[30]
.sym 45416 U$$2.picorv32.reg_pc[25]
.sym 45417 U$$2.picorv32.pcpi_rs1[0]
.sym 45418 U$$2.picorv32.reg_pc[27]
.sym 45419 U$$2.mem_addr[3]
.sym 45420 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[28]
.sym 45421 U$$2.picorv32.reg_pc[29]
.sym 45422 U$$2.picorv32.mem_rdata_q[25]
.sym 45423 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[20]
.sym 45424 U$$2.picorv32.decoded_imm[11]
.sym 45433 U$$2.picorv32.mem_rdata_q[25]
.sym 45434 U$$2.picorv32.mem_rdata_q[26]
.sym 45435 $abc$27913$new_n2641_
.sym 45438 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45440 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45443 U$$2.picorv32.decoded_imm_j[13]
.sym 45444 $abc$27913$new_n2661_
.sym 45445 U$$2.picorv32.instr_lui
.sym 45446 U$$2.picorv32.mem_rdata_q[25]
.sym 45448 U$$2.picorv32.decoded_imm_j[10]
.sym 45450 U$$2.picorv32.instr_jal
.sym 45451 U$$2.picorv32.instr_auipc
.sym 45452 U$$2.picorv32.decoded_imm_j[5]
.sym 45453 U$$2.picorv32.mem_rdata_q[30]
.sym 45454 $abc$27913$new_n2657_
.sym 45457 U$$2.picorv32.decoded_imm_j[24]
.sym 45458 $abc$27913$new_n2480_
.sym 45459 U$$2.picorv32.mem_rdata_q[24]
.sym 45460 U$$2.picorv32.decoded_imm_j[6]
.sym 45461 U$$2.picorv32.decoded_imm_j[15]
.sym 45463 U$$2.picorv32.instr_jal
.sym 45464 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45465 U$$2.picorv32.decoded_imm_j[24]
.sym 45466 $abc$27913$new_n2641_
.sym 45469 U$$2.picorv32.mem_rdata_q[30]
.sym 45470 U$$2.picorv32.decoded_imm_j[10]
.sym 45471 $abc$27913$new_n2480_
.sym 45472 U$$2.picorv32.instr_jal
.sym 45475 U$$2.picorv32.decoded_imm_j[15]
.sym 45476 $abc$27913$new_n2657_
.sym 45477 U$$2.picorv32.instr_jal
.sym 45478 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45481 $abc$27913$new_n2480_
.sym 45482 U$$2.picorv32.mem_rdata_q[26]
.sym 45483 U$$2.picorv32.decoded_imm_j[6]
.sym 45484 U$$2.picorv32.instr_jal
.sym 45487 U$$2.picorv32.instr_lui
.sym 45488 U$$2.picorv32.instr_auipc
.sym 45489 U$$2.picorv32.mem_rdata_q[25]
.sym 45490 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45493 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45494 U$$2.picorv32.mem_rdata_q[24]
.sym 45495 U$$2.picorv32.instr_auipc
.sym 45496 U$$2.picorv32.instr_lui
.sym 45499 U$$2.picorv32.decoded_imm_j[5]
.sym 45500 $abc$27913$new_n2480_
.sym 45501 U$$2.picorv32.instr_jal
.sym 45502 U$$2.picorv32.mem_rdata_q[25]
.sym 45505 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45506 U$$2.picorv32.instr_jal
.sym 45507 $abc$27913$new_n2661_
.sym 45508 U$$2.picorv32.decoded_imm_j[13]
.sym 45509 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 45510 cd_sync_clk16_0__i_$glb_clk
.sym 45511 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 45512 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[17]
.sym 45513 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[18]
.sym 45514 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[19]
.sym 45515 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[20]
.sym 45516 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[21]
.sym 45517 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[22]
.sym 45518 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[23]
.sym 45519 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[24]
.sym 45520 U$$2.picorv32.pcpi_rs2[30]
.sym 45524 U$$2.picorv32.pcpi_rs2[16]
.sym 45525 U$$2.picorv32.reg_out[6]
.sym 45527 U$$2.picorv32.pcpi_rs1[6]
.sym 45528 U$$2.picorv32.decoded_imm[10]
.sym 45529 U$$2.picorv32.reg_pc[13]
.sym 45530 U$$2.picorv32.pcpi_rs2[30]
.sym 45531 U$$2.picorv32.pcpi_rs2[20]
.sym 45532 U$$2.picorv32.pcpi_rs2[25]
.sym 45534 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45536 U$$2.picorv32.instr_jal
.sym 45537 U$$2.picorv32.decoded_imm[15]
.sym 45538 U$$2.mem_addr[5]
.sym 45539 U$$2.picorv32.reg_pc[30]
.sym 45540 U$$2.mem_addr[9]
.sym 45541 $abc$27913$new_n3699_
.sym 45542 U$$2.picorv32.cpu_state[4]
.sym 45543 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[24]
.sym 45544 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[27]
.sym 45545 U$$2.picorv32.reg_pc[1]
.sym 45546 U$$2.picorv32.reg_pc[28]
.sym 45547 U$$2.picorv32.pcpi_rs2[27]
.sym 45553 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45554 U$$2.picorv32.decoded_imm[0]
.sym 45556 U$$2.picorv32.mem_rdata_q[18]
.sym 45557 U$$2.picorv32.pcpi_int_rd[1]
.sym 45563 U$$2.picorv32.mem_rdata_q[17]
.sym 45565 $abc$27913$new_n3699_
.sym 45568 U$$2.picorv32.cpu_state[4]
.sym 45573 U$$2.picorv32.cpu_state[3]
.sym 45577 U$$2.picorv32.pcpi_rs1[0]
.sym 45579 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 45580 U$$2.picorv32.instr_auipc
.sym 45581 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[0]
.sym 45583 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45584 U$$2.picorv32.instr_lui
.sym 45592 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45593 U$$2.picorv32.instr_lui
.sym 45594 U$$2.picorv32.mem_rdata_q[17]
.sym 45595 U$$2.picorv32.instr_auipc
.sym 45604 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[0]
.sym 45605 U$$2.picorv32.cpu_state[4]
.sym 45606 U$$2.picorv32.pcpi_rs1[0]
.sym 45607 U$$2.picorv32.cpu_state[3]
.sym 45611 U$$2.picorv32.decoded_imm[0]
.sym 45616 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45617 U$$2.picorv32.instr_lui
.sym 45618 U$$2.picorv32.mem_rdata_q[18]
.sym 45619 U$$2.picorv32.instr_auipc
.sym 45623 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 45629 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 45630 $abc$27913$new_n3699_
.sym 45631 U$$2.picorv32.pcpi_int_rd[1]
.sym 45633 cd_sync_clk16_0__i_$glb_clk
.sym 45635 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[25]
.sym 45636 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[26]
.sym 45637 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[27]
.sym 45638 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[28]
.sym 45639 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[29]
.sym 45640 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[30]
.sym 45641 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[31]
.sym 45642 U$$2.picorv32.reg_out[1]
.sym 45643 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[9]
.sym 45647 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45648 U$$2.picorv32.reg_pc[22]
.sym 45649 U$$2.picorv32.mem_rdata_q[17]
.sym 45650 U$$2.picorv32.mem_rdata_q[18]
.sym 45651 $abc$27913$new_n2653_
.sym 45652 U$$2.picorv32.decoded_imm_j[18]
.sym 45653 $abc$27913$new_n2651_
.sym 45655 U$$2.picorv32.cpu_state[6]
.sym 45656 U$$2.picorv32.latched_is_lh
.sym 45658 U$$2.picorv32.mem_wordsize[1]
.sym 45659 U$$2.picorv32.decoded_imm[14]
.sym 45660 U$$2.picorv32.is_lui_auipc_jal
.sym 45661 U$$2.mem_addr[3]
.sym 45663 U$$2.mem_addr[2]
.sym 45665 U$$2.picorv32.decoded_imm[1]
.sym 45666 U$$2.picorv32.instr_auipc
.sym 45667 U$$2.picorv32.decoded_imm[19]
.sym 45668 U$$2.picorv32.decoded_rs2[0]
.sym 45669 U$$2.picorv32.decoded_imm[23]
.sym 45670 U$$2.picorv32.cpu_state[6]
.sym 45676 U$$2.picorv32.mem_rdata_q[21]
.sym 45677 U$$2.picorv32.latched_rd[2]
.sym 45678 $abc$27913$new_n3172_
.sym 45679 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[0]_new_
.sym 45680 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6366
.sym 45682 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 45684 U$$2.picorv32.mem_rdata_q[21]
.sym 45686 U$$2.picorv32.mem_rdata_q[22]
.sym 45687 U$$2.picorv32.latched_rd[1]
.sym 45688 U$$2.picorv32.mem_rdata_q[19]
.sym 45689 U$$2.picorv32.pcpi_rs1[0]
.sym 45690 U$$2.picorv32.latched_rd[3]
.sym 45691 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45693 U$$2.picorv32.pcpi_rs1[1]
.sym 45695 U$$2.picorv32.instr_lui
.sym 45696 U$$2.picorv32.mem_rdata_q[18]
.sym 45698 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 45700 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 45701 U$$2.picorv32.instr_auipc
.sym 45702 $abc$27913$new_n3685_
.sym 45703 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[2]_new_
.sym 45704 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 45705 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[4]_new_inv_
.sym 45706 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 45709 U$$2.picorv32.pcpi_rs1[0]
.sym 45710 U$$2.picorv32.pcpi_rs1[1]
.sym 45711 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 45712 $abc$27913$new_n3685_
.sym 45715 U$$2.picorv32.mem_rdata_q[19]
.sym 45716 U$$2.picorv32.instr_auipc
.sym 45717 U$$2.picorv32.instr_lui
.sym 45718 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45721 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[4]_new_inv_
.sym 45722 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 45723 U$$2.picorv32.latched_rd[1]
.sym 45724 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[0]_new_
.sym 45727 U$$2.picorv32.latched_rd[2]
.sym 45729 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 45733 $abc$27913$new_n3172_
.sym 45734 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 45735 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[2]_new_
.sym 45736 U$$2.picorv32.latched_rd[3]
.sym 45742 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 45745 U$$2.picorv32.instr_auipc
.sym 45746 U$$2.picorv32.mem_rdata_q[21]
.sym 45747 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45748 U$$2.picorv32.instr_lui
.sym 45751 U$$2.picorv32.mem_rdata_q[22]
.sym 45752 U$$2.picorv32.mem_rdata_q[21]
.sym 45753 U$$2.picorv32.mem_rdata_q[19]
.sym 45754 U$$2.picorv32.mem_rdata_q[18]
.sym 45756 cd_sync_clk16_0__i_$glb_clk
.sym 45757 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6366
.sym 45758 U$$2.picorv32.pcpi_rs2[28]
.sym 45759 U$$2.picorv32.pcpi_rs2[8]
.sym 45760 $abc$27913$new_n3699_
.sym 45761 $abc$27913$U$$2.picorv32.cpuregs_rs2[28]_new_
.sym 45762 U$$2.picorv32.pcpi_rs2[31]
.sym 45763 U$$2.picorv32.pcpi_rs2[27]
.sym 45764 U$$2.picorv32.pcpi_rs2[22]
.sym 45766 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[1]
.sym 45767 U$$2.picorv32.latched_rd[0]
.sym 45768 U$$2.picorv32.latched_rd[0]
.sym 45770 U$$2.picorv32.decoded_imm[4]
.sym 45772 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 45773 U$$2.picorv32.latched_rd[1]
.sym 45774 U$$2.picorv32.pcpi_rs2[29]
.sym 45775 U$$2.picorv32.pcpi_rs1[2]
.sym 45776 U$$2.picorv32.decoded_imm[5]
.sym 45777 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[7]
.sym 45778 U$$2.picorv32.mem_la_wdata[5]
.sym 45779 $abc$27913$new_n4672_
.sym 45780 U$$2.picorv32.pcpi_rs2[21]
.sym 45781 U$$2.picorv32.latched_rd[2]
.sym 45782 U$$2.picorv32.decoded_imm_j[22]
.sym 45784 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 45785 U$$2.mem_addr[3]
.sym 45786 U$$2.picorv32.decoded_imm[31]
.sym 45787 U$$2.picorv32.instr_auipc
.sym 45788 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 45789 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 45790 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[31]
.sym 45791 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 45793 U$$2.mem_addr[9]
.sym 45800 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 45802 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[2]_new_inv_
.sym 45803 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 45805 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 45807 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 45821 U$$2.picorv32.decoded_rs1[2]
.sym 45822 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 45825 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 45827 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 45828 U$$2.picorv32.decoded_rs2[0]
.sym 45833 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 45840 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 45846 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 45850 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 45851 U$$2.picorv32.decoded_rs2[0]
.sym 45856 U$$2.picorv32.decoded_rs1[2]
.sym 45857 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[2]_new_inv_
.sym 45859 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 45862 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 45869 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 45877 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 45879 cd_sync_clk16_0__i_$glb_clk
.sym 45881 U$$2.picorv32.decoded_rs1[0]
.sym 45882 $abc$27913$new_n2643_
.sym 45883 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 45884 $abc$27913$new_n2659_
.sym 45885 $abc$27913$new_n4183_
.sym 45886 $abc$27913$new_n2703_
.sym 45887 $abc$27913$new_n2659_
.sym 45888 $abc$27913$new_n2679_
.sym 45889 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 45890 U$$2.picorv32.pcpi_rs2[27]
.sym 45894 U$$2.picorv32.pcpi_rs2[22]
.sym 45895 U$$2.picorv32.decoded_rs2[3]
.sym 45896 U$$2.picorv32.mem_la_wdata[6]
.sym 45898 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 45900 U$$2.picorv32.pcpi_rs2[28]
.sym 45901 U$$2.picorv32.decoded_imm[11]
.sym 45903 U$$2.picorv32.decoded_imm[1]
.sym 45905 U$$2.picorv32.decoded_imm[19]
.sym 45906 U$$2.picorv32.decoded_rs2[1]
.sym 45907 U$$2.picorv32.decoded_imm_j[31]
.sym 45908 U$$2.picorv32.decoded_imm[11]
.sym 45909 U$$2.picorv32.cpu_state[3]
.sym 45910 U$$2.picorv32.mem_rdata_q[14]
.sym 45913 U$$2.mem_addr[6]
.sym 45914 U$$2.picorv32.mem_rdata_q[25]
.sym 45915 U$$2.mem_addr[3]
.sym 45916 U$$2.picorv32.decoded_rs2[2]
.sym 45922 U$$2.picorv32.instr_lui
.sym 45923 U$$2.picorv32.decoded_rs1[1]
.sym 45924 $abc$27913$new_n2649_
.sym 45925 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45926 U$$2.picorv32.mem_rdata_q[23]
.sym 45928 $abc$27913$new_n2639_
.sym 45931 U$$2.picorv32.decoded_imm_j[23]
.sym 45932 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 45933 U$$2.picorv32.decoded_rs1[4]
.sym 45934 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 45935 U$$2.picorv32.decoded_imm_j[14]
.sym 45936 U$$2.picorv32.decoded_rs1[2]
.sym 45937 U$$2.picorv32.decoded_imm_j[19]
.sym 45938 U$$2.picorv32.decoded_rs1[0]
.sym 45941 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45942 U$$2.picorv32.decoded_imm_j[22]
.sym 45943 U$$2.picorv32.instr_auipc
.sym 45944 $abc$27913$new_n2659_
.sym 45946 U$$2.picorv32.instr_jal
.sym 45947 $abc$27913$new_n2643_
.sym 45949 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[2]_new_inv_
.sym 45950 U$$2.picorv32.mem_rdata_q[21]
.sym 45951 U$$2.picorv32.latched_rd[2]
.sym 45953 $abc$27913$new_n2679_
.sym 45955 U$$2.picorv32.decoded_imm_j[14]
.sym 45956 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45957 $abc$27913$new_n2659_
.sym 45958 U$$2.picorv32.instr_jal
.sym 45961 U$$2.picorv32.decoded_rs1[2]
.sym 45962 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[2]_new_inv_
.sym 45963 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 45964 U$$2.picorv32.latched_rd[2]
.sym 45967 U$$2.picorv32.decoded_rs1[0]
.sym 45968 U$$2.picorv32.decoded_rs1[1]
.sym 45969 U$$2.picorv32.decoded_rs1[4]
.sym 45970 U$$2.picorv32.decoded_rs1[2]
.sym 45973 U$$2.picorv32.mem_rdata_q[21]
.sym 45974 $abc$27913$new_n2679_
.sym 45975 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 45979 U$$2.picorv32.decoded_imm_j[19]
.sym 45980 U$$2.picorv32.instr_jal
.sym 45981 $abc$27913$new_n2649_
.sym 45982 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45985 U$$2.picorv32.instr_jal
.sym 45986 U$$2.picorv32.decoded_imm_j[23]
.sym 45987 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45988 $abc$27913$new_n2639_
.sym 45991 U$$2.picorv32.instr_lui
.sym 45992 U$$2.picorv32.instr_auipc
.sym 45993 U$$2.picorv32.mem_rdata_q[23]
.sym 45994 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 45997 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 45998 U$$2.picorv32.decoded_imm_j[22]
.sym 45999 U$$2.picorv32.instr_jal
.sym 46000 $abc$27913$new_n2643_
.sym 46001 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 46002 cd_sync_clk16_0__i_$glb_clk
.sym 46003 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 46004 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[4]
.sym 46005 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 46008 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 46009 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6300
.sym 46010 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12228_new_
.sym 46012 U$$2.picorv32.decoded_imm[19]
.sym 46013 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 46016 U$$2.picorv32.pcpi_rs2[26]
.sym 46017 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12460[0]_new_
.sym 46018 U$$2.picorv32.mem_rdata_q[22]
.sym 46021 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 46022 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 46023 U$$2.picorv32.cpu_state[2]
.sym 46024 $abc$27913$new_n2709_
.sym 46025 U$$2.picorv32.mem_la_wdata[6]
.sym 46026 U$$2.picorv32.mem_la_wdata[4]
.sym 46028 U$$2.picorv32.pcpi_rs1[8]
.sym 46029 U$$2.mem_addr[2]
.sym 46030 U$$2.mem_addr[4]
.sym 46031 U$$2.mem_addr[9]
.sym 46032 U$$2.picorv32.instr_jal
.sym 46033 U$$2.picorv32.pcpi_rs1[13]
.sym 46034 U$$2.mem_addr[5]
.sym 46036 U$$2.mem_addr[8]
.sym 46038 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 46045 U$$2.picorv32.decoded_rs1[0]
.sym 46046 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[2]_new_
.sym 46047 U$$2.picorv32.latched_rd[0]
.sym 46048 $abc$27913$new_n3283_
.sym 46049 U$$2.picorv32.mem_rdata_q[1]
.sym 46050 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[1]_new_
.sym 46053 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 46054 U$$2.picorv32.latched_rd[4]
.sym 46056 U$$2.picorv32.decoded_imm_j[3]
.sym 46057 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[0]_new_inv_
.sym 46058 U$$2.picorv32.instr_jal
.sym 46059 U$$2.picorv32.mem_rdata_q[23]
.sym 46060 U$$2.picorv32.is_sb_sh_sw
.sym 46061 $abc$27913$new_n3138_
.sym 46062 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 46067 U$$2.picorv32.decoded_imm_j[31]
.sym 46068 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 46069 $abc$27913$new_n2665_
.sym 46070 U$$2.picorv32.mem_rdata_q[24]
.sym 46071 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 46072 U$$2.picorv32.latched_rd[3]
.sym 46074 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[0]_new_
.sym 46075 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12228_new_
.sym 46076 U$$2.picorv32.mem_rdata_q[31]
.sym 46078 U$$2.picorv32.latched_rd[3]
.sym 46079 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 46080 U$$2.picorv32.latched_rd[4]
.sym 46081 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 46084 U$$2.picorv32.mem_rdata_q[23]
.sym 46085 U$$2.picorv32.decoded_imm_j[3]
.sym 46086 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 46087 U$$2.picorv32.instr_jal
.sym 46090 U$$2.picorv32.decoded_imm_j[31]
.sym 46091 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12228_new_
.sym 46092 U$$2.picorv32.instr_jal
.sym 46096 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[1]_new_
.sym 46097 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[0]_new_
.sym 46098 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[2]_new_
.sym 46099 $abc$27913$new_n3138_
.sym 46102 U$$2.picorv32.mem_rdata_q[24]
.sym 46103 U$$2.picorv32.mem_rdata_q[23]
.sym 46104 U$$2.picorv32.mem_rdata_q[1]
.sym 46105 $abc$27913$new_n3283_
.sym 46108 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[0]_new_inv_
.sym 46109 U$$2.picorv32.decoded_rs1[0]
.sym 46110 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 46111 U$$2.picorv32.latched_rd[0]
.sym 46114 U$$2.picorv32.decoded_rs1[0]
.sym 46115 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 46117 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[0]_new_inv_
.sym 46120 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 46121 U$$2.picorv32.mem_rdata_q[31]
.sym 46122 $abc$27913$new_n2665_
.sym 46123 U$$2.picorv32.is_sb_sh_sw
.sym 46124 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 46125 cd_sync_clk16_0__i_$glb_clk
.sym 46126 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 46127 U$$2.mem_addr[14]
.sym 46128 U$$2.mem_addr[5]
.sym 46129 U$$2.mem_addr[8]
.sym 46130 U$$2.mem_addr[11]
.sym 46131 U$$2.mem_addr[10]
.sym 46132 U$$2.mem_addr[7]
.sym 46133 U$$2.mem_addr[12]
.sym 46134 U$$2.mem_addr[4]
.sym 46135 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[26]
.sym 46136 U$$2.picorv32.mem_wordsize[1]
.sym 46139 U$$2.picorv32.instr_jalr
.sym 46141 U$$2.picorv32.latched_rd[0]
.sym 46142 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[7]
.sym 46143 U$$2.picorv32.compressed_instr
.sym 46145 U$$2.picorv32.decoded_imm[31]
.sym 46146 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[4]
.sym 46147 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 46148 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 46150 U$$2.picorv32.instr_lui
.sym 46151 U$$2.mem_addr[6]
.sym 46152 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 46153 U$$2.mem_addr[3]
.sym 46154 U$$2.picorv32.pcpi_rs1[12]
.sym 46155 U$$2.mem_addr[2]
.sym 46156 U$$2.mem_addr[12]
.sym 46157 U$$2.mem_addr[9]
.sym 46158 U$$2.picorv32.mem_rdata_q[31]
.sym 46159 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 46160 U$$2.mem_addr[14]
.sym 46161 U$$2.picorv32.pcpi_rs1[10]
.sym 46162 U$$2.mem_addr[5]
.sym 46168 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[4]
.sym 46169 U$$2.picorv32.pcpi_rs1[3]
.sym 46170 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 46172 U$$2.picorv32.next_pc[2]
.sym 46173 U$$2.picorv32.pcpi_rs1[9]
.sym 46174 U$$2.picorv32.pcpi_rs1[6]
.sym 46177 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 46178 U$$2.picorv32.is_sb_sh_sw
.sym 46179 U$$2.picorv32.pcpi_rs1[2]
.sym 46181 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46185 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 46186 $PACKER_GND_NET
.sym 46190 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[7]
.sym 46193 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[1]
.sym 46194 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[0]
.sym 46198 U$$2.picorv32.mem_la_firstword_xfer
.sym 46201 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46202 U$$2.picorv32.is_sb_sh_sw
.sym 46203 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 46208 $PACKER_GND_NET
.sym 46213 U$$2.picorv32.next_pc[2]
.sym 46216 U$$2.picorv32.mem_la_firstword_xfer
.sym 46222 $PACKER_GND_NET
.sym 46225 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[4]
.sym 46226 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 46227 U$$2.picorv32.pcpi_rs1[6]
.sym 46231 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 46233 U$$2.picorv32.pcpi_rs1[3]
.sym 46234 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[1]
.sym 46237 U$$2.picorv32.pcpi_rs1[2]
.sym 46238 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 46240 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[0]
.sym 46243 U$$2.picorv32.pcpi_rs1[9]
.sym 46244 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[7]
.sym 46245 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 46247 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 46248 cd_sync_clk16_0__i_$glb_clk
.sym 46250 U$$2.mem_addr[13]
.sym 46251 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 46252 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 46253 $abc$27913$auto$rtlil.cc:1969:NotGate$27655
.sym 46256 U$$2.mem_addr[15]
.sym 46257 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 46262 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[6]
.sym 46263 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[10]
.sym 46264 U$$2.picorv32.is_slli_srli_srai
.sym 46265 U$$2.mem_addr[11]
.sym 46266 U$$2.picorv32.is_sb_sh_sw
.sym 46269 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[12]
.sym 46272 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 46273 U$$2.mem_addr[8]
.sym 46274 U$$2.mem_addr[8]
.sym 46275 cd_sync.ready
.sym 46276 U$$2.mem_addr[11]
.sym 46278 U$$2.mem_addr[10]
.sym 46279 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[1]
.sym 46280 U$$2.mem_addr[7]
.sym 46281 U$$2.mem_addr[3]
.sym 46282 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 46283 $abc$27913$new_n2444_
.sym 46284 U$$2.mem_addr[4]
.sym 46285 U$$2.mem_addr[9]
.sym 46291 cd_sync.ready
.sym 46292 U$$2.picorv32.mem_rdata_q[13]
.sym 46293 U$$2.mem_addr[8]
.sym 46294 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46295 U$$2.mem_addr[10]
.sym 46296 U$$2.mem_addr[7]
.sym 46297 U$$2.mem_addr[12]
.sym 46298 U$$2.mem_addr[9]
.sym 46299 U$$2.mem_addr[14]
.sym 46300 U$$2.mem_addr[5]
.sym 46301 $abc$27913$new_n2675_
.sym 46302 U$$2.mem_addr[11]
.sym 46303 U$$2.mem_addr[6]
.sym 46306 U$$2.mem_addr[4]
.sym 46307 U$$2.picorv32.mem_rdata_q[14]
.sym 46308 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 46309 U$$2.picorv32.is_sb_sh_sw
.sym 46315 U$$2.mem_addr[13]
.sym 46317 U$$2.picorv32.mem_rdata_q[12]
.sym 46318 U$$2.picorv32.mem_rdata_q[10]
.sym 46319 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 46321 U$$2.mem_addr[15]
.sym 46330 U$$2.mem_addr[14]
.sym 46331 U$$2.mem_addr[11]
.sym 46332 U$$2.mem_addr[15]
.sym 46333 U$$2.mem_addr[10]
.sym 46336 U$$2.picorv32.mem_rdata_q[10]
.sym 46337 $abc$27913$new_n2675_
.sym 46338 U$$2.picorv32.is_sb_sh_sw
.sym 46339 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46348 U$$2.mem_addr[12]
.sym 46349 U$$2.mem_addr[13]
.sym 46350 U$$2.mem_addr[8]
.sym 46351 U$$2.mem_addr[9]
.sym 46354 U$$2.mem_addr[6]
.sym 46355 U$$2.mem_addr[4]
.sym 46356 U$$2.mem_addr[7]
.sym 46357 U$$2.mem_addr[5]
.sym 46360 cd_sync.ready
.sym 46361 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 46363 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 46366 U$$2.picorv32.mem_rdata_q[12]
.sym 46368 U$$2.picorv32.mem_rdata_q[13]
.sym 46369 U$$2.picorv32.mem_rdata_q[14]
.sym 46370 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 46371 cd_sync_clk16_0__i_$glb_clk
.sym 46372 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 46373 $abc$27913$new_n3870_
.sym 46374 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[3]_new_
.sym 46375 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 46376 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[7]_new_inv_
.sym 46377 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[2]_new_
.sym 46378 $abc$27913$new_n3871_
.sym 46379 $abc$27913$auto$rtlil.cc:1863:Or$4910_new_inv_
.sym 46380 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[6]_new_inv_
.sym 46381 U$$2.picorv32.decoded_rs2[0]
.sym 46382 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 46387 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[11]
.sym 46390 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 46391 U$$2.picorv32.decoded_imm[3]
.sym 46392 U$$2.mem_addr[13]
.sym 46393 U$$2.picorv32.is_alu_reg_reg
.sym 46394 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 46395 U$$2.picorv32.pcpi_rs1[22]
.sym 46400 U$$2.picorv32.cpu_state[3]
.sym 46401 U$$2.picorv32.latched_rd[4]
.sym 46403 U$$2.picorv32.mem_rdata_q[25]
.sym 46404 U$$2.picorv32.decoded_rd[2]
.sym 46406 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 46407 U$$2.mem_addr[3]
.sym 46408 U$$2.picorv32.mem_rdata_q[27]
.sym 46414 U$$2.mem_addr[13]
.sym 46418 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[3]_new_inv_
.sym 46419 $abc$27913$new_n3282_
.sym 46421 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 46422 U$$2.mem_addr[6]
.sym 46425 U$$2.picorv32.mem_rdata_q[17]
.sym 46426 U$$2.mem_addr[12]
.sym 46427 U$$2.picorv32.latched_branch
.sym 46428 U$$2.mem_addr[15]
.sym 46430 U$$2.mem_addr[14]
.sym 46432 U$$2.mem_addr[5]
.sym 46434 U$$2.mem_addr[8]
.sym 46435 $abc$27913$new_n2951_
.sym 46438 cd_sync.ready
.sym 46439 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[3]_new_
.sym 46440 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 46441 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[7]_new_inv_
.sym 46442 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[2]_new_
.sym 46443 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 46444 U$$2.mem_addr[4]
.sym 46453 U$$2.mem_addr[12]
.sym 46454 U$$2.mem_addr[8]
.sym 46455 U$$2.mem_addr[6]
.sym 46456 U$$2.mem_addr[5]
.sym 46459 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[3]_new_
.sym 46460 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 46461 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[7]_new_inv_
.sym 46462 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[2]_new_
.sym 46467 $abc$27913$new_n2951_
.sym 46468 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[3]_new_inv_
.sym 46471 U$$2.mem_addr[14]
.sym 46472 U$$2.mem_addr[15]
.sym 46473 U$$2.mem_addr[13]
.sym 46474 U$$2.mem_addr[12]
.sym 46477 U$$2.mem_addr[6]
.sym 46478 U$$2.mem_addr[8]
.sym 46479 U$$2.mem_addr[4]
.sym 46480 U$$2.mem_addr[5]
.sym 46485 U$$2.picorv32.latched_branch
.sym 46486 cd_sync.ready
.sym 46489 $abc$27913$new_n3282_
.sym 46490 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 46491 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 46492 U$$2.picorv32.mem_rdata_q[17]
.sym 46496 cd_sync.ready
.sym 46497 $abc$27913$new_n2956_
.sym 46499 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[7]_new_inv_
.sym 46500 $abc$27913$new_n3867_
.sym 46501 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 46502 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 46503 $abc$27913$new_n2948_
.sym 46508 U$$2.picorv32.pcpi_rs1[29]
.sym 46509 U$$2.picorv32.mem_do_wdata
.sym 46511 U$$2.picorv32.cpu_state[1]
.sym 46515 U$$2.picorv32.mem_do_wdata
.sym 46516 $abc$27913$auto$alumacc.cc:491:replace_alu$4903[29]
.sym 46518 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46521 U$$2.mem_addr[2]
.sym 46522 U$$2.mem_addr[4]
.sym 46531 U$$2.mem_addr[9]
.sym 46537 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[2]_new_
.sym 46543 U$$2.picorv32.alu_wait
.sym 46545 U$$2.picorv32.trap
.sym 46547 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46548 U$$2.picorv32.decoded_rd[0]
.sym 46550 U$$2.picorv32.latched_rd[0]
.sym 46553 cd_sync.ready
.sym 46555 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24372
.sym 46556 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[0]_new_
.sym 46559 U$$2.picorv32.latched_rd[2]
.sym 46560 U$$2.picorv32.cpu_state[3]
.sym 46561 U$$2.picorv32.mem_rdata_q[26]
.sym 46562 U$$2.picorv32.mem_rdata_q[28]
.sym 46563 U$$2.picorv32.mem_rdata_q[25]
.sym 46564 U$$2.picorv32.decoded_rd[2]
.sym 46567 U$$2.picorv32.cpu_state[1]
.sym 46568 U$$2.picorv32.mem_rdata_q[27]
.sym 46570 U$$2.picorv32.latched_rd[2]
.sym 46571 U$$2.picorv32.cpu_state[3]
.sym 46572 U$$2.picorv32.alu_wait
.sym 46573 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46588 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46589 U$$2.picorv32.alu_wait
.sym 46590 U$$2.picorv32.cpu_state[3]
.sym 46591 U$$2.picorv32.latched_rd[0]
.sym 46596 cd_sync.ready
.sym 46597 U$$2.picorv32.trap
.sym 46600 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[0]_new_
.sym 46602 U$$2.picorv32.cpu_state[1]
.sym 46603 U$$2.picorv32.decoded_rd[0]
.sym 46606 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[2]_new_
.sym 46608 U$$2.picorv32.decoded_rd[2]
.sym 46609 U$$2.picorv32.cpu_state[1]
.sym 46612 U$$2.picorv32.mem_rdata_q[25]
.sym 46613 U$$2.picorv32.mem_rdata_q[28]
.sym 46614 U$$2.picorv32.mem_rdata_q[26]
.sym 46615 U$$2.picorv32.mem_rdata_q[27]
.sym 46616 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24372
.sym 46617 cd_sync_clk16_0__i_$glb_clk
.sym 46621 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24372
.sym 46622 $abc$27913$new_n3869_
.sym 46623 $abc$27913$new_n3868_
.sym 46628 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24363
.sym 46632 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 46634 U$$2.mem_addr[6]
.sym 46635 U$$2.picorv32.mem_rdata_q[14]
.sym 46636 $abc$27913$new_n2948_
.sym 46638 cd_sync.ready
.sym 46641 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 46642 $PACKER_VCC_NET
.sym 46643 U$$2.picorv32.latched_rd[1]
.sym 46649 U$$2.mem_addr[9]
.sym 46651 U$$2.mem_addr[6]
.sym 46652 U$$2.mem_addr[2]
.sym 46653 U$$2.picorv32.mem_rdata_q[31]
.sym 46654 U$$2.mem_addr[5]
.sym 46660 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46662 U$$2.picorv32.latched_rd[4]
.sym 46664 U$$2.picorv32.latched_rd[1]
.sym 46666 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[4]_new_
.sym 46667 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[1]_new_
.sym 46668 U$$2.picorv32.decoded_rd[4]
.sym 46669 U$$2.picorv32.decoded_rd[3]
.sym 46670 U$$2.picorv32.cpu_state[3]
.sym 46671 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46673 U$$2.picorv32.decoded_rd[1]
.sym 46674 U$$2.picorv32.alu_wait
.sym 46677 $PACKER_VCC_NET
.sym 46678 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24372
.sym 46679 U$$2.picorv32.cpu_state[1]
.sym 46681 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[3]_new_
.sym 46687 U$$2.picorv32.latched_rd[3]
.sym 46699 $PACKER_VCC_NET
.sym 46705 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[4]_new_
.sym 46706 U$$2.picorv32.cpu_state[1]
.sym 46708 U$$2.picorv32.decoded_rd[4]
.sym 46711 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[3]_new_
.sym 46713 U$$2.picorv32.cpu_state[1]
.sym 46714 U$$2.picorv32.decoded_rd[3]
.sym 46717 U$$2.picorv32.decoded_rd[1]
.sym 46718 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[1]_new_
.sym 46720 U$$2.picorv32.cpu_state[1]
.sym 46723 U$$2.picorv32.alu_wait
.sym 46724 U$$2.picorv32.latched_rd[3]
.sym 46725 U$$2.picorv32.cpu_state[3]
.sym 46726 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46729 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46730 U$$2.picorv32.alu_wait
.sym 46731 U$$2.picorv32.latched_rd[4]
.sym 46732 U$$2.picorv32.cpu_state[3]
.sym 46735 U$$2.picorv32.cpu_state[3]
.sym 46736 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 46737 U$$2.picorv32.alu_wait
.sym 46738 U$$2.picorv32.latched_rd[1]
.sym 46739 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24372
.sym 46740 cd_sync_clk16_0__i_$glb_clk
.sym 46750 U$$2.picorv32.latched_rd[1]
.sym 46754 U$$2.picorv32.decoded_rd[4]
.sym 46762 U$$2.picorv32.alu_wait
.sym 46763 U$$2.picorv32.mem_rdata_q[12]
.sym 46765 U$$2.picorv32.decoded_rd[3]
.sym 46767 U$$2.picorv32.latched_rd[4]
.sym 46769 U$$2.picorv32.latched_rd[3]
.sym 46773 U$$2.mem_addr[3]
.sym 46774 U$$2.mem_addr[8]
.sym 46776 U$$2.mem_addr[4]
.sym 46891 U$$2.mem_addr[5]
.sym 46892 U$$2.mem_addr[8]
.sym 47135 U$$2.mem_addr[5]
.sym 48320 U$$2.picorv32.reg_next_pc[29]
.sym 48324 U$$2.picorv32.reg_next_pc[31]
.sym 48328 U$$2.picorv32.cpu_state[4]
.sym 48336 U$$2.picorv32.reg_pc[14]
.sym 48339 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[17]
.sym 48342 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[25]
.sym 48446 $abc$27913$new_n4305_
.sym 48447 U$$2.picorv32.reg_next_pc[6]
.sym 48448 $abc$27913$new_n4301_
.sym 48449 U$$2.picorv32.reg_next_pc[30]
.sym 48450 $abc$27913$new_n4303_
.sym 48451 U$$2.picorv32.next_pc[30]
.sym 48452 $abc$27913$new_n4351_
.sym 48453 $abc$27913$new_n4355_
.sym 48456 U$$2.picorv32.decoded_imm[27]
.sym 48457 U$$2.picorv32.reg_pc[31]
.sym 48459 U$$2.picorv32.reg_out[26]
.sym 48460 cd_sync.ready
.sym 48466 U$$2.picorv32.alu_out_q[31]
.sym 48467 U$$2.picorv32.decoder_trigger
.sym 48468 U$$2.picorv32.reg_out[27]
.sym 48469 U$$2.picorv32.reg_out[29]
.sym 48485 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 48500 U$$2.picorv32.decoder_trigger
.sym 48503 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[30]
.sym 48508 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[30]
.sym 48510 $abc$27913$new_n4353_
.sym 48511 U$$2.picorv32.mem_la_wdata[2]
.sym 48512 U$$2.picorv32.mem_la_wdata[4]
.sym 48605 U$$2.picorv32.reg_next_pc[16]
.sym 48606 $abc$27913$new_n4315_
.sym 48607 U$$2.picorv32.reg_next_pc[13]
.sym 48608 $abc$27913$new_n4297_
.sym 48609 $abc$27913$new_n4333_
.sym 48610 $abc$27913$new_n4319_
.sym 48611 U$$2.picorv32.reg_next_pc[11]
.sym 48612 $abc$27913$new_n4325_
.sym 48615 U$$2.picorv32.decoded_imm_j[22]
.sym 48616 U$$2.picorv32.pcpi_rs1[5]
.sym 48617 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[5]
.sym 48619 U$$2.picorv32.reg_out[30]
.sym 48620 U$$2.picorv32.reg_next_pc[30]
.sym 48622 U$$2.picorv32.latched_branch
.sym 48623 U$$2.picorv32.decoder_trigger
.sym 48627 U$$2.picorv32.reg_out[22]
.sym 48628 U$$2.picorv32.reg_out[20]
.sym 48629 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[31]
.sym 48632 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[2]
.sym 48633 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 48635 U$$2.picorv32.reg_pc[14]
.sym 48636 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[4]
.sym 48638 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[5]
.sym 48640 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[6]
.sym 48646 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 48647 U$$2.picorv32.decoder_trigger
.sym 48648 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[14]
.sym 48659 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 48671 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 48674 U$$2.picorv32.instr_jal
.sym 48676 $abc$27913$new_n4321_
.sym 48677 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[14]
.sym 48681 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 48691 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 48709 $abc$27913$new_n4321_
.sym 48710 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 48711 U$$2.picorv32.decoder_trigger
.sym 48715 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[14]
.sym 48716 U$$2.picorv32.decoder_trigger
.sym 48717 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[14]
.sym 48718 U$$2.picorv32.instr_jal
.sym 48722 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 48725 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 48726 cd_sync_clk16_0__i_$glb_clk
.sym 48727 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 48728 U$$2.picorv32.reg_next_pc[18]
.sym 48729 U$$2.picorv32.reg_next_pc[25]
.sym 48730 $abc$27913$new_n4331_
.sym 48731 U$$2.picorv32.reg_next_pc[17]
.sym 48732 $abc$27913$new_n4353_
.sym 48733 $abc$27913$new_n4327_
.sym 48734 $abc$27913$new_n4343_
.sym 48735 $abc$27913$new_n4329_
.sym 48738 U$$2.picorv32.pcpi_rs1[31]
.sym 48739 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[21]
.sym 48746 U$$2.picorv32.reg_pc[31]
.sym 48747 U$$2.picorv32.reg_out[27]
.sym 48751 U$$2.picorv32.decoder_trigger
.sym 48752 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[7]
.sym 48753 U$$2.picorv32.pcpi_rs1[14]
.sym 48755 U$$2.picorv32.cpu_state[3]
.sym 48758 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[12]
.sym 48759 U$$2.picorv32.decoded_imm_j[6]
.sym 48760 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 48761 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[13]
.sym 48762 U$$2.picorv32.reg_pc[4]
.sym 48763 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[14]
.sym 48769 U$$2.picorv32.decoder_trigger
.sym 48771 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 48772 U$$2.picorv32.latched_store
.sym 48773 U$$2.picorv32.pcpi_rs1[30]
.sym 48774 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 48776 U$$2.picorv32.latched_stalu
.sym 48777 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[29]
.sym 48778 U$$2.picorv32.latched_branch
.sym 48779 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[30]
.sym 48780 U$$2.picorv32.alu_out_q[14]
.sym 48781 U$$2.picorv32.cpu_state[3]
.sym 48782 U$$2.picorv32.reg_next_pc[14]
.sym 48786 U$$2.picorv32.reg_out[14]
.sym 48787 $abc$27913$new_n4331_
.sym 48788 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 48793 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 48794 U$$2.picorv32.reg_out[14]
.sym 48798 U$$2.picorv32.cpu_state[4]
.sym 48800 U$$2.picorv32.pcpi_rs1[29]
.sym 48802 U$$2.picorv32.reg_next_pc[14]
.sym 48803 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 48804 U$$2.picorv32.latched_branch
.sym 48805 U$$2.picorv32.latched_store
.sym 48810 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 48814 U$$2.picorv32.cpu_state[4]
.sym 48815 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[29]
.sym 48816 U$$2.picorv32.pcpi_rs1[29]
.sym 48817 U$$2.picorv32.cpu_state[3]
.sym 48820 U$$2.picorv32.latched_stalu
.sym 48821 U$$2.picorv32.reg_out[14]
.sym 48823 U$$2.picorv32.alu_out_q[14]
.sym 48826 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 48832 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 48833 U$$2.picorv32.decoder_trigger
.sym 48835 $abc$27913$new_n4331_
.sym 48838 U$$2.picorv32.cpu_state[4]
.sym 48839 U$$2.picorv32.cpu_state[3]
.sym 48840 U$$2.picorv32.pcpi_rs1[30]
.sym 48841 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[30]
.sym 48844 U$$2.picorv32.reg_out[14]
.sym 48845 U$$2.picorv32.latched_branch
.sym 48846 U$$2.picorv32.latched_store
.sym 48847 U$$2.picorv32.reg_next_pc[14]
.sym 48848 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 48849 cd_sync_clk16_0__i_$glb_clk
.sym 48850 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 48852 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[2]
.sym 48853 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[3]
.sym 48854 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[4]
.sym 48855 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[5]
.sym 48856 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[6]
.sym 48857 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[7]
.sym 48858 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[8]
.sym 48859 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[29]
.sym 48861 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[22]
.sym 48862 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[29]
.sym 48864 U$$2.picorv32.latched_branch
.sym 48865 U$$2.picorv32.reg_next_pc[19]
.sym 48866 U$$2.picorv32.reg_next_pc[17]
.sym 48867 U$$2.picorv32.reg_out[28]
.sym 48869 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 48871 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 48872 U$$2.picorv32.latched_stalu
.sym 48873 U$$2.picorv32.reg_pc[16]
.sym 48874 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 48876 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[17]
.sym 48877 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[16]
.sym 48879 U$$2.picorv32.decoded_imm_j[21]
.sym 48880 U$$2.picorv32.pcpi_rs2[20]
.sym 48881 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 48882 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 48883 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[11]
.sym 48884 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 48885 U$$2.picorv32.decoded_imm_j[22]
.sym 48886 U$$2.picorv32.reg_pc[20]
.sym 48893 U$$2.picorv32.pcpi_rs1[24]
.sym 48894 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[24]
.sym 48897 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[27]
.sym 48898 U$$2.picorv32.pcpi_rs1[28]
.sym 48901 U$$2.picorv32.pcpi_rs1[27]
.sym 48903 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[14]
.sym 48904 U$$2.picorv32.pcpi_rs1[22]
.sym 48905 U$$2.picorv32.pcpi_rs1[12]
.sym 48906 U$$2.picorv32.pcpi_rs1[26]
.sym 48910 U$$2.picorv32.cpu_state[4]
.sym 48911 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 48913 U$$2.picorv32.pcpi_rs1[14]
.sym 48914 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[22]
.sym 48915 U$$2.picorv32.cpu_state[3]
.sym 48918 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[12]
.sym 48919 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[26]
.sym 48920 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[28]
.sym 48925 U$$2.picorv32.pcpi_rs1[12]
.sym 48926 U$$2.picorv32.cpu_state[3]
.sym 48927 U$$2.picorv32.cpu_state[4]
.sym 48928 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[12]
.sym 48931 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 48937 U$$2.picorv32.cpu_state[4]
.sym 48938 U$$2.picorv32.pcpi_rs1[24]
.sym 48939 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[24]
.sym 48940 U$$2.picorv32.cpu_state[3]
.sym 48943 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[27]
.sym 48944 U$$2.picorv32.cpu_state[4]
.sym 48945 U$$2.picorv32.cpu_state[3]
.sym 48946 U$$2.picorv32.pcpi_rs1[27]
.sym 48949 U$$2.picorv32.cpu_state[4]
.sym 48950 U$$2.picorv32.cpu_state[3]
.sym 48951 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[22]
.sym 48952 U$$2.picorv32.pcpi_rs1[22]
.sym 48955 U$$2.picorv32.pcpi_rs1[14]
.sym 48956 U$$2.picorv32.cpu_state[4]
.sym 48957 U$$2.picorv32.cpu_state[3]
.sym 48958 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[14]
.sym 48961 U$$2.picorv32.pcpi_rs1[28]
.sym 48962 U$$2.picorv32.cpu_state[3]
.sym 48963 U$$2.picorv32.cpu_state[4]
.sym 48964 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[28]
.sym 48967 U$$2.picorv32.pcpi_rs1[26]
.sym 48968 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[26]
.sym 48969 U$$2.picorv32.cpu_state[3]
.sym 48970 U$$2.picorv32.cpu_state[4]
.sym 48971 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 48972 cd_sync_clk16_0__i_$glb_clk
.sym 48974 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[9]
.sym 48975 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[10]
.sym 48976 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[11]
.sym 48977 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[12]
.sym 48978 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[13]
.sym 48979 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[14]
.sym 48980 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[15]
.sym 48981 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[16]
.sym 48984 U$$2.picorv32.decoded_imm_j[31]
.sym 48985 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[23]
.sym 48986 U$$2.picorv32.decoder_trigger
.sym 48987 U$$2.picorv32.latched_store
.sym 48988 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 48990 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[24]
.sym 48991 $PACKER_VCC_NET
.sym 48992 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 48993 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[27]
.sym 48994 U$$2.picorv32.pcpi_rs1[26]
.sym 48996 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 48997 U$$2.picorv32.pcpi_rs1[27]
.sym 48999 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[25]
.sym 49000 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 49001 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[30]
.sym 49004 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[16]
.sym 49005 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[26]
.sym 49007 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 49008 U$$2.picorv32.pcpi_rs1[25]
.sym 49009 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[30]
.sym 49020 U$$2.picorv32.pcpi_rs1[23]
.sym 49021 U$$2.picorv32.pcpi_rs1[20]
.sym 49024 U$$2.picorv32.cpu_state[4]
.sym 49025 U$$2.picorv32.cpu_state[3]
.sym 49026 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[4]
.sym 49029 U$$2.picorv32.pcpi_rs1[21]
.sym 49034 U$$2.picorv32.pcpi_rs1[25]
.sym 49035 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[25]
.sym 49038 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[20]
.sym 49042 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[21]
.sym 49043 U$$2.picorv32.pcpi_rs1[4]
.sym 49045 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49046 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[23]
.sym 49051 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49054 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[20]
.sym 49055 U$$2.picorv32.pcpi_rs1[20]
.sym 49056 U$$2.picorv32.cpu_state[3]
.sym 49057 U$$2.picorv32.cpu_state[4]
.sym 49061 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49066 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49072 U$$2.picorv32.cpu_state[4]
.sym 49073 U$$2.picorv32.pcpi_rs1[21]
.sym 49074 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[21]
.sym 49075 U$$2.picorv32.cpu_state[3]
.sym 49078 U$$2.picorv32.cpu_state[3]
.sym 49079 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[4]
.sym 49080 U$$2.picorv32.pcpi_rs1[4]
.sym 49081 U$$2.picorv32.cpu_state[4]
.sym 49084 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[23]
.sym 49085 U$$2.picorv32.pcpi_rs1[23]
.sym 49086 U$$2.picorv32.cpu_state[4]
.sym 49087 U$$2.picorv32.cpu_state[3]
.sym 49090 U$$2.picorv32.pcpi_rs1[25]
.sym 49091 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[25]
.sym 49092 U$$2.picorv32.cpu_state[3]
.sym 49093 U$$2.picorv32.cpu_state[4]
.sym 49094 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 49095 cd_sync_clk16_0__i_$glb_clk
.sym 49097 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[17]
.sym 49098 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[18]
.sym 49099 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[19]
.sym 49100 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[20]
.sym 49101 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[21]
.sym 49102 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[22]
.sym 49103 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[23]
.sym 49104 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[24]
.sym 49106 U$$2.picorv32.cpu_state[4]
.sym 49107 U$$2.picorv32.cpu_state[4]
.sym 49108 U$$2.mem_addr[8]
.sym 49109 U$$2.picorv32.reg_out[4]
.sym 49110 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[15]
.sym 49111 U$$2.picorv32.decoder_trigger
.sym 49112 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[4]
.sym 49114 U$$2.picorv32.reg_pc[15]
.sym 49116 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[9]
.sym 49117 U$$2.picorv32.pcpi_rs1[21]
.sym 49118 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 49119 U$$2.picorv32.reg_next_pc[19]
.sym 49120 U$$2.picorv32.reg_out[23]
.sym 49121 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[31]
.sym 49122 U$$2.picorv32.decoded_imm_j[25]
.sym 49123 U$$2.picorv32.pcpi_rs1[11]
.sym 49124 U$$2.picorv32.decoded_imm_j[31]
.sym 49125 U$$2.picorv32.reg_pc[8]
.sym 49126 U$$2.picorv32.pcpi_rs1[18]
.sym 49127 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[26]
.sym 49128 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 49129 U$$2.picorv32.pcpi_rs2[9]
.sym 49130 U$$2.picorv32.instr_lui
.sym 49131 U$$2.picorv32.pcpi_rs2[8]
.sym 49132 U$$2.picorv32.reg_pc[14]
.sym 49142 U$$2.picorv32.cpu_state[3]
.sym 49143 U$$2.picorv32.pcpi_rs1[7]
.sym 49151 U$$2.picorv32.pcpi_rs1[16]
.sym 49152 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49158 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[7]
.sym 49164 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[16]
.sym 49168 U$$2.picorv32.cpu_state[4]
.sym 49172 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49177 U$$2.picorv32.cpu_state[4]
.sym 49178 U$$2.picorv32.pcpi_rs1[16]
.sym 49179 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[16]
.sym 49180 U$$2.picorv32.cpu_state[3]
.sym 49184 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49189 U$$2.picorv32.cpu_state[4]
.sym 49190 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[7]
.sym 49191 U$$2.picorv32.pcpi_rs1[7]
.sym 49192 U$$2.picorv32.cpu_state[3]
.sym 49198 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49203 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49210 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49213 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 49217 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 49218 cd_sync_clk16_0__i_$glb_clk
.sym 49220 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[25]
.sym 49221 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[26]
.sym 49222 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[27]
.sym 49223 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[28]
.sym 49224 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[29]
.sym 49225 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[30]
.sym 49226 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[31]
.sym 49227 U$$2.picorv32.decoded_imm[30]
.sym 49231 cd_sync.ready
.sym 49232 U$$2.picorv32.decoded_imm_j[24]
.sym 49233 U$$2.picorv32.reg_pc[17]
.sym 49234 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 49235 U$$2.picorv32.reg_pc[24]
.sym 49237 U$$2.picorv32.reg_pc[19]
.sym 49238 U$$2.picorv32.mem_la_wdata[1]
.sym 49239 U$$2.picorv32.reg_out[19]
.sym 49240 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[15]
.sym 49241 U$$2.picorv32.reg_out[11]
.sym 49242 U$$2.picorv32.reg_pc[23]
.sym 49243 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 49244 U$$2.picorv32.pcpi_rs2[16]
.sym 49245 U$$2.picorv32.decoded_imm_j[21]
.sym 49246 U$$2.picorv32.mem_la_wdata[4]
.sym 49247 U$$2.picorv32.pcpi_rs1[17]
.sym 49248 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[11]
.sym 49249 U$$2.picorv32.decoded_imm_j[28]
.sym 49250 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[12]
.sym 49251 $abc$27913$new_n2637_
.sym 49252 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[13]
.sym 49253 U$$2.picorv32.decoded_imm_j[10]
.sym 49254 U$$2.picorv32.reg_pc[4]
.sym 49255 U$$2.picorv32.reg_pc[9]
.sym 49262 U$$2.picorv32.cpu_state[3]
.sym 49263 U$$2.picorv32.pcpi_rs1[17]
.sym 49265 U$$2.picorv32.instr_jal
.sym 49266 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[11]
.sym 49268 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[8]
.sym 49270 U$$2.picorv32.pcpi_rs1[8]
.sym 49273 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[5]
.sym 49274 U$$2.picorv32.cpu_state[3]
.sym 49275 U$$2.picorv32.decoded_imm_j[27]
.sym 49276 U$$2.picorv32.pcpi_rs1[13]
.sym 49277 U$$2.picorv32.pcpi_rs1[10]
.sym 49278 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[13]
.sym 49281 U$$2.picorv32.pcpi_rs1[5]
.sym 49282 U$$2.picorv32.cpu_state[4]
.sym 49283 U$$2.picorv32.pcpi_rs1[11]
.sym 49284 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[18]
.sym 49285 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 49286 U$$2.picorv32.pcpi_rs1[18]
.sym 49287 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[10]
.sym 49290 $abc$27913$new_n2633_
.sym 49292 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[17]
.sym 49294 U$$2.picorv32.cpu_state[3]
.sym 49295 U$$2.picorv32.cpu_state[4]
.sym 49296 U$$2.picorv32.pcpi_rs1[10]
.sym 49297 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[10]
.sym 49300 U$$2.picorv32.cpu_state[4]
.sym 49301 U$$2.picorv32.pcpi_rs1[5]
.sym 49302 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[5]
.sym 49303 U$$2.picorv32.cpu_state[3]
.sym 49306 U$$2.picorv32.cpu_state[3]
.sym 49307 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[18]
.sym 49308 U$$2.picorv32.pcpi_rs1[18]
.sym 49309 U$$2.picorv32.cpu_state[4]
.sym 49312 U$$2.picorv32.cpu_state[4]
.sym 49313 U$$2.picorv32.pcpi_rs1[13]
.sym 49314 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[13]
.sym 49315 U$$2.picorv32.cpu_state[3]
.sym 49318 U$$2.picorv32.cpu_state[3]
.sym 49319 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[11]
.sym 49320 U$$2.picorv32.pcpi_rs1[11]
.sym 49321 U$$2.picorv32.cpu_state[4]
.sym 49324 U$$2.picorv32.decoded_imm_j[27]
.sym 49325 $abc$27913$new_n2633_
.sym 49326 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 49327 U$$2.picorv32.instr_jal
.sym 49330 U$$2.picorv32.pcpi_rs1[8]
.sym 49331 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[8]
.sym 49332 U$$2.picorv32.cpu_state[3]
.sym 49333 U$$2.picorv32.cpu_state[4]
.sym 49336 U$$2.picorv32.cpu_state[3]
.sym 49337 U$$2.picorv32.pcpi_rs1[17]
.sym 49338 U$$2.picorv32.cpu_state[4]
.sym 49339 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[17]
.sym 49340 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 49341 cd_sync_clk16_0__i_$glb_clk
.sym 49342 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 49343 $abc$27913$new_n2611_
.sym 49344 U$$2.picorv32.decoded_imm[28]
.sym 49345 U$$2.picorv32.decoded_imm[26]
.sym 49346 U$$2.picorv32.decoded_imm[8]
.sym 49347 U$$2.picorv32.decoded_imm[7]
.sym 49348 U$$2.picorv32.decoded_imm[20]
.sym 49349 U$$2.picorv32.decoded_imm[25]
.sym 49350 $abc$27913$new_n2616_
.sym 49355 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 49356 U$$2.picorv32.reg_pc[7]
.sym 49360 U$$2.picorv32.decoded_imm[30]
.sym 49362 U$$2.picorv32.latched_stalu
.sym 49364 U$$2.picorv32.pcpi_rs1[7]
.sym 49365 U$$2.picorv32.reg_pc[25]
.sym 49366 U$$2.picorv32.reg_pc[29]
.sym 49367 $abc$27913$U$$2.picorv32.cpuregs_rs2[7]_new_
.sym 49368 U$$2.picorv32.pcpi_rs2[19]
.sym 49369 U$$2.picorv32.pcpi_rs2[25]
.sym 49370 U$$2.picorv32.decoded_imm[20]
.sym 49371 U$$2.picorv32.reg_pc[18]
.sym 49372 U$$2.picorv32.decoded_imm_j[29]
.sym 49373 U$$2.picorv32.compressed_instr
.sym 49374 U$$2.picorv32.decoded_imm[27]
.sym 49375 U$$2.picorv32.reg_pc[21]
.sym 49376 U$$2.picorv32.mem_rdata_q[28]
.sym 49377 U$$2.picorv32.decoded_imm[30]
.sym 49378 U$$2.picorv32.reg_pc[20]
.sym 49384 U$$2.picorv32.reg_pc[1]
.sym 49386 U$$2.picorv32.reg_pc[3]
.sym 49389 U$$2.picorv32.decoded_imm[3]
.sym 49391 U$$2.picorv32.decoded_imm[2]
.sym 49392 U$$2.picorv32.reg_pc[5]
.sym 49394 U$$2.picorv32.reg_pc[6]
.sym 49395 U$$2.picorv32.reg_pc[4]
.sym 49396 U$$2.picorv32.reg_pc[7]
.sym 49397 U$$2.picorv32.reg_pc[8]
.sym 49398 U$$2.picorv32.decoded_imm[1]
.sym 49399 U$$2.picorv32.reg_pc[2]
.sym 49403 U$$2.picorv32.decoded_imm[8]
.sym 49404 U$$2.picorv32.decoded_imm[7]
.sym 49406 U$$2.picorv32.decoded_imm[5]
.sym 49407 U$$2.picorv32.decoded_imm[4]
.sym 49411 U$$2.picorv32.decoded_imm[6]
.sym 49416 $auto$alumacc.cc:474:replace_alu$4927.C[2]
.sym 49418 U$$2.picorv32.decoded_imm[1]
.sym 49419 U$$2.picorv32.reg_pc[1]
.sym 49422 $auto$alumacc.cc:474:replace_alu$4927.C[3]
.sym 49424 U$$2.picorv32.reg_pc[2]
.sym 49425 U$$2.picorv32.decoded_imm[2]
.sym 49426 $auto$alumacc.cc:474:replace_alu$4927.C[2]
.sym 49428 $auto$alumacc.cc:474:replace_alu$4927.C[4]
.sym 49430 U$$2.picorv32.decoded_imm[3]
.sym 49431 U$$2.picorv32.reg_pc[3]
.sym 49432 $auto$alumacc.cc:474:replace_alu$4927.C[3]
.sym 49434 $auto$alumacc.cc:474:replace_alu$4927.C[5]
.sym 49436 U$$2.picorv32.reg_pc[4]
.sym 49437 U$$2.picorv32.decoded_imm[4]
.sym 49438 $auto$alumacc.cc:474:replace_alu$4927.C[4]
.sym 49440 $auto$alumacc.cc:474:replace_alu$4927.C[6]
.sym 49442 U$$2.picorv32.reg_pc[5]
.sym 49443 U$$2.picorv32.decoded_imm[5]
.sym 49444 $auto$alumacc.cc:474:replace_alu$4927.C[5]
.sym 49446 $auto$alumacc.cc:474:replace_alu$4927.C[7]
.sym 49448 U$$2.picorv32.decoded_imm[6]
.sym 49449 U$$2.picorv32.reg_pc[6]
.sym 49450 $auto$alumacc.cc:474:replace_alu$4927.C[6]
.sym 49452 $auto$alumacc.cc:474:replace_alu$4927.C[8]
.sym 49454 U$$2.picorv32.reg_pc[7]
.sym 49455 U$$2.picorv32.decoded_imm[7]
.sym 49456 $auto$alumacc.cc:474:replace_alu$4927.C[7]
.sym 49458 $auto$alumacc.cc:474:replace_alu$4927.C[9]
.sym 49460 U$$2.picorv32.reg_pc[8]
.sym 49461 U$$2.picorv32.decoded_imm[8]
.sym 49462 $auto$alumacc.cc:474:replace_alu$4927.C[8]
.sym 49466 $abc$27913$new_n4295_
.sym 49467 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 49468 U$$2.picorv32.mem_la_wdata[7]
.sym 49469 U$$2.picorv32.mem_la_wdata[2]
.sym 49470 U$$2.picorv32.pcpi_rs2[16]
.sym 49471 U$$2.picorv32.pcpi_rs2[23]
.sym 49472 U$$2.picorv32.pcpi_rs2[30]
.sym 49473 U$$2.picorv32.pcpi_rs2[25]
.sym 49474 U$$2.picorv32.reg_pc[5]
.sym 49475 U$$2.picorv32.cpuregs_wrdata[2]
.sym 49476 U$$2.mem_addr[7]
.sym 49478 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 49480 U$$2.picorv32.reg_pc[3]
.sym 49481 U$$2.picorv32.latched_store
.sym 49482 U$$2.picorv32.reg_pc[30]
.sym 49484 U$$2.picorv32.pcpi_rs1[8]
.sym 49485 U$$2.picorv32.reg_pc[28]
.sym 49486 U$$2.picorv32.instr_jal
.sym 49488 U$$2.picorv32.reg_pc[1]
.sym 49489 U$$2.picorv32.cpuregs_wrdata[3]
.sym 49490 U$$2.picorv32.decoded_imm[26]
.sym 49491 U$$2.picorv32.reg_pc[26]
.sym 49492 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[26]
.sym 49493 U$$2.mem_addr[7]
.sym 49495 $abc$27913$new_n2645_
.sym 49496 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[16]
.sym 49497 U$$2.picorv32.decoded_imm[2]
.sym 49498 U$$2.picorv32.decoded_imm[25]
.sym 49499 $abc$27913$new_n2480_
.sym 49500 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[30]
.sym 49501 U$$2.picorv32.pcpi_rs2[29]
.sym 49502 $auto$alumacc.cc:474:replace_alu$4927.C[9]
.sym 49507 U$$2.picorv32.reg_pc[11]
.sym 49508 U$$2.picorv32.reg_pc[10]
.sym 49509 U$$2.picorv32.decoded_imm[15]
.sym 49510 U$$2.picorv32.reg_pc[15]
.sym 49511 U$$2.picorv32.decoded_imm[14]
.sym 49513 U$$2.picorv32.decoded_imm[16]
.sym 49515 U$$2.picorv32.reg_pc[16]
.sym 49516 U$$2.picorv32.decoded_imm[10]
.sym 49517 U$$2.picorv32.reg_pc[12]
.sym 49521 U$$2.picorv32.reg_pc[13]
.sym 49522 U$$2.picorv32.decoded_imm[13]
.sym 49524 U$$2.picorv32.reg_pc[14]
.sym 49525 U$$2.picorv32.reg_pc[9]
.sym 49526 U$$2.picorv32.decoded_imm[9]
.sym 49533 U$$2.picorv32.decoded_imm[11]
.sym 49534 U$$2.picorv32.decoded_imm[12]
.sym 49539 $auto$alumacc.cc:474:replace_alu$4927.C[10]
.sym 49541 U$$2.picorv32.decoded_imm[9]
.sym 49542 U$$2.picorv32.reg_pc[9]
.sym 49543 $auto$alumacc.cc:474:replace_alu$4927.C[9]
.sym 49545 $auto$alumacc.cc:474:replace_alu$4927.C[11]
.sym 49547 U$$2.picorv32.decoded_imm[10]
.sym 49548 U$$2.picorv32.reg_pc[10]
.sym 49549 $auto$alumacc.cc:474:replace_alu$4927.C[10]
.sym 49551 $auto$alumacc.cc:474:replace_alu$4927.C[12]
.sym 49553 U$$2.picorv32.decoded_imm[11]
.sym 49554 U$$2.picorv32.reg_pc[11]
.sym 49555 $auto$alumacc.cc:474:replace_alu$4927.C[11]
.sym 49557 $auto$alumacc.cc:474:replace_alu$4927.C[13]
.sym 49559 U$$2.picorv32.decoded_imm[12]
.sym 49560 U$$2.picorv32.reg_pc[12]
.sym 49561 $auto$alumacc.cc:474:replace_alu$4927.C[12]
.sym 49563 $auto$alumacc.cc:474:replace_alu$4927.C[14]
.sym 49565 U$$2.picorv32.reg_pc[13]
.sym 49566 U$$2.picorv32.decoded_imm[13]
.sym 49567 $auto$alumacc.cc:474:replace_alu$4927.C[13]
.sym 49569 $auto$alumacc.cc:474:replace_alu$4927.C[15]
.sym 49571 U$$2.picorv32.decoded_imm[14]
.sym 49572 U$$2.picorv32.reg_pc[14]
.sym 49573 $auto$alumacc.cc:474:replace_alu$4927.C[14]
.sym 49575 $auto$alumacc.cc:474:replace_alu$4927.C[16]
.sym 49577 U$$2.picorv32.reg_pc[15]
.sym 49578 U$$2.picorv32.decoded_imm[15]
.sym 49579 $auto$alumacc.cc:474:replace_alu$4927.C[15]
.sym 49581 $auto$alumacc.cc:474:replace_alu$4927.C[17]
.sym 49583 U$$2.picorv32.decoded_imm[16]
.sym 49584 U$$2.picorv32.reg_pc[16]
.sym 49585 $auto$alumacc.cc:474:replace_alu$4927.C[16]
.sym 49589 $abc$27913$U$$2.picorv32.cpuregs_rs2[25]_new_
.sym 49590 U$$2.picorv32.decoded_imm[17]
.sym 49591 $abc$27913$new_n2614_
.sym 49592 U$$2.picorv32.decoded_imm[9]
.sym 49593 $abc$27913$U$$2.picorv32.next_pc[1]_new_inv_
.sym 49594 U$$2.picorv32.decoded_imm[21]
.sym 49595 U$$2.picorv32.decoded_imm[29]
.sym 49596 U$$2.picorv32.decoded_imm[18]
.sym 49598 U$$2.picorv32.pcpi_rs2[23]
.sym 49601 U$$2.picorv32.is_lui_auipc_jal
.sym 49602 U$$2.picorv32.reg_pc[10]
.sym 49605 U$$2.picorv32.reg_pc[12]
.sym 49606 U$$2.picorv32.reg_pc[15]
.sym 49607 U$$2.picorv32.decoded_imm[23]
.sym 49608 U$$2.picorv32.pcpi_rs1[22]
.sym 49609 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 49610 U$$2.picorv32.pcpi_rs1[10]
.sym 49611 U$$2.picorv32.reg_pc[11]
.sym 49613 U$$2.picorv32.pcpi_rs2[19]
.sym 49614 U$$2.picorv32.decoded_imm[8]
.sym 49615 U$$2.picorv32.pcpi_rs2[8]
.sym 49616 U$$2.picorv32.decoded_imm[28]
.sym 49617 U$$2.picorv32.instr_lui
.sym 49618 $abc$27913$U$$2.picorv32.cpuregs_rs2[5]_new_
.sym 49619 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 49620 U$$2.picorv32.decoded_imm[12]
.sym 49621 U$$2.picorv32.pcpi_rs2[9]
.sym 49622 U$$2.picorv32.decoded_imm[28]
.sym 49624 U$$2.picorv32.reg_pc[14]
.sym 49625 $auto$alumacc.cc:474:replace_alu$4927.C[17]
.sym 49633 U$$2.picorv32.reg_pc[24]
.sym 49637 U$$2.picorv32.reg_pc[17]
.sym 49638 U$$2.picorv32.reg_pc[23]
.sym 49639 U$$2.picorv32.reg_pc[19]
.sym 49640 U$$2.picorv32.decoded_imm[20]
.sym 49642 U$$2.picorv32.reg_pc[22]
.sym 49643 U$$2.picorv32.reg_pc[18]
.sym 49646 U$$2.picorv32.decoded_imm[24]
.sym 49647 U$$2.picorv32.reg_pc[21]
.sym 49648 U$$2.picorv32.reg_pc[20]
.sym 49652 U$$2.picorv32.decoded_imm[23]
.sym 49653 U$$2.picorv32.decoded_imm[18]
.sym 49655 U$$2.picorv32.decoded_imm[17]
.sym 49657 U$$2.picorv32.decoded_imm[22]
.sym 49658 U$$2.picorv32.decoded_imm[19]
.sym 49659 U$$2.picorv32.decoded_imm[21]
.sym 49662 $auto$alumacc.cc:474:replace_alu$4927.C[18]
.sym 49664 U$$2.picorv32.reg_pc[17]
.sym 49665 U$$2.picorv32.decoded_imm[17]
.sym 49666 $auto$alumacc.cc:474:replace_alu$4927.C[17]
.sym 49668 $auto$alumacc.cc:474:replace_alu$4927.C[19]
.sym 49670 U$$2.picorv32.reg_pc[18]
.sym 49671 U$$2.picorv32.decoded_imm[18]
.sym 49672 $auto$alumacc.cc:474:replace_alu$4927.C[18]
.sym 49674 $auto$alumacc.cc:474:replace_alu$4927.C[20]
.sym 49676 U$$2.picorv32.decoded_imm[19]
.sym 49677 U$$2.picorv32.reg_pc[19]
.sym 49678 $auto$alumacc.cc:474:replace_alu$4927.C[19]
.sym 49680 $auto$alumacc.cc:474:replace_alu$4927.C[21]
.sym 49682 U$$2.picorv32.reg_pc[20]
.sym 49683 U$$2.picorv32.decoded_imm[20]
.sym 49684 $auto$alumacc.cc:474:replace_alu$4927.C[20]
.sym 49686 $auto$alumacc.cc:474:replace_alu$4927.C[22]
.sym 49688 U$$2.picorv32.reg_pc[21]
.sym 49689 U$$2.picorv32.decoded_imm[21]
.sym 49690 $auto$alumacc.cc:474:replace_alu$4927.C[21]
.sym 49692 $auto$alumacc.cc:474:replace_alu$4927.C[23]
.sym 49694 U$$2.picorv32.decoded_imm[22]
.sym 49695 U$$2.picorv32.reg_pc[22]
.sym 49696 $auto$alumacc.cc:474:replace_alu$4927.C[22]
.sym 49698 $auto$alumacc.cc:474:replace_alu$4927.C[24]
.sym 49700 U$$2.picorv32.reg_pc[23]
.sym 49701 U$$2.picorv32.decoded_imm[23]
.sym 49702 $auto$alumacc.cc:474:replace_alu$4927.C[23]
.sym 49704 $auto$alumacc.cc:474:replace_alu$4927.C[25]
.sym 49706 U$$2.picorv32.decoded_imm[24]
.sym 49707 U$$2.picorv32.reg_pc[24]
.sym 49708 $auto$alumacc.cc:474:replace_alu$4927.C[24]
.sym 49712 U$$2.picorv32.pcpi_rs2[21]
.sym 49713 U$$2.picorv32.pcpi_rs2[17]
.sym 49714 U$$2.picorv32.pcpi_rs2[9]
.sym 49715 $abc$27913$new_n2820_
.sym 49716 U$$2.picorv32.pcpi_rs2[24]
.sym 49717 U$$2.picorv32.pcpi_rs2[29]
.sym 49718 U$$2.picorv32.pcpi_rs2[19]
.sym 49719 U$$2.picorv32.mem_la_wdata[5]
.sym 49722 U$$2.mem_addr[4]
.sym 49724 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[0]
.sym 49725 U$$2.picorv32.decoded_imm[29]
.sym 49726 U$$2.mem_addr[9]
.sym 49727 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 49729 U$$2.picorv32.decoded_imm[18]
.sym 49730 U$$2.picorv32.instr_auipc
.sym 49732 U$$2.picorv32.instr_lui
.sym 49736 U$$2.picorv32.decoded_imm[24]
.sym 49737 U$$2.picorv32.mem_la_wdata[4]
.sym 49738 U$$2.picorv32.decoded_imm_j[21]
.sym 49739 U$$2.picorv32.pcpi_rs2[29]
.sym 49740 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 49741 U$$2.picorv32.pcpi_rs2[28]
.sym 49742 U$$2.picorv32.reg_pc[4]
.sym 49743 U$$2.picorv32.decoded_imm[22]
.sym 49745 U$$2.picorv32.decoded_imm[24]
.sym 49746 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[12]
.sym 49747 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 49748 $auto$alumacc.cc:474:replace_alu$4927.C[25]
.sym 49753 $abc$27913$new_n4673_
.sym 49754 U$$2.picorv32.reg_pc[29]
.sym 49755 U$$2.picorv32.reg_pc[25]
.sym 49757 U$$2.picorv32.reg_pc[27]
.sym 49759 U$$2.picorv32.decoded_imm[29]
.sym 49760 U$$2.picorv32.reg_pc[30]
.sym 49761 U$$2.picorv32.reg_pc[26]
.sym 49762 U$$2.picorv32.decoded_imm[26]
.sym 49763 $abc$27913$new_n4672_
.sym 49764 U$$2.picorv32.decoded_imm[30]
.sym 49767 U$$2.picorv32.reg_pc[28]
.sym 49769 U$$2.picorv32.decoded_imm[31]
.sym 49770 U$$2.picorv32.decoded_imm[25]
.sym 49771 U$$2.picorv32.cpu_state[6]
.sym 49772 U$$2.picorv32.reg_pc[31]
.sym 49776 $abc$27913$new_n3698_
.sym 49779 U$$2.picorv32.decoded_imm[27]
.sym 49782 U$$2.picorv32.decoded_imm[28]
.sym 49785 $auto$alumacc.cc:474:replace_alu$4927.C[26]
.sym 49787 U$$2.picorv32.decoded_imm[25]
.sym 49788 U$$2.picorv32.reg_pc[25]
.sym 49789 $auto$alumacc.cc:474:replace_alu$4927.C[25]
.sym 49791 $auto$alumacc.cc:474:replace_alu$4927.C[27]
.sym 49793 U$$2.picorv32.decoded_imm[26]
.sym 49794 U$$2.picorv32.reg_pc[26]
.sym 49795 $auto$alumacc.cc:474:replace_alu$4927.C[26]
.sym 49797 $auto$alumacc.cc:474:replace_alu$4927.C[28]
.sym 49799 U$$2.picorv32.decoded_imm[27]
.sym 49800 U$$2.picorv32.reg_pc[27]
.sym 49801 $auto$alumacc.cc:474:replace_alu$4927.C[27]
.sym 49803 $auto$alumacc.cc:474:replace_alu$4927.C[29]
.sym 49805 U$$2.picorv32.decoded_imm[28]
.sym 49806 U$$2.picorv32.reg_pc[28]
.sym 49807 $auto$alumacc.cc:474:replace_alu$4927.C[28]
.sym 49809 $auto$alumacc.cc:474:replace_alu$4927.C[30]
.sym 49811 U$$2.picorv32.reg_pc[29]
.sym 49812 U$$2.picorv32.decoded_imm[29]
.sym 49813 $auto$alumacc.cc:474:replace_alu$4927.C[29]
.sym 49815 $auto$alumacc.cc:474:replace_alu$4927.C[31]
.sym 49817 U$$2.picorv32.decoded_imm[30]
.sym 49818 U$$2.picorv32.reg_pc[30]
.sym 49819 $auto$alumacc.cc:474:replace_alu$4927.C[30]
.sym 49823 U$$2.picorv32.reg_pc[31]
.sym 49824 U$$2.picorv32.decoded_imm[31]
.sym 49825 $auto$alumacc.cc:474:replace_alu$4927.C[31]
.sym 49828 $abc$27913$new_n4672_
.sym 49829 $abc$27913$new_n4673_
.sym 49830 $abc$27913$new_n3698_
.sym 49831 U$$2.picorv32.cpu_state[6]
.sym 49833 cd_sync_clk16_0__i_$glb_clk
.sym 49835 $abc$27913$new_n2749_
.sym 49836 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[9]
.sym 49837 $abc$27913$U$$2.picorv32.cpuregs_rs2[31]_new_
.sym 49838 $abc$27913$U$$2.picorv32.cpuregs_rs2[27]_new_
.sym 49839 $abc$27913$new_n4633_
.sym 49840 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 49841 $abc$27913$U$$2.picorv32.cpuregs_rs2[22]_new_
.sym 49842 $abc$27913$new_n2747_
.sym 49847 U$$2.picorv32.pcpi_rs1[0]
.sym 49848 U$$2.picorv32.pcpi_rs2[19]
.sym 49850 $abc$27913$new_n2820_
.sym 49854 U$$2.picorv32.pcpi_rs2[21]
.sym 49855 U$$2.picorv32.decoded_imm[19]
.sym 49857 U$$2.picorv32.is_lui_auipc_jal
.sym 49860 U$$2.picorv32.mem_rdata_q[28]
.sym 49861 $abc$27913$new_n2709_
.sym 49863 U$$2.picorv32.pcpi_rs2[22]
.sym 49864 U$$2.picorv32.compressed_instr
.sym 49865 $abc$27913$U$$2.picorv32.cpuregs_rs2[4]_new_
.sym 49866 $abc$27913$U$$2.picorv32.cpuregs_rs2[8]_new_
.sym 49867 U$$2.picorv32.pcpi_rs2[19]
.sym 49868 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 49869 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 49870 $abc$27913$U$$2.picorv32.cpuregs_rs2[7]_new_
.sym 49876 U$$2.picorv32.reg_pc[1]
.sym 49878 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 49879 $abc$27913$U$$2.picorv32.cpuregs_rs2[28]_new_
.sym 49881 U$$2.picorv32.is_lui_auipc_jal
.sym 49882 $abc$27913$U$$2.picorv32.cpuregs_rs2[8]_new_
.sym 49884 U$$2.picorv32.decoded_imm[8]
.sym 49886 U$$2.picorv32.decoded_imm[28]
.sym 49887 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 49888 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[12]
.sym 49889 U$$2.picorv32.is_lui_auipc_jal
.sym 49892 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 49893 U$$2.picorv32.decoded_imm[27]
.sym 49895 U$$2.picorv32.decoded_imm[1]
.sym 49897 U$$2.picorv32.decoded_imm[31]
.sym 49898 $abc$27913$U$$2.picorv32.cpuregs_rs2[22]_new_
.sym 49899 U$$2.picorv32.decoded_imm[22]
.sym 49900 U$$2.picorv32.cpu_state[3]
.sym 49902 $abc$27913$U$$2.picorv32.cpuregs_rs2[31]_new_
.sym 49903 $abc$27913$U$$2.picorv32.cpuregs_rs2[27]_new_
.sym 49905 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 49906 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[12]
.sym 49907 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 49909 U$$2.picorv32.is_lui_auipc_jal
.sym 49910 $abc$27913$U$$2.picorv32.cpuregs_rs2[28]_new_
.sym 49911 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 49912 U$$2.picorv32.decoded_imm[28]
.sym 49915 U$$2.picorv32.decoded_imm[8]
.sym 49916 $abc$27913$U$$2.picorv32.cpuregs_rs2[8]_new_
.sym 49917 U$$2.picorv32.is_lui_auipc_jal
.sym 49918 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 49921 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 49922 U$$2.picorv32.cpu_state[3]
.sym 49923 U$$2.picorv32.reg_pc[1]
.sym 49924 U$$2.picorv32.decoded_imm[1]
.sym 49927 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[12]
.sym 49928 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 49929 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[12]
.sym 49930 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 49933 U$$2.picorv32.is_lui_auipc_jal
.sym 49934 $abc$27913$U$$2.picorv32.cpuregs_rs2[31]_new_
.sym 49935 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 49936 U$$2.picorv32.decoded_imm[31]
.sym 49939 U$$2.picorv32.is_lui_auipc_jal
.sym 49940 $abc$27913$U$$2.picorv32.cpuregs_rs2[27]_new_
.sym 49941 U$$2.picorv32.decoded_imm[27]
.sym 49942 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 49945 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 49946 U$$2.picorv32.decoded_imm[22]
.sym 49947 $abc$27913$U$$2.picorv32.cpuregs_rs2[22]_new_
.sym 49948 U$$2.picorv32.is_lui_auipc_jal
.sym 49955 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 49956 cd_sync_clk16_0__i_$glb_clk
.sym 49958 U$$2.picorv32.mem_la_wdata[4]
.sym 49959 $abc$27913$new_n2876_
.sym 49960 U$$2.picorv32.pcpi_rs2[14]
.sym 49961 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 49962 U$$2.picorv32.pcpi_rs2[26]
.sym 49964 $abc$27913$new_n2877_
.sym 49965 $abc$27913$new_n2709_
.sym 49966 U$$2.picorv32.cpuregs_wrdata[27]
.sym 49968 U$$2.mem_addr[5]
.sym 49970 U$$2.picorv32.decoded_imm[15]
.sym 49971 U$$2.picorv32.pcpi_rs1[8]
.sym 49972 U$$2.picorv32.pcpi_rs2[27]
.sym 49973 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 49974 U$$2.picorv32.pcpi_rs2[13]
.sym 49975 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[9]
.sym 49976 U$$2.picorv32.pcpi_rs1[13]
.sym 49978 U$$2.picorv32.mem_la_wdata[6]
.sym 49979 $abc$27913$U$$2.picorv32.cpuregs_rs2[12]_new_
.sym 49980 U$$2.picorv32.pcpi_rs2[31]
.sym 49982 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 49984 U$$2.picorv32.decoded_imm[2]
.sym 49985 U$$2.picorv32.pcpi_rs1[14]
.sym 49986 U$$2.mem_addr[8]
.sym 49988 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 49989 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 49990 U$$2.picorv32.decoded_imm[26]
.sym 49991 $abc$27913$new_n2480_
.sym 49992 U$$2.mem_addr[7]
.sym 49993 U$$2.picorv32.pcpi_rs1[1]
.sym 49999 U$$2.picorv32.cpu_state[2]
.sym 50002 $abc$27913$new_n2659_
.sym 50003 $abc$27913$new_n4183_
.sym 50005 U$$2.picorv32.is_lui_auipc_jal
.sym 50006 U$$2.picorv32.mem_rdata_q[22]
.sym 50007 U$$2.picorv32.decoded_rs2[0]
.sym 50008 U$$2.picorv32.instr_auipc
.sym 50009 $abc$27913$new_n2704_
.sym 50011 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12460[0]_new_
.sym 50013 U$$2.picorv32.instr_auipc
.sym 50015 U$$2.picorv32.instr_jal
.sym 50016 U$$2.picorv32.decoded_rs2[4]
.sym 50019 U$$2.picorv32.mem_rdata_q[14]
.sym 50021 U$$2.picorv32.decoded_imm_j[1]
.sym 50022 U$$2.picorv32.decoded_rs2[2]
.sym 50023 U$$2.picorv32.decoded_rs1[3]
.sym 50025 U$$2.picorv32.decoded_rs2[1]
.sym 50027 U$$2.picorv32.instr_lui
.sym 50028 U$$2.picorv32.decoded_rs2[3]
.sym 50029 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 50030 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 50033 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 50038 U$$2.picorv32.mem_rdata_q[22]
.sym 50039 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 50040 U$$2.picorv32.instr_lui
.sym 50041 U$$2.picorv32.instr_auipc
.sym 50044 $abc$27913$new_n4183_
.sym 50045 U$$2.picorv32.decoded_rs2[1]
.sym 50047 U$$2.picorv32.decoded_rs2[0]
.sym 50050 U$$2.picorv32.instr_lui
.sym 50051 U$$2.picorv32.mem_rdata_q[14]
.sym 50052 U$$2.picorv32.instr_auipc
.sym 50053 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 50057 U$$2.picorv32.decoded_rs2[4]
.sym 50058 U$$2.picorv32.decoded_rs2[3]
.sym 50059 U$$2.picorv32.decoded_rs2[2]
.sym 50062 U$$2.picorv32.decoded_rs1[3]
.sym 50063 U$$2.picorv32.cpu_state[2]
.sym 50064 $abc$27913$new_n2704_
.sym 50065 U$$2.picorv32.is_lui_auipc_jal
.sym 50071 $abc$27913$new_n2659_
.sym 50074 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12460[0]_new_
.sym 50075 U$$2.picorv32.instr_jal
.sym 50077 U$$2.picorv32.decoded_imm_j[1]
.sym 50079 cd_sync_clk16_0__i_$glb_clk
.sym 50081 $abc$27913$U$$2.picorv32.cpuregs_rs2[5]_new_
.sym 50083 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[7]
.sym 50084 $abc$27913$new_n2878_
.sym 50085 $abc$27913$new_n2884_
.sym 50086 $abc$27913$U$$2.picorv32.cpuregs_rs2[7]_new_
.sym 50087 $abc$27913$U$$2.picorv32.cpuregs_rs2[14]_new_
.sym 50088 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[5]
.sym 50089 U$$2.picorv32.pcpi_rs1[5]
.sym 50090 $abc$27913$new_n4636_
.sym 50092 U$$2.mem_addr[8]
.sym 50093 U$$2.picorv32.is_lui_auipc_jal
.sym 50094 U$$2.picorv32.instr_auipc
.sym 50095 $abc$27913$new_n2703_
.sym 50096 U$$2.picorv32.pcpi_rs1[10]
.sym 50098 $abc$27913$new_n2709_
.sym 50099 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 50100 U$$2.picorv32.cpu_state[6]
.sym 50101 U$$2.picorv32.is_lui_auipc_jal
.sym 50102 U$$2.picorv32.decoded_imm[14]
.sym 50103 U$$2.picorv32.pcpi_rs1[12]
.sym 50106 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 50107 U$$2.picorv32.decoded_rs2[4]
.sym 50108 U$$2.picorv32.pcpi_rs1[11]
.sym 50111 U$$2.picorv32.instr_auipc
.sym 50112 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 50113 U$$2.picorv32.instr_lui
.sym 50114 $abc$27913$U$$2.picorv32.cpuregs_rs2[5]_new_
.sym 50115 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 50116 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50122 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[4]
.sym 50125 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6300
.sym 50133 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 50134 U$$2.picorv32.instr_lui
.sym 50135 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6300
.sym 50137 U$$2.picorv32.instr_auipc
.sym 50138 $abc$27913$new_n2480_
.sym 50141 U$$2.picorv32.mem_rdata_q[31]
.sym 50144 U$$2.picorv32.cpu_state[4]
.sym 50153 U$$2.picorv32.pcpi_rs1[1]
.sym 50157 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[4]
.sym 50164 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 50179 U$$2.picorv32.pcpi_rs1[1]
.sym 50181 U$$2.picorv32.cpu_state[4]
.sym 50187 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6300
.sym 50191 $abc$27913$new_n2480_
.sym 50192 U$$2.picorv32.instr_lui
.sym 50193 U$$2.picorv32.instr_auipc
.sym 50194 U$$2.picorv32.mem_rdata_q[31]
.sym 50202 cd_sync_clk16_0__i_$glb_clk
.sym 50203 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6300
.sym 50204 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[2]
.sym 50205 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[3]
.sym 50206 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[2]_new_inv_
.sym 50207 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[4]_new_inv_
.sym 50208 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[4]
.sym 50209 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[13]
.sym 50210 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[5]
.sym 50211 $abc$27913$U$$2.picorv32.cpuregs_rs2[4]_new_
.sym 50213 U$$2.picorv32.pcpi_rs1[31]
.sym 50216 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 50218 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[1]
.sym 50220 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 50221 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 50222 U$$2.picorv32.instr_jalr
.sym 50224 U$$2.picorv32.next_pc[8]
.sym 50225 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50228 U$$2.mem_addr[10]
.sym 50229 U$$2.picorv32.pcpi_rs1[21]
.sym 50230 U$$2.picorv32.next_pc[30]
.sym 50232 U$$2.mem_addr[12]
.sym 50233 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 50234 U$$2.picorv32.pcpi_rs1[17]
.sym 50235 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 50236 U$$2.mem_addr[14]
.sym 50237 U$$2.picorv32.pcpi_rs1[5]
.sym 50238 U$$2.mem_addr[5]
.sym 50239 U$$2.picorv32.pcpi_rs1[7]
.sym 50245 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[12]
.sym 50246 U$$2.picorv32.pcpi_rs1[7]
.sym 50247 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 50248 U$$2.picorv32.pcpi_rs1[5]
.sym 50249 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[10]
.sym 50250 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[6]
.sym 50251 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[9]
.sym 50253 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[8]
.sym 50254 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50255 U$$2.picorv32.pcpi_rs1[14]
.sym 50257 U$$2.picorv32.pcpi_rs1[8]
.sym 50262 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[3]
.sym 50267 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[5]
.sym 50268 U$$2.picorv32.pcpi_rs1[11]
.sym 50269 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[2]
.sym 50270 U$$2.picorv32.pcpi_rs1[4]
.sym 50271 U$$2.picorv32.pcpi_rs1[12]
.sym 50272 U$$2.picorv32.pcpi_rs1[10]
.sym 50278 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50280 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[12]
.sym 50281 U$$2.picorv32.pcpi_rs1[14]
.sym 50284 U$$2.picorv32.pcpi_rs1[5]
.sym 50286 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[3]
.sym 50287 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50291 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[6]
.sym 50292 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50293 U$$2.picorv32.pcpi_rs1[8]
.sym 50297 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50298 U$$2.picorv32.pcpi_rs1[11]
.sym 50299 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[9]
.sym 50302 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50304 U$$2.picorv32.pcpi_rs1[10]
.sym 50305 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[8]
.sym 50308 U$$2.picorv32.pcpi_rs1[7]
.sym 50309 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[5]
.sym 50311 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50314 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[10]
.sym 50316 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50317 U$$2.picorv32.pcpi_rs1[12]
.sym 50321 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50322 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[2]
.sym 50323 U$$2.picorv32.pcpi_rs1[4]
.sym 50324 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 50325 cd_sync_clk16_0__i_$glb_clk
.sym 50327 U$$2.mem_addr[22]
.sym 50328 U$$2.mem_addr[25]
.sym 50329 U$$2.mem_addr[23]
.sym 50330 U$$2.mem_addr[19]
.sym 50331 U$$2.mem_addr[21]
.sym 50332 U$$2.mem_addr[24]
.sym 50333 U$$2.mem_addr[16]
.sym 50334 U$$2.mem_addr[17]
.sym 50336 U$$2.picorv32.pcpi_rs1[0]
.sym 50339 U$$2.picorv32.decoded_rs2[1]
.sym 50340 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 50345 U$$2.picorv32.decoded_rs2[2]
.sym 50346 U$$2.picorv32.latched_rd[4]
.sym 50347 U$$2.picorv32.decoded_imm[2]
.sym 50348 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 50349 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[8]
.sym 50352 U$$2.mem_addr[8]
.sym 50354 U$$2.mem_addr[11]
.sym 50356 U$$2.mem_addr[10]
.sym 50358 U$$2.mem_addr[7]
.sym 50360 U$$2.picorv32.pcpi_rs1[27]
.sym 50361 $abc$27913$U$$2.picorv32.cpuregs_rs2[4]_new_
.sym 50362 U$$2.picorv32.pcpi_rs1[28]
.sym 50370 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 50373 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[13]
.sym 50377 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 50378 U$$2.picorv32.pcpi_rs1[15]
.sym 50380 U$$2.picorv32.pcpi_rs1[13]
.sym 50383 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[11]
.sym 50384 $abc$27913$new_n2480_
.sym 50386 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50388 U$$2.picorv32.instr_lui
.sym 50389 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 50391 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 50393 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 50395 U$$2.picorv32.instr_jal
.sym 50396 U$$2.picorv32.instr_auipc
.sym 50401 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[11]
.sym 50402 U$$2.picorv32.pcpi_rs1[13]
.sym 50403 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50409 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 50410 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 50413 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 50420 $abc$27913$new_n2480_
.sym 50421 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 50437 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 50438 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[13]
.sym 50440 U$$2.picorv32.pcpi_rs1[15]
.sym 50444 U$$2.picorv32.instr_lui
.sym 50445 U$$2.picorv32.instr_auipc
.sym 50446 U$$2.picorv32.instr_jal
.sym 50447 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 50448 cd_sync_clk16_0__i_$glb_clk
.sym 50450 U$$2.mem_addr[18]
.sym 50451 U$$2.mem_addr[30]
.sym 50452 U$$2.mem_addr[29]
.sym 50453 U$$2.mem_addr[27]
.sym 50454 U$$2.mem_addr[28]
.sym 50455 U$$2.mem_addr[26]
.sym 50456 U$$2.mem_addr[31]
.sym 50457 U$$2.mem_addr[20]
.sym 50459 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 50464 U$$2.picorv32.pcpi_rs1[15]
.sym 50465 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 50470 $abc$27913$auto$rtlil.cc:1969:NotGate$27655
.sym 50474 U$$2.mem_addr[23]
.sym 50475 U$$2.mem_addr[28]
.sym 50479 cd_sync.ready
.sym 50482 $abc$27913$new_n3868_
.sym 50483 U$$2.mem_addr[15]
.sym 50491 U$$2.mem_addr[22]
.sym 50492 U$$2.mem_addr[25]
.sym 50493 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 50494 $abc$27913$auto$alumacc.cc:491:replace_alu$4903[29]
.sym 50495 $abc$27913$new_n3867_
.sym 50496 U$$2.mem_addr[24]
.sym 50499 U$$2.mem_addr[13]
.sym 50500 $abc$27913$new_n3872_
.sym 50501 U$$2.mem_addr[23]
.sym 50502 U$$2.mem_addr[19]
.sym 50503 U$$2.mem_addr[21]
.sym 50504 U$$2.mem_addr[2]
.sym 50505 U$$2.mem_addr[16]
.sym 50506 U$$2.mem_addr[17]
.sym 50507 $abc$27913$new_n3870_
.sym 50508 $abc$27913$new_n2450_
.sym 50512 $abc$27913$new_n3871_
.sym 50513 U$$2.mem_addr[31]
.sym 50515 U$$2.mem_addr[18]
.sym 50516 U$$2.mem_addr[30]
.sym 50517 U$$2.mem_addr[29]
.sym 50518 U$$2.mem_addr[27]
.sym 50519 U$$2.mem_addr[28]
.sym 50520 U$$2.mem_addr[26]
.sym 50521 U$$2.mem_addr[31]
.sym 50522 U$$2.mem_addr[20]
.sym 50524 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 50525 $abc$27913$new_n2450_
.sym 50526 $abc$27913$new_n3872_
.sym 50527 $abc$27913$new_n3871_
.sym 50530 U$$2.mem_addr[16]
.sym 50531 U$$2.mem_addr[19]
.sym 50532 U$$2.mem_addr[18]
.sym 50533 U$$2.mem_addr[17]
.sym 50536 U$$2.mem_addr[26]
.sym 50537 U$$2.mem_addr[25]
.sym 50538 U$$2.mem_addr[27]
.sym 50539 U$$2.mem_addr[24]
.sym 50542 U$$2.mem_addr[28]
.sym 50543 U$$2.mem_addr[31]
.sym 50544 U$$2.mem_addr[29]
.sym 50545 U$$2.mem_addr[30]
.sym 50548 U$$2.mem_addr[20]
.sym 50549 U$$2.mem_addr[23]
.sym 50550 U$$2.mem_addr[22]
.sym 50551 U$$2.mem_addr[21]
.sym 50554 U$$2.mem_addr[31]
.sym 50555 U$$2.mem_addr[2]
.sym 50556 U$$2.mem_addr[13]
.sym 50557 U$$2.mem_addr[30]
.sym 50560 $abc$27913$new_n3867_
.sym 50562 $abc$27913$new_n3870_
.sym 50563 $abc$27913$auto$alumacc.cc:491:replace_alu$4903[29]
.sym 50566 U$$2.mem_addr[24]
.sym 50567 U$$2.mem_addr[26]
.sym 50568 U$$2.mem_addr[25]
.sym 50569 U$$2.mem_addr[27]
.sym 50574 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[5]_new_inv_
.sym 50575 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[4]_new_inv_
.sym 50576 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6123[2]_new_inv_
.sym 50577 U$$2.picorv32.trap
.sym 50579 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24372
.sym 50582 U$$2.picorv32.cpu_state[4]
.sym 50585 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 50586 U$$2.picorv32.latched_rd[1]
.sym 50587 U$$2.mem_addr[12]
.sym 50590 U$$2.picorv32.is_alu_reg_imm
.sym 50593 U$$2.picorv32.pcpi_rs1[30]
.sym 50596 U$$2.picorv32.pcpi_rs1[20]
.sym 50597 U$$2.mem_addr[29]
.sym 50598 U$$2.picorv32.trap
.sym 50615 U$$2.mem_addr[30]
.sym 50616 U$$2.mem_addr[9]
.sym 50617 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[7]_new_inv_
.sym 50618 U$$2.mem_addr[28]
.sym 50619 U$$2.mem_addr[10]
.sym 50620 U$$2.mem_addr[31]
.sym 50623 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[3]_new_
.sym 50624 U$$2.mem_addr[29]
.sym 50625 U$$2.mem_addr[11]
.sym 50626 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[2]_new_
.sym 50628 U$$2.mem_addr[7]
.sym 50629 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 50631 $PACKER_VCC_NET
.sym 50632 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19673
.sym 50633 $abc$27913$new_n2949_
.sym 50635 U$$2.picorv32.mem_rdata_q[30]
.sym 50636 U$$2.picorv32.mem_rdata_q[29]
.sym 50639 $abc$27913$new_n2956_
.sym 50641 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6123[2]_new_inv_
.sym 50642 $abc$27913$new_n3868_
.sym 50644 U$$2.picorv32.mem_rdata_q[31]
.sym 50650 $PACKER_VCC_NET
.sym 50653 U$$2.mem_addr[7]
.sym 50654 U$$2.mem_addr[9]
.sym 50655 U$$2.mem_addr[10]
.sym 50656 U$$2.mem_addr[11]
.sym 50665 U$$2.mem_addr[30]
.sym 50666 U$$2.mem_addr[31]
.sym 50667 U$$2.mem_addr[29]
.sym 50668 U$$2.mem_addr[28]
.sym 50672 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[2]_new_
.sym 50673 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[3]_new_
.sym 50674 $abc$27913$new_n3868_
.sym 50677 U$$2.picorv32.mem_rdata_q[31]
.sym 50678 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 50679 U$$2.picorv32.mem_rdata_q[30]
.sym 50680 U$$2.picorv32.mem_rdata_q[29]
.sym 50683 U$$2.picorv32.mem_rdata_q[29]
.sym 50684 U$$2.picorv32.mem_rdata_q[31]
.sym 50685 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 50686 U$$2.picorv32.mem_rdata_q[30]
.sym 50689 $abc$27913$new_n2949_
.sym 50690 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6123[2]_new_inv_
.sym 50691 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[7]_new_inv_
.sym 50692 $abc$27913$new_n2956_
.sym 50693 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19673
.sym 50694 cd_sync_clk16_0__i_$glb_clk
.sym 50705 U$$2.picorv32.pcpi_valid
.sym 50708 cd_sync.ready
.sym 50710 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 50712 U$$2.picorv32.latched_rd[3]
.sym 50714 U$$2.mem_addr[9]
.sym 50715 U$$2.picorv32.latched_rd[4]
.sym 50719 U$$2.picorv32.latched_rd[2]
.sym 50724 U$$2.picorv32.trap
.sym 50727 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 50740 U$$2.mem_addr[3]
.sym 50743 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24372
.sym 50745 U$$2.mem_addr[28]
.sym 50752 U$$2.mem_addr[9]
.sym 50755 U$$2.mem_addr[7]
.sym 50756 $abc$27913$new_n3869_
.sym 50757 U$$2.mem_addr[29]
.sym 50759 U$$2.mem_addr[4]
.sym 50782 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24372
.sym 50788 U$$2.mem_addr[3]
.sym 50789 U$$2.mem_addr[29]
.sym 50790 U$$2.mem_addr[28]
.sym 50791 U$$2.mem_addr[4]
.sym 50794 U$$2.mem_addr[9]
.sym 50796 U$$2.mem_addr[7]
.sym 50797 $abc$27913$new_n3869_
.sym 50833 U$$2.picorv32.mem_rdata_q[12]
.sym 50835 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 50842 U$$2.picorv32.cpu_state[3]
.sym 50850 U$$2.mem_addr[7]
.sym 52365 cd_sync_clk16_0__i
.sym 52395 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 52396 U$$2.picorv32.next_pc[29]
.sym 52397 U$$2.picorv32.reg_next_pc[27]
.sym 52398 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[30]_new_inv_
.sym 52399 U$$2.picorv32.next_pc[31]
.sym 52400 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 52401 U$$2.picorv32.next_pc[27]
.sym 52402 $abc$27913$new_n4347_
.sym 52408 U$$2.picorv32.next_pc[30]
.sym 52409 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[18]
.sym 52410 U$$2.picorv32.cpu_state[3]
.sym 52411 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[19]
.sym 52417 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 52418 U$$2.picorv32.decoded_imm_j[14]
.sym 52419 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[29]
.sym 52439 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 52447 U$$2.picorv32.decoder_trigger
.sym 52451 $abc$27913$new_n4351_
.sym 52452 $abc$27913$new_n4355_
.sym 52453 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 52482 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 52483 $abc$27913$new_n4351_
.sym 52485 U$$2.picorv32.decoder_trigger
.sym 52506 $abc$27913$new_n4355_
.sym 52507 U$$2.picorv32.decoder_trigger
.sym 52508 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 52516 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 52517 cd_sync_clk16_0__i_$glb_clk
.sym 52518 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 52524 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[2]
.sym 52525 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[3]
.sym 52526 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[4]
.sym 52527 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[5]
.sym 52528 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[6]
.sym 52529 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[7]
.sym 52530 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[8]
.sym 52533 U$$2.picorv32.mem_la_wdata[2]
.sym 52539 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 52541 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 52552 U$$2.picorv32.latched_store
.sym 52553 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 52554 U$$2.picorv32.reg_out[31]
.sym 52555 U$$2.picorv32.instr_jal
.sym 52556 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[31]
.sym 52557 U$$2.picorv32.reg_out[31]
.sym 52562 U$$2.picorv32.latched_branch
.sym 52563 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[6]
.sym 52564 U$$2.picorv32.next_pc[31]
.sym 52565 U$$2.picorv32.reg_next_pc[16]
.sym 52566 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[10]
.sym 52569 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 52572 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[20]
.sym 52573 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 52577 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[27]
.sym 52578 U$$2.picorv32.reg_next_pc[11]
.sym 52579 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 52580 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 52584 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 52587 U$$2.picorv32.reg_next_pc[13]
.sym 52588 U$$2.picorv32.reg_next_pc[6]
.sym 52589 $abc$27913$new_n4297_
.sym 52601 U$$2.picorv32.decoder_trigger
.sym 52603 U$$2.picorv32.reg_next_pc[30]
.sym 52605 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[5]
.sym 52606 U$$2.picorv32.latched_branch
.sym 52608 U$$2.picorv32.latched_store
.sym 52611 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 52612 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[31]
.sym 52614 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 52615 U$$2.picorv32.reg_out[30]
.sym 52616 $abc$27913$new_n4353_
.sym 52617 U$$2.picorv32.decoder_trigger
.sym 52618 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[6]
.sym 52619 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[4]
.sym 52620 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[31]
.sym 52621 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[5]
.sym 52622 U$$2.picorv32.instr_jal
.sym 52623 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[6]
.sym 52624 $abc$27913$new_n4305_
.sym 52625 U$$2.picorv32.decoder_trigger
.sym 52627 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[4]
.sym 52628 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[29]
.sym 52629 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[29]
.sym 52633 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[6]
.sym 52634 U$$2.picorv32.decoder_trigger
.sym 52635 U$$2.picorv32.instr_jal
.sym 52636 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[6]
.sym 52640 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 52641 $abc$27913$new_n4305_
.sym 52642 U$$2.picorv32.decoder_trigger
.sym 52645 U$$2.picorv32.instr_jal
.sym 52646 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[4]
.sym 52647 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[4]
.sym 52648 U$$2.picorv32.decoder_trigger
.sym 52651 U$$2.picorv32.decoder_trigger
.sym 52653 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 52654 $abc$27913$new_n4353_
.sym 52657 U$$2.picorv32.instr_jal
.sym 52658 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[5]
.sym 52659 U$$2.picorv32.decoder_trigger
.sym 52660 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[5]
.sym 52663 U$$2.picorv32.reg_next_pc[30]
.sym 52664 U$$2.picorv32.latched_branch
.sym 52665 U$$2.picorv32.latched_store
.sym 52666 U$$2.picorv32.reg_out[30]
.sym 52669 U$$2.picorv32.instr_jal
.sym 52670 U$$2.picorv32.decoder_trigger
.sym 52671 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[29]
.sym 52672 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[29]
.sym 52675 U$$2.picorv32.decoder_trigger
.sym 52676 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[31]
.sym 52677 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[31]
.sym 52678 U$$2.picorv32.instr_jal
.sym 52679 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 52680 cd_sync_clk16_0__i_$glb_clk
.sym 52681 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 52682 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[9]
.sym 52683 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[10]
.sym 52684 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[11]
.sym 52685 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[12]
.sym 52686 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[13]
.sym 52687 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[14]
.sym 52688 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[15]
.sym 52689 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[16]
.sym 52693 U$$2.picorv32.mem_la_wdata[4]
.sym 52695 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[7]
.sym 52700 $abc$27913$new_n4301_
.sym 52701 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 52705 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 52706 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[3]
.sym 52707 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 52708 U$$2.picorv32.instr_jal
.sym 52709 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 52713 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 52714 U$$2.picorv32.instr_jal
.sym 52715 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[29]
.sym 52717 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 52724 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[2]
.sym 52725 U$$2.picorv32.instr_jal
.sym 52726 U$$2.picorv32.instr_jal
.sym 52727 U$$2.picorv32.decoder_trigger
.sym 52728 $abc$27913$new_n4319_
.sym 52732 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[11]
.sym 52733 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 52734 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[16]
.sym 52735 U$$2.picorv32.decoder_trigger
.sym 52737 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 52738 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[20]
.sym 52740 $abc$27913$new_n4315_
.sym 52741 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[2]
.sym 52742 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[20]
.sym 52744 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[13]
.sym 52745 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 52746 $abc$27913$new_n4325_
.sym 52749 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[11]
.sym 52751 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[13]
.sym 52754 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[16]
.sym 52756 U$$2.picorv32.decoder_trigger
.sym 52757 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 52759 $abc$27913$new_n4325_
.sym 52762 U$$2.picorv32.decoder_trigger
.sym 52763 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[11]
.sym 52764 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[11]
.sym 52765 U$$2.picorv32.instr_jal
.sym 52768 U$$2.picorv32.decoder_trigger
.sym 52769 $abc$27913$new_n4319_
.sym 52771 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 52774 U$$2.picorv32.decoder_trigger
.sym 52775 U$$2.picorv32.instr_jal
.sym 52776 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[2]
.sym 52777 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[2]
.sym 52780 U$$2.picorv32.decoder_trigger
.sym 52781 U$$2.picorv32.instr_jal
.sym 52782 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[20]
.sym 52783 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[20]
.sym 52786 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[13]
.sym 52787 U$$2.picorv32.instr_jal
.sym 52788 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[13]
.sym 52789 U$$2.picorv32.decoder_trigger
.sym 52792 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 52794 U$$2.picorv32.decoder_trigger
.sym 52795 $abc$27913$new_n4315_
.sym 52798 U$$2.picorv32.instr_jal
.sym 52799 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[16]
.sym 52800 U$$2.picorv32.decoder_trigger
.sym 52801 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[16]
.sym 52802 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 52803 cd_sync_clk16_0__i_$glb_clk
.sym 52804 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 52805 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[17]
.sym 52806 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[18]
.sym 52807 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[19]
.sym 52808 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[20]
.sym 52809 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[21]
.sym 52810 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[22]
.sym 52811 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[23]
.sym 52812 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[24]
.sym 52815 U$$2.picorv32.decoded_imm[30]
.sym 52818 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 52819 U$$2.picorv32.reg_pc[20]
.sym 52821 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 52822 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[16]
.sym 52823 U$$2.picorv32.instr_jal
.sym 52825 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 52827 $abc$27913$new_n4333_
.sym 52828 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[11]
.sym 52829 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[31]
.sym 52830 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 52831 U$$2.picorv32.decoded_imm_j[12]
.sym 52832 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[8]
.sym 52833 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 52834 U$$2.picorv32.decoded_imm_j[5]
.sym 52835 U$$2.picorv32.decoded_imm_j[1]
.sym 52836 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 52837 U$$2.picorv32.decoded_imm_j[8]
.sym 52838 U$$2.picorv32.latched_branch
.sym 52839 U$$2.picorv32.reg_next_pc[25]
.sym 52840 $abc$27913$new_n4303_
.sym 52847 U$$2.picorv32.decoder_trigger
.sym 52851 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[25]
.sym 52852 $abc$27913$new_n4343_
.sym 52853 $abc$27913$new_n4329_
.sym 52855 U$$2.picorv32.decoder_trigger
.sym 52857 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 52859 $abc$27913$new_n4327_
.sym 52860 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[30]
.sym 52862 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[17]
.sym 52863 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[18]
.sym 52864 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 52867 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[17]
.sym 52868 U$$2.picorv32.instr_jal
.sym 52870 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[25]
.sym 52871 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[18]
.sym 52872 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[19]
.sym 52873 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[19]
.sym 52874 U$$2.picorv32.instr_jal
.sym 52875 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[30]
.sym 52877 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 52879 U$$2.picorv32.decoder_trigger
.sym 52880 $abc$27913$new_n4329_
.sym 52881 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 52885 U$$2.picorv32.decoder_trigger
.sym 52886 $abc$27913$new_n4343_
.sym 52888 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 52891 U$$2.picorv32.decoder_trigger
.sym 52892 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[19]
.sym 52893 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[19]
.sym 52894 U$$2.picorv32.instr_jal
.sym 52897 U$$2.picorv32.decoder_trigger
.sym 52898 $abc$27913$new_n4327_
.sym 52900 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 52903 U$$2.picorv32.decoder_trigger
.sym 52904 U$$2.picorv32.instr_jal
.sym 52905 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[30]
.sym 52906 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[30]
.sym 52909 U$$2.picorv32.instr_jal
.sym 52910 U$$2.picorv32.decoder_trigger
.sym 52911 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[17]
.sym 52912 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[17]
.sym 52915 U$$2.picorv32.decoder_trigger
.sym 52916 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[25]
.sym 52917 U$$2.picorv32.instr_jal
.sym 52918 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[25]
.sym 52921 U$$2.picorv32.instr_jal
.sym 52922 U$$2.picorv32.decoder_trigger
.sym 52923 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[18]
.sym 52924 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[18]
.sym 52925 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 52926 cd_sync_clk16_0__i_$glb_clk
.sym 52927 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 52928 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[25]
.sym 52929 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[26]
.sym 52930 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[27]
.sym 52931 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[28]
.sym 52932 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[29]
.sym 52933 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[30]
.sym 52934 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[31]
.sym 52935 $abc$27913$new_n4299_
.sym 52936 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 52941 U$$2.picorv32.decoder_trigger
.sym 52943 U$$2.picorv32.mem_la_wdata[2]
.sym 52945 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 52946 U$$2.picorv32.mem_la_wdata[4]
.sym 52947 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[25]
.sym 52950 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 52952 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 52953 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 52954 U$$2.picorv32.next_pc[31]
.sym 52955 U$$2.picorv32.reg_next_pc[17]
.sym 52956 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[10]
.sym 52957 U$$2.picorv32.decoded_imm_j[4]
.sym 52958 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[20]
.sym 52959 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 52960 U$$2.picorv32.reg_next_pc[16]
.sym 52961 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 52962 U$$2.picorv32.decoded_imm_j[11]
.sym 52963 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[12]
.sym 52969 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 52970 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 52973 U$$2.picorv32.decoded_imm_j[4]
.sym 52975 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 52976 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 52977 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 52978 U$$2.picorv32.decoded_imm_j[3]
.sym 52980 U$$2.picorv32.decoded_imm_j[6]
.sym 52987 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 52990 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 52992 U$$2.picorv32.decoded_imm_j[2]
.sym 52994 U$$2.picorv32.decoded_imm_j[5]
.sym 52995 U$$2.picorv32.decoded_imm_j[1]
.sym 52997 U$$2.picorv32.decoded_imm_j[8]
.sym 52998 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 52999 U$$2.picorv32.decoded_imm_j[7]
.sym 53001 $auto$alumacc.cc:474:replace_alu$4924.C[2]
.sym 53003 U$$2.picorv32.decoded_imm_j[1]
.sym 53004 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 53007 $auto$alumacc.cc:474:replace_alu$4924.C[3]
.sym 53009 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 53010 U$$2.picorv32.decoded_imm_j[2]
.sym 53011 $auto$alumacc.cc:474:replace_alu$4924.C[2]
.sym 53013 $auto$alumacc.cc:474:replace_alu$4924.C[4]
.sym 53015 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 53016 U$$2.picorv32.decoded_imm_j[3]
.sym 53017 $auto$alumacc.cc:474:replace_alu$4924.C[3]
.sym 53019 $auto$alumacc.cc:474:replace_alu$4924.C[5]
.sym 53021 U$$2.picorv32.decoded_imm_j[4]
.sym 53022 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 53023 $auto$alumacc.cc:474:replace_alu$4924.C[4]
.sym 53025 $auto$alumacc.cc:474:replace_alu$4924.C[6]
.sym 53027 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 53028 U$$2.picorv32.decoded_imm_j[5]
.sym 53029 $auto$alumacc.cc:474:replace_alu$4924.C[5]
.sym 53031 $auto$alumacc.cc:474:replace_alu$4924.C[7]
.sym 53033 U$$2.picorv32.decoded_imm_j[6]
.sym 53034 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 53035 $auto$alumacc.cc:474:replace_alu$4924.C[6]
.sym 53037 $auto$alumacc.cc:474:replace_alu$4924.C[8]
.sym 53039 U$$2.picorv32.decoded_imm_j[7]
.sym 53040 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 53041 $auto$alumacc.cc:474:replace_alu$4924.C[7]
.sym 53043 $auto$alumacc.cc:474:replace_alu$4924.C[9]
.sym 53045 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 53046 U$$2.picorv32.decoded_imm_j[8]
.sym 53047 $auto$alumacc.cc:474:replace_alu$4924.C[8]
.sym 53051 $abc$27913$new_n4313_
.sym 53052 U$$2.picorv32.reg_next_pc[5]
.sym 53053 U$$2.picorv32.next_pc[19]
.sym 53054 $abc$27913$new_n4311_
.sym 53055 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[24]_new_inv_
.sym 53056 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 53057 U$$2.picorv32.next_pc[25]
.sym 53058 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 53063 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 53068 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 53070 U$$2.picorv32.reg_pc[8]
.sym 53071 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 53072 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[26]
.sym 53073 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 53074 U$$2.picorv32.reg_out[24]
.sym 53075 U$$2.picorv32.pcpi_rs2[9]
.sym 53076 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[23]
.sym 53077 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 53078 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[24]
.sym 53079 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[27]
.sym 53080 U$$2.picorv32.reg_next_pc[13]
.sym 53081 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 53082 $abc$27913$new_n4297_
.sym 53084 U$$2.picorv32.reg_next_pc[11]
.sym 53085 U$$2.picorv32.reg_next_pc[6]
.sym 53086 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 53087 $auto$alumacc.cc:474:replace_alu$4924.C[9]
.sym 53092 U$$2.picorv32.decoded_imm_j[10]
.sym 53093 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 53094 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 53095 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 53097 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 53103 U$$2.picorv32.decoded_imm_j[12]
.sym 53106 U$$2.picorv32.decoded_imm_j[15]
.sym 53111 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 53112 U$$2.picorv32.decoded_imm_j[13]
.sym 53113 U$$2.picorv32.decoded_imm_j[16]
.sym 53114 U$$2.picorv32.decoded_imm_j[9]
.sym 53115 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 53117 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 53121 U$$2.picorv32.decoded_imm_j[14]
.sym 53122 U$$2.picorv32.decoded_imm_j[11]
.sym 53123 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 53124 $auto$alumacc.cc:474:replace_alu$4924.C[10]
.sym 53126 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 53127 U$$2.picorv32.decoded_imm_j[9]
.sym 53128 $auto$alumacc.cc:474:replace_alu$4924.C[9]
.sym 53130 $auto$alumacc.cc:474:replace_alu$4924.C[11]
.sym 53132 U$$2.picorv32.decoded_imm_j[10]
.sym 53133 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 53134 $auto$alumacc.cc:474:replace_alu$4924.C[10]
.sym 53136 $auto$alumacc.cc:474:replace_alu$4924.C[12]
.sym 53138 U$$2.picorv32.decoded_imm_j[11]
.sym 53139 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 53140 $auto$alumacc.cc:474:replace_alu$4924.C[11]
.sym 53142 $auto$alumacc.cc:474:replace_alu$4924.C[13]
.sym 53144 U$$2.picorv32.decoded_imm_j[12]
.sym 53145 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 53146 $auto$alumacc.cc:474:replace_alu$4924.C[12]
.sym 53148 $auto$alumacc.cc:474:replace_alu$4924.C[14]
.sym 53150 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 53151 U$$2.picorv32.decoded_imm_j[13]
.sym 53152 $auto$alumacc.cc:474:replace_alu$4924.C[13]
.sym 53154 $auto$alumacc.cc:474:replace_alu$4924.C[15]
.sym 53156 U$$2.picorv32.decoded_imm_j[14]
.sym 53157 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 53158 $auto$alumacc.cc:474:replace_alu$4924.C[14]
.sym 53160 $auto$alumacc.cc:474:replace_alu$4924.C[16]
.sym 53162 U$$2.picorv32.decoded_imm_j[15]
.sym 53163 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 53164 $auto$alumacc.cc:474:replace_alu$4924.C[15]
.sym 53166 $auto$alumacc.cc:474:replace_alu$4924.C[17]
.sym 53168 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 53169 U$$2.picorv32.decoded_imm_j[16]
.sym 53170 $auto$alumacc.cc:474:replace_alu$4924.C[16]
.sym 53174 U$$2.picorv32.next_pc[18]
.sym 53175 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 53176 U$$2.picorv32.next_pc[11]
.sym 53177 U$$2.picorv32.decoded_imm_j[20]
.sym 53178 U$$2.picorv32.next_pc[17]
.sym 53179 U$$2.picorv32.next_pc[16]
.sym 53180 U$$2.picorv32.decoded_imm_j[26]
.sym 53181 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 53188 U$$2.picorv32.reg_pc[9]
.sym 53190 U$$2.picorv32.reg_out[15]
.sym 53191 U$$2.picorv32.latched_stalu
.sym 53193 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 53196 U$$2.picorv32.decoded_imm_j[10]
.sym 53198 U$$2.picorv32.next_pc[19]
.sym 53199 U$$2.picorv32.next_pc[17]
.sym 53200 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 53201 U$$2.picorv32.next_pc[12]
.sym 53202 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[24]_new_inv_
.sym 53203 U$$2.picorv32.decoded_imm_j[26]
.sym 53204 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 53205 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 53206 U$$2.picorv32.instr_jal
.sym 53207 U$$2.picorv32.next_pc[18]
.sym 53208 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 53209 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[28]
.sym 53210 $auto$alumacc.cc:474:replace_alu$4924.C[17]
.sym 53215 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 53217 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 53218 U$$2.picorv32.decoded_imm_j[22]
.sym 53219 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 53220 U$$2.picorv32.decoded_imm_j[21]
.sym 53223 U$$2.picorv32.decoded_imm_j[24]
.sym 53224 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 53225 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 53228 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 53229 U$$2.picorv32.decoded_imm_j[19]
.sym 53230 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 53231 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 53232 U$$2.picorv32.decoded_imm_j[17]
.sym 53234 U$$2.picorv32.decoded_imm_j[20]
.sym 53239 U$$2.picorv32.decoded_imm_j[23]
.sym 53242 U$$2.picorv32.decoded_imm_j[18]
.sym 53247 $auto$alumacc.cc:474:replace_alu$4924.C[18]
.sym 53249 U$$2.picorv32.decoded_imm_j[17]
.sym 53250 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 53251 $auto$alumacc.cc:474:replace_alu$4924.C[17]
.sym 53253 $auto$alumacc.cc:474:replace_alu$4924.C[19]
.sym 53255 U$$2.picorv32.decoded_imm_j[18]
.sym 53256 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 53257 $auto$alumacc.cc:474:replace_alu$4924.C[18]
.sym 53259 $auto$alumacc.cc:474:replace_alu$4924.C[20]
.sym 53261 U$$2.picorv32.decoded_imm_j[19]
.sym 53262 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 53263 $auto$alumacc.cc:474:replace_alu$4924.C[19]
.sym 53265 $auto$alumacc.cc:474:replace_alu$4924.C[21]
.sym 53267 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 53268 U$$2.picorv32.decoded_imm_j[20]
.sym 53269 $auto$alumacc.cc:474:replace_alu$4924.C[20]
.sym 53271 $auto$alumacc.cc:474:replace_alu$4924.C[22]
.sym 53273 U$$2.picorv32.decoded_imm_j[21]
.sym 53274 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 53275 $auto$alumacc.cc:474:replace_alu$4924.C[21]
.sym 53277 $auto$alumacc.cc:474:replace_alu$4924.C[23]
.sym 53279 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 53280 U$$2.picorv32.decoded_imm_j[22]
.sym 53281 $auto$alumacc.cc:474:replace_alu$4924.C[22]
.sym 53283 $auto$alumacc.cc:474:replace_alu$4924.C[24]
.sym 53285 U$$2.picorv32.decoded_imm_j[23]
.sym 53286 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 53287 $auto$alumacc.cc:474:replace_alu$4924.C[23]
.sym 53289 $auto$alumacc.cc:474:replace_alu$4924.C[25]
.sym 53291 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 53292 U$$2.picorv32.decoded_imm_j[24]
.sym 53293 $auto$alumacc.cc:474:replace_alu$4924.C[24]
.sym 53297 U$$2.picorv32.reg_pc[25]
.sym 53298 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[6]_new_inv_
.sym 53299 U$$2.picorv32.reg_next_pc[2]
.sym 53300 U$$2.picorv32.next_pc[13]
.sym 53301 U$$2.picorv32.next_pc[7]
.sym 53302 U$$2.picorv32.reg_pc[13]
.sym 53303 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 53304 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 53307 U$$2.picorv32.next_pc[30]
.sym 53308 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53311 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 53312 U$$2.picorv32.reg_pc[18]
.sym 53313 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 53315 U$$2.picorv32.pcpi_rs2[20]
.sym 53317 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 53318 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 53320 U$$2.picorv32.reg_pc[21]
.sym 53321 U$$2.picorv32.decoded_imm_j[8]
.sym 53322 U$$2.picorv32.latched_branch
.sym 53323 U$$2.picorv32.decoded_imm_j[20]
.sym 53324 U$$2.picorv32.reg_next_pc[5]
.sym 53325 U$$2.picorv32.mem_la_wdata[7]
.sym 53326 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 53327 U$$2.picorv32.next_pc[16]
.sym 53328 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 53329 U$$2.picorv32.latched_store
.sym 53330 U$$2.picorv32.reg_pc[25]
.sym 53331 U$$2.picorv32.pcpi_rs2[23]
.sym 53332 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[6]_new_inv_
.sym 53333 $auto$alumacc.cc:474:replace_alu$4924.C[25]
.sym 53338 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 53339 U$$2.picorv32.instr_jal
.sym 53341 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 53343 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 53344 U$$2.picorv32.decoded_imm_j[26]
.sym 53345 U$$2.picorv32.decoded_imm_j[31]
.sym 53346 $abc$27913$new_n2611_
.sym 53349 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 53351 U$$2.picorv32.decoded_imm_j[25]
.sym 53356 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53357 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 53360 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 53364 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 53366 U$$2.picorv32.decoded_imm_j[28]
.sym 53367 U$$2.picorv32.decoded_imm_j[30]
.sym 53368 U$$2.picorv32.decoded_imm_j[27]
.sym 53369 U$$2.picorv32.decoded_imm_j[29]
.sym 53370 $auto$alumacc.cc:474:replace_alu$4924.C[26]
.sym 53372 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 53373 U$$2.picorv32.decoded_imm_j[25]
.sym 53374 $auto$alumacc.cc:474:replace_alu$4924.C[25]
.sym 53376 $auto$alumacc.cc:474:replace_alu$4924.C[27]
.sym 53378 U$$2.picorv32.decoded_imm_j[26]
.sym 53379 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 53380 $auto$alumacc.cc:474:replace_alu$4924.C[26]
.sym 53382 $auto$alumacc.cc:474:replace_alu$4924.C[28]
.sym 53384 U$$2.picorv32.decoded_imm_j[27]
.sym 53385 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 53386 $auto$alumacc.cc:474:replace_alu$4924.C[27]
.sym 53388 $auto$alumacc.cc:474:replace_alu$4924.C[29]
.sym 53390 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 53391 U$$2.picorv32.decoded_imm_j[28]
.sym 53392 $auto$alumacc.cc:474:replace_alu$4924.C[28]
.sym 53394 $auto$alumacc.cc:474:replace_alu$4924.C[30]
.sym 53396 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 53397 U$$2.picorv32.decoded_imm_j[29]
.sym 53398 $auto$alumacc.cc:474:replace_alu$4924.C[29]
.sym 53400 $auto$alumacc.cc:474:replace_alu$4924.C[31]
.sym 53402 U$$2.picorv32.decoded_imm_j[30]
.sym 53403 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 53404 $auto$alumacc.cc:474:replace_alu$4924.C[30]
.sym 53408 U$$2.picorv32.decoded_imm_j[31]
.sym 53409 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 53410 $auto$alumacc.cc:474:replace_alu$4924.C[31]
.sym 53413 $abc$27913$new_n2611_
.sym 53414 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53415 U$$2.picorv32.instr_jal
.sym 53416 U$$2.picorv32.decoded_imm_j[30]
.sym 53417 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 53418 cd_sync_clk16_0__i_$glb_clk
.sym 53419 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 53420 U$$2.picorv32.reg_pc[1]
.sym 53421 U$$2.picorv32.reg_pc[3]
.sym 53422 U$$2.picorv32.next_pc[3]
.sym 53423 U$$2.picorv32.next_pc[2]
.sym 53424 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 53425 U$$2.picorv32.reg_pc[6]
.sym 53426 U$$2.picorv32.reg_pc[5]
.sym 53427 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 53430 U$$2.picorv32.mem_rdata_q[29]
.sym 53431 U$$2.picorv32.cpu_state[3]
.sym 53433 U$$2.picorv32.pcpi_rs1[1]
.sym 53434 U$$2.picorv32.pcpi_rs2[29]
.sym 53435 U$$2.picorv32.pcpi_rs1[25]
.sym 53436 U$$2.picorv32.latched_branch
.sym 53437 U$$2.picorv32.alu_out_q[7]
.sym 53438 U$$2.picorv32.decoder_trigger
.sym 53439 U$$2.picorv32.reg_out[10]
.sym 53440 U$$2.picorv32.reg_pc[26]
.sym 53441 U$$2.picorv32.pcpi_rs1[19]
.sym 53442 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 53445 U$$2.picorv32.pcpi_rs2[30]
.sym 53446 U$$2.picorv32.next_pc[31]
.sym 53447 U$$2.picorv32.pcpi_rs2[13]
.sym 53448 U$$2.picorv32.next_pc[7]
.sym 53449 U$$2.picorv32.reg_pc[5]
.sym 53451 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 53452 U$$2.picorv32.mem_la_wdata[6]
.sym 53453 U$$2.picorv32.mem_la_wdata[7]
.sym 53455 U$$2.picorv32.mem_la_wdata[2]
.sym 53461 U$$2.picorv32.decoded_imm_j[25]
.sym 53463 $abc$27913$new_n2635_
.sym 53464 $abc$27913$new_n2637_
.sym 53468 $abc$27913$new_n2616_
.sym 53469 U$$2.picorv32.instr_lui
.sym 53470 U$$2.picorv32.decoded_imm_j[28]
.sym 53472 U$$2.picorv32.instr_jal
.sym 53473 U$$2.picorv32.decoded_imm_j[26]
.sym 53474 U$$2.picorv32.mem_rdata_q[27]
.sym 53475 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 53476 U$$2.picorv32.instr_auipc
.sym 53477 U$$2.picorv32.mem_rdata_q[28]
.sym 53478 $abc$27913$new_n2480_
.sym 53480 $abc$27913$new_n2647_
.sym 53481 U$$2.picorv32.decoded_imm_j[8]
.sym 53483 U$$2.picorv32.decoded_imm_j[20]
.sym 53485 U$$2.picorv32.mem_rdata_q[28]
.sym 53489 U$$2.picorv32.decoded_imm_j[7]
.sym 53490 U$$2.picorv32.mem_rdata_q[30]
.sym 53491 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53494 U$$2.picorv32.mem_rdata_q[30]
.sym 53495 U$$2.picorv32.instr_lui
.sym 53496 U$$2.picorv32.instr_auipc
.sym 53497 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 53500 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53501 U$$2.picorv32.instr_jal
.sym 53502 $abc$27913$new_n2616_
.sym 53503 U$$2.picorv32.decoded_imm_j[28]
.sym 53506 $abc$27913$new_n2635_
.sym 53507 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53508 U$$2.picorv32.instr_jal
.sym 53509 U$$2.picorv32.decoded_imm_j[26]
.sym 53512 $abc$27913$new_n2480_
.sym 53513 U$$2.picorv32.instr_jal
.sym 53514 U$$2.picorv32.mem_rdata_q[28]
.sym 53515 U$$2.picorv32.decoded_imm_j[8]
.sym 53518 U$$2.picorv32.instr_jal
.sym 53519 $abc$27913$new_n2480_
.sym 53520 U$$2.picorv32.mem_rdata_q[27]
.sym 53521 U$$2.picorv32.decoded_imm_j[7]
.sym 53524 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53525 U$$2.picorv32.decoded_imm_j[20]
.sym 53526 $abc$27913$new_n2647_
.sym 53527 U$$2.picorv32.instr_jal
.sym 53530 U$$2.picorv32.decoded_imm_j[25]
.sym 53531 $abc$27913$new_n2637_
.sym 53532 U$$2.picorv32.instr_jal
.sym 53533 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53536 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 53537 U$$2.picorv32.instr_auipc
.sym 53538 U$$2.picorv32.instr_lui
.sym 53539 U$$2.picorv32.mem_rdata_q[28]
.sym 53540 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 53541 cd_sync_clk16_0__i_$glb_clk
.sym 53542 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 53543 U$$2.picorv32.next_pc[5]
.sym 53544 U$$2.picorv32.cpuregs_wrdata[7]
.sym 53545 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[4]_new_inv_
.sym 53546 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[0]_new_inv_
.sym 53547 U$$2.picorv32.cpuregs_wrdata[5]
.sym 53548 U$$2.picorv32.next_pc[6]
.sym 53549 U$$2.picorv32.reg_next_pc[1]
.sym 53550 $abc$27913$auto$alumacc.cc:474:replace_alu$4918.BB[2]
.sym 53551 U$$2.picorv32.cpuregs_wrdata[3]
.sym 53552 U$$2.picorv32.pcpi_rs2[17]
.sym 53553 U$$2.picorv32.pcpi_rs2[17]
.sym 53556 U$$2.picorv32.pcpi_rs2[19]
.sym 53557 U$$2.picorv32.pcpi_rs1[11]
.sym 53558 U$$2.picorv32.pcpi_rs1[18]
.sym 53559 U$$2.picorv32.decoded_imm[28]
.sym 53560 U$$2.picorv32.pcpi_rs2[8]
.sym 53561 U$$2.picorv32.decoded_imm[12]
.sym 53562 U$$2.picorv32.mem_rdata_q[27]
.sym 53563 U$$2.picorv32.decoded_imm[8]
.sym 53564 U$$2.picorv32.instr_auipc
.sym 53565 U$$2.picorv32.decoded_imm[7]
.sym 53566 U$$2.picorv32.reg_out[3]
.sym 53567 U$$2.picorv32.next_pc[3]
.sym 53568 U$$2.picorv32.cpuregs_wrdata[5]
.sym 53569 U$$2.picorv32.pcpi_rs2[17]
.sym 53570 U$$2.picorv32.reg_next_pc[6]
.sym 53571 U$$2.picorv32.pcpi_rs2[9]
.sym 53572 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 53573 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[5]
.sym 53574 U$$2.picorv32.reg_out[1]
.sym 53576 U$$2.picorv32.mem_rdata_q[30]
.sym 53577 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53578 U$$2.picorv32.cpuregs_wrdata[7]
.sym 53584 $abc$27913$U$$2.picorv32.cpuregs_rs2[25]_new_
.sym 53585 U$$2.picorv32.decoded_imm[23]
.sym 53586 U$$2.picorv32.compressed_instr
.sym 53587 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 53588 $abc$27913$U$$2.picorv32.cpuregs_rs2[7]_new_
.sym 53589 U$$2.picorv32.is_lui_auipc_jal
.sym 53592 U$$2.picorv32.latched_branch
.sym 53596 U$$2.picorv32.decoded_imm[7]
.sym 53597 U$$2.picorv32.is_lui_auipc_jal
.sym 53598 U$$2.picorv32.decoded_imm[30]
.sym 53600 U$$2.picorv32.latched_store
.sym 53601 U$$2.picorv32.decoded_imm[25]
.sym 53602 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 53603 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[0]_new_inv_
.sym 53605 $abc$27913$U$$2.picorv32.cpuregs_rs2[30]_new_
.sym 53606 U$$2.picorv32.reg_next_pc[1]
.sym 53607 $abc$27913$U$$2.picorv32.cpuregs_rs2[23]_new_
.sym 53608 $abc$27913$U$$2.picorv32.cpuregs_rs2[16]_new_
.sym 53610 U$$2.picorv32.instr_jal
.sym 53611 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53613 U$$2.picorv32.decoded_imm_j[1]
.sym 53614 U$$2.picorv32.decoded_imm[2]
.sym 53615 U$$2.picorv32.decoded_imm[16]
.sym 53617 U$$2.picorv32.compressed_instr
.sym 53618 U$$2.picorv32.instr_jal
.sym 53619 U$$2.picorv32.decoded_imm_j[1]
.sym 53623 U$$2.picorv32.latched_branch
.sym 53624 U$$2.picorv32.reg_next_pc[1]
.sym 53625 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[0]_new_inv_
.sym 53626 U$$2.picorv32.latched_store
.sym 53629 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53630 U$$2.picorv32.decoded_imm[7]
.sym 53631 $abc$27913$U$$2.picorv32.cpuregs_rs2[7]_new_
.sym 53632 U$$2.picorv32.is_lui_auipc_jal
.sym 53635 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 53636 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53637 U$$2.picorv32.decoded_imm[2]
.sym 53638 U$$2.picorv32.is_lui_auipc_jal
.sym 53641 U$$2.picorv32.decoded_imm[16]
.sym 53642 U$$2.picorv32.is_lui_auipc_jal
.sym 53643 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53644 $abc$27913$U$$2.picorv32.cpuregs_rs2[16]_new_
.sym 53647 U$$2.picorv32.decoded_imm[23]
.sym 53648 U$$2.picorv32.is_lui_auipc_jal
.sym 53649 $abc$27913$U$$2.picorv32.cpuregs_rs2[23]_new_
.sym 53650 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53653 U$$2.picorv32.is_lui_auipc_jal
.sym 53654 $abc$27913$U$$2.picorv32.cpuregs_rs2[30]_new_
.sym 53655 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53656 U$$2.picorv32.decoded_imm[30]
.sym 53659 U$$2.picorv32.decoded_imm[25]
.sym 53660 $abc$27913$U$$2.picorv32.cpuregs_rs2[25]_new_
.sym 53661 U$$2.picorv32.is_lui_auipc_jal
.sym 53662 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53663 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 53664 cd_sync_clk16_0__i_$glb_clk
.sym 53666 $abc$27913$U$$2.picorv32.cpuregs_rs2[16]_new_
.sym 53667 U$$2.picorv32.cpuregs_wrdata[14]
.sym 53668 U$$2.picorv32.cpuregs_wrdata[11]
.sym 53669 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[5]
.sym 53670 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[0]
.sym 53671 $abc$27913$U$$2.picorv32.cpuregs_rs2[30]_new_
.sym 53672 $abc$27913$U$$2.picorv32.cpuregs_rs2[21]_new_
.sym 53673 $abc$27913$U$$2.picorv32.cpuregs_rs2[23]_new_
.sym 53678 U$$2.picorv32.mem_la_wdata[4]
.sym 53679 U$$2.picorv32.decoded_imm[10]
.sym 53680 U$$2.picorv32.pcpi_rs2[23]
.sym 53681 U$$2.picorv32.reg_pc[4]
.sym 53682 U$$2.picorv32.pcpi_rs2[29]
.sym 53683 U$$2.picorv32.latched_stalu
.sym 53684 U$$2.picorv32.pcpi_rs2[28]
.sym 53685 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[12]
.sym 53686 U$$2.picorv32.mem_la_wdata[2]
.sym 53687 U$$2.picorv32.cpuregs_wrdata[7]
.sym 53688 U$$2.picorv32.pcpi_rs2[16]
.sym 53689 U$$2.picorv32.pcpi_rs1[17]
.sym 53690 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[24]_new_inv_
.sym 53691 U$$2.picorv32.reg_pc[1]
.sym 53692 U$$2.picorv32.next_pc[17]
.sym 53693 U$$2.picorv32.mem_la_wdata[5]
.sym 53694 U$$2.picorv32.next_pc[12]
.sym 53695 U$$2.picorv32.pcpi_rs2[10]
.sym 53696 U$$2.picorv32.instr_jal
.sym 53697 U$$2.picorv32.pcpi_rs2[12]
.sym 53698 U$$2.picorv32.next_pc[19]
.sym 53699 U$$2.picorv32.pcpi_rs2[9]
.sym 53700 U$$2.picorv32.next_pc[18]
.sym 53701 U$$2.picorv32.pcpi_rs2[25]
.sym 53708 U$$2.picorv32.instr_auipc
.sym 53710 U$$2.picorv32.instr_lui
.sym 53711 U$$2.picorv32.decoded_imm_j[29]
.sym 53712 $abc$27913$new_n2480_
.sym 53713 U$$2.picorv32.reg_next_pc[1]
.sym 53714 U$$2.picorv32.latched_store
.sym 53716 $abc$27913$new_n2645_
.sym 53717 $abc$27913$new_n2614_
.sym 53718 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53719 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[9]
.sym 53721 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 53722 U$$2.picorv32.instr_jal
.sym 53723 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 53725 U$$2.picorv32.mem_rdata_q[29]
.sym 53726 U$$2.picorv32.decoded_imm_j[18]
.sym 53728 U$$2.picorv32.latched_branch
.sym 53730 U$$2.picorv32.decoded_imm_j[9]
.sym 53731 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53732 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 53733 $abc$27913$new_n2653_
.sym 53734 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[9]
.sym 53735 $abc$27913$new_n2651_
.sym 53736 U$$2.picorv32.decoded_imm_j[17]
.sym 53737 U$$2.picorv32.decoded_imm_j[21]
.sym 53738 U$$2.picorv32.reg_out[1]
.sym 53740 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[9]
.sym 53741 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[9]
.sym 53742 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 53743 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 53746 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53747 U$$2.picorv32.instr_jal
.sym 53748 $abc$27913$new_n2653_
.sym 53749 U$$2.picorv32.decoded_imm_j[17]
.sym 53752 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 53753 U$$2.picorv32.instr_auipc
.sym 53754 U$$2.picorv32.mem_rdata_q[29]
.sym 53755 U$$2.picorv32.instr_lui
.sym 53758 U$$2.picorv32.decoded_imm_j[9]
.sym 53759 U$$2.picorv32.instr_jal
.sym 53760 $abc$27913$new_n2480_
.sym 53761 U$$2.picorv32.mem_rdata_q[29]
.sym 53764 U$$2.picorv32.reg_next_pc[1]
.sym 53765 U$$2.picorv32.latched_branch
.sym 53766 U$$2.picorv32.reg_out[1]
.sym 53767 U$$2.picorv32.latched_store
.sym 53770 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53771 U$$2.picorv32.instr_jal
.sym 53772 U$$2.picorv32.decoded_imm_j[21]
.sym 53773 $abc$27913$new_n2645_
.sym 53776 U$$2.picorv32.instr_jal
.sym 53777 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53778 U$$2.picorv32.decoded_imm_j[29]
.sym 53779 $abc$27913$new_n2614_
.sym 53782 $abc$27913$new_n2651_
.sym 53783 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53784 U$$2.picorv32.decoded_imm_j[18]
.sym 53785 U$$2.picorv32.instr_jal
.sym 53786 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 53787 cd_sync_clk16_0__i_$glb_clk
.sym 53788 $abc$27913$auto$rtlil.cc:1969:NotGate$27655_$glb_sr
.sym 53789 U$$2.picorv32.cpuregs_wrdata[23]
.sym 53790 U$$2.picorv32.cpuregs_wrdata[25]
.sym 53791 $abc$27913$U$$2.picorv32.cpuregs_rs2[29]_new_
.sym 53792 $abc$27913$U$$2.picorv32.cpuregs_rs2[19]_new_
.sym 53793 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[7]
.sym 53794 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 53795 U$$2.picorv32.cpuregs_wrdata[1]
.sym 53796 $abc$27913$U$$2.picorv32.cpuregs_rs2[17]_new_
.sym 53798 U$$2.picorv32.cpuregs_wrdata[24]
.sym 53801 U$$2.picorv32.decoded_imm[27]
.sym 53802 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 53803 U$$2.picorv32.decoded_imm[21]
.sym 53804 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 53805 U$$2.picorv32.decoded_imm[17]
.sym 53806 U$$2.picorv32.cpuregs_wrdata[21]
.sym 53808 U$$2.picorv32.pcpi_rs2[22]
.sym 53809 U$$2.picorv32.decoded_imm[9]
.sym 53810 U$$2.picorv32.cpuregs_wrdata[14]
.sym 53811 U$$2.picorv32.decoded_imm[20]
.sym 53812 U$$2.picorv32.cpuregs_wrdata[11]
.sym 53813 U$$2.picorv32.pcpi_rs2[24]
.sym 53814 U$$2.picorv32.latched_branch
.sym 53815 U$$2.picorv32.decoded_imm[13]
.sym 53816 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[6]
.sym 53817 U$$2.picorv32.pcpi_rs2[14]
.sym 53818 U$$2.picorv32.decoded_imm[6]
.sym 53819 U$$2.picorv32.next_pc[16]
.sym 53820 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[9]
.sym 53821 U$$2.picorv32.pcpi_rs2[26]
.sym 53822 U$$2.picorv32.reg_pc[25]
.sym 53823 U$$2.picorv32.pcpi_rs2[17]
.sym 53824 U$$2.picorv32.decoded_imm[18]
.sym 53831 $abc$27913$U$$2.picorv32.cpuregs_rs2[5]_new_
.sym 53832 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 53833 U$$2.picorv32.decoded_imm[19]
.sym 53835 U$$2.picorv32.is_lui_auipc_jal
.sym 53836 U$$2.picorv32.decoded_imm[29]
.sym 53837 U$$2.picorv32.reg_pc[14]
.sym 53839 U$$2.picorv32.decoded_imm[17]
.sym 53841 U$$2.picorv32.decoded_imm[9]
.sym 53842 $abc$27913$U$$2.picorv32.cpuregs_rs2[24]_new_
.sym 53843 U$$2.picorv32.decoded_imm[21]
.sym 53844 $abc$27913$U$$2.picorv32.cpuregs_rs2[21]_new_
.sym 53850 U$$2.picorv32.decoded_imm[5]
.sym 53852 $abc$27913$new_n2709_
.sym 53853 $abc$27913$U$$2.picorv32.cpuregs_rs2[17]_new_
.sym 53855 U$$2.picorv32.decoded_imm[24]
.sym 53856 $abc$27913$U$$2.picorv32.cpuregs_rs2[29]_new_
.sym 53857 $abc$27913$U$$2.picorv32.cpuregs_rs2[19]_new_
.sym 53860 $abc$27913$U$$2.picorv32.cpuregs_rs2[9]_new_
.sym 53861 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53863 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53864 $abc$27913$U$$2.picorv32.cpuregs_rs2[21]_new_
.sym 53865 U$$2.picorv32.decoded_imm[21]
.sym 53866 U$$2.picorv32.is_lui_auipc_jal
.sym 53869 U$$2.picorv32.is_lui_auipc_jal
.sym 53870 U$$2.picorv32.decoded_imm[17]
.sym 53871 $abc$27913$U$$2.picorv32.cpuregs_rs2[17]_new_
.sym 53872 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53875 U$$2.picorv32.decoded_imm[9]
.sym 53876 U$$2.picorv32.is_lui_auipc_jal
.sym 53877 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53878 $abc$27913$U$$2.picorv32.cpuregs_rs2[9]_new_
.sym 53883 U$$2.picorv32.reg_pc[14]
.sym 53884 $abc$27913$new_n2709_
.sym 53887 U$$2.picorv32.decoded_imm[24]
.sym 53888 U$$2.picorv32.is_lui_auipc_jal
.sym 53889 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53890 $abc$27913$U$$2.picorv32.cpuregs_rs2[24]_new_
.sym 53893 U$$2.picorv32.is_lui_auipc_jal
.sym 53894 U$$2.picorv32.decoded_imm[29]
.sym 53895 $abc$27913$U$$2.picorv32.cpuregs_rs2[29]_new_
.sym 53896 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53899 $abc$27913$U$$2.picorv32.cpuregs_rs2[19]_new_
.sym 53900 U$$2.picorv32.is_lui_auipc_jal
.sym 53901 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53902 U$$2.picorv32.decoded_imm[19]
.sym 53905 $abc$27913$U$$2.picorv32.cpuregs_rs2[5]_new_
.sym 53906 U$$2.picorv32.decoded_imm[5]
.sym 53907 U$$2.picorv32.is_lui_auipc_jal
.sym 53908 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 53909 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 53910 cd_sync_clk16_0__i_$glb_clk
.sym 53912 U$$2.picorv32.pcpi_rs2[11]
.sym 53913 $abc$27913$new_n2728_
.sym 53914 U$$2.picorv32.pcpi_rs2[10]
.sym 53915 U$$2.picorv32.pcpi_rs2[12]
.sym 53916 U$$2.picorv32.cpuregs_wrdata[31]
.sym 53917 U$$2.picorv32.pcpi_rs2[13]
.sym 53918 $abc$27913$U$$2.picorv32.cpuregs_rs2[9]_new_
.sym 53919 U$$2.picorv32.mem_la_wdata[6]
.sym 53921 U$$2.picorv32.cpuregs_wrdata[17]
.sym 53924 U$$2.picorv32.pcpi_rs2[21]
.sym 53925 U$$2.picorv32.cpuregs_wrdata[28]
.sym 53926 U$$2.picorv32.pcpi_rs1[1]
.sym 53928 U$$2.picorv32.pcpi_rs2[17]
.sym 53929 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[13]
.sym 53930 $abc$27913$U$$2.picorv32.cpuregs_rs2[24]_new_
.sym 53932 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 53933 U$$2.picorv32.cpuregs_wrdata[25]
.sym 53934 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[13]
.sym 53935 U$$2.picorv32.decoded_imm[25]
.sym 53936 $abc$27913$new_n4633_
.sym 53937 U$$2.picorv32.pcpi_rs1[25]
.sym 53938 U$$2.picorv32.next_pc[31]
.sym 53939 U$$2.picorv32.pcpi_rs2[13]
.sym 53940 U$$2.picorv32.next_pc[7]
.sym 53941 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 53942 U$$2.picorv32.reg_pc[5]
.sym 53943 U$$2.picorv32.mem_la_wdata[6]
.sym 53944 U$$2.picorv32.cpuregs_wrdata[1]
.sym 53945 U$$2.picorv32.cpuregs_wrdata[14]
.sym 53946 $abc$27913$new_n2597_
.sym 53947 U$$2.picorv32.mem_la_wdata[5]
.sym 53953 $abc$27913$new_n2597_
.sym 53954 U$$2.picorv32.cpuregs_wrdata[25]
.sym 53956 U$$2.picorv32.pcpi_rs1[26]
.sym 53957 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[11]
.sym 53959 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[9]
.sym 53960 $abc$27913$new_n2709_
.sym 53961 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[15]
.sym 53962 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[6]
.sym 53966 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 53968 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 53970 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[9]
.sym 53971 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 53972 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 53974 $abc$27913$new_n2703_
.sym 53976 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[6]
.sym 53977 $abc$27913$new_n2749_
.sym 53979 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 53980 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 53982 U$$2.picorv32.reg_pc[25]
.sym 53983 U$$2.picorv32.pcpi_rs1[24]
.sym 53984 $abc$27913$new_n2747_
.sym 53986 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 53987 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[9]
.sym 53988 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[9]
.sym 53989 $abc$27913$new_n2703_
.sym 53992 U$$2.picorv32.cpuregs_wrdata[25]
.sym 53998 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 53999 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 54000 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 54001 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[15]
.sym 54004 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 54005 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[11]
.sym 54006 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 54007 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54010 U$$2.picorv32.reg_pc[25]
.sym 54011 $abc$27913$new_n2709_
.sym 54012 $abc$27913$new_n2747_
.sym 54013 $abc$27913$new_n2749_
.sym 54019 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54022 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[6]
.sym 54023 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[6]
.sym 54024 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54025 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 54028 U$$2.picorv32.pcpi_rs1[24]
.sym 54029 $abc$27913$new_n2597_
.sym 54030 U$$2.picorv32.pcpi_rs1[26]
.sym 54031 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 54033 cd_sync_clk16_0__i_$glb_clk
.sym 54035 $abc$27913$U$$2.picorv32.cpuregs_rs2[26]_new_
.sym 54036 $abc$27913$new_n2883_
.sym 54037 $abc$27913$new_n2742_
.sym 54038 $abc$27913$new_n2741_
.sym 54039 $abc$27913$new_n2743_
.sym 54040 $abc$27913$new_n2872_
.sym 54041 $abc$27913$new_n2882_
.sym 54042 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 54043 U$$2.picorv32.pcpi_rs1[9]
.sym 54044 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[6]
.sym 54047 U$$2.picorv32.decoded_imm[12]
.sym 54048 U$$2.picorv32.pcpi_rs2[31]
.sym 54049 U$$2.picorv32.pcpi_rs2[27]
.sym 54050 U$$2.picorv32.pcpi_rs2[12]
.sym 54051 U$$2.picorv32.pcpi_rs1[11]
.sym 54052 U$$2.picorv32.pcpi_rs1[26]
.sym 54053 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[11]
.sym 54054 U$$2.picorv32.pcpi_rs2[11]
.sym 54055 U$$2.picorv32.mem_la_wdata[1]
.sym 54057 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[15]
.sym 54058 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 54059 U$$2.picorv32.next_pc[3]
.sym 54060 U$$2.picorv32.decoded_imm[4]
.sym 54061 U$$2.picorv32.cpuregs_wrdata[5]
.sym 54062 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[4]
.sym 54063 $abc$27913$U$$2.picorv32.cpuregs_rs2[6]_new_
.sym 54066 U$$2.picorv32.cpuregs_wrdata[7]
.sym 54068 U$$2.picorv32.mem_la_firstword_xfer
.sym 54069 U$$2.picorv32.pcpi_rs1[24]
.sym 54070 U$$2.picorv32.pcpi_rs1[4]
.sym 54076 U$$2.picorv32.decoded_imm[4]
.sym 54077 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 54078 U$$2.picorv32.decoded_imm[14]
.sym 54079 $abc$27913$new_n2878_
.sym 54081 U$$2.picorv32.is_lui_auipc_jal
.sym 54082 U$$2.picorv32.pcpi_rs1[6]
.sym 54086 $abc$27913$U$$2.picorv32.cpuregs_rs2[4]_new_
.sym 54087 U$$2.picorv32.is_lui_auipc_jal
.sym 54090 $abc$27913$U$$2.picorv32.cpuregs_rs2[14]_new_
.sym 54092 $abc$27913$U$$2.picorv32.cpuregs_rs2[26]_new_
.sym 54093 U$$2.picorv32.decoded_imm[26]
.sym 54094 U$$2.picorv32.pcpi_rs1[4]
.sym 54095 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54096 U$$2.picorv32.instr_lui
.sym 54097 U$$2.picorv32.cpu_state[2]
.sym 54098 $abc$27913$new_n2877_
.sym 54101 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 54102 U$$2.picorv32.reg_pc[5]
.sym 54103 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 54106 $abc$27913$new_n2597_
.sym 54107 $abc$27913$new_n2709_
.sym 54109 U$$2.picorv32.decoded_imm[4]
.sym 54110 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54111 U$$2.picorv32.is_lui_auipc_jal
.sym 54112 $abc$27913$U$$2.picorv32.cpuregs_rs2[4]_new_
.sym 54115 U$$2.picorv32.reg_pc[5]
.sym 54116 $abc$27913$new_n2877_
.sym 54117 $abc$27913$new_n2878_
.sym 54118 $abc$27913$new_n2709_
.sym 54121 U$$2.picorv32.decoded_imm[14]
.sym 54122 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54123 U$$2.picorv32.is_lui_auipc_jal
.sym 54124 $abc$27913$U$$2.picorv32.cpuregs_rs2[14]_new_
.sym 54128 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 54133 $abc$27913$U$$2.picorv32.cpuregs_rs2[26]_new_
.sym 54134 U$$2.picorv32.decoded_imm[26]
.sym 54135 U$$2.picorv32.is_lui_auipc_jal
.sym 54136 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54145 U$$2.picorv32.pcpi_rs1[4]
.sym 54146 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 54147 U$$2.picorv32.pcpi_rs1[6]
.sym 54148 $abc$27913$new_n2597_
.sym 54151 U$$2.picorv32.is_lui_auipc_jal
.sym 54152 U$$2.picorv32.instr_lui
.sym 54153 U$$2.picorv32.cpu_state[2]
.sym 54155 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 54156 cd_sync_clk16_0__i_$glb_clk
.sym 54159 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[1]
.sym 54160 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[2]
.sym 54161 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[3]
.sym 54162 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[4]
.sym 54163 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[5]
.sym 54164 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[6]
.sym 54165 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[7]
.sym 54167 $abc$27913$new_n2872_
.sym 54170 U$$2.picorv32.pcpi_rs1[21]
.sym 54171 U$$2.picorv32.pcpi_rs1[17]
.sym 54172 U$$2.picorv32.pcpi_rs1[7]
.sym 54174 U$$2.picorv32.decoded_imm[24]
.sym 54175 U$$2.picorv32.pcpi_rs1[21]
.sym 54176 U$$2.picorv32.decoded_imm[14]
.sym 54177 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 54178 U$$2.picorv32.pcpi_rs1[6]
.sym 54179 U$$2.picorv32.reg_pc[4]
.sym 54180 U$$2.picorv32.pcpi_rs1[5]
.sym 54181 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 54183 U$$2.picorv32.next_pc[19]
.sym 54185 U$$2.picorv32.next_pc[18]
.sym 54186 U$$2.picorv32.next_pc[12]
.sym 54187 $abc$27913$U$$2.picorv32.cpuregs_rs2[11]_new_
.sym 54190 U$$2.picorv32.pcpi_rs1[23]
.sym 54191 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[2]_new_inv_
.sym 54192 U$$2.picorv32.next_pc[17]
.sym 54193 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[10]
.sym 54200 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 54203 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[4]
.sym 54206 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 54207 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[7]
.sym 54208 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 54210 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[5]
.sym 54212 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 54214 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[14]
.sym 54217 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[7]
.sym 54220 $abc$27913$new_n2703_
.sym 54221 U$$2.picorv32.cpuregs_wrdata[5]
.sym 54222 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[4]
.sym 54223 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[5]
.sym 54225 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54226 U$$2.picorv32.cpuregs_wrdata[7]
.sym 54230 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[5]
.sym 54232 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 54233 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54234 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[5]
.sym 54235 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[5]
.sym 54246 U$$2.picorv32.cpuregs_wrdata[7]
.sym 54250 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 54251 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[5]
.sym 54252 $abc$27913$new_n2703_
.sym 54253 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[5]
.sym 54256 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[4]
.sym 54257 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[4]
.sym 54258 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 54259 $abc$27913$new_n2703_
.sym 54262 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54263 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[7]
.sym 54264 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[7]
.sym 54265 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 54268 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[14]
.sym 54269 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 54270 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 54271 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54277 U$$2.picorv32.cpuregs_wrdata[5]
.sym 54279 cd_sync_clk16_0__i_$glb_clk
.sym 54281 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[8]
.sym 54282 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[9]
.sym 54283 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[10]
.sym 54284 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[11]
.sym 54285 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[12]
.sym 54286 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[13]
.sym 54287 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[14]
.sym 54288 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[15]
.sym 54289 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[13]
.sym 54290 U$$2.picorv32.decoded_imm[30]
.sym 54293 U$$2.picorv32.pcpi_rs1[9]
.sym 54294 $abc$27913$U$$2.picorv32.cpuregs_rs2[8]_new_
.sym 54295 U$$2.picorv32.pcpi_rs1[28]
.sym 54297 U$$2.picorv32.pcpi_rs1[27]
.sym 54298 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[5]
.sym 54299 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[7]
.sym 54300 U$$2.picorv32.decoded_imm[0]
.sym 54301 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 54302 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[14]
.sym 54303 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[7]
.sym 54304 $abc$27913$new_n2709_
.sym 54306 U$$2.picorv32.pcpi_rs1[16]
.sym 54307 U$$2.picorv32.next_pc[16]
.sym 54309 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[5]
.sym 54310 U$$2.mem_addr[22]
.sym 54311 U$$2.picorv32.mem_do_rinst
.sym 54312 U$$2.mem_addr[25]
.sym 54313 U$$2.picorv32.latched_branch
.sym 54314 U$$2.mem_addr[23]
.sym 54315 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[4]
.sym 54322 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[4]
.sym 54324 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 54325 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[3]
.sym 54327 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54329 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 54331 U$$2.picorv32.decoded_rs2[2]
.sym 54332 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[2]
.sym 54333 U$$2.picorv32.cpuregs_wrdata[4]
.sym 54335 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[5]
.sym 54336 U$$2.picorv32.decoded_rs2[4]
.sym 54342 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[4]
.sym 54348 U$$2.picorv32.is_slli_srli_srai
.sym 54351 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[13]
.sym 54353 $abc$27913$U$$2.picorv32.cpuregs_rs2[4]_new_
.sym 54356 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[2]
.sym 54361 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[3]
.sym 54367 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 54368 U$$2.picorv32.is_slli_srli_srai
.sym 54369 U$$2.picorv32.decoded_rs2[2]
.sym 54373 U$$2.picorv32.is_slli_srli_srai
.sym 54374 $abc$27913$U$$2.picorv32.cpuregs_rs2[4]_new_
.sym 54375 U$$2.picorv32.decoded_rs2[4]
.sym 54381 U$$2.picorv32.cpuregs_wrdata[4]
.sym 54386 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[13]
.sym 54391 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[5]
.sym 54397 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54398 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[4]
.sym 54399 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 54400 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[4]
.sym 54402 cd_sync_clk16_0__i_$glb_clk
.sym 54404 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[16]
.sym 54405 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[17]
.sym 54406 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[18]
.sym 54407 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[19]
.sym 54408 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[20]
.sym 54409 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[21]
.sym 54410 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[22]
.sym 54411 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[23]
.sym 54416 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 54417 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54418 U$$2.picorv32.pcpi_rs1[1]
.sym 54419 U$$2.picorv32.cpuregs_wrdata[4]
.sym 54420 U$$2.picorv32.pcpi_rs1[14]
.sym 54421 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 54424 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[4]_new_inv_
.sym 54427 U$$2.picorv32.decoded_imm[26]
.sym 54429 U$$2.mem_addr[31]
.sym 54430 U$$2.picorv32.next_pc[31]
.sym 54431 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54433 U$$2.picorv32.pcpi_rs1[26]
.sym 54434 U$$2.picorv32.pcpi_rs1[25]
.sym 54435 U$$2.mem_addr[30]
.sym 54436 U$$2.mem_addr[22]
.sym 54437 U$$2.mem_addr[29]
.sym 54439 U$$2.picorv32.pcpi_rs1[31]
.sym 54447 U$$2.picorv32.pcpi_rs1[17]
.sym 54450 U$$2.picorv32.pcpi_rs1[21]
.sym 54451 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[14]
.sym 54452 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[15]
.sym 54454 U$$2.picorv32.pcpi_rs1[19]
.sym 54455 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54456 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 54460 U$$2.picorv32.pcpi_rs1[25]
.sym 54461 U$$2.picorv32.pcpi_rs1[22]
.sym 54462 U$$2.picorv32.pcpi_rs1[23]
.sym 54465 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[20]
.sym 54466 U$$2.picorv32.pcpi_rs1[16]
.sym 54467 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[22]
.sym 54468 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[23]
.sym 54470 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[17]
.sym 54472 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[19]
.sym 54474 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[21]
.sym 54475 U$$2.picorv32.pcpi_rs1[24]
.sym 54478 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[20]
.sym 54480 U$$2.picorv32.pcpi_rs1[22]
.sym 54481 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54484 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54485 U$$2.picorv32.pcpi_rs1[25]
.sym 54486 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[23]
.sym 54490 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[21]
.sym 54491 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54493 U$$2.picorv32.pcpi_rs1[23]
.sym 54497 U$$2.picorv32.pcpi_rs1[19]
.sym 54498 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54499 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[17]
.sym 54502 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[19]
.sym 54503 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54505 U$$2.picorv32.pcpi_rs1[21]
.sym 54508 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54510 U$$2.picorv32.pcpi_rs1[24]
.sym 54511 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[22]
.sym 54515 U$$2.picorv32.pcpi_rs1[16]
.sym 54516 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[14]
.sym 54517 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54520 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54522 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[15]
.sym 54523 U$$2.picorv32.pcpi_rs1[17]
.sym 54524 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 54525 cd_sync_clk16_0__i_$glb_clk
.sym 54527 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[24]
.sym 54528 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[25]
.sym 54529 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[26]
.sym 54530 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[27]
.sym 54531 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[28]
.sym 54532 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[29]
.sym 54533 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[10]
.sym 54539 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 54540 U$$2.picorv32.is_alu_reg_reg
.sym 54541 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54542 U$$2.picorv32.mem_rdata_q[14]
.sym 54543 U$$2.picorv32.instr_jal
.sym 54544 U$$2.picorv32.mem_rdata_q[14]
.sym 54545 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 54547 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 54550 U$$2.picorv32.pcpi_rs1[19]
.sym 54553 U$$2.mem_addr[5]
.sym 54554 U$$2.mem_addr[19]
.sym 54556 U$$2.mem_addr[21]
.sym 54558 U$$2.mem_addr[24]
.sym 54559 U$$2.mem_addr[18]
.sym 54560 U$$2.mem_addr[16]
.sym 54561 U$$2.picorv32.pcpi_rs1[24]
.sym 54562 U$$2.mem_addr[17]
.sym 54568 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[16]
.sym 54570 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[18]
.sym 54572 U$$2.picorv32.pcpi_rs1[20]
.sym 54578 U$$2.picorv32.pcpi_rs1[18]
.sym 54579 U$$2.picorv32.pcpi_rs1[30]
.sym 54581 U$$2.picorv32.pcpi_rs1[27]
.sym 54583 U$$2.picorv32.pcpi_rs1[28]
.sym 54584 U$$2.picorv32.pcpi_rs1[29]
.sym 54585 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[25]
.sym 54586 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 54587 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[27]
.sym 54591 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54592 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[24]
.sym 54593 U$$2.picorv32.pcpi_rs1[26]
.sym 54594 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[26]
.sym 54596 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[28]
.sym 54597 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[29]
.sym 54599 U$$2.picorv32.pcpi_rs1[31]
.sym 54602 U$$2.picorv32.pcpi_rs1[18]
.sym 54603 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[16]
.sym 54604 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54607 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54608 U$$2.picorv32.pcpi_rs1[30]
.sym 54609 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[28]
.sym 54613 U$$2.picorv32.pcpi_rs1[29]
.sym 54614 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[27]
.sym 54616 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54619 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[25]
.sym 54621 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54622 U$$2.picorv32.pcpi_rs1[27]
.sym 54625 U$$2.picorv32.pcpi_rs1[28]
.sym 54626 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54628 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[26]
.sym 54631 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54633 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[24]
.sym 54634 U$$2.picorv32.pcpi_rs1[26]
.sym 54637 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[29]
.sym 54638 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54639 U$$2.picorv32.pcpi_rs1[31]
.sym 54644 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[18]
.sym 54645 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 54646 U$$2.picorv32.pcpi_rs1[20]
.sym 54647 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 54648 cd_sync_clk16_0__i_$glb_clk
.sym 54650 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[18]
.sym 54651 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[5]
.sym 54652 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[8]
.sym 54653 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[4]
.sym 54654 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[7]
.sym 54655 $auto$alumacc.cc:474:replace_alu$4901.C[4]
.sym 54656 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[9]
.sym 54657 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[6]
.sym 54659 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 54666 U$$2.picorv32.next_pc[28]
.sym 54667 U$$2.picorv32.next_pc[30]
.sym 54668 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 54669 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 54670 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 54672 U$$2.picorv32.mem_rdata_q[13]
.sym 54673 U$$2.mem_addr[14]
.sym 54677 U$$2.mem_addr[27]
.sym 54679 U$$2.mem_addr[28]
.sym 54681 U$$2.mem_addr[26]
.sym 54691 cd_sync.ready
.sym 54692 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[5]_new_inv_
.sym 54699 U$$2.mem_addr[18]
.sym 54700 U$$2.picorv32.cpu_state[0]
.sym 54701 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[4]_new_inv_
.sym 54703 U$$2.mem_addr[23]
.sym 54704 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24363
.sym 54706 U$$2.mem_addr[20]
.sym 54708 U$$2.mem_addr[22]
.sym 54714 U$$2.mem_addr[19]
.sym 54716 U$$2.mem_addr[21]
.sym 54720 U$$2.mem_addr[16]
.sym 54722 U$$2.mem_addr[17]
.sym 54730 U$$2.mem_addr[23]
.sym 54731 U$$2.mem_addr[20]
.sym 54732 U$$2.mem_addr[22]
.sym 54733 U$$2.mem_addr[21]
.sym 54736 U$$2.mem_addr[16]
.sym 54737 U$$2.mem_addr[18]
.sym 54738 U$$2.mem_addr[17]
.sym 54739 U$$2.mem_addr[19]
.sym 54742 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[5]_new_inv_
.sym 54744 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[4]_new_inv_
.sym 54748 U$$2.picorv32.cpu_state[0]
.sym 54760 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24363
.sym 54762 cd_sync.ready
.sym 54771 cd_sync_clk16_0__i_$glb_clk
.sym 54772 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 54773 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[16]
.sym 54774 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[22]
.sym 54775 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[11]
.sym 54776 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[13]
.sym 54777 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[19]
.sym 54778 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[17]
.sym 54779 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[14]
.sym 54780 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[15]
.sym 54781 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54782 U$$2.picorv32.mem_rdata_q[14]
.sym 54785 U$$2.mem_addr[7]
.sym 54787 U$$2.mem_addr[10]
.sym 54789 U$$2.mem_addr[11]
.sym 54790 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 54792 U$$2.picorv32.latched_rd[0]
.sym 54793 U$$2.mem_addr[8]
.sym 54795 U$$2.picorv32.trap
.sym 54796 U$$2.picorv32.cpu_state[0]
.sym 54798 U$$2.mem_addr[22]
.sym 54800 U$$2.mem_addr[25]
.sym 54806 U$$2.mem_addr[23]
.sym 54896 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[20]
.sym 54897 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[24]
.sym 54898 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[21]
.sym 54899 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[26]
.sym 54901 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[25]
.sym 54903 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[23]
.sym 54904 U$$2.picorv32.cpu_state[3]
.sym 54910 cd_sync.ready
.sym 54913 U$$2.picorv32.instr_ecall_ebreak
.sym 54915 U$$2.picorv32.mem_do_rinst
.sym 54918 U$$2.mem_addr[15]
.sym 54922 U$$2.mem_addr[31]
.sym 54928 U$$2.mem_addr[30]
.sym 54930 U$$2.mem_addr[29]
.sym 55024 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[29]
.sym 55025 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[27]
.sym 55026 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[28]
.sym 56477 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 56478 U$$2.picorv32.latched_stalu
.sym 56482 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 56484 U$$2.picorv32.next_pc[27]
.sym 56486 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 56490 U$$2.picorv32.next_pc[29]
.sym 56493 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[9]
.sym 56495 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[0]
.sym 56500 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[30]_new_inv_
.sym 56503 U$$2.picorv32.instr_jal
.sym 56515 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 56516 U$$2.picorv32.reg_out[31]
.sym 56517 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[30]_new_inv_
.sym 56519 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 56520 U$$2.picorv32.reg_next_pc[31]
.sym 56521 U$$2.picorv32.reg_out[31]
.sym 56524 U$$2.picorv32.reg_next_pc[29]
.sym 56527 U$$2.picorv32.latched_store
.sym 56528 U$$2.picorv32.latched_branch
.sym 56529 $abc$27913$new_n4347_
.sym 56530 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[27]
.sym 56531 U$$2.picorv32.instr_jal
.sym 56532 U$$2.picorv32.reg_next_pc[27]
.sym 56536 U$$2.picorv32.alu_out_q[31]
.sym 56538 U$$2.picorv32.reg_out[27]
.sym 56539 U$$2.picorv32.reg_out[29]
.sym 56542 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[27]
.sym 56544 U$$2.picorv32.latched_stalu
.sym 56545 U$$2.picorv32.decoder_trigger
.sym 56547 U$$2.picorv32.reg_next_pc[31]
.sym 56548 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[30]_new_inv_
.sym 56549 U$$2.picorv32.latched_store
.sym 56550 U$$2.picorv32.latched_branch
.sym 56553 U$$2.picorv32.reg_next_pc[29]
.sym 56554 U$$2.picorv32.latched_store
.sym 56555 U$$2.picorv32.latched_branch
.sym 56556 U$$2.picorv32.reg_out[29]
.sym 56559 $abc$27913$new_n4347_
.sym 56561 U$$2.picorv32.decoder_trigger
.sym 56562 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 56565 U$$2.picorv32.latched_stalu
.sym 56566 U$$2.picorv32.alu_out_q[31]
.sym 56568 U$$2.picorv32.reg_out[31]
.sym 56571 U$$2.picorv32.latched_store
.sym 56572 U$$2.picorv32.reg_out[31]
.sym 56573 U$$2.picorv32.reg_next_pc[31]
.sym 56574 U$$2.picorv32.latched_branch
.sym 56577 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 56578 U$$2.picorv32.latched_store
.sym 56579 U$$2.picorv32.latched_branch
.sym 56580 U$$2.picorv32.reg_next_pc[27]
.sym 56583 U$$2.picorv32.latched_store
.sym 56584 U$$2.picorv32.reg_out[27]
.sym 56585 U$$2.picorv32.reg_next_pc[27]
.sym 56586 U$$2.picorv32.latched_branch
.sym 56589 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[27]
.sym 56590 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[27]
.sym 56591 U$$2.picorv32.instr_jal
.sym 56592 U$$2.picorv32.decoder_trigger
.sym 56593 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 56594 cd_sync_clk16_0__i_$glb_clk
.sym 56595 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 56600 U$$2.picorv32.reg_next_pc[4]
.sym 56601 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 56602 U$$2.picorv32.reg_next_pc[26]
.sym 56603 U$$2.picorv32.next_pc[26]
.sym 56604 $abc$27913$new_n4307_
.sym 56605 U$$2.picorv32.reg_next_pc[7]
.sym 56606 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.BB[2]
.sym 56607 $abc$27913$new_n4309_
.sym 56610 U$$2.picorv32.reg_pc[13]
.sym 56611 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 56612 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 56613 U$$2.picorv32.reg_next_pc[29]
.sym 56618 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 56626 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 56642 U$$2.picorv32.compressed_instr
.sym 56644 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 56649 U$$2.picorv32.compressed_instr
.sym 56652 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 56656 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 56657 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 56659 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 56660 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 56661 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 56662 U$$2.picorv32.reg_out[22]
.sym 56665 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[22]
.sym 56670 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[27]
.sym 56677 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 56679 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 56680 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 56685 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 56688 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 56697 U$$2.picorv32.compressed_instr
.sym 56700 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 56706 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 56707 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.BB[2]
.sym 56708 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 56709 $auto$alumacc.cc:474:replace_alu$4921.C[2]
.sym 56711 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 56712 U$$2.picorv32.compressed_instr
.sym 56715 $auto$alumacc.cc:474:replace_alu$4921.C[3]
.sym 56717 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 56718 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.BB[2]
.sym 56719 $auto$alumacc.cc:474:replace_alu$4921.C[2]
.sym 56721 $auto$alumacc.cc:474:replace_alu$4921.C[4]
.sym 56724 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 56725 $auto$alumacc.cc:474:replace_alu$4921.C[3]
.sym 56727 $auto$alumacc.cc:474:replace_alu$4921.C[5]
.sym 56729 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 56731 $auto$alumacc.cc:474:replace_alu$4921.C[4]
.sym 56733 $auto$alumacc.cc:474:replace_alu$4921.C[6]
.sym 56735 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 56737 $auto$alumacc.cc:474:replace_alu$4921.C[5]
.sym 56739 $auto$alumacc.cc:474:replace_alu$4921.C[7]
.sym 56742 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 56743 $auto$alumacc.cc:474:replace_alu$4921.C[6]
.sym 56745 $auto$alumacc.cc:474:replace_alu$4921.C[8]
.sym 56748 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 56749 $auto$alumacc.cc:474:replace_alu$4921.C[7]
.sym 56751 $auto$alumacc.cc:474:replace_alu$4921.C[9]
.sym 56753 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 56755 $auto$alumacc.cc:474:replace_alu$4921.C[8]
.sym 56759 U$$2.picorv32.next_pc[22]
.sym 56760 U$$2.picorv32.reg_pc[20]
.sym 56761 $abc$27913$new_n4317_
.sym 56762 U$$2.picorv32.reg_next_pc[22]
.sym 56763 U$$2.picorv32.next_pc[20]
.sym 56764 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 56765 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 56766 U$$2.picorv32.reg_next_pc[20]
.sym 56769 U$$2.picorv32.reg_pc[6]
.sym 56771 U$$2.picorv32.latched_store
.sym 56774 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 56778 U$$2.picorv32.instr_jal
.sym 56779 U$$2.picorv32.mem_la_wdata[3]
.sym 56780 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[8]
.sym 56781 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 56782 U$$2.picorv32.pcpi_rs2[24]
.sym 56783 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 56784 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 56786 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 56787 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[27]
.sym 56788 $abc$27913$new_n4345_
.sym 56789 U$$2.picorv32.reg_next_pc[7]
.sym 56790 U$$2.picorv32.reg_out[26]
.sym 56792 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 56794 U$$2.picorv32.reg_next_pc[3]
.sym 56795 $auto$alumacc.cc:474:replace_alu$4921.C[9]
.sym 56803 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 56815 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 56816 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 56818 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 56822 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 56824 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 56825 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 56831 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 56832 $auto$alumacc.cc:474:replace_alu$4921.C[10]
.sym 56835 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 56836 $auto$alumacc.cc:474:replace_alu$4921.C[9]
.sym 56838 $auto$alumacc.cc:474:replace_alu$4921.C[11]
.sym 56841 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 56842 $auto$alumacc.cc:474:replace_alu$4921.C[10]
.sym 56844 $auto$alumacc.cc:474:replace_alu$4921.C[12]
.sym 56847 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 56848 $auto$alumacc.cc:474:replace_alu$4921.C[11]
.sym 56850 $auto$alumacc.cc:474:replace_alu$4921.C[13]
.sym 56852 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 56854 $auto$alumacc.cc:474:replace_alu$4921.C[12]
.sym 56856 $auto$alumacc.cc:474:replace_alu$4921.C[14]
.sym 56858 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 56860 $auto$alumacc.cc:474:replace_alu$4921.C[13]
.sym 56862 $auto$alumacc.cc:474:replace_alu$4921.C[15]
.sym 56864 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 56866 $auto$alumacc.cc:474:replace_alu$4921.C[14]
.sym 56868 $auto$alumacc.cc:474:replace_alu$4921.C[16]
.sym 56871 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 56872 $auto$alumacc.cc:474:replace_alu$4921.C[15]
.sym 56874 $auto$alumacc.cc:474:replace_alu$4921.C[17]
.sym 56876 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 56878 $auto$alumacc.cc:474:replace_alu$4921.C[16]
.sym 56882 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 56883 $abc$27913$new_n4335_
.sym 56884 U$$2.picorv32.reg_next_pc[21]
.sym 56885 $abc$27913$new_n4323_
.sym 56886 $abc$27913$new_n4339_
.sym 56887 U$$2.picorv32.reg_next_pc[23]
.sym 56888 $abc$27913$new_n4337_
.sym 56889 $abc$27913$new_n4341_
.sym 56892 U$$2.picorv32.next_pc[6]
.sym 56894 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 56895 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 56896 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[12]
.sym 56904 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 56909 U$$2.picorv32.reg_out[20]
.sym 56910 U$$2.picorv32.next_pc[20]
.sym 56915 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 56917 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 56918 $auto$alumacc.cc:474:replace_alu$4921.C[17]
.sym 56929 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 56936 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 56939 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 56944 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 56946 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 56947 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 56953 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 56954 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 56955 $auto$alumacc.cc:474:replace_alu$4921.C[18]
.sym 56957 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 56959 $auto$alumacc.cc:474:replace_alu$4921.C[17]
.sym 56961 $auto$alumacc.cc:474:replace_alu$4921.C[19]
.sym 56963 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 56965 $auto$alumacc.cc:474:replace_alu$4921.C[18]
.sym 56967 $auto$alumacc.cc:474:replace_alu$4921.C[20]
.sym 56969 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 56971 $auto$alumacc.cc:474:replace_alu$4921.C[19]
.sym 56973 $auto$alumacc.cc:474:replace_alu$4921.C[21]
.sym 56975 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 56977 $auto$alumacc.cc:474:replace_alu$4921.C[20]
.sym 56979 $auto$alumacc.cc:474:replace_alu$4921.C[22]
.sym 56981 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 56983 $auto$alumacc.cc:474:replace_alu$4921.C[21]
.sym 56985 $auto$alumacc.cc:474:replace_alu$4921.C[23]
.sym 56987 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 56989 $auto$alumacc.cc:474:replace_alu$4921.C[22]
.sym 56991 $auto$alumacc.cc:474:replace_alu$4921.C[24]
.sym 56994 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 56995 $auto$alumacc.cc:474:replace_alu$4921.C[23]
.sym 56997 $auto$alumacc.cc:474:replace_alu$4921.C[25]
.sym 57000 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 57001 $auto$alumacc.cc:474:replace_alu$4921.C[24]
.sym 57005 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 57006 U$$2.picorv32.reg_pc[22]
.sym 57007 $abc$27913$new_n4345_
.sym 57008 U$$2.picorv32.reg_next_pc[15]
.sym 57009 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 57010 U$$2.picorv32.reg_next_pc[3]
.sym 57011 $abc$27913$new_n4349_
.sym 57012 U$$2.picorv32.next_pc[4]
.sym 57015 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[30]_new_inv_
.sym 57017 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 57018 U$$2.picorv32.pcpi_rs2[9]
.sym 57019 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 57020 U$$2.picorv32.pcpi_rs1[29]
.sym 57022 U$$2.picorv32.reg_pc[16]
.sym 57024 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[23]
.sym 57025 U$$2.picorv32.pcpi_rs2[9]
.sym 57026 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[24]
.sym 57028 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 57030 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[21]
.sym 57031 U$$2.picorv32.reg_pc[14]
.sym 57032 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 57033 U$$2.picorv32.reg_pc[27]
.sym 57034 U$$2.picorv32.reg_out[19]
.sym 57035 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 57036 U$$2.picorv32.next_pc[4]
.sym 57037 U$$2.picorv32.reg_next_pc[11]
.sym 57038 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[22]
.sym 57039 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 57040 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 57041 $auto$alumacc.cc:474:replace_alu$4921.C[25]
.sym 57047 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[3]
.sym 57052 U$$2.picorv32.instr_jal
.sym 57054 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 57055 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 57056 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[3]
.sym 57057 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 57059 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 57062 U$$2.picorv32.decoder_trigger
.sym 57064 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 57069 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 57075 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 57078 $auto$alumacc.cc:474:replace_alu$4921.C[26]
.sym 57081 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 57082 $auto$alumacc.cc:474:replace_alu$4921.C[25]
.sym 57084 $auto$alumacc.cc:474:replace_alu$4921.C[27]
.sym 57086 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 57088 $auto$alumacc.cc:474:replace_alu$4921.C[26]
.sym 57090 $auto$alumacc.cc:474:replace_alu$4921.C[28]
.sym 57093 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 57094 $auto$alumacc.cc:474:replace_alu$4921.C[27]
.sym 57096 $auto$alumacc.cc:474:replace_alu$4921.C[29]
.sym 57099 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 57100 $auto$alumacc.cc:474:replace_alu$4921.C[28]
.sym 57102 $auto$alumacc.cc:474:replace_alu$4921.C[30]
.sym 57105 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 57106 $auto$alumacc.cc:474:replace_alu$4921.C[29]
.sym 57108 $auto$alumacc.cc:474:replace_alu$4921.C[31]
.sym 57110 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 57112 $auto$alumacc.cc:474:replace_alu$4921.C[30]
.sym 57116 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 57118 $auto$alumacc.cc:474:replace_alu$4921.C[31]
.sym 57121 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[3]
.sym 57122 U$$2.picorv32.instr_jal
.sym 57123 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[3]
.sym 57124 U$$2.picorv32.decoder_trigger
.sym 57128 U$$2.picorv32.next_pc[15]
.sym 57129 U$$2.picorv32.reg_pc[9]
.sym 57130 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[22]_new_inv_
.sym 57131 U$$2.picorv32.reg_pc[15]
.sym 57132 U$$2.picorv32.next_pc[23]
.sym 57133 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 57134 U$$2.picorv32.reg_next_pc[10]
.sym 57135 U$$2.picorv32.next_pc[21]
.sym 57138 U$$2.picorv32.instr_jal
.sym 57139 U$$2.picorv32.next_pc[11]
.sym 57140 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 57144 U$$2.picorv32.next_pc[12]
.sym 57145 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[28]
.sym 57146 U$$2.picorv32.reg_out[12]
.sym 57148 U$$2.picorv32.instr_jal
.sym 57149 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 57151 U$$2.picorv32.instr_jal
.sym 57152 U$$2.picorv32.reg_next_pc[18]
.sym 57154 U$$2.picorv32.next_pc[14]
.sym 57155 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 57157 U$$2.picorv32.reg_next_pc[10]
.sym 57158 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 57159 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 57160 U$$2.picorv32.cpu_state[3]
.sym 57161 U$$2.picorv32.next_pc[15]
.sym 57162 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 57163 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 57169 U$$2.picorv32.alu_out_q[25]
.sym 57170 U$$2.picorv32.latched_store
.sym 57173 U$$2.picorv32.reg_next_pc[16]
.sym 57174 U$$2.picorv32.latched_branch
.sym 57177 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[10]
.sym 57178 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[10]
.sym 57179 $abc$27913$new_n4303_
.sym 57180 U$$2.picorv32.reg_next_pc[25]
.sym 57181 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[24]_new_inv_
.sym 57182 U$$2.picorv32.latched_branch
.sym 57183 U$$2.picorv32.latched_stalu
.sym 57185 U$$2.picorv32.reg_next_pc[19]
.sym 57187 U$$2.picorv32.decoder_trigger
.sym 57188 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[9]
.sym 57189 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[15]_new_inv_
.sym 57191 U$$2.picorv32.instr_jal
.sym 57192 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 57194 U$$2.picorv32.reg_out[19]
.sym 57195 U$$2.picorv32.decoder_trigger
.sym 57198 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[9]
.sym 57199 U$$2.picorv32.instr_jal
.sym 57200 U$$2.picorv32.reg_out[25]
.sym 57202 U$$2.picorv32.decoder_trigger
.sym 57203 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[10]
.sym 57204 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[10]
.sym 57205 U$$2.picorv32.instr_jal
.sym 57208 $abc$27913$new_n4303_
.sym 57210 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 57211 U$$2.picorv32.decoder_trigger
.sym 57214 U$$2.picorv32.reg_out[19]
.sym 57215 U$$2.picorv32.latched_store
.sym 57216 U$$2.picorv32.reg_next_pc[19]
.sym 57217 U$$2.picorv32.latched_branch
.sym 57220 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[9]
.sym 57221 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[9]
.sym 57222 U$$2.picorv32.decoder_trigger
.sym 57223 U$$2.picorv32.instr_jal
.sym 57226 U$$2.picorv32.alu_out_q[25]
.sym 57228 U$$2.picorv32.reg_out[25]
.sym 57229 U$$2.picorv32.latched_stalu
.sym 57232 U$$2.picorv32.latched_store
.sym 57233 U$$2.picorv32.latched_branch
.sym 57234 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[24]_new_inv_
.sym 57235 U$$2.picorv32.reg_next_pc[25]
.sym 57238 U$$2.picorv32.reg_next_pc[25]
.sym 57239 U$$2.picorv32.latched_store
.sym 57240 U$$2.picorv32.reg_out[25]
.sym 57241 U$$2.picorv32.latched_branch
.sym 57244 U$$2.picorv32.latched_store
.sym 57245 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[15]_new_inv_
.sym 57246 U$$2.picorv32.latched_branch
.sym 57247 U$$2.picorv32.reg_next_pc[16]
.sym 57248 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 57249 cd_sync_clk16_0__i_$glb_clk
.sym 57250 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 57251 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[10]_new_inv_
.sym 57252 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 57253 U$$2.picorv32.reg_pc[17]
.sym 57254 U$$2.picorv32.reg_pc[19]
.sym 57255 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[15]_new_inv_
.sym 57256 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 57257 U$$2.picorv32.reg_pc[11]
.sym 57258 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 57259 U$$2.picorv32.next_pc[9]
.sym 57261 U$$2.picorv32.pcpi_rs2[13]
.sym 57262 U$$2.picorv32.next_pc[9]
.sym 57263 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 57265 U$$2.picorv32.mem_la_wdata[7]
.sym 57266 U$$2.picorv32.reg_out[21]
.sym 57267 U$$2.picorv32.reg_next_pc[5]
.sym 57268 U$$2.picorv32.mem_la_wdata[3]
.sym 57269 U$$2.picorv32.pcpi_rs2[23]
.sym 57270 U$$2.picorv32.latched_branch
.sym 57271 $abc$27913$new_n4311_
.sym 57272 U$$2.picorv32.reg_out[21]
.sym 57274 U$$2.picorv32.latched_store
.sym 57275 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[22]_new_inv_
.sym 57277 U$$2.picorv32.alu_out_q[13]
.sym 57278 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 57279 U$$2.picorv32.next_pc[23]
.sym 57280 U$$2.picorv32.pcpi_rs2[22]
.sym 57281 U$$2.picorv32.pcpi_rs2[12]
.sym 57282 U$$2.picorv32.reg_next_pc[3]
.sym 57283 U$$2.picorv32.reg_pc[7]
.sym 57284 U$$2.picorv32.next_pc[25]
.sym 57285 U$$2.picorv32.next_pc[21]
.sym 57286 U$$2.picorv32.reg_next_pc[7]
.sym 57293 U$$2.picorv32.reg_out[17]
.sym 57294 U$$2.picorv32.reg_next_pc[17]
.sym 57301 U$$2.picorv32.reg_next_pc[13]
.sym 57303 U$$2.picorv32.reg_next_pc[16]
.sym 57304 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 57305 U$$2.picorv32.reg_next_pc[11]
.sym 57307 U$$2.picorv32.reg_out[16]
.sym 57308 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[12]_new_inv_
.sym 57309 U$$2.picorv32.reg_next_pc[11]
.sym 57311 U$$2.picorv32.reg_out[18]
.sym 57312 U$$2.picorv32.reg_next_pc[18]
.sym 57313 U$$2.picorv32.latched_branch
.sym 57316 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[10]_new_inv_
.sym 57320 U$$2.picorv32.latched_store
.sym 57321 U$$2.picorv32.latched_branch
.sym 57323 U$$2.picorv32.reg_out[11]
.sym 57325 U$$2.picorv32.latched_branch
.sym 57326 U$$2.picorv32.latched_store
.sym 57327 U$$2.picorv32.reg_next_pc[18]
.sym 57328 U$$2.picorv32.reg_out[18]
.sym 57331 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[10]_new_inv_
.sym 57332 U$$2.picorv32.latched_branch
.sym 57333 U$$2.picorv32.latched_store
.sym 57334 U$$2.picorv32.reg_next_pc[11]
.sym 57337 U$$2.picorv32.reg_out[11]
.sym 57338 U$$2.picorv32.reg_next_pc[11]
.sym 57339 U$$2.picorv32.latched_branch
.sym 57340 U$$2.picorv32.latched_store
.sym 57345 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 57349 U$$2.picorv32.latched_branch
.sym 57350 U$$2.picorv32.reg_out[17]
.sym 57351 U$$2.picorv32.reg_next_pc[17]
.sym 57352 U$$2.picorv32.latched_store
.sym 57355 U$$2.picorv32.latched_store
.sym 57356 U$$2.picorv32.reg_next_pc[16]
.sym 57357 U$$2.picorv32.latched_branch
.sym 57358 U$$2.picorv32.reg_out[16]
.sym 57362 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 57367 U$$2.picorv32.latched_store
.sym 57368 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[12]_new_inv_
.sym 57369 U$$2.picorv32.latched_branch
.sym 57370 U$$2.picorv32.reg_next_pc[13]
.sym 57371 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490_$glb_ce
.sym 57372 cd_sync_clk16_0__i_$glb_clk
.sym 57374 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[12]_new_inv_
.sym 57375 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[9]_new_inv_
.sym 57376 U$$2.picorv32.reg_pc[7]
.sym 57377 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 57378 U$$2.picorv32.reg_pc[10]
.sym 57379 U$$2.picorv32.next_pc[10]
.sym 57380 U$$2.picorv32.reg_pc[29]
.sym 57381 U$$2.picorv32.reg_pc[26]
.sym 57382 U$$2.picorv32.alu_out_q[16]
.sym 57384 U$$2.picorv32.next_pc[13]
.sym 57385 U$$2.picorv32.next_pc[27]
.sym 57389 U$$2.picorv32.mem_wordsize[0]
.sym 57390 U$$2.picorv32.reg_pc[30]
.sym 57391 U$$2.picorv32.reg_next_pc[16]
.sym 57392 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 57393 U$$2.picorv32.pcpi_rs2[30]
.sym 57394 U$$2.picorv32.mem_la_wdata[2]
.sym 57396 U$$2.picorv32.mem_la_wdata[7]
.sym 57397 U$$2.picorv32.mem_la_wdata[6]
.sym 57398 U$$2.picorv32.pcpi_rs2[15]
.sym 57399 U$$2.picorv32.pcpi_rs2[25]
.sym 57400 U$$2.picorv32.reg_pc[13]
.sym 57401 U$$2.picorv32.mem_la_wdata[6]
.sym 57402 U$$2.picorv32.next_pc[20]
.sym 57404 U$$2.picorv32.reg_out[6]
.sym 57405 U$$2.picorv32.mem_la_wdata[1]
.sym 57406 U$$2.picorv32.reg_pc[25]
.sym 57407 U$$2.picorv32.latched_compr
.sym 57409 U$$2.picorv32.mem_la_wdata[6]
.sym 57415 U$$2.picorv32.reg_out[13]
.sym 57416 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[6]_new_inv_
.sym 57417 U$$2.picorv32.reg_out[7]
.sym 57418 U$$2.picorv32.reg_next_pc[6]
.sym 57421 U$$2.picorv32.alu_out_q[7]
.sym 57422 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 57424 U$$2.picorv32.decoder_trigger
.sym 57425 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 57427 U$$2.picorv32.reg_next_pc[13]
.sym 57429 $abc$27913$new_n4297_
.sym 57430 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 57431 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[5]_new_inv_
.sym 57432 U$$2.picorv32.latched_store
.sym 57436 U$$2.picorv32.latched_stalu
.sym 57439 U$$2.picorv32.latched_branch
.sym 57440 U$$2.picorv32.latched_store
.sym 57446 U$$2.picorv32.reg_next_pc[7]
.sym 57449 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 57455 U$$2.picorv32.reg_out[7]
.sym 57456 U$$2.picorv32.latched_stalu
.sym 57457 U$$2.picorv32.alu_out_q[7]
.sym 57460 U$$2.picorv32.decoder_trigger
.sym 57461 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 57463 $abc$27913$new_n4297_
.sym 57466 U$$2.picorv32.reg_next_pc[13]
.sym 57467 U$$2.picorv32.reg_out[13]
.sym 57468 U$$2.picorv32.latched_branch
.sym 57469 U$$2.picorv32.latched_store
.sym 57472 U$$2.picorv32.reg_next_pc[7]
.sym 57473 U$$2.picorv32.latched_branch
.sym 57474 U$$2.picorv32.reg_out[7]
.sym 57475 U$$2.picorv32.latched_store
.sym 57481 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 57484 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[5]_new_inv_
.sym 57485 U$$2.picorv32.latched_branch
.sym 57486 U$$2.picorv32.latched_store
.sym 57487 U$$2.picorv32.reg_next_pc[6]
.sym 57490 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[6]_new_inv_
.sym 57491 U$$2.picorv32.reg_next_pc[7]
.sym 57492 U$$2.picorv32.latched_branch
.sym 57493 U$$2.picorv32.latched_store
.sym 57494 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 57495 cd_sync_clk16_0__i_$glb_clk
.sym 57496 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 57497 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[5]_new_inv_
.sym 57498 U$$2.picorv32.cpuregs_wrdata[16]
.sym 57499 U$$2.picorv32.cpuregs_wrdata[10]
.sym 57500 U$$2.picorv32.cpuregs_wrdata[13]
.sym 57501 U$$2.picorv32.cpuregs_wrdata[6]
.sym 57502 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[1]_new_inv_
.sym 57503 U$$2.picorv32.cpuregs_wrdata[3]
.sym 57504 U$$2.picorv32.cpuregs_wrdata[2]
.sym 57507 U$$2.picorv32.next_pc[2]
.sym 57508 U$$2.picorv32.mem_rdata_q[30]
.sym 57509 U$$2.picorv32.reg_out[13]
.sym 57512 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[15]
.sym 57513 U$$2.picorv32.reg_out[7]
.sym 57514 U$$2.picorv32.pcpi_rs1[0]
.sym 57516 U$$2.picorv32.pcpi_rs2[9]
.sym 57517 U$$2.picorv32.pcpi_rs1[12]
.sym 57519 U$$2.picorv32.pcpi_rs2[17]
.sym 57521 U$$2.picorv32.reg_pc[7]
.sym 57522 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[10]_new_inv_
.sym 57523 U$$2.picorv32.reg_pc[14]
.sym 57524 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[10]
.sym 57525 U$$2.picorv32.alu_out_q[5]
.sym 57526 U$$2.picorv32.reg_pc[2]
.sym 57527 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 57528 U$$2.picorv32.reg_pc[13]
.sym 57529 U$$2.picorv32.next_pc[4]
.sym 57530 U$$2.picorv32.reg_pc[27]
.sym 57531 U$$2.picorv32.reg_pc[26]
.sym 57532 U$$2.picorv32.cpuregs_wrdata[16]
.sym 57540 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[4]_new_inv_
.sym 57541 U$$2.picorv32.reg_out[2]
.sym 57542 U$$2.picorv32.reg_out[3]
.sym 57543 U$$2.picorv32.latched_branch
.sym 57544 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 57548 U$$2.picorv32.reg_next_pc[2]
.sym 57549 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 57550 U$$2.picorv32.latched_store
.sym 57551 U$$2.picorv32.latched_branch
.sym 57552 U$$2.picorv32.reg_next_pc[3]
.sym 57553 U$$2.picorv32.reg_next_pc[5]
.sym 57555 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 57559 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[1]_new_inv_
.sym 57565 U$$2.picorv32.latched_store
.sym 57566 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 57574 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 57580 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 57583 U$$2.picorv32.reg_out[3]
.sym 57584 U$$2.picorv32.reg_next_pc[3]
.sym 57585 U$$2.picorv32.latched_branch
.sym 57586 U$$2.picorv32.latched_store
.sym 57589 U$$2.picorv32.reg_out[2]
.sym 57590 U$$2.picorv32.latched_store
.sym 57591 U$$2.picorv32.reg_next_pc[2]
.sym 57592 U$$2.picorv32.latched_branch
.sym 57595 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[4]_new_inv_
.sym 57596 U$$2.picorv32.latched_branch
.sym 57597 U$$2.picorv32.reg_next_pc[5]
.sym 57598 U$$2.picorv32.latched_store
.sym 57602 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 57610 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 57613 U$$2.picorv32.reg_next_pc[2]
.sym 57614 U$$2.picorv32.latched_branch
.sym 57615 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[1]_new_inv_
.sym 57616 U$$2.picorv32.latched_store
.sym 57617 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 57618 cd_sync_clk16_0__i_$glb_clk
.sym 57619 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 57621 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[2]
.sym 57622 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[3]
.sym 57623 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[4]
.sym 57624 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[5]
.sym 57625 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[6]
.sym 57626 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[7]
.sym 57627 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[8]
.sym 57628 U$$2.picorv32.alu_out_q[2]
.sym 57629 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[23]
.sym 57631 U$$2.picorv32.pcpi_rs2[11]
.sym 57632 U$$2.picorv32.reg_pc[1]
.sym 57634 U$$2.picorv32.pcpi_rs2[25]
.sym 57635 U$$2.picorv32.cpuregs_wrdata[13]
.sym 57636 U$$2.picorv32.mem_la_wdata[5]
.sym 57638 U$$2.picorv32.pcpi_rs2[10]
.sym 57639 U$$2.picorv32.pcpi_rs1[9]
.sym 57640 U$$2.picorv32.pcpi_rs1[3]
.sym 57641 U$$2.picorv32.cpuregs_wrdata[16]
.sym 57642 U$$2.picorv32.pcpi_rs2[9]
.sym 57643 U$$2.picorv32.cpuregs_wrdata[10]
.sym 57645 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[7]
.sym 57646 U$$2.picorv32.next_pc[14]
.sym 57647 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 57648 U$$2.picorv32.cpuregs_wrdata[6]
.sym 57649 U$$2.picorv32.next_pc[10]
.sym 57651 U$$2.picorv32.pcpi_rs2[13]
.sym 57652 U$$2.picorv32.next_pc[5]
.sym 57654 U$$2.picorv32.next_pc[15]
.sym 57655 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57661 U$$2.picorv32.reg_out[5]
.sym 57662 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 57663 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[6]_new_inv_
.sym 57664 U$$2.picorv32.alu_out_q[1]
.sym 57666 U$$2.picorv32.latched_branch
.sym 57667 U$$2.picorv32.latched_stalu
.sym 57669 $abc$27913$new_n4295_
.sym 57670 U$$2.picorv32.latched_store
.sym 57671 U$$2.picorv32.reg_next_pc[5]
.sym 57674 U$$2.picorv32.decoder_trigger
.sym 57676 U$$2.picorv32.reg_out[6]
.sym 57677 U$$2.picorv32.latched_compr
.sym 57679 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[4]_new_inv_
.sym 57681 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[5]
.sym 57683 U$$2.picorv32.reg_out[1]
.sym 57685 U$$2.picorv32.alu_out_q[5]
.sym 57687 U$$2.picorv32.reg_next_pc[6]
.sym 57689 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57691 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[7]
.sym 57694 U$$2.picorv32.latched_store
.sym 57695 U$$2.picorv32.reg_next_pc[5]
.sym 57696 U$$2.picorv32.reg_out[5]
.sym 57697 U$$2.picorv32.latched_branch
.sym 57700 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[7]
.sym 57702 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57703 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[6]_new_inv_
.sym 57706 U$$2.picorv32.reg_out[5]
.sym 57708 U$$2.picorv32.latched_stalu
.sym 57709 U$$2.picorv32.alu_out_q[5]
.sym 57712 U$$2.picorv32.alu_out_q[1]
.sym 57713 U$$2.picorv32.reg_out[1]
.sym 57715 U$$2.picorv32.latched_stalu
.sym 57718 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[5]
.sym 57719 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57720 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[4]_new_inv_
.sym 57724 U$$2.picorv32.reg_next_pc[6]
.sym 57725 U$$2.picorv32.latched_store
.sym 57726 U$$2.picorv32.latched_branch
.sym 57727 U$$2.picorv32.reg_out[6]
.sym 57731 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 57732 U$$2.picorv32.decoder_trigger
.sym 57733 $abc$27913$new_n4295_
.sym 57737 U$$2.picorv32.latched_compr
.sym 57740 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 57741 cd_sync_clk16_0__i_$glb_clk
.sym 57742 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 57743 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[9]
.sym 57744 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[10]
.sym 57745 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[11]
.sym 57746 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[12]
.sym 57747 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[13]
.sym 57748 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[14]
.sym 57749 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[15]
.sym 57750 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[16]
.sym 57751 U$$2.picorv32.cpuregs_wrdata[5]
.sym 57753 U$$2.picorv32.next_pc[29]
.sym 57755 U$$2.picorv32.decoded_imm[15]
.sym 57756 U$$2.picorv32.pcpi_rs2[24]
.sym 57757 U$$2.picorv32.pcpi_rs2[14]
.sym 57758 U$$2.picorv32.decoded_imm[6]
.sym 57759 U$$2.picorv32.pcpi_rs2[26]
.sym 57760 U$$2.picorv32.alu_out_q[1]
.sym 57761 U$$2.picorv32.pcpi_rs2[17]
.sym 57762 U$$2.picorv32.latched_branch
.sym 57763 U$$2.picorv32.decoded_imm[13]
.sym 57764 U$$2.picorv32.reg_out[6]
.sym 57766 U$$2.picorv32.latched_store
.sym 57767 U$$2.picorv32.pcpi_rs2[22]
.sym 57768 $abc$27913$U$$2.picorv32.cpuregs_rs2[1]_new_
.sym 57769 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57770 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[0]_new_inv_
.sym 57771 U$$2.picorv32.next_pc[23]
.sym 57772 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[22]_new_inv_
.sym 57773 U$$2.picorv32.pcpi_rs2[12]
.sym 57775 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57776 U$$2.picorv32.next_pc[25]
.sym 57777 U$$2.picorv32.next_pc[21]
.sym 57778 U$$2.picorv32.mem_la_wdata[0]
.sym 57787 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[14]
.sym 57788 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 57789 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[14]
.sym 57790 U$$2.picorv32.cpuregs_wrdata[21]
.sym 57792 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[10]_new_inv_
.sym 57793 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[11]
.sym 57794 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[5]
.sym 57795 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57796 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[7]
.sym 57802 U$$2.picorv32.cpuregs_wrdata[16]
.sym 57803 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[5]
.sym 57805 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[7]
.sym 57807 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 57810 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[0]
.sym 57812 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[0]
.sym 57813 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[14]
.sym 57815 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57817 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57818 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[0]
.sym 57819 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 57820 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[0]
.sym 57824 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[14]
.sym 57825 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 57826 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57829 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57830 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[10]_new_inv_
.sym 57831 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[11]
.sym 57838 U$$2.picorv32.cpuregs_wrdata[21]
.sym 57843 U$$2.picorv32.cpuregs_wrdata[16]
.sym 57847 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[14]
.sym 57848 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 57849 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[14]
.sym 57850 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57853 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 57854 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[5]
.sym 57855 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57856 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[5]
.sym 57859 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[7]
.sym 57860 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57861 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[7]
.sym 57862 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 57864 cd_sync_clk16_0__i_$glb_clk
.sym 57866 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[17]
.sym 57867 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[18]
.sym 57868 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[19]
.sym 57869 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[20]
.sym 57870 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[21]
.sym 57871 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[22]
.sym 57872 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[23]
.sym 57873 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[24]
.sym 57874 U$$2.picorv32.cpuregs_wrdata[15]
.sym 57875 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[8]
.sym 57878 U$$2.picorv32.mem_wordsize[1]
.sym 57879 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 57880 U$$2.picorv32.cpuregs_wrdata[20]
.sym 57881 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[14]
.sym 57882 U$$2.picorv32.cpuregs_wrdata[14]
.sym 57883 U$$2.picorv32.mem_la_wdata[5]
.sym 57884 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 57886 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[5]
.sym 57888 U$$2.picorv32.cpuregs_wrdata[19]
.sym 57889 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[11]
.sym 57890 U$$2.picorv32.next_pc[26]
.sym 57891 U$$2.picorv32.reg_pc[25]
.sym 57892 U$$2.picorv32.mem_la_wdata[1]
.sym 57893 U$$2.picorv32.mem_la_wdata[6]
.sym 57894 U$$2.picorv32.cpuregs_wrdata[1]
.sym 57895 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 57896 U$$2.picorv32.decoded_imm[10]
.sym 57897 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 57898 U$$2.picorv32.cpuregs_wrdata[23]
.sym 57899 U$$2.picorv32.next_pc[20]
.sym 57900 U$$2.picorv32.pcpi_rs1[6]
.sym 57901 U$$2.picorv32.pcpi_rs2[12]
.sym 57907 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[1]
.sym 57908 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[3]
.sym 57909 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 57911 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[24]_new_inv_
.sym 57912 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[13]
.sym 57913 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[13]
.sym 57914 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[1]
.sym 57915 U$$2.picorv32.cpuregs_wrdata[23]
.sym 57919 U$$2.picorv32.cpuregs_wrdata[31]
.sym 57920 U$$2.picorv32.reg_pc[1]
.sym 57923 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[25]
.sym 57928 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 57929 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57930 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[0]_new_inv_
.sym 57931 U$$2.picorv32.latched_compr
.sym 57932 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[22]_new_inv_
.sym 57935 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57937 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[23]
.sym 57938 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57941 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[23]
.sym 57942 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[22]_new_inv_
.sym 57943 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57946 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57947 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[24]_new_inv_
.sym 57949 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[25]
.sym 57952 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[13]
.sym 57953 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[13]
.sym 57954 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57955 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 57958 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 57959 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57960 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[3]
.sym 57961 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 57967 U$$2.picorv32.cpuregs_wrdata[23]
.sym 57972 U$$2.picorv32.cpuregs_wrdata[31]
.sym 57976 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 57977 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[0]_new_inv_
.sym 57978 U$$2.picorv32.reg_pc[1]
.sym 57979 U$$2.picorv32.latched_compr
.sym 57982 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[1]
.sym 57983 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[1]
.sym 57984 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 57985 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 57987 cd_sync_clk16_0__i_$glb_clk
.sym 57989 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[25]
.sym 57990 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[26]
.sym 57991 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[27]
.sym 57992 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[28]
.sym 57993 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[29]
.sym 57994 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[30]
.sym 57995 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[31]
.sym 57996 U$$2.picorv32.mem_la_wdata[1]
.sym 57997 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[1]
.sym 57998 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[0]
.sym 58001 U$$2.picorv32.decoded_imm[0]
.sym 58002 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[3]
.sym 58003 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 58005 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 58006 U$$2.picorv32.pcpi_rs1[0]
.sym 58007 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 58008 U$$2.picorv32.pcpi_rs1[24]
.sym 58010 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[5]
.sym 58011 U$$2.picorv32.cpuregs_wrdata[30]
.sym 58012 U$$2.picorv32.pcpi_rs1[0]
.sym 58013 U$$2.picorv32.reg_pc[22]
.sym 58014 U$$2.picorv32.next_pc[4]
.sym 58015 U$$2.picorv32.pcpi_rs1[27]
.sym 58016 $abc$27913$U$$2.picorv32.cpuregs_rs2[13]_new_
.sym 58017 U$$2.picorv32.latched_compr
.sym 58019 $abc$27913$new_n2813_
.sym 58020 $abc$27913$new_n2597_
.sym 58021 U$$2.picorv32.pcpi_rs1[23]
.sym 58022 U$$2.picorv32.reg_pc[27]
.sym 58023 U$$2.picorv32.reg_pc[26]
.sym 58024 $abc$27913$new_n2741_
.sym 58030 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[9]
.sym 58031 U$$2.picorv32.decoded_imm[6]
.sym 58032 $abc$27913$U$$2.picorv32.cpuregs_rs2[13]_new_
.sym 58033 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 58034 $abc$27913$U$$2.picorv32.cpuregs_rs2[11]_new_
.sym 58035 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 58036 $abc$27913$new_n2597_
.sym 58037 U$$2.picorv32.pcpi_rs1[29]
.sym 58040 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 58041 U$$2.picorv32.pcpi_rs1[27]
.sym 58043 U$$2.picorv32.decoded_imm[12]
.sym 58044 U$$2.picorv32.decoded_imm[13]
.sym 58046 $abc$27913$U$$2.picorv32.cpuregs_rs2[6]_new_
.sym 58047 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 58049 U$$2.picorv32.decoded_imm[11]
.sym 58052 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[31]
.sym 58053 $abc$27913$U$$2.picorv32.cpuregs_rs2[12]_new_
.sym 58054 U$$2.picorv32.is_lui_auipc_jal
.sym 58055 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58056 U$$2.picorv32.decoded_imm[10]
.sym 58057 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 58059 $abc$27913$U$$2.picorv32.cpuregs_rs2[10]_new_
.sym 58060 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[30]_new_inv_
.sym 58061 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 58063 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58064 U$$2.picorv32.decoded_imm[11]
.sym 58065 $abc$27913$U$$2.picorv32.cpuregs_rs2[11]_new_
.sym 58066 U$$2.picorv32.is_lui_auipc_jal
.sym 58069 U$$2.picorv32.pcpi_rs1[29]
.sym 58070 U$$2.picorv32.pcpi_rs1[27]
.sym 58071 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 58072 $abc$27913$new_n2597_
.sym 58075 $abc$27913$U$$2.picorv32.cpuregs_rs2[10]_new_
.sym 58076 U$$2.picorv32.is_lui_auipc_jal
.sym 58077 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58078 U$$2.picorv32.decoded_imm[10]
.sym 58081 U$$2.picorv32.is_lui_auipc_jal
.sym 58082 U$$2.picorv32.decoded_imm[12]
.sym 58083 $abc$27913$U$$2.picorv32.cpuregs_rs2[12]_new_
.sym 58084 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58087 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[31]
.sym 58088 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[30]_new_inv_
.sym 58090 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 58093 U$$2.picorv32.is_lui_auipc_jal
.sym 58094 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58095 U$$2.picorv32.decoded_imm[13]
.sym 58096 $abc$27913$U$$2.picorv32.cpuregs_rs2[13]_new_
.sym 58099 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 58100 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 58101 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[9]
.sym 58102 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 58105 U$$2.picorv32.is_lui_auipc_jal
.sym 58106 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58107 U$$2.picorv32.decoded_imm[6]
.sym 58108 $abc$27913$U$$2.picorv32.cpuregs_rs2[6]_new_
.sym 58109 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 58110 cd_sync_clk16_0__i_$glb_clk
.sym 58112 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[10]
.sym 58113 $abc$27913$new_n2813_
.sym 58114 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[6]
.sym 58115 $abc$27913$new_n2768_
.sym 58116 $abc$27913$new_n2766_
.sym 58117 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14131[1]_new_inv_
.sym 58118 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14161[1]_new_inv_
.sym 58119 $abc$27913$new_n4636_
.sym 58120 U$$2.picorv32.cpuregs_wrdata[31]
.sym 58121 U$$2.picorv32.reg_pc[13]
.sym 58124 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 58125 U$$2.picorv32.pcpi_rs1[3]
.sym 58126 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[10]
.sym 58127 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 58128 $abc$27913$new_n2728_
.sym 58129 U$$2.picorv32.pcpi_rs1[23]
.sym 58130 $abc$27913$U$$2.picorv32.cpuregs_rs2[11]_new_
.sym 58131 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 58133 U$$2.picorv32.pcpi_rs1[29]
.sym 58134 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[9]
.sym 58136 U$$2.picorv32.cpuregs_wrdata[6]
.sym 58137 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[6]
.sym 58138 U$$2.picorv32.next_pc[14]
.sym 58139 U$$2.picorv32.next_pc[15]
.sym 58140 U$$2.picorv32.is_lui_auipc_jal
.sym 58141 U$$2.picorv32.next_pc[10]
.sym 58143 U$$2.picorv32.pcpi_rs2[13]
.sym 58144 U$$2.picorv32.next_pc[5]
.sym 58145 $abc$27913$U$$2.picorv32.cpuregs_rs2[10]_new_
.sym 58146 $abc$27913$new_n2597_
.sym 58147 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 58154 U$$2.picorv32.pcpi_rs1[3]
.sym 58155 $abc$27913$new_n2742_
.sym 58156 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[10]
.sym 58157 U$$2.picorv32.pcpi_rs1[5]
.sym 58158 U$$2.picorv32.pcpi_rs1[25]
.sym 58160 $abc$27913$new_n2709_
.sym 58161 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 58162 $abc$27913$new_n2883_
.sym 58163 U$$2.picorv32.reg_pc[4]
.sym 58164 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 58165 $abc$27913$new_n2743_
.sym 58166 U$$2.picorv32.cpuregs_wrdata[14]
.sym 58168 $abc$27913$new_n2709_
.sym 58170 U$$2.picorv32.reg_pc[6]
.sym 58171 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 58173 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 58175 U$$2.picorv32.pcpi_rs1[27]
.sym 58177 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[10]
.sym 58179 $abc$27913$new_n2703_
.sym 58180 $abc$27913$new_n2597_
.sym 58181 $abc$27913$new_n2884_
.sym 58183 U$$2.picorv32.reg_pc[26]
.sym 58184 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[10]
.sym 58186 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 58187 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[10]
.sym 58188 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 58189 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[10]
.sym 58192 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 58193 $abc$27913$new_n2597_
.sym 58194 U$$2.picorv32.pcpi_rs1[3]
.sym 58195 U$$2.picorv32.pcpi_rs1[5]
.sym 58198 $abc$27913$new_n2597_
.sym 58199 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 58200 U$$2.picorv32.pcpi_rs1[27]
.sym 58201 U$$2.picorv32.pcpi_rs1[25]
.sym 58204 U$$2.picorv32.reg_pc[26]
.sym 58205 $abc$27913$new_n2742_
.sym 58206 $abc$27913$new_n2743_
.sym 58207 $abc$27913$new_n2709_
.sym 58210 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[10]
.sym 58211 $abc$27913$new_n2703_
.sym 58212 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 58213 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[10]
.sym 58216 U$$2.picorv32.reg_pc[6]
.sym 58218 $abc$27913$new_n2709_
.sym 58222 $abc$27913$new_n2709_
.sym 58223 $abc$27913$new_n2884_
.sym 58224 $abc$27913$new_n2883_
.sym 58225 U$$2.picorv32.reg_pc[4]
.sym 58231 U$$2.picorv32.cpuregs_wrdata[14]
.sym 58233 cd_sync_clk16_0__i_$glb_clk
.sym 58235 $abc$27913$new_n2846_
.sym 58236 $abc$27913$U$$2.picorv32.cpuregs_rs2[13]_new_
.sym 58237 $abc$27913$new_n2845_
.sym 58238 $abc$27913$new_n2597_
.sym 58239 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[13]
.sym 58240 $abc$27913$new_n2707_
.sym 58241 $abc$27913$new_n2844_
.sym 58242 $abc$27913$new_n2706_
.sym 58243 $abc$27913$new_n4650_
.sym 58247 U$$2.picorv32.pcpi_rs1[8]
.sym 58248 U$$2.picorv32.pcpi_rs1[3]
.sym 58249 U$$2.picorv32.decoded_imm[16]
.sym 58250 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[23]
.sym 58251 U$$2.picorv32.pcpi_rs1[7]
.sym 58252 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[10]
.sym 58253 U$$2.picorv32.decoded_imm[18]
.sym 58254 $abc$27913$new_n2703_
.sym 58255 U$$2.picorv32.decoded_imm[22]
.sym 58256 U$$2.picorv32.decoded_imm[1]
.sym 58258 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[6]
.sym 58260 $abc$27913$U$$2.picorv32.cpuregs_rs2[1]_new_
.sym 58261 U$$2.picorv32.decoded_rs2[3]
.sym 58262 U$$2.picorv32.next_pc[21]
.sym 58263 U$$2.picorv32.pcpi_rs1[4]
.sym 58264 U$$2.picorv32.next_pc[25]
.sym 58265 U$$2.picorv32.mem_la_wdata[0]
.sym 58266 U$$2.picorv32.next_pc[22]
.sym 58267 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14161[1]_new_inv_
.sym 58268 U$$2.picorv32.next_pc[23]
.sym 58269 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[10]
.sym 58270 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[11]
.sym 58280 U$$2.picorv32.next_pc[3]
.sym 58281 U$$2.picorv32.next_pc[7]
.sym 58284 U$$2.picorv32.next_pc[4]
.sym 58289 U$$2.picorv32.mem_la_firstword_xfer
.sym 58301 U$$2.picorv32.next_pc[6]
.sym 58302 U$$2.picorv32.next_pc[2]
.sym 58304 U$$2.picorv32.next_pc[5]
.sym 58306 U$$2.picorv32.next_pc[8]
.sym 58307 U$$2.picorv32.next_pc[9]
.sym 58308 $auto$alumacc.cc:474:replace_alu$4933.C[1]
.sym 58310 U$$2.picorv32.next_pc[2]
.sym 58311 U$$2.picorv32.mem_la_firstword_xfer
.sym 58314 $auto$alumacc.cc:474:replace_alu$4933.C[2]
.sym 58316 U$$2.picorv32.next_pc[3]
.sym 58318 $auto$alumacc.cc:474:replace_alu$4933.C[1]
.sym 58320 $auto$alumacc.cc:474:replace_alu$4933.C[3]
.sym 58322 U$$2.picorv32.next_pc[4]
.sym 58324 $auto$alumacc.cc:474:replace_alu$4933.C[2]
.sym 58326 $auto$alumacc.cc:474:replace_alu$4933.C[4]
.sym 58329 U$$2.picorv32.next_pc[5]
.sym 58330 $auto$alumacc.cc:474:replace_alu$4933.C[3]
.sym 58332 $auto$alumacc.cc:474:replace_alu$4933.C[5]
.sym 58335 U$$2.picorv32.next_pc[6]
.sym 58336 $auto$alumacc.cc:474:replace_alu$4933.C[4]
.sym 58338 $auto$alumacc.cc:474:replace_alu$4933.C[6]
.sym 58341 U$$2.picorv32.next_pc[7]
.sym 58342 $auto$alumacc.cc:474:replace_alu$4933.C[5]
.sym 58344 $auto$alumacc.cc:474:replace_alu$4933.C[7]
.sym 58346 U$$2.picorv32.next_pc[8]
.sym 58348 $auto$alumacc.cc:474:replace_alu$4933.C[6]
.sym 58350 $auto$alumacc.cc:474:replace_alu$4933.C[8]
.sym 58352 U$$2.picorv32.next_pc[9]
.sym 58354 $auto$alumacc.cc:474:replace_alu$4933.C[7]
.sym 58358 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[6]
.sym 58359 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[15]
.sym 58360 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[1]_new_inv_
.sym 58361 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[12]
.sym 58362 $abc$27913$U$$2.picorv32.cpuregs_rs2[10]_new_
.sym 58363 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 58364 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[10]
.sym 58365 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 58367 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[8]
.sym 58370 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 58371 $abc$27913$new_n4633_
.sym 58372 U$$2.picorv32.pcpi_rs1[31]
.sym 58373 $abc$27913$new_n2597_
.sym 58374 U$$2.picorv32.pcpi_rs1[11]
.sym 58375 $abc$27913$new_n2706_
.sym 58376 U$$2.picorv32.pcpi_rs1[26]
.sym 58377 U$$2.picorv32.pcpi_rs1[10]
.sym 58378 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 58379 U$$2.picorv32.pcpi_rs1[25]
.sym 58381 U$$2.picorv32.cpuregs_wrdata[1]
.sym 58382 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58383 U$$2.picorv32.cpu_state[4]
.sym 58384 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 58386 U$$2.picorv32.cpu_state[2]
.sym 58388 U$$2.picorv32.pcpi_rs1[29]
.sym 58390 U$$2.picorv32.next_pc[26]
.sym 58391 U$$2.picorv32.cpuregs_wrdata[1]
.sym 58392 U$$2.picorv32.next_pc[20]
.sym 58394 $auto$alumacc.cc:474:replace_alu$4933.C[8]
.sym 58405 U$$2.picorv32.next_pc[17]
.sym 58407 U$$2.picorv32.next_pc[12]
.sym 58409 U$$2.picorv32.next_pc[15]
.sym 58410 U$$2.picorv32.next_pc[14]
.sym 58411 U$$2.picorv32.next_pc[10]
.sym 58418 U$$2.picorv32.next_pc[16]
.sym 58421 U$$2.picorv32.next_pc[13]
.sym 58426 U$$2.picorv32.next_pc[11]
.sym 58431 $auto$alumacc.cc:474:replace_alu$4933.C[9]
.sym 58433 U$$2.picorv32.next_pc[10]
.sym 58435 $auto$alumacc.cc:474:replace_alu$4933.C[8]
.sym 58437 $auto$alumacc.cc:474:replace_alu$4933.C[10]
.sym 58439 U$$2.picorv32.next_pc[11]
.sym 58441 $auto$alumacc.cc:474:replace_alu$4933.C[9]
.sym 58443 $auto$alumacc.cc:474:replace_alu$4933.C[11]
.sym 58445 U$$2.picorv32.next_pc[12]
.sym 58447 $auto$alumacc.cc:474:replace_alu$4933.C[10]
.sym 58449 $auto$alumacc.cc:474:replace_alu$4933.C[12]
.sym 58451 U$$2.picorv32.next_pc[13]
.sym 58453 $auto$alumacc.cc:474:replace_alu$4933.C[11]
.sym 58455 $auto$alumacc.cc:474:replace_alu$4933.C[13]
.sym 58458 U$$2.picorv32.next_pc[14]
.sym 58459 $auto$alumacc.cc:474:replace_alu$4933.C[12]
.sym 58461 $auto$alumacc.cc:474:replace_alu$4933.C[14]
.sym 58464 U$$2.picorv32.next_pc[15]
.sym 58465 $auto$alumacc.cc:474:replace_alu$4933.C[13]
.sym 58467 $auto$alumacc.cc:474:replace_alu$4933.C[15]
.sym 58469 U$$2.picorv32.next_pc[16]
.sym 58471 $auto$alumacc.cc:474:replace_alu$4933.C[14]
.sym 58473 $auto$alumacc.cc:474:replace_alu$4933.C[16]
.sym 58475 U$$2.picorv32.next_pc[17]
.sym 58477 $auto$alumacc.cc:474:replace_alu$4933.C[15]
.sym 58481 $abc$27913$U$$2.picorv32.cpuregs_rs2[1]_new_
.sym 58482 U$$2.picorv32.reg_sh[2]
.sym 58483 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[3]_new_inv_
.sym 58484 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[1]
.sym 58485 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 58486 U$$2.picorv32.reg_sh[3]
.sym 58487 U$$2.picorv32.is_lui_auipc_jal
.sym 58488 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 58490 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[0]
.sym 58493 $abc$27913$U$$2.picorv32.cpuregs_rs2[6]_new_
.sym 58494 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[2]
.sym 58495 U$$2.picorv32.pcpi_rs1[4]
.sym 58496 U$$2.picorv32.pcpi_rs1[6]
.sym 58497 U$$2.picorv32.mem_do_rdata
.sym 58498 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 58500 U$$2.picorv32.pcpi_rs1[9]
.sym 58501 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[12]
.sym 58502 U$$2.picorv32.pcpi_rs1[1]
.sym 58503 U$$2.picorv32.pcpi_rs1[3]
.sym 58504 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[4]
.sym 58508 U$$2.picorv32.compressed_instr
.sym 58509 U$$2.picorv32.latched_compr
.sym 58517 $auto$alumacc.cc:474:replace_alu$4933.C[16]
.sym 58522 U$$2.picorv32.next_pc[19]
.sym 58524 U$$2.picorv32.next_pc[18]
.sym 58532 U$$2.picorv32.next_pc[21]
.sym 58534 U$$2.picorv32.next_pc[25]
.sym 58536 U$$2.picorv32.next_pc[22]
.sym 58538 U$$2.picorv32.next_pc[23]
.sym 58543 U$$2.picorv32.next_pc[24]
.sym 58552 U$$2.picorv32.next_pc[20]
.sym 58554 $auto$alumacc.cc:474:replace_alu$4933.C[17]
.sym 58557 U$$2.picorv32.next_pc[18]
.sym 58558 $auto$alumacc.cc:474:replace_alu$4933.C[16]
.sym 58560 $auto$alumacc.cc:474:replace_alu$4933.C[18]
.sym 58562 U$$2.picorv32.next_pc[19]
.sym 58564 $auto$alumacc.cc:474:replace_alu$4933.C[17]
.sym 58566 $auto$alumacc.cc:474:replace_alu$4933.C[19]
.sym 58568 U$$2.picorv32.next_pc[20]
.sym 58570 $auto$alumacc.cc:474:replace_alu$4933.C[18]
.sym 58572 $auto$alumacc.cc:474:replace_alu$4933.C[20]
.sym 58575 U$$2.picorv32.next_pc[21]
.sym 58576 $auto$alumacc.cc:474:replace_alu$4933.C[19]
.sym 58578 $auto$alumacc.cc:474:replace_alu$4933.C[21]
.sym 58580 U$$2.picorv32.next_pc[22]
.sym 58582 $auto$alumacc.cc:474:replace_alu$4933.C[20]
.sym 58584 $auto$alumacc.cc:474:replace_alu$4933.C[22]
.sym 58586 U$$2.picorv32.next_pc[23]
.sym 58588 $auto$alumacc.cc:474:replace_alu$4933.C[21]
.sym 58590 $auto$alumacc.cc:474:replace_alu$4933.C[23]
.sym 58592 U$$2.picorv32.next_pc[24]
.sym 58594 $auto$alumacc.cc:474:replace_alu$4933.C[22]
.sym 58596 $auto$alumacc.cc:474:replace_alu$4933.C[24]
.sym 58599 U$$2.picorv32.next_pc[25]
.sym 58600 $auto$alumacc.cc:474:replace_alu$4933.C[23]
.sym 58604 U$$2.picorv32.latched_compr
.sym 58606 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1333$1368_Y_new_
.sym 58607 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24485
.sym 58608 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[12]
.sym 58609 U$$2.picorv32.next_pc[24]
.sym 58617 U$$2.picorv32.is_lui_auipc_jal
.sym 58619 $abc$27913$U$$2.picorv32.cpuregs_rs2[11]_new_
.sym 58620 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[2]_new_inv_
.sym 58621 $abc$27913$U$$2.picorv32.cpuregs_rs2[3]_new_
.sym 58622 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 58623 U$$2.picorv32.mem_do_wdata
.sym 58624 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 58625 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[1]
.sym 58629 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[12]
.sym 58636 U$$2.picorv32.is_lui_auipc_jal
.sym 58640 $auto$alumacc.cc:474:replace_alu$4933.C[24]
.sym 58651 U$$2.picorv32.next_pc[30]
.sym 58659 U$$2.picorv32.next_pc[31]
.sym 58660 U$$2.picorv32.next_pc[28]
.sym 58662 U$$2.picorv32.next_pc[26]
.sym 58670 U$$2.picorv32.next_pc[29]
.sym 58671 U$$2.mem_addr[12]
.sym 58672 U$$2.picorv32.next_pc[27]
.sym 58677 $auto$alumacc.cc:474:replace_alu$4933.C[25]
.sym 58679 U$$2.picorv32.next_pc[26]
.sym 58681 $auto$alumacc.cc:474:replace_alu$4933.C[24]
.sym 58683 $auto$alumacc.cc:474:replace_alu$4933.C[26]
.sym 58685 U$$2.picorv32.next_pc[27]
.sym 58687 $auto$alumacc.cc:474:replace_alu$4933.C[25]
.sym 58689 $auto$alumacc.cc:474:replace_alu$4933.C[27]
.sym 58692 U$$2.picorv32.next_pc[28]
.sym 58693 $auto$alumacc.cc:474:replace_alu$4933.C[26]
.sym 58695 $auto$alumacc.cc:474:replace_alu$4933.C[28]
.sym 58697 U$$2.picorv32.next_pc[29]
.sym 58699 $auto$alumacc.cc:474:replace_alu$4933.C[27]
.sym 58701 $auto$alumacc.cc:474:replace_alu$4933.C[29]
.sym 58704 U$$2.picorv32.next_pc[30]
.sym 58705 $auto$alumacc.cc:474:replace_alu$4933.C[28]
.sym 58708 U$$2.picorv32.next_pc[31]
.sym 58711 $auto$alumacc.cc:474:replace_alu$4933.C[29]
.sym 58715 U$$2.mem_addr[12]
.sym 58739 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 58740 U$$2.picorv32.latched_store
.sym 58742 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[4]
.sym 58743 U$$2.picorv32.mem_do_rinst
.sym 58745 U$$2.picorv32.latched_branch
.sym 58746 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[5]
.sym 58747 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 58748 U$$2.picorv32.pcpi_rs1[16]
.sym 58749 U$$2.picorv32.mem_do_rinst
.sym 58755 U$$2.mem_addr[13]
.sym 58774 U$$2.mem_addr[5]
.sym 58775 U$$2.mem_addr[10]
.sym 58779 U$$2.mem_addr[8]
.sym 58781 U$$2.mem_addr[7]
.sym 58783 U$$2.mem_addr[11]
.sym 58796 U$$2.mem_addr[9]
.sym 58798 U$$2.mem_addr[6]
.sym 58799 U$$2.mem_addr[20]
.sym 58801 U$$2.mem_addr[20]
.sym 58808 U$$2.mem_addr[7]
.sym 58816 U$$2.mem_addr[10]
.sym 58821 U$$2.mem_addr[6]
.sym 58826 U$$2.mem_addr[9]
.sym 58832 U$$2.mem_addr[5]
.sym 58837 U$$2.mem_addr[11]
.sym 58846 U$$2.mem_addr[8]
.sym 58858 U$$2.picorv32.cpu_state[0]
.sym 58865 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19673
.sym 58868 U$$2.picorv32.latched_rd[2]
.sym 58871 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 58873 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 58881 $abc$27913$auto$alumacc.cc:491:replace_alu$4903[29]
.sym 58893 U$$2.mem_addr[19]
.sym 58895 U$$2.mem_addr[21]
.sym 58899 U$$2.mem_addr[16]
.sym 58900 U$$2.mem_addr[18]
.sym 58901 U$$2.mem_addr[17]
.sym 58904 U$$2.mem_addr[15]
.sym 58905 U$$2.mem_addr[24]
.sym 58915 U$$2.mem_addr[13]
.sym 58924 U$$2.mem_addr[18]
.sym 58930 U$$2.mem_addr[24]
.sym 58939 U$$2.mem_addr[13]
.sym 58943 U$$2.mem_addr[15]
.sym 58950 U$$2.mem_addr[21]
.sym 58957 U$$2.mem_addr[19]
.sym 58961 U$$2.mem_addr[16]
.sym 58966 U$$2.mem_addr[17]
.sym 58985 U$$2.picorv32.mem_do_rinst
.sym 58992 U$$2.picorv32.latched_rd[4]
.sym 58994 U$$2.picorv32.latched_rd[3]
.sym 59016 U$$2.mem_addr[27]
.sym 59018 U$$2.mem_addr[28]
.sym 59019 U$$2.mem_addr[23]
.sym 59021 U$$2.mem_addr[25]
.sym 59027 U$$2.mem_addr[22]
.sym 59028 U$$2.mem_addr[26]
.sym 59049 U$$2.mem_addr[22]
.sym 59053 U$$2.mem_addr[26]
.sym 59060 U$$2.mem_addr[23]
.sym 59068 U$$2.mem_addr[28]
.sym 59078 U$$2.mem_addr[27]
.sym 59091 U$$2.mem_addr[25]
.sym 59099 $abc$27913$auto$alumacc.cc:491:replace_alu$4903[29]
.sym 59141 U$$2.mem_addr[30]
.sym 59143 U$$2.mem_addr[31]
.sym 59151 U$$2.mem_addr[29]
.sym 59203 U$$2.mem_addr[31]
.sym 59207 U$$2.mem_addr[29]
.sym 59215 U$$2.mem_addr[30]
.sym 60560 U$$2.picorv32.reg_next_pc[21]
.sym 60570 U$$2.picorv32.next_pc[22]
.sym 60572 U$$2.picorv32.reg_pc[20]
.sym 60573 U$$2.picorv32.reg_pc[10]
.sym 60603 U$$2.picorv32.reg_next_pc[29]
.sym 60607 U$$2.picorv32.latched_store
.sym 60610 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[28]_new_inv_
.sym 60619 U$$2.picorv32.latched_stalu
.sym 60622 U$$2.picorv32.latched_branch
.sym 60654 U$$2.picorv32.reg_next_pc[29]
.sym 60655 U$$2.picorv32.latched_branch
.sym 60656 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[28]_new_inv_
.sym 60657 U$$2.picorv32.latched_store
.sym 60661 U$$2.picorv32.latched_stalu
.sym 60677 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 60678 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[23]_new_inv_
.sym 60680 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[28]_new_inv_
.sym 60681 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 60682 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 60683 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 60684 U$$2.picorv32.reg_next_pc[8]
.sym 60687 U$$2.picorv32.next_pc[26]
.sym 60688 U$$2.picorv32.reg_pc[11]
.sym 60694 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 60705 U$$2.picorv32.reg_next_pc[4]
.sym 60714 U$$2.picorv32.latched_stalu
.sym 60717 U$$2.picorv32.latched_branch
.sym 60719 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 60723 U$$2.picorv32.reg_out[27]
.sym 60728 U$$2.picorv32.decoder_trigger
.sym 60731 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 60732 U$$2.picorv32.latched_branch
.sym 60733 U$$2.picorv32.latched_branch
.sym 60734 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 60735 cd_sync.ready
.sym 60738 U$$2.picorv32.latched_stalu
.sym 60739 U$$2.picorv32.pcpi_rs2[20]
.sym 60741 U$$2.picorv32.latched_branch
.sym 60742 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 60747 U$$2.picorv32.latched_store
.sym 60754 U$$2.picorv32.instr_jal
.sym 60756 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[8]
.sym 60758 $abc$27913$new_n4307_
.sym 60759 U$$2.picorv32.latched_store
.sym 60760 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[7]
.sym 60762 U$$2.picorv32.instr_jal
.sym 60764 U$$2.picorv32.compressed_instr
.sym 60767 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 60768 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 60769 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[8]
.sym 60771 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[7]
.sym 60772 U$$2.picorv32.latched_branch
.sym 60774 $abc$27913$new_n4301_
.sym 60775 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 60779 $abc$27913$new_n4345_
.sym 60780 U$$2.picorv32.reg_next_pc[26]
.sym 60781 U$$2.picorv32.reg_out[26]
.sym 60782 U$$2.picorv32.decoder_trigger
.sym 60783 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 60784 U$$2.picorv32.reg_next_pc[30]
.sym 60787 $abc$27913$new_n4301_
.sym 60788 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 60790 U$$2.picorv32.decoder_trigger
.sym 60793 U$$2.picorv32.latched_store
.sym 60794 U$$2.picorv32.latched_branch
.sym 60795 U$$2.picorv32.reg_next_pc[30]
.sym 60796 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 60799 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 60801 $abc$27913$new_n4345_
.sym 60802 U$$2.picorv32.decoder_trigger
.sym 60805 U$$2.picorv32.reg_next_pc[26]
.sym 60806 U$$2.picorv32.latched_branch
.sym 60807 U$$2.picorv32.latched_store
.sym 60808 U$$2.picorv32.reg_out[26]
.sym 60811 U$$2.picorv32.instr_jal
.sym 60812 U$$2.picorv32.decoder_trigger
.sym 60813 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[7]
.sym 60814 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[7]
.sym 60817 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 60818 $abc$27913$new_n4307_
.sym 60819 U$$2.picorv32.decoder_trigger
.sym 60826 U$$2.picorv32.compressed_instr
.sym 60829 U$$2.picorv32.instr_jal
.sym 60830 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[8]
.sym 60831 U$$2.picorv32.decoder_trigger
.sym 60832 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[8]
.sym 60833 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 60834 cd_sync_clk16_0__i_$glb_clk
.sym 60835 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 60836 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 60837 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 60838 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[21]_new_inv_
.sym 60839 U$$2.picorv32.next_pc[8]
.sym 60840 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 60841 U$$2.picorv32.reg_next_pc[24]
.sym 60842 U$$2.picorv32.reg_next_pc[12]
.sym 60843 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[7]_new_inv_
.sym 60846 U$$2.picorv32.reg_pc[22]
.sym 60852 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 60856 U$$2.picorv32.reg_out[24]
.sym 60857 U$$2.picorv32.alu_add_sub[30]
.sym 60859 U$$2.picorv32.reg_out[29]
.sym 60860 U$$2.picorv32.reg_out[26]
.sym 60862 U$$2.picorv32.reg_pc[24]
.sym 60864 U$$2.picorv32.latched_store
.sym 60865 U$$2.picorv32.latched_store
.sym 60866 U$$2.picorv32.decoder_trigger
.sym 60868 U$$2.picorv32.latched_store
.sym 60869 U$$2.picorv32.latched_store
.sym 60871 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 60880 U$$2.picorv32.reg_out[22]
.sym 60883 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 60884 U$$2.picorv32.decoder_trigger
.sym 60888 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[12]
.sym 60890 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 60891 $abc$27913$new_n4337_
.sym 60892 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[12]
.sym 60893 $abc$27913$new_n4333_
.sym 60894 U$$2.picorv32.latched_store
.sym 60898 U$$2.picorv32.latched_branch
.sym 60899 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 60900 U$$2.picorv32.reg_out[20]
.sym 60903 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[21]_new_inv_
.sym 60904 U$$2.picorv32.reg_next_pc[22]
.sym 60905 U$$2.picorv32.instr_jal
.sym 60906 U$$2.picorv32.latched_branch
.sym 60908 U$$2.picorv32.reg_next_pc[20]
.sym 60910 U$$2.picorv32.reg_next_pc[22]
.sym 60911 U$$2.picorv32.reg_out[22]
.sym 60912 U$$2.picorv32.latched_branch
.sym 60913 U$$2.picorv32.latched_store
.sym 60919 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 60922 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[12]
.sym 60923 U$$2.picorv32.instr_jal
.sym 60924 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[12]
.sym 60925 U$$2.picorv32.decoder_trigger
.sym 60928 $abc$27913$new_n4337_
.sym 60930 U$$2.picorv32.decoder_trigger
.sym 60931 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 60934 U$$2.picorv32.latched_branch
.sym 60935 U$$2.picorv32.latched_store
.sym 60936 U$$2.picorv32.reg_next_pc[20]
.sym 60937 U$$2.picorv32.reg_out[20]
.sym 60940 U$$2.picorv32.latched_store
.sym 60941 U$$2.picorv32.reg_next_pc[22]
.sym 60942 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[21]_new_inv_
.sym 60943 U$$2.picorv32.latched_branch
.sym 60946 U$$2.picorv32.reg_next_pc[20]
.sym 60947 U$$2.picorv32.latched_branch
.sym 60948 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 60949 U$$2.picorv32.latched_store
.sym 60952 U$$2.picorv32.decoder_trigger
.sym 60953 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 60955 $abc$27913$new_n4333_
.sym 60956 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 60957 cd_sync_clk16_0__i_$glb_clk
.sym 60958 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 60959 U$$2.picorv32.next_pc[28]
.sym 60960 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 60961 U$$2.picorv32.reg_next_pc[28]
.sym 60962 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 60963 U$$2.picorv32.next_pc[24]
.sym 60964 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12993[0]_new_inv_
.sym 60965 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[18]_new_inv_
.sym 60966 U$$2.picorv32.reg_pc[24]
.sym 60969 U$$2.picorv32.reg_pc[9]
.sym 60970 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[13]
.sym 60972 U$$2.picorv32.alu_out_q[22]
.sym 60973 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 60978 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 60983 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[3]_new_inv_
.sym 60984 U$$2.picorv32.reg_out[4]
.sym 60987 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 60988 U$$2.picorv32.reg_next_pc[4]
.sym 60989 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[15]
.sym 60990 U$$2.picorv32.latched_branch
.sym 60991 U$$2.picorv32.reg_next_pc[12]
.sym 60992 U$$2.picorv32.reg_out[22]
.sym 60993 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[7]_new_inv_
.sym 60994 U$$2.picorv32.decoder_trigger
.sym 61000 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[23]
.sym 61002 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[24]
.sym 61004 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[21]
.sym 61005 U$$2.picorv32.instr_jal
.sym 61006 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[23]
.sym 61007 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[15]
.sym 61008 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 61009 $abc$27913$new_n4335_
.sym 61011 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[22]
.sym 61013 U$$2.picorv32.instr_jal
.sym 61015 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[24]
.sym 61016 U$$2.picorv32.latched_branch
.sym 61017 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 61020 $abc$27913$new_n4339_
.sym 61021 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[22]
.sym 61022 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[15]
.sym 61023 U$$2.picorv32.reg_next_pc[19]
.sym 61025 U$$2.picorv32.latched_store
.sym 61026 U$$2.picorv32.decoder_trigger
.sym 61029 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[21]
.sym 61030 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[18]_new_inv_
.sym 61033 U$$2.picorv32.latched_branch
.sym 61034 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[18]_new_inv_
.sym 61035 U$$2.picorv32.latched_store
.sym 61036 U$$2.picorv32.reg_next_pc[19]
.sym 61039 U$$2.picorv32.instr_jal
.sym 61040 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[21]
.sym 61041 U$$2.picorv32.decoder_trigger
.sym 61042 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[21]
.sym 61046 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 61047 $abc$27913$new_n4335_
.sym 61048 U$$2.picorv32.decoder_trigger
.sym 61051 U$$2.picorv32.decoder_trigger
.sym 61052 U$$2.picorv32.instr_jal
.sym 61053 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[15]
.sym 61054 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[15]
.sym 61057 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[23]
.sym 61058 U$$2.picorv32.decoder_trigger
.sym 61059 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[23]
.sym 61060 U$$2.picorv32.instr_jal
.sym 61063 U$$2.picorv32.decoder_trigger
.sym 61064 $abc$27913$new_n4339_
.sym 61065 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 61069 U$$2.picorv32.instr_jal
.sym 61070 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[22]
.sym 61071 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[22]
.sym 61072 U$$2.picorv32.decoder_trigger
.sym 61075 U$$2.picorv32.decoder_trigger
.sym 61076 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[24]
.sym 61077 U$$2.picorv32.instr_jal
.sym 61078 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[24]
.sym 61079 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 61080 cd_sync_clk16_0__i_$glb_clk
.sym 61081 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 61082 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[8]_new_inv_
.sym 61083 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 61084 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[27]_new_inv_
.sym 61085 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12945[1]_new_
.sym 61086 U$$2.picorv32.reg_pc[8]
.sym 61087 U$$2.picorv32.next_pc[12]
.sym 61088 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[3]_new_inv_
.sym 61089 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[11]_new_inv_
.sym 61092 U$$2.picorv32.cpuregs_wrdata[2]
.sym 61094 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 61097 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 61101 U$$2.picorv32.pcpi_rs1[30]
.sym 61106 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 61107 U$$2.picorv32.reg_pc[8]
.sym 61108 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 61109 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[17]_new_inv_
.sym 61110 U$$2.picorv32.reg_out[19]
.sym 61111 U$$2.picorv32.reg_pc[31]
.sym 61112 U$$2.picorv32.reg_pc[12]
.sym 61113 U$$2.picorv32.reg_next_pc[23]
.sym 61114 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 61115 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[8]_new_inv_
.sym 61116 U$$2.picorv32.reg_pc[24]
.sym 61117 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 61124 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[26]
.sym 61125 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 61126 $abc$27913$new_n4323_
.sym 61128 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 61130 $abc$27913$new_n4299_
.sym 61133 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[22]_new_inv_
.sym 61134 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[28]
.sym 61135 U$$2.picorv32.instr_jal
.sym 61136 U$$2.picorv32.reg_next_pc[23]
.sym 61137 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[28]
.sym 61138 U$$2.picorv32.decoder_trigger
.sym 61140 U$$2.picorv32.latched_store
.sym 61142 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 61144 U$$2.picorv32.reg_out[4]
.sym 61148 U$$2.picorv32.reg_next_pc[4]
.sym 61150 U$$2.picorv32.latched_branch
.sym 61153 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[3]_new_inv_
.sym 61154 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[26]
.sym 61156 U$$2.picorv32.latched_branch
.sym 61157 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[22]_new_inv_
.sym 61158 U$$2.picorv32.reg_next_pc[23]
.sym 61159 U$$2.picorv32.latched_store
.sym 61163 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 61168 U$$2.picorv32.decoder_trigger
.sym 61169 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[26]
.sym 61170 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[26]
.sym 61171 U$$2.picorv32.instr_jal
.sym 61174 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 61175 U$$2.picorv32.decoder_trigger
.sym 61176 $abc$27913$new_n4323_
.sym 61180 U$$2.picorv32.latched_branch
.sym 61181 U$$2.picorv32.latched_store
.sym 61182 U$$2.picorv32.reg_next_pc[4]
.sym 61183 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[3]_new_inv_
.sym 61186 $abc$27913$new_n4299_
.sym 61187 U$$2.picorv32.decoder_trigger
.sym 61188 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 61192 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[28]
.sym 61193 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[28]
.sym 61194 U$$2.picorv32.decoder_trigger
.sym 61195 U$$2.picorv32.instr_jal
.sym 61198 U$$2.picorv32.reg_out[4]
.sym 61199 U$$2.picorv32.reg_next_pc[4]
.sym 61200 U$$2.picorv32.latched_store
.sym 61201 U$$2.picorv32.latched_branch
.sym 61202 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 61203 cd_sync_clk16_0__i_$glb_clk
.sym 61204 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 61205 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13003[0]_new_inv_
.sym 61206 U$$2.picorv32.reg_pc[12]
.sym 61207 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[14]_new_inv_
.sym 61208 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12945[0]_new_inv_
.sym 61209 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 61210 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[20]_new_inv_
.sym 61211 U$$2.picorv32.next_pc[9]
.sym 61212 U$$2.picorv32.reg_next_pc[9]
.sym 61215 U$$2.picorv32.reg_pc[15]
.sym 61216 U$$2.picorv32.reg_pc[17]
.sym 61217 U$$2.picorv32.pcpi_rs1[12]
.sym 61220 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[29]
.sym 61221 U$$2.picorv32.reg_out[28]
.sym 61222 U$$2.picorv32.pcpi_rs1[28]
.sym 61223 U$$2.picorv32.pcpi_rs2[22]
.sym 61225 U$$2.picorv32.reg_out[9]
.sym 61226 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 61227 U$$2.picorv32.latched_is_lb
.sym 61229 U$$2.picorv32.reg_pc[21]
.sym 61230 U$$2.picorv32.latched_branch
.sym 61231 U$$2.picorv32.reg_pc[18]
.sym 61232 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 61233 U$$2.picorv32.reg_pc[23]
.sym 61234 U$$2.picorv32.reg_next_pc[17]
.sym 61235 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 61236 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 61237 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 61238 U$$2.picorv32.reg_pc[16]
.sym 61239 U$$2.picorv32.latched_stalu
.sym 61240 U$$2.picorv32.reg_pc[19]
.sym 61246 U$$2.picorv32.latched_branch
.sym 61249 U$$2.picorv32.reg_next_pc[15]
.sym 61250 U$$2.picorv32.latched_store
.sym 61251 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 61254 $abc$27913$new_n4313_
.sym 61255 U$$2.picorv32.alu_out_q[23]
.sym 61256 U$$2.picorv32.reg_out[21]
.sym 61257 U$$2.picorv32.reg_next_pc[15]
.sym 61258 U$$2.picorv32.latched_store
.sym 61260 U$$2.picorv32.latched_branch
.sym 61261 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 61262 U$$2.picorv32.reg_next_pc[21]
.sym 61264 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[14]_new_inv_
.sym 61265 U$$2.picorv32.latched_stalu
.sym 61266 U$$2.picorv32.reg_out[23]
.sym 61272 U$$2.picorv32.reg_out[15]
.sym 61273 U$$2.picorv32.reg_next_pc[23]
.sym 61274 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 61277 U$$2.picorv32.decoder_trigger
.sym 61279 U$$2.picorv32.reg_next_pc[15]
.sym 61280 U$$2.picorv32.reg_out[15]
.sym 61281 U$$2.picorv32.latched_store
.sym 61282 U$$2.picorv32.latched_branch
.sym 61287 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 61291 U$$2.picorv32.reg_out[23]
.sym 61293 U$$2.picorv32.alu_out_q[23]
.sym 61294 U$$2.picorv32.latched_stalu
.sym 61299 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 61303 U$$2.picorv32.reg_out[23]
.sym 61304 U$$2.picorv32.latched_store
.sym 61305 U$$2.picorv32.reg_next_pc[23]
.sym 61306 U$$2.picorv32.latched_branch
.sym 61309 U$$2.picorv32.reg_next_pc[15]
.sym 61310 U$$2.picorv32.latched_branch
.sym 61311 U$$2.picorv32.latched_store
.sym 61312 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[14]_new_inv_
.sym 61315 U$$2.picorv32.decoder_trigger
.sym 61317 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 61318 $abc$27913$new_n4313_
.sym 61321 U$$2.picorv32.latched_branch
.sym 61322 U$$2.picorv32.latched_store
.sym 61323 U$$2.picorv32.reg_out[21]
.sym 61324 U$$2.picorv32.reg_next_pc[21]
.sym 61325 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 61326 cd_sync_clk16_0__i_$glb_clk
.sym 61327 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 61328 U$$2.picorv32.reg_pc[23]
.sym 61329 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[17]_new_inv_
.sym 61330 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13003[1]_new_
.sym 61331 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[16]_new_inv_
.sym 61332 U$$2.picorv32.reg_pc[28]
.sym 61333 U$$2.picorv32.reg_pc[30]
.sym 61334 U$$2.picorv32.reg_pc[21]
.sym 61335 U$$2.picorv32.reg_pc[18]
.sym 61337 U$$2.picorv32.alu_out_q[23]
.sym 61338 U$$2.picorv32.reg_pc[19]
.sym 61339 U$$2.picorv32.latched_compr
.sym 61340 U$$2.picorv32.pcpi_rs2[25]
.sym 61342 U$$2.picorv32.mem_la_wdata[6]
.sym 61344 U$$2.picorv32.mem_la_wdata[6]
.sym 61348 U$$2.picorv32.mem_la_wdata[1]
.sym 61350 U$$2.picorv32.pcpi_rs1[20]
.sym 61351 U$$2.picorv32.reg_out[9]
.sym 61352 U$$2.picorv32.latched_store
.sym 61353 U$$2.picorv32.reg_pc[28]
.sym 61354 $PACKER_VCC_NET
.sym 61355 U$$2.picorv32.reg_pc[30]
.sym 61356 U$$2.picorv32.latched_store
.sym 61358 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[20]_new_inv_
.sym 61359 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 61362 U$$2.picorv32.reg_pc[24]
.sym 61363 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 61369 U$$2.picorv32.reg_out[16]
.sym 61370 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[9]_new_inv_
.sym 61372 U$$2.picorv32.alu_out_q[16]
.sym 61373 U$$2.picorv32.reg_next_pc[18]
.sym 61374 U$$2.picorv32.alu_out_q[11]
.sym 61375 U$$2.picorv32.reg_next_pc[10]
.sym 61378 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 61382 U$$2.picorv32.latched_store
.sym 61386 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[17]_new_inv_
.sym 61387 U$$2.picorv32.reg_out[11]
.sym 61388 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[16]_new_inv_
.sym 61390 U$$2.picorv32.latched_branch
.sym 61392 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 61394 U$$2.picorv32.reg_next_pc[17]
.sym 61397 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 61399 U$$2.picorv32.latched_stalu
.sym 61403 U$$2.picorv32.latched_stalu
.sym 61404 U$$2.picorv32.reg_out[11]
.sym 61405 U$$2.picorv32.alu_out_q[11]
.sym 61408 U$$2.picorv32.latched_branch
.sym 61409 U$$2.picorv32.reg_next_pc[17]
.sym 61410 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[16]_new_inv_
.sym 61411 U$$2.picorv32.latched_store
.sym 61414 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 61420 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 61426 U$$2.picorv32.reg_out[16]
.sym 61427 U$$2.picorv32.latched_stalu
.sym 61429 U$$2.picorv32.alu_out_q[16]
.sym 61432 U$$2.picorv32.latched_branch
.sym 61433 U$$2.picorv32.reg_next_pc[18]
.sym 61434 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[17]_new_inv_
.sym 61435 U$$2.picorv32.latched_store
.sym 61439 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 61444 U$$2.picorv32.latched_branch
.sym 61445 U$$2.picorv32.latched_store
.sym 61446 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[9]_new_inv_
.sym 61447 U$$2.picorv32.reg_next_pc[10]
.sym 61448 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 61449 cd_sync_clk16_0__i_$glb_clk
.sym 61450 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 61451 U$$2.picorv32.alu_out_q[18]
.sym 61452 U$$2.picorv32.alu_out_q[10]
.sym 61453 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12917[0]_new_inv_
.sym 61454 U$$2.picorv32.alu_out_q[7]
.sym 61455 U$$2.picorv32.alu_add_sub[10]
.sym 61456 U$$2.picorv32.alu_add_sub[13]
.sym 61457 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12917[1]_new_
.sym 61458 U$$2.picorv32.alu_add_sub[18]
.sym 61462 U$$2.picorv32.cpuregs_wrdata[10]
.sym 61463 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[10]_new_inv_
.sym 61464 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 61465 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[1]
.sym 61468 U$$2.picorv32.latched_is_lb
.sym 61470 U$$2.picorv32.alu_out_q[11]
.sym 61471 U$$2.picorv32.reg_out[18]
.sym 61472 U$$2.picorv32.latched_is_lh
.sym 61473 U$$2.picorv32.pcpi_rs1[16]
.sym 61474 U$$2.picorv32.mem_wordsize[1]
.sym 61475 U$$2.picorv32.reg_pc[10]
.sym 61476 U$$2.picorv32.reg_pc[17]
.sym 61477 U$$2.picorv32.alu_add_sub[3]
.sym 61478 U$$2.picorv32.reg_pc[12]
.sym 61479 U$$2.picorv32.reg_pc[29]
.sym 61480 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[15]_new_inv_
.sym 61481 U$$2.picorv32.reg_pc[30]
.sym 61482 U$$2.picorv32.cpuregs_wrdata[16]
.sym 61483 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[3]_new_inv_
.sym 61484 U$$2.picorv32.reg_pc[11]
.sym 61485 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[7]_new_inv_
.sym 61486 U$$2.picorv32.decoder_trigger
.sym 61494 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 61498 U$$2.picorv32.reg_out[10]
.sym 61499 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 61500 U$$2.picorv32.latched_branch
.sym 61502 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 61503 U$$2.picorv32.reg_next_pc[3]
.sym 61504 U$$2.picorv32.reg_next_pc[10]
.sym 61505 U$$2.picorv32.reg_out[13]
.sym 61506 U$$2.picorv32.alu_out_q[13]
.sym 61507 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 61509 U$$2.picorv32.alu_out_q[10]
.sym 61510 U$$2.picorv32.latched_branch
.sym 61511 U$$2.picorv32.latched_stalu
.sym 61512 U$$2.picorv32.latched_store
.sym 61513 U$$2.picorv32.reg_out[10]
.sym 61516 U$$2.picorv32.latched_stalu
.sym 61518 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[2]_new_inv_
.sym 61526 U$$2.picorv32.alu_out_q[13]
.sym 61527 U$$2.picorv32.reg_out[13]
.sym 61528 U$$2.picorv32.latched_stalu
.sym 61531 U$$2.picorv32.latched_stalu
.sym 61532 U$$2.picorv32.reg_out[10]
.sym 61533 U$$2.picorv32.alu_out_q[10]
.sym 61540 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 61543 U$$2.picorv32.latched_branch
.sym 61544 U$$2.picorv32.reg_next_pc[3]
.sym 61545 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[2]_new_inv_
.sym 61546 U$$2.picorv32.latched_store
.sym 61549 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 61555 U$$2.picorv32.reg_out[10]
.sym 61556 U$$2.picorv32.latched_store
.sym 61557 U$$2.picorv32.reg_next_pc[10]
.sym 61558 U$$2.picorv32.latched_branch
.sym 61563 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 61569 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 61571 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 61572 cd_sync_clk16_0__i_$glb_clk
.sym 61573 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 61574 U$$2.picorv32.alu_out_q[6]
.sym 61575 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13018[1]_new_
.sym 61576 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[2]_new_inv_
.sym 61577 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12954[0]_new_inv_
.sym 61578 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13018[0]_new_inv_
.sym 61579 U$$2.picorv32.cpuregs_wrdata[4]
.sym 61580 U$$2.picorv32.alu_out_q[3]
.sym 61581 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61584 U$$2.picorv32.cpuregs_wrdata[13]
.sym 61587 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[18]
.sym 61588 U$$2.picorv32.next_pc[10]
.sym 61589 U$$2.picorv32.pcpi_rs2[13]
.sym 61590 U$$2.picorv32.pcpi_rs1[13]
.sym 61592 U$$2.picorv32.cpu_state[3]
.sym 61594 U$$2.picorv32.reg_out[10]
.sym 61595 U$$2.picorv32.pcpi_rs1[15]
.sym 61596 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[10]
.sym 61598 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 61599 U$$2.picorv32.reg_pc[8]
.sym 61600 U$$2.picorv32.reg_pc[12]
.sym 61601 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[13]
.sym 61602 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[17]_new_inv_
.sym 61603 U$$2.picorv32.reg_pc[10]
.sym 61604 U$$2.picorv32.reg_pc[31]
.sym 61605 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61606 U$$2.picorv32.decoded_imm[18]
.sym 61607 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[8]_new_inv_
.sym 61608 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 61609 U$$2.picorv32.mem_la_wdata[1]
.sym 61615 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[5]_new_inv_
.sym 61616 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[9]_new_inv_
.sym 61617 U$$2.picorv32.reg_out[6]
.sym 61618 U$$2.picorv32.alu_out_q[2]
.sym 61619 U$$2.picorv32.reg_out[2]
.sym 61620 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[6]
.sym 61623 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[12]_new_inv_
.sym 61624 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[2]
.sym 61625 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[3]
.sym 61631 U$$2.picorv32.alu_out_q[6]
.sym 61633 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[10]
.sym 61635 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[13]
.sym 61636 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[1]_new_inv_
.sym 61638 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[16]
.sym 61640 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[15]_new_inv_
.sym 61641 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[2]_new_inv_
.sym 61645 U$$2.picorv32.latched_stalu
.sym 61646 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61648 U$$2.picorv32.reg_out[6]
.sym 61650 U$$2.picorv32.alu_out_q[6]
.sym 61651 U$$2.picorv32.latched_stalu
.sym 61654 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[16]
.sym 61655 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61657 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[15]_new_inv_
.sym 61660 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[10]
.sym 61661 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[9]_new_inv_
.sym 61662 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61666 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[12]_new_inv_
.sym 61667 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[13]
.sym 61669 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61672 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[5]_new_inv_
.sym 61673 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[6]
.sym 61674 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61678 U$$2.picorv32.latched_stalu
.sym 61679 U$$2.picorv32.reg_out[2]
.sym 61680 U$$2.picorv32.alu_out_q[2]
.sym 61684 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61685 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[3]
.sym 61687 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[2]_new_inv_
.sym 61690 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[1]_new_inv_
.sym 61691 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61693 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[2]
.sym 61697 U$$2.picorv32.pcpi_rs2[20]
.sym 61698 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12954[1]_new_
.sym 61699 U$$2.picorv32.cpuregs_wrdata[9]
.sym 61700 U$$2.picorv32.cpuregs_wrdata[12]
.sym 61701 U$$2.picorv32.cpuregs_wrdata[8]
.sym 61702 U$$2.picorv32.pcpi_rs2[18]
.sym 61703 U$$2.picorv32.pcpi_rs2[15]
.sym 61704 $abc$27913$techmap\U$$2.picorv32.$ternary$picorv32.v:1316$1358_Y[0]
.sym 61705 U$$2.picorv32.cpuregs_wrdata[6]
.sym 61709 U$$2.picorv32.pcpi_rs2[12]
.sym 61710 U$$2.picorv32.pcpi_rs2[22]
.sym 61711 U$$2.picorv32.alu_out_q[13]
.sym 61712 U$$2.picorv32.pcpi_rs1[23]
.sym 61714 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 61715 U$$2.picorv32.pcpi_rs1[17]
.sym 61717 U$$2.picorv32.pcpi_rs1[21]
.sym 61718 U$$2.picorv32.reg_pc[2]
.sym 61719 U$$2.picorv32.mem_wordsize[0]
.sym 61721 U$$2.picorv32.reg_pc[7]
.sym 61722 U$$2.picorv32.cpuregs_wrdata[8]
.sym 61724 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[16]
.sym 61725 U$$2.picorv32.reg_pc[23]
.sym 61726 U$$2.picorv32.latched_branch
.sym 61727 U$$2.picorv32.pcpi_rs2[19]
.sym 61728 U$$2.picorv32.reg_pc[18]
.sym 61729 U$$2.picorv32.reg_pc[21]
.sym 61730 U$$2.picorv32.reg_pc[16]
.sym 61731 U$$2.picorv32.latched_stalu
.sym 61739 U$$2.picorv32.reg_pc[2]
.sym 61742 U$$2.picorv32.reg_pc[7]
.sym 61753 $abc$27913$auto$alumacc.cc:474:replace_alu$4918.BB[2]
.sym 61754 U$$2.picorv32.latched_compr
.sym 61759 U$$2.picorv32.reg_pc[8]
.sym 61760 U$$2.picorv32.reg_pc[5]
.sym 61762 U$$2.picorv32.reg_pc[1]
.sym 61763 U$$2.picorv32.reg_pc[3]
.sym 61765 U$$2.picorv32.reg_pc[4]
.sym 61767 U$$2.picorv32.reg_pc[6]
.sym 61770 $auto$alumacc.cc:474:replace_alu$4918.C[2]
.sym 61772 U$$2.picorv32.reg_pc[1]
.sym 61773 U$$2.picorv32.latched_compr
.sym 61776 $auto$alumacc.cc:474:replace_alu$4918.C[3]
.sym 61778 $abc$27913$auto$alumacc.cc:474:replace_alu$4918.BB[2]
.sym 61779 U$$2.picorv32.reg_pc[2]
.sym 61780 $auto$alumacc.cc:474:replace_alu$4918.C[2]
.sym 61782 $auto$alumacc.cc:474:replace_alu$4918.C[4]
.sym 61785 U$$2.picorv32.reg_pc[3]
.sym 61786 $auto$alumacc.cc:474:replace_alu$4918.C[3]
.sym 61788 $auto$alumacc.cc:474:replace_alu$4918.C[5]
.sym 61790 U$$2.picorv32.reg_pc[4]
.sym 61792 $auto$alumacc.cc:474:replace_alu$4918.C[4]
.sym 61794 $auto$alumacc.cc:474:replace_alu$4918.C[6]
.sym 61797 U$$2.picorv32.reg_pc[5]
.sym 61798 $auto$alumacc.cc:474:replace_alu$4918.C[5]
.sym 61800 $auto$alumacc.cc:474:replace_alu$4918.C[7]
.sym 61802 U$$2.picorv32.reg_pc[6]
.sym 61804 $auto$alumacc.cc:474:replace_alu$4918.C[6]
.sym 61806 $auto$alumacc.cc:474:replace_alu$4918.C[8]
.sym 61809 U$$2.picorv32.reg_pc[7]
.sym 61810 $auto$alumacc.cc:474:replace_alu$4918.C[7]
.sym 61812 $auto$alumacc.cc:474:replace_alu$4918.C[9]
.sym 61815 U$$2.picorv32.reg_pc[8]
.sym 61816 $auto$alumacc.cc:474:replace_alu$4918.C[8]
.sym 61820 U$$2.picorv32.cpuregs_wrdata[19]
.sym 61821 U$$2.picorv32.cpuregs_wrdata[20]
.sym 61822 $abc$27913$U$$2.picorv32.cpuregs_rs2[20]_new_
.sym 61823 U$$2.picorv32.cpuregs_wrdata[21]
.sym 61824 U$$2.picorv32.cpuregs_wrdata[18]
.sym 61825 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[4]
.sym 61826 U$$2.picorv32.cpuregs_wrdata[15]
.sym 61827 U$$2.picorv32.cpuregs_wrdata[24]
.sym 61832 U$$2.picorv32.pcpi_rs2[30]
.sym 61833 U$$2.picorv32.pcpi_rs2[15]
.sym 61836 U$$2.picorv32.pcpi_rs2[25]
.sym 61837 U$$2.picorv32.pcpi_rs2[12]
.sym 61838 U$$2.picorv32.pcpi_rs1[6]
.sym 61839 U$$2.picorv32.pcpi_rs2[20]
.sym 61840 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 61844 $abc$27913$U$$2.picorv32.cpuregs_rs2[15]_new_
.sym 61845 U$$2.picorv32.mem_la_wdata[6]
.sym 61846 U$$2.picorv32.cpuregs_wrdata[12]
.sym 61847 U$$2.picorv32.reg_pc[24]
.sym 61848 U$$2.picorv32.latched_store
.sym 61849 U$$2.picorv32.cpuregs_wrdata[15]
.sym 61850 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[20]_new_inv_
.sym 61851 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 61852 U$$2.picorv32.cpuregs_wrdata[3]
.sym 61853 U$$2.picorv32.reg_pc[28]
.sym 61854 $PACKER_VCC_NET
.sym 61855 U$$2.picorv32.pcpi_rs1[8]
.sym 61856 $auto$alumacc.cc:474:replace_alu$4918.C[9]
.sym 61864 U$$2.picorv32.reg_pc[14]
.sym 61872 U$$2.picorv32.reg_pc[12]
.sym 61875 U$$2.picorv32.reg_pc[13]
.sym 61880 U$$2.picorv32.reg_pc[10]
.sym 61882 U$$2.picorv32.reg_pc[15]
.sym 61886 U$$2.picorv32.reg_pc[9]
.sym 61889 U$$2.picorv32.reg_pc[11]
.sym 61890 U$$2.picorv32.reg_pc[16]
.sym 61893 $auto$alumacc.cc:474:replace_alu$4918.C[10]
.sym 61896 U$$2.picorv32.reg_pc[9]
.sym 61897 $auto$alumacc.cc:474:replace_alu$4918.C[9]
.sym 61899 $auto$alumacc.cc:474:replace_alu$4918.C[11]
.sym 61902 U$$2.picorv32.reg_pc[10]
.sym 61903 $auto$alumacc.cc:474:replace_alu$4918.C[10]
.sym 61905 $auto$alumacc.cc:474:replace_alu$4918.C[12]
.sym 61907 U$$2.picorv32.reg_pc[11]
.sym 61909 $auto$alumacc.cc:474:replace_alu$4918.C[11]
.sym 61911 $auto$alumacc.cc:474:replace_alu$4918.C[13]
.sym 61913 U$$2.picorv32.reg_pc[12]
.sym 61915 $auto$alumacc.cc:474:replace_alu$4918.C[12]
.sym 61917 $auto$alumacc.cc:474:replace_alu$4918.C[14]
.sym 61919 U$$2.picorv32.reg_pc[13]
.sym 61921 $auto$alumacc.cc:474:replace_alu$4918.C[13]
.sym 61923 $auto$alumacc.cc:474:replace_alu$4918.C[15]
.sym 61926 U$$2.picorv32.reg_pc[14]
.sym 61927 $auto$alumacc.cc:474:replace_alu$4918.C[14]
.sym 61929 $auto$alumacc.cc:474:replace_alu$4918.C[16]
.sym 61931 U$$2.picorv32.reg_pc[15]
.sym 61933 $auto$alumacc.cc:474:replace_alu$4918.C[15]
.sym 61935 $auto$alumacc.cc:474:replace_alu$4918.C[17]
.sym 61937 U$$2.picorv32.reg_pc[16]
.sym 61939 $auto$alumacc.cc:474:replace_alu$4918.C[16]
.sym 61943 U$$2.picorv32.cpuregs_wrdata[30]
.sym 61944 U$$2.picorv32.cpuregs_wrdata[22]
.sym 61945 U$$2.picorv32.cpuregs_wrdata[28]
.sym 61946 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[13]
.sym 61947 U$$2.picorv32.cpuregs_wrdata[29]
.sym 61948 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 61949 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[1]
.sym 61950 U$$2.picorv32.cpuregs_wrdata[17]
.sym 61952 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[4]
.sym 61954 U$$2.picorv32.next_pc[22]
.sym 61955 U$$2.picorv32.alu_out_q[5]
.sym 61956 U$$2.picorv32.mem_wordsize[1]
.sym 61957 U$$2.picorv32.cpu_state[6]
.sym 61958 U$$2.picorv32.reg_pc[2]
.sym 61960 U$$2.picorv32.cpuregs_wrdata[24]
.sym 61961 U$$2.picorv32.latched_is_lh
.sym 61963 $abc$27913$new_n2597_
.sym 61964 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 61965 U$$2.picorv32.reg_pc[27]
.sym 61966 U$$2.picorv32.pcpi_rs1[23]
.sym 61967 U$$2.picorv32.pcpi_rs1[10]
.sym 61968 U$$2.picorv32.is_lui_auipc_jal
.sym 61969 U$$2.picorv32.is_lui_auipc_jal
.sym 61970 U$$2.picorv32.decoder_trigger
.sym 61971 U$$2.picorv32.pcpi_rs1[22]
.sym 61972 $abc$27913$new_n2703_
.sym 61973 U$$2.picorv32.reg_pc[30]
.sym 61974 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 61975 $abc$27913$new_n2709_
.sym 61976 U$$2.picorv32.reg_pc[29]
.sym 61978 U$$2.picorv32.cpuregs_wrdata[22]
.sym 61979 $auto$alumacc.cc:474:replace_alu$4918.C[17]
.sym 61997 U$$2.picorv32.reg_pc[23]
.sym 61998 U$$2.picorv32.reg_pc[18]
.sym 62001 U$$2.picorv32.reg_pc[21]
.sym 62003 U$$2.picorv32.reg_pc[17]
.sym 62005 U$$2.picorv32.reg_pc[22]
.sym 62007 U$$2.picorv32.reg_pc[24]
.sym 62009 U$$2.picorv32.reg_pc[20]
.sym 62013 U$$2.picorv32.reg_pc[19]
.sym 62016 $auto$alumacc.cc:474:replace_alu$4918.C[18]
.sym 62018 U$$2.picorv32.reg_pc[17]
.sym 62020 $auto$alumacc.cc:474:replace_alu$4918.C[17]
.sym 62022 $auto$alumacc.cc:474:replace_alu$4918.C[19]
.sym 62025 U$$2.picorv32.reg_pc[18]
.sym 62026 $auto$alumacc.cc:474:replace_alu$4918.C[18]
.sym 62028 $auto$alumacc.cc:474:replace_alu$4918.C[20]
.sym 62031 U$$2.picorv32.reg_pc[19]
.sym 62032 $auto$alumacc.cc:474:replace_alu$4918.C[19]
.sym 62034 $auto$alumacc.cc:474:replace_alu$4918.C[21]
.sym 62036 U$$2.picorv32.reg_pc[20]
.sym 62038 $auto$alumacc.cc:474:replace_alu$4918.C[20]
.sym 62040 $auto$alumacc.cc:474:replace_alu$4918.C[22]
.sym 62042 U$$2.picorv32.reg_pc[21]
.sym 62044 $auto$alumacc.cc:474:replace_alu$4918.C[21]
.sym 62046 $auto$alumacc.cc:474:replace_alu$4918.C[23]
.sym 62049 U$$2.picorv32.reg_pc[22]
.sym 62050 $auto$alumacc.cc:474:replace_alu$4918.C[22]
.sym 62052 $auto$alumacc.cc:474:replace_alu$4918.C[24]
.sym 62055 U$$2.picorv32.reg_pc[23]
.sym 62056 $auto$alumacc.cc:474:replace_alu$4918.C[23]
.sym 62058 $auto$alumacc.cc:474:replace_alu$4918.C[25]
.sym 62061 U$$2.picorv32.reg_pc[24]
.sym 62062 $auto$alumacc.cc:474:replace_alu$4918.C[24]
.sym 62066 U$$2.picorv32.cpuregs_wrdata[27]
.sym 62067 U$$2.picorv32.cpuregs_wrdata[26]
.sym 62068 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[12]
.sym 62069 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 62070 $abc$27913$new_n2730_
.sym 62071 $abc$27913$new_n4630_
.sym 62072 $abc$27913$new_n2723_
.sym 62073 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 62075 U$$2.picorv32.reg_pc[20]
.sym 62078 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[4]
.sym 62079 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[7]
.sym 62080 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[1]
.sym 62081 $abc$27913$new_n2597_
.sym 62083 U$$2.picorv32.pcpi_rs1[2]
.sym 62084 U$$2.picorv32.decoded_imm[5]
.sym 62085 U$$2.picorv32.latched_rd[2]
.sym 62087 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[7]
.sym 62088 U$$2.picorv32.decoded_imm[4]
.sym 62090 U$$2.picorv32.next_pc[8]
.sym 62091 U$$2.picorv32.reg_pc[10]
.sym 62092 U$$2.picorv32.reg_pc[31]
.sym 62093 $abc$27913$new_n4630_
.sym 62096 U$$2.picorv32.mem_la_wdata[1]
.sym 62097 U$$2.picorv32.decoded_imm[29]
.sym 62098 U$$2.picorv32.cpu_state[4]
.sym 62099 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 62100 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62101 U$$2.picorv32.cpuregs_wrdata[26]
.sym 62102 $auto$alumacc.cc:474:replace_alu$4918.C[25]
.sym 62107 $abc$27913$U$$2.picorv32.cpuregs_rs2[1]_new_
.sym 62110 U$$2.picorv32.reg_pc[31]
.sym 62112 U$$2.picorv32.reg_pc[25]
.sym 62115 U$$2.picorv32.decoded_imm[1]
.sym 62118 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 62123 U$$2.picorv32.reg_pc[28]
.sym 62126 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62129 U$$2.picorv32.is_lui_auipc_jal
.sym 62131 U$$2.picorv32.reg_pc[27]
.sym 62133 U$$2.picorv32.reg_pc[30]
.sym 62134 U$$2.picorv32.reg_pc[26]
.sym 62136 U$$2.picorv32.reg_pc[29]
.sym 62139 $auto$alumacc.cc:474:replace_alu$4918.C[26]
.sym 62141 U$$2.picorv32.reg_pc[25]
.sym 62143 $auto$alumacc.cc:474:replace_alu$4918.C[25]
.sym 62145 $auto$alumacc.cc:474:replace_alu$4918.C[27]
.sym 62147 U$$2.picorv32.reg_pc[26]
.sym 62149 $auto$alumacc.cc:474:replace_alu$4918.C[26]
.sym 62151 $auto$alumacc.cc:474:replace_alu$4918.C[28]
.sym 62153 U$$2.picorv32.reg_pc[27]
.sym 62155 $auto$alumacc.cc:474:replace_alu$4918.C[27]
.sym 62157 $auto$alumacc.cc:474:replace_alu$4918.C[29]
.sym 62159 U$$2.picorv32.reg_pc[28]
.sym 62161 $auto$alumacc.cc:474:replace_alu$4918.C[28]
.sym 62163 $auto$alumacc.cc:474:replace_alu$4918.C[30]
.sym 62166 U$$2.picorv32.reg_pc[29]
.sym 62167 $auto$alumacc.cc:474:replace_alu$4918.C[29]
.sym 62169 $auto$alumacc.cc:474:replace_alu$4918.C[31]
.sym 62172 U$$2.picorv32.reg_pc[30]
.sym 62173 $auto$alumacc.cc:474:replace_alu$4918.C[30]
.sym 62177 U$$2.picorv32.reg_pc[31]
.sym 62179 $auto$alumacc.cc:474:replace_alu$4918.C[31]
.sym 62182 U$$2.picorv32.decoded_imm[1]
.sym 62183 $abc$27913$U$$2.picorv32.cpuregs_rs2[1]_new_
.sym 62184 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62185 U$$2.picorv32.is_lui_auipc_jal
.sym 62186 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 62187 cd_sync_clk16_0__i_$glb_clk
.sym 62189 $abc$27913$new_n2721_
.sym 62190 $abc$27913$new_n2863_
.sym 62191 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[0]
.sym 62192 $abc$27913$new_n4627_
.sym 62193 U$$2.picorv32.cpuregs_wrdata[0]
.sym 62194 $abc$27913$new_n2856_
.sym 62195 $abc$27913$new_n4650_
.sym 62196 $abc$27913$new_n2857_
.sym 62201 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[12]
.sym 62202 U$$2.picorv32.pcpi_rs2[28]
.sym 62203 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[9]
.sym 62205 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14161[1]_new_inv_
.sym 62206 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 62208 U$$2.picorv32.pcpi_rs1[4]
.sym 62210 U$$2.picorv32.cpuregs_wrdata[26]
.sym 62211 U$$2.picorv32.decoded_imm[1]
.sym 62212 U$$2.picorv32.decoded_imm[11]
.sym 62213 U$$2.picorv32.reg_pc[7]
.sym 62214 U$$2.picorv32.pcpi_rs1[0]
.sym 62215 U$$2.picorv32.cpuregs_wrdata[8]
.sym 62218 U$$2.picorv32.latched_branch
.sym 62220 U$$2.picorv32.decoded_imm[2]
.sym 62222 U$$2.picorv32.is_lui_auipc_jal
.sym 62223 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[7]
.sym 62224 $abc$27913$new_n2597_
.sym 62231 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[6]
.sym 62233 $abc$27913$new_n2597_
.sym 62236 $abc$27913$new_n2882_
.sym 62239 U$$2.picorv32.cpuregs_wrdata[26]
.sym 62240 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[6]
.sym 62241 $abc$27913$new_n2768_
.sym 62242 U$$2.picorv32.pcpi_rs1[23]
.sym 62244 $abc$27913$new_n2844_
.sym 62246 U$$2.picorv32.pcpi_rs1[4]
.sym 62247 U$$2.picorv32.reg_pc[22]
.sym 62248 U$$2.picorv32.cpuregs_wrdata[22]
.sym 62251 U$$2.picorv32.reg_pc[10]
.sym 62252 $abc$27913$new_n2709_
.sym 62253 $abc$27913$new_n2717_
.sym 62255 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 62257 U$$2.picorv32.pcpi_rs1[21]
.sym 62258 $abc$27913$new_n2766_
.sym 62259 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 62260 U$$2.picorv32.reg_pc[15]
.sym 62261 $abc$27913$new_n2703_
.sym 62263 U$$2.picorv32.cpuregs_wrdata[26]
.sym 62269 U$$2.picorv32.reg_pc[15]
.sym 62272 $abc$27913$new_n2709_
.sym 62277 U$$2.picorv32.cpuregs_wrdata[22]
.sym 62281 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[6]
.sym 62282 $abc$27913$new_n2703_
.sym 62283 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[6]
.sym 62284 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 62287 U$$2.picorv32.pcpi_rs1[21]
.sym 62288 U$$2.picorv32.pcpi_rs1[23]
.sym 62289 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 62290 $abc$27913$new_n2597_
.sym 62293 U$$2.picorv32.reg_pc[10]
.sym 62294 $abc$27913$new_n2709_
.sym 62295 $abc$27913$new_n2844_
.sym 62299 $abc$27913$new_n2882_
.sym 62301 U$$2.picorv32.pcpi_rs1[4]
.sym 62302 $abc$27913$new_n2717_
.sym 62305 U$$2.picorv32.reg_pc[22]
.sym 62306 $abc$27913$new_n2709_
.sym 62307 $abc$27913$new_n2766_
.sym 62308 $abc$27913$new_n2768_
.sym 62310 cd_sync_clk16_0__i_$glb_clk
.sym 62312 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[8]
.sym 62313 $abc$27913$new_n2824_
.sym 62314 $abc$27913$U$$2.picorv32.cpuregs_rs2[8]_new_
.sym 62315 $abc$27913$new_n2858_
.sym 62316 $abc$27913$new_n2826_
.sym 62317 $abc$27913$new_n2865_
.sym 62318 $abc$27913$new_n4645_
.sym 62319 $abc$27913$new_n2825_
.sym 62324 U$$2.picorv32.pcpi_rs2[26]
.sym 62325 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[6]
.sym 62326 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14131[1]_new_inv_
.sym 62327 U$$2.picorv32.pcpi_rs1[6]
.sym 62328 U$$2.picorv32.pcpi_rs1[20]
.sym 62329 U$$2.picorv32.cpuregs_wrdata[23]
.sym 62330 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[22]
.sym 62332 U$$2.picorv32.cpu_state[4]
.sym 62333 U$$2.picorv32.pcpi_rs1[29]
.sym 62334 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[16]
.sym 62335 $abc$27913$new_n2709_
.sym 62336 $abc$27913$U$$2.picorv32.cpuregs_rs2[15]_new_
.sym 62337 U$$2.picorv32.cpuregs_wrdata[3]
.sym 62338 U$$2.picorv32.cpuregs_wrdata[12]
.sym 62339 $abc$27913$new_n2717_
.sym 62340 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 62341 U$$2.picorv32.cpuregs_wrdata[15]
.sym 62342 $abc$27913$U$$2.picorv32.cpuregs_rs2[12]_new_
.sym 62344 U$$2.picorv32.latched_store
.sym 62345 U$$2.picorv32.cpu_state[4]
.sym 62346 $PACKER_VCC_NET
.sym 62347 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[15]
.sym 62353 U$$2.picorv32.pcpi_rs1[10]
.sym 62355 $abc$27913$new_n2845_
.sym 62359 U$$2.picorv32.pcpi_rs1[30]
.sym 62360 U$$2.picorv32.pcpi_rs1[11]
.sym 62361 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[10]
.sym 62363 $abc$27913$new_n2717_
.sym 62364 U$$2.picorv32.reg_pc[31]
.sym 62365 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[13]
.sym 62366 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 62367 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[10]
.sym 62368 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 62369 U$$2.picorv32.pcpi_rs1[9]
.sym 62370 U$$2.picorv32.cpu_state[4]
.sym 62371 U$$2.picorv32.cpuregs_wrdata[13]
.sym 62372 $abc$27913$new_n2597_
.sym 62373 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[13]
.sym 62374 $abc$27913$new_n2707_
.sym 62377 $abc$27913$new_n2846_
.sym 62378 $abc$27913$new_n2709_
.sym 62379 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 62381 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 62382 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 62384 $abc$27913$new_n2703_
.sym 62386 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 62387 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[10]
.sym 62388 $abc$27913$new_n2703_
.sym 62389 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[10]
.sym 62392 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[13]
.sym 62393 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[13]
.sym 62394 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 62395 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 62398 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 62399 $abc$27913$new_n2597_
.sym 62400 U$$2.picorv32.pcpi_rs1[9]
.sym 62401 U$$2.picorv32.pcpi_rs1[11]
.sym 62404 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 62406 U$$2.picorv32.cpu_state[4]
.sym 62410 U$$2.picorv32.cpuregs_wrdata[13]
.sym 62416 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 62417 U$$2.picorv32.pcpi_rs1[30]
.sym 62418 U$$2.picorv32.cpu_state[4]
.sym 62419 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 62422 $abc$27913$new_n2845_
.sym 62423 $abc$27913$new_n2846_
.sym 62424 U$$2.picorv32.pcpi_rs1[10]
.sym 62425 $abc$27913$new_n2717_
.sym 62429 U$$2.picorv32.reg_pc[31]
.sym 62430 $abc$27913$new_n2707_
.sym 62431 $abc$27913$new_n2709_
.sym 62433 cd_sync_clk16_0__i_$glb_clk
.sym 62435 U$$2.picorv32.reg_sh[1]
.sym 62436 $abc$27913$U$$2.picorv32.cpuregs_rs2[12]_new_
.sym 62437 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 62438 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24667
.sym 62439 $abc$27913$U$$2.picorv32.cpuregs_rs2[6]_new_
.sym 62440 $abc$27913$new_n2831_
.sym 62441 $abc$27913$U$$2.picorv32.cpuregs_rs2[15]_new_
.sym 62442 $abc$27913$new_n2832_
.sym 62447 U$$2.picorv32.instr_jalr
.sym 62448 $abc$27913$new_n2813_
.sym 62449 $abc$27913$new_n2741_
.sym 62452 U$$2.picorv32.pcpi_rs1[27]
.sym 62453 U$$2.picorv32.decoded_imm[31]
.sym 62454 U$$2.picorv32.pcpi_rs1[13]
.sym 62455 U$$2.picorv32.pcpi_rs1[30]
.sym 62456 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 62457 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[10]
.sym 62458 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 62459 U$$2.picorv32.pcpi_rs1[30]
.sym 62460 U$$2.picorv32.is_lui_auipc_jal
.sym 62461 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 62462 $abc$27913$new_n2597_
.sym 62464 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 62465 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[6]
.sym 62466 U$$2.picorv32.pcpi_rs1[12]
.sym 62467 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 62469 U$$2.picorv32.decoder_trigger
.sym 62470 $abc$27913$new_n2703_
.sym 62476 $abc$27913$U$$2.picorv32.cpuregs_rs2[1]_new_
.sym 62477 U$$2.picorv32.cpuregs_wrdata[6]
.sym 62480 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 62482 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[10]
.sym 62483 U$$2.picorv32.is_slli_srli_srai
.sym 62486 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 62488 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[2]
.sym 62490 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[10]
.sym 62493 U$$2.picorv32.cpuregs_wrdata[2]
.sym 62498 U$$2.picorv32.cpuregs_wrdata[12]
.sym 62499 U$$2.picorv32.cpuregs_wrdata[10]
.sym 62501 U$$2.picorv32.cpuregs_wrdata[15]
.sym 62505 U$$2.picorv32.decoded_rs2[1]
.sym 62507 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 62510 U$$2.picorv32.cpuregs_wrdata[6]
.sym 62516 U$$2.picorv32.cpuregs_wrdata[15]
.sym 62521 $abc$27913$U$$2.picorv32.cpuregs_rs2[1]_new_
.sym 62522 U$$2.picorv32.is_slli_srli_srai
.sym 62523 U$$2.picorv32.decoded_rs2[1]
.sym 62530 U$$2.picorv32.cpuregs_wrdata[12]
.sym 62533 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[10]
.sym 62534 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 62535 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 62536 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[10]
.sym 62539 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 62540 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 62541 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[2]
.sym 62542 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 62546 U$$2.picorv32.cpuregs_wrdata[10]
.sym 62553 U$$2.picorv32.cpuregs_wrdata[2]
.sym 62556 cd_sync_clk16_0__i_$glb_clk
.sym 62560 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[2]
.sym 62561 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[3]
.sym 62562 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[4]
.sym 62563 $abc$27913$new_n2599_
.sym 62564 U$$2.picorv32.reg_sh[0]
.sym 62565 U$$2.picorv32.reg_sh[4]
.sym 62566 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[1]
.sym 62567 U$$2.picorv32.cpuregs_wrdata[2]
.sym 62570 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[6]
.sym 62571 U$$2.picorv32.pcpi_rs1[13]
.sym 62572 U$$2.picorv32.is_sb_sh_sw
.sym 62574 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[15]
.sym 62576 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 62578 U$$2.picorv32.cpu_state[5]
.sym 62579 U$$2.picorv32.is_slli_srli_srai
.sym 62580 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 62581 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 62582 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 62583 cd_sync.ready
.sym 62584 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 62585 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 62586 U$$2.picorv32.latched_rd[4]
.sym 62587 U$$2.picorv32.instr_jalr
.sym 62588 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24363
.sym 62589 cd_sync.ready
.sym 62590 U$$2.picorv32.latched_rd[2]
.sym 62591 U$$2.picorv32.latched_rd[3]
.sym 62599 U$$2.picorv32.cpu_state[2]
.sym 62600 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 62602 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 62603 U$$2.picorv32.is_slli_srli_srai
.sym 62604 U$$2.picorv32.cpuregs_wrdata[1]
.sym 62605 cd_sync.ready
.sym 62606 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[2]_new_inv_
.sym 62607 U$$2.picorv32.cpuregs_wrdata[3]
.sym 62609 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[1]
.sym 62610 U$$2.picorv32.decoded_rs2[3]
.sym 62612 U$$2.picorv32.cpu_state[4]
.sym 62613 $abc$27913$U$$2.picorv32.cpuregs_rs2[3]_new_
.sym 62617 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[3]_new_inv_
.sym 62618 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[3]
.sym 62624 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 62625 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[2]
.sym 62626 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[1]
.sym 62632 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 62633 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 62634 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[1]
.sym 62635 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[1]
.sym 62638 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[2]
.sym 62639 U$$2.picorv32.cpu_state[4]
.sym 62640 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[2]_new_inv_
.sym 62644 U$$2.picorv32.is_slli_srli_srai
.sym 62646 U$$2.picorv32.decoded_rs2[3]
.sym 62647 $abc$27913$U$$2.picorv32.cpuregs_rs2[3]_new_
.sym 62650 U$$2.picorv32.cpuregs_wrdata[1]
.sym 62657 U$$2.picorv32.cpuregs_wrdata[3]
.sym 62663 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[3]_new_inv_
.sym 62664 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[3]
.sym 62665 U$$2.picorv32.cpu_state[4]
.sym 62669 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 62675 U$$2.picorv32.cpu_state[2]
.sym 62677 cd_sync.ready
.sym 62679 cd_sync_clk16_0__i_$glb_clk
.sym 62681 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8645_Y_new_
.sym 62682 $abc$27913$new_n3328_
.sym 62683 $abc$27913$new_n2604_
.sym 62684 U$$2.picorv32.latched_stalu
.sym 62685 $abc$27913$new_n2931_
.sym 62686 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2556.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 62687 U$$2.picorv32.latched_branch
.sym 62688 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 62696 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 62697 U$$2.picorv32.mem_la_wdata[0]
.sym 62698 U$$2.picorv32.cpu_state[3]
.sym 62699 U$$2.picorv32.is_slli_srli_srai
.sym 62700 U$$2.picorv32.pcpi_rs1[22]
.sym 62701 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[10]
.sym 62702 U$$2.picorv32.decoded_imm[3]
.sym 62703 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 62704 U$$2.picorv32.is_alu_reg_reg
.sym 62705 U$$2.picorv32.cpu_state[3]
.sym 62706 U$$2.picorv32.next_pc[24]
.sym 62708 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[1]
.sym 62710 U$$2.picorv32.latched_branch
.sym 62714 U$$2.picorv32.is_lui_auipc_jal
.sym 62722 U$$2.picorv32.cpu_state[1]
.sym 62729 U$$2.picorv32.compressed_instr
.sym 62730 U$$2.picorv32.next_pc[24]
.sym 62734 U$$2.picorv32.latched_store
.sym 62741 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24485
.sym 62743 cd_sync.ready
.sym 62744 U$$2.picorv32.latched_branch
.sym 62747 U$$2.mem_addr[14]
.sym 62749 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24485
.sym 62758 U$$2.picorv32.compressed_instr
.sym 62768 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24485
.sym 62769 U$$2.picorv32.latched_branch
.sym 62770 U$$2.picorv32.latched_store
.sym 62774 U$$2.picorv32.cpu_state[1]
.sym 62775 cd_sync.ready
.sym 62779 U$$2.mem_addr[14]
.sym 62785 U$$2.picorv32.next_pc[24]
.sym 62801 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24485
.sym 62802 cd_sync_clk16_0__i_$glb_clk
.sym 62805 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24363
.sym 62807 U$$2.picorv32.decoder_trigger
.sym 62810 U$$2.picorv32.cpu_state[0]
.sym 62816 U$$2.picorv32.cpu_state[2]
.sym 62817 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62818 U$$2.picorv32.mem_rdata_q[13]
.sym 62821 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 62822 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62823 U$$2.picorv32.mem_do_wdata
.sym 62826 U$$2.picorv32.cpu_state[1]
.sym 62827 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 62845 $PACKER_VCC_NET
.sym 62847 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[8]
.sym 62849 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[7]
.sym 62851 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[9]
.sym 62852 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[6]
.sym 62853 $PACKER_VCC_NET
.sym 62854 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[5]
.sym 62856 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[4]
.sym 62858 $auto$alumacc.cc:474:replace_alu$4901.C[4]
.sym 62867 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[10]
.sym 62877 $nextpnr_ICESTORM_LC_6$O
.sym 62880 $auto$alumacc.cc:474:replace_alu$4901.C[4]
.sym 62883 $auto$alumacc.cc:474:replace_alu$4901.C[5]
.sym 62885 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[4]
.sym 62886 $PACKER_VCC_NET
.sym 62889 $auto$alumacc.cc:474:replace_alu$4901.C[6]
.sym 62891 $PACKER_VCC_NET
.sym 62892 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[5]
.sym 62895 $auto$alumacc.cc:474:replace_alu$4901.C[7]
.sym 62897 $PACKER_VCC_NET
.sym 62898 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[6]
.sym 62901 $auto$alumacc.cc:474:replace_alu$4901.C[8]
.sym 62903 $PACKER_VCC_NET
.sym 62904 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[7]
.sym 62907 $auto$alumacc.cc:474:replace_alu$4901.C[9]
.sym 62909 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[8]
.sym 62913 $auto$alumacc.cc:474:replace_alu$4901.C[10]
.sym 62916 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[9]
.sym 62919 $auto$alumacc.cc:474:replace_alu$4901.C[11]
.sym 62921 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[10]
.sym 62922 $PACKER_VCC_NET
.sym 62930 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 62931 U$$2.picorv32.decoder_pseudo_trigger_q
.sym 62934 U$$2.picorv32.decoder_trigger_q
.sym 62939 $PACKER_VCC_NET
.sym 62941 U$$2.picorv32.mem_rdata_q[14]
.sym 62945 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 62948 U$$2.picorv32.cpu_state[6]
.sym 62949 cd_sync.ready
.sym 62953 U$$2.picorv32.decoder_trigger
.sym 62963 $auto$alumacc.cc:474:replace_alu$4901.C[11]
.sym 62968 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[16]
.sym 62970 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[11]
.sym 62974 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[14]
.sym 62976 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[12]
.sym 62979 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[13]
.sym 62981 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[17]
.sym 62983 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[15]
.sym 62984 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[18]
.sym 63000 $auto$alumacc.cc:474:replace_alu$4901.C[12]
.sym 63003 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[11]
.sym 63006 $auto$alumacc.cc:474:replace_alu$4901.C[13]
.sym 63009 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[12]
.sym 63012 $auto$alumacc.cc:474:replace_alu$4901.C[14]
.sym 63015 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[13]
.sym 63018 $auto$alumacc.cc:474:replace_alu$4901.C[15]
.sym 63020 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[14]
.sym 63024 $auto$alumacc.cc:474:replace_alu$4901.C[16]
.sym 63027 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[15]
.sym 63030 $auto$alumacc.cc:474:replace_alu$4901.C[17]
.sym 63032 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[16]
.sym 63036 $auto$alumacc.cc:474:replace_alu$4901.C[18]
.sym 63039 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[17]
.sym 63042 $auto$alumacc.cc:474:replace_alu$4901.C[19]
.sym 63044 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[18]
.sym 63067 U$$2.picorv32.mem_rdata_q[12]
.sym 63070 U$$2.picorv32.alu_wait
.sym 63086 $auto$alumacc.cc:474:replace_alu$4901.C[19]
.sym 63093 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[21]
.sym 63098 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[23]
.sym 63099 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[20]
.sym 63100 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[24]
.sym 63102 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[26]
.sym 63104 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[25]
.sym 63108 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[22]
.sym 63111 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[19]
.sym 63123 $auto$alumacc.cc:474:replace_alu$4901.C[20]
.sym 63126 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[19]
.sym 63129 $auto$alumacc.cc:474:replace_alu$4901.C[21]
.sym 63132 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[20]
.sym 63135 $auto$alumacc.cc:474:replace_alu$4901.C[22]
.sym 63138 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[21]
.sym 63141 $auto$alumacc.cc:474:replace_alu$4901.C[23]
.sym 63144 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[22]
.sym 63147 $auto$alumacc.cc:474:replace_alu$4901.C[24]
.sym 63149 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[23]
.sym 63153 $auto$alumacc.cc:474:replace_alu$4901.C[25]
.sym 63155 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[24]
.sym 63159 $auto$alumacc.cc:474:replace_alu$4901.C[26]
.sym 63162 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[25]
.sym 63165 $auto$alumacc.cc:474:replace_alu$4901.C[27]
.sym 63167 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[26]
.sym 63209 $auto$alumacc.cc:474:replace_alu$4901.C[27]
.sym 63219 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[29]
.sym 63220 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[27]
.sym 63229 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[28]
.sym 63246 $auto$alumacc.cc:474:replace_alu$4901.C[28]
.sym 63249 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[27]
.sym 63252 $auto$alumacc.cc:474:replace_alu$4901.C[29]
.sym 63254 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[28]
.sym 63258 $nextpnr_ICESTORM_LC_7$I3
.sym 63260 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[29]
.sym 63268 $nextpnr_ICESTORM_LC_7$I3
.sym 64304 cd_sync_clk16_0__i
.sym 64599 cd_sync.ready
.sym 64621 cd_sync.ready
.sym 64628 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[31]_new_
.sym 64631 $abc$27913$auto$rtlil.cc:1969:NotGate$27471
.sym 64636 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 64639 U$$2.picorv32.reg_out[8]
.sym 64640 U$$2.picorv32.next_pc[24]
.sym 64642 U$$2.picorv32.latched_stalu
.sym 64643 U$$2.picorv32.decoder_trigger
.sym 64644 U$$2.picorv32.pcpi_rs2[20]
.sym 64647 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[23]_new_inv_
.sym 64648 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[11]_new_inv_
.sym 64649 U$$2.picorv32.latched_branch
.sym 64650 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 64753 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12819[0]_new_inv_
.sym 64754 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12829[0]_new_inv_
.sym 64755 U$$2.picorv32.alu_out_q[24]
.sym 64756 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12854[0]_new_inv_
.sym 64757 U$$2.picorv32.alu_out_q[30]
.sym 64758 U$$2.picorv32.alu_out_q[29]
.sym 64759 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12829[1]_new_
.sym 64760 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12819[1]_new_
.sym 64763 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[28]_new_inv_
.sym 64764 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[21]_new_inv_
.sym 64767 U$$2.picorv32.alu_out_q[31]
.sym 64768 U$$2.picorv32.pcpi_rs2[31]
.sym 64773 cd_sync.ready
.sym 64782 U$$2.picorv32.alu_add_sub[24]
.sym 64804 U$$2.picorv32.alu_add_sub[29]
.sym 64805 U$$2.picorv32.pcpi_rs1[31]
.sym 64809 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 64813 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 64815 U$$2.picorv32.pcpi_rs2[29]
.sym 64816 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 64830 U$$2.picorv32.reg_out[27]
.sym 64831 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 64832 U$$2.picorv32.reg_next_pc[26]
.sym 64834 U$$2.picorv32.reg_out[29]
.sym 64836 U$$2.picorv32.reg_out[30]
.sym 64837 $abc$27913$new_n4309_
.sym 64839 U$$2.picorv32.reg_out[20]
.sym 64840 U$$2.picorv32.alu_out_q[20]
.sym 64841 U$$2.picorv32.reg_out[24]
.sym 64842 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 64846 U$$2.picorv32.latched_store
.sym 64849 U$$2.picorv32.latched_branch
.sym 64851 U$$2.picorv32.alu_out_q[27]
.sym 64855 U$$2.picorv32.decoder_trigger
.sym 64856 U$$2.picorv32.alu_out_q[24]
.sym 64858 U$$2.picorv32.alu_out_q[30]
.sym 64859 U$$2.picorv32.alu_out_q[29]
.sym 64860 U$$2.picorv32.latched_stalu
.sym 64863 U$$2.picorv32.reg_out[30]
.sym 64864 U$$2.picorv32.latched_stalu
.sym 64866 U$$2.picorv32.alu_out_q[30]
.sym 64869 U$$2.picorv32.alu_out_q[24]
.sym 64870 U$$2.picorv32.reg_out[24]
.sym 64871 U$$2.picorv32.latched_stalu
.sym 64881 U$$2.picorv32.latched_stalu
.sym 64882 U$$2.picorv32.reg_out[29]
.sym 64884 U$$2.picorv32.alu_out_q[29]
.sym 64888 U$$2.picorv32.latched_stalu
.sym 64889 U$$2.picorv32.reg_out[27]
.sym 64890 U$$2.picorv32.alu_out_q[27]
.sym 64893 U$$2.picorv32.latched_branch
.sym 64894 U$$2.picorv32.reg_next_pc[26]
.sym 64895 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 64896 U$$2.picorv32.latched_store
.sym 64899 U$$2.picorv32.reg_out[20]
.sym 64900 U$$2.picorv32.alu_out_q[20]
.sym 64902 U$$2.picorv32.latched_stalu
.sym 64905 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 64906 U$$2.picorv32.decoder_trigger
.sym 64907 $abc$27913$new_n4309_
.sym 64909 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 64910 cd_sync_clk16_0__i_$glb_clk
.sym 64911 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 64912 U$$2.picorv32.alu_add_sub[8]
.sym 64913 U$$2.picorv32.alu_add_sub[27]
.sym 64914 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12998[0]_new_inv_
.sym 64915 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12839[0]_new_inv_
.sym 64917 U$$2.picorv32.alu_out_q[27]
.sym 64919 U$$2.picorv32.alu_out_q[8]
.sym 64922 U$$2.picorv32.next_pc[8]
.sym 64923 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 64926 U$$2.picorv32.alu_out_q[20]
.sym 64932 U$$2.picorv32.reg_out[30]
.sym 64933 U$$2.picorv32.pcpi_rs1[30]
.sym 64935 U$$2.picorv32.reg_out[20]
.sym 64936 U$$2.picorv32.pcpi_rs2[27]
.sym 64937 U$$2.picorv32.pcpi_rs2[8]
.sym 64938 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[4]
.sym 64939 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 64941 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 64942 U$$2.picorv32.pcpi_rs2[19]
.sym 64943 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 64944 U$$2.picorv32.reg_out[24]
.sym 64945 U$$2.picorv32.pcpi_rs1[9]
.sym 64947 U$$2.picorv32.pcpi_rs1[15]
.sym 64953 U$$2.picorv32.alu_out_q[26]
.sym 64954 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[23]_new_inv_
.sym 64955 $abc$27913$new_n4317_
.sym 64956 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 64957 U$$2.picorv32.alu_out_q[22]
.sym 64960 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[7]_new_inv_
.sym 64966 U$$2.picorv32.reg_next_pc[24]
.sym 64967 U$$2.picorv32.latched_branch
.sym 64968 U$$2.picorv32.reg_next_pc[8]
.sym 64970 U$$2.picorv32.reg_out[26]
.sym 64971 U$$2.picorv32.reg_out[8]
.sym 64972 U$$2.picorv32.latched_branch
.sym 64974 U$$2.picorv32.reg_out[22]
.sym 64976 U$$2.picorv32.alu_out_q[8]
.sym 64977 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 64978 U$$2.picorv32.latched_store
.sym 64979 U$$2.picorv32.reg_out[8]
.sym 64982 U$$2.picorv32.latched_stalu
.sym 64983 U$$2.picorv32.decoder_trigger
.sym 64984 $abc$27913$new_n4341_
.sym 64986 U$$2.picorv32.reg_next_pc[24]
.sym 64987 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[23]_new_inv_
.sym 64988 U$$2.picorv32.latched_store
.sym 64989 U$$2.picorv32.latched_branch
.sym 64992 U$$2.picorv32.reg_out[26]
.sym 64993 U$$2.picorv32.alu_out_q[26]
.sym 64995 U$$2.picorv32.latched_stalu
.sym 64998 U$$2.picorv32.latched_stalu
.sym 65000 U$$2.picorv32.alu_out_q[22]
.sym 65001 U$$2.picorv32.reg_out[22]
.sym 65004 U$$2.picorv32.latched_branch
.sym 65005 U$$2.picorv32.latched_store
.sym 65006 U$$2.picorv32.reg_out[8]
.sym 65007 U$$2.picorv32.reg_next_pc[8]
.sym 65010 U$$2.picorv32.reg_next_pc[8]
.sym 65011 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[7]_new_inv_
.sym 65012 U$$2.picorv32.latched_store
.sym 65013 U$$2.picorv32.latched_branch
.sym 65016 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 65017 $abc$27913$new_n4341_
.sym 65018 U$$2.picorv32.decoder_trigger
.sym 65022 $abc$27913$new_n4317_
.sym 65023 U$$2.picorv32.decoder_trigger
.sym 65025 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 65028 U$$2.picorv32.alu_out_q[8]
.sym 65029 U$$2.picorv32.reg_out[8]
.sym 65031 U$$2.picorv32.latched_stalu
.sym 65032 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 65033 cd_sync_clk16_0__i_$glb_clk
.sym 65034 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 65035 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12864[0]_new_inv_
.sym 65036 U$$2.picorv32.alu_out_q[19]
.sym 65037 U$$2.picorv32.alu_out_q[14]
.sym 65038 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[0]_new_inv_
.sym 65039 U$$2.picorv32.alu_out_q[4]
.sym 65040 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12864[1]_new_
.sym 65041 U$$2.picorv32.alu_out_q[9]
.sym 65042 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12993[1]_new_
.sym 65045 U$$2.picorv32.reg_pc[12]
.sym 65046 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[27]_new_inv_
.sym 65057 U$$2.picorv32.alu_out_q[26]
.sym 65059 U$$2.picorv32.pcpi_rs2[20]
.sym 65061 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65062 U$$2.picorv32.mem_la_wdata[4]
.sym 65064 U$$2.picorv32.alu_add_sub[24]
.sym 65066 U$$2.picorv32.alu_out_q[28]
.sym 65067 U$$2.picorv32.next_pc[28]
.sym 65068 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65076 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 65078 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[27]_new_inv_
.sym 65080 U$$2.picorv32.latched_store
.sym 65081 U$$2.picorv32.reg_next_pc[24]
.sym 65083 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[11]_new_inv_
.sym 65084 U$$2.picorv32.latched_store
.sym 65086 U$$2.picorv32.reg_out[28]
.sym 65088 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65089 U$$2.picorv32.latched_store
.sym 65090 U$$2.picorv32.reg_next_pc[12]
.sym 65092 U$$2.picorv32.latched_branch
.sym 65093 U$$2.picorv32.alu_out_q[19]
.sym 65094 U$$2.picorv32.latched_stalu
.sym 65097 U$$2.picorv32.decoder_trigger
.sym 65098 U$$2.picorv32.pcpi_rs2[9]
.sym 65099 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65100 U$$2.picorv32.reg_out[19]
.sym 65101 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 65102 U$$2.picorv32.reg_next_pc[28]
.sym 65104 U$$2.picorv32.reg_out[24]
.sym 65105 U$$2.picorv32.pcpi_rs1[9]
.sym 65106 $abc$27913$new_n4349_
.sym 65109 U$$2.picorv32.latched_store
.sym 65110 U$$2.picorv32.reg_next_pc[28]
.sym 65111 U$$2.picorv32.latched_branch
.sym 65112 U$$2.picorv32.reg_out[28]
.sym 65115 U$$2.picorv32.reg_next_pc[28]
.sym 65116 U$$2.picorv32.latched_branch
.sym 65117 U$$2.picorv32.latched_store
.sym 65118 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[27]_new_inv_
.sym 65121 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 65122 U$$2.picorv32.decoder_trigger
.sym 65124 $abc$27913$new_n4349_
.sym 65127 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[11]_new_inv_
.sym 65128 U$$2.picorv32.latched_store
.sym 65129 U$$2.picorv32.reg_next_pc[12]
.sym 65130 U$$2.picorv32.latched_branch
.sym 65133 U$$2.picorv32.latched_branch
.sym 65134 U$$2.picorv32.reg_out[24]
.sym 65135 U$$2.picorv32.latched_store
.sym 65136 U$$2.picorv32.reg_next_pc[24]
.sym 65139 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65140 U$$2.picorv32.pcpi_rs2[9]
.sym 65141 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65142 U$$2.picorv32.pcpi_rs1[9]
.sym 65145 U$$2.picorv32.latched_stalu
.sym 65146 U$$2.picorv32.reg_out[19]
.sym 65148 U$$2.picorv32.alu_out_q[19]
.sym 65152 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 65155 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 65156 cd_sync_clk16_0__i_$glb_clk
.sym 65157 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 65158 U$$2.picorv32.alu_add_sub[9]
.sym 65159 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12978[1]_new_
.sym 65160 U$$2.picorv32.alu_add_sub[4]
.sym 65161 U$$2.picorv32.alu_add_sub[19]
.sym 65162 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12978[0]_new_inv_
.sym 65163 U$$2.picorv32.alu_add_sub[14]
.sym 65164 U$$2.picorv32.alu_out_q[12]
.sym 65165 U$$2.picorv32.alu_add_sub[29]
.sym 65168 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65169 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[14]_new_inv_
.sym 65170 U$$2.picorv32.pcpi_rs2[20]
.sym 65171 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 65172 U$$2.picorv32.reg_out[28]
.sym 65173 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[0]_new_inv_
.sym 65175 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[1]_new_
.sym 65182 U$$2.picorv32.mem_la_wdata[0]
.sym 65183 U$$2.picorv32.pcpi_rs2[15]
.sym 65184 U$$2.picorv32.instr_sub
.sym 65185 U$$2.picorv32.instr_sub
.sym 65186 U$$2.picorv32.pcpi_rs1[15]
.sym 65187 U$$2.picorv32.alu_out_q[17]
.sym 65188 U$$2.picorv32.pcpi_rs1[27]
.sym 65189 U$$2.picorv32.alu_add_sub[29]
.sym 65191 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[18]_new_inv_
.sym 65193 U$$2.picorv32.reg_pc[24]
.sym 65199 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 65200 U$$2.picorv32.latched_store
.sym 65202 U$$2.picorv32.reg_out[9]
.sym 65203 U$$2.picorv32.reg_next_pc[12]
.sym 65204 U$$2.picorv32.reg_out[4]
.sym 65207 U$$2.picorv32.pcpi_rs2[15]
.sym 65211 U$$2.picorv32.alu_out_q[4]
.sym 65212 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[20]_new_inv_
.sym 65213 U$$2.picorv32.alu_out_q[9]
.sym 65214 U$$2.picorv32.reg_out[28]
.sym 65216 U$$2.picorv32.latched_stalu
.sym 65217 U$$2.picorv32.pcpi_rs1[15]
.sym 65219 U$$2.picorv32.reg_out[12]
.sym 65222 U$$2.picorv32.latched_branch
.sym 65224 U$$2.picorv32.latched_stalu
.sym 65225 U$$2.picorv32.reg_next_pc[21]
.sym 65226 U$$2.picorv32.alu_out_q[28]
.sym 65228 U$$2.picorv32.latched_branch
.sym 65229 U$$2.picorv32.alu_out_q[12]
.sym 65230 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65232 U$$2.picorv32.latched_stalu
.sym 65233 U$$2.picorv32.reg_out[9]
.sym 65235 U$$2.picorv32.alu_out_q[9]
.sym 65238 U$$2.picorv32.latched_store
.sym 65239 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[20]_new_inv_
.sym 65240 U$$2.picorv32.reg_next_pc[21]
.sym 65241 U$$2.picorv32.latched_branch
.sym 65244 U$$2.picorv32.alu_out_q[28]
.sym 65245 U$$2.picorv32.latched_stalu
.sym 65246 U$$2.picorv32.reg_out[28]
.sym 65250 U$$2.picorv32.pcpi_rs2[15]
.sym 65251 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65253 U$$2.picorv32.pcpi_rs1[15]
.sym 65258 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 65262 U$$2.picorv32.latched_store
.sym 65263 U$$2.picorv32.reg_next_pc[12]
.sym 65264 U$$2.picorv32.latched_branch
.sym 65265 U$$2.picorv32.reg_out[12]
.sym 65269 U$$2.picorv32.alu_out_q[4]
.sym 65270 U$$2.picorv32.latched_stalu
.sym 65271 U$$2.picorv32.reg_out[4]
.sym 65274 U$$2.picorv32.alu_out_q[12]
.sym 65275 U$$2.picorv32.reg_out[12]
.sym 65276 U$$2.picorv32.latched_stalu
.sym 65278 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 65279 cd_sync_clk16_0__i_$glb_clk
.sym 65280 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 65281 U$$2.picorv32.alu_add_sub[15]
.sym 65282 U$$2.picorv32.alu_out_q[15]
.sym 65283 U$$2.picorv32.alu_add_sub[24]
.sym 65284 U$$2.picorv32.alu_add_sub[6]
.sym 65285 U$$2.picorv32.alu_add_sub[12]
.sym 65286 U$$2.picorv32.alu_add_sub[5]
.sym 65287 U$$2.picorv32.alu_add_sub[7]
.sym 65288 U$$2.picorv32.alu_add_sub[3]
.sym 65289 U$$2.picorv32.reg_pc[8]
.sym 65291 $abc$27913$techmap\U$$2.picorv32.$ternary$picorv32.v:1316$1358_Y[0]
.sym 65292 U$$2.picorv32.reg_pc[8]
.sym 65294 U$$2.picorv32.latched_store
.sym 65295 U$$2.picorv32.pcpi_rs1[26]
.sym 65299 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 65301 $PACKER_VCC_NET
.sym 65303 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 65304 U$$2.picorv32.pcpi_rs1[27]
.sym 65305 U$$2.picorv32.pcpi_rs1[1]
.sym 65306 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65307 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 65308 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[9]
.sym 65310 U$$2.picorv32.alu_add_sub[7]
.sym 65311 U$$2.picorv32.decoder_trigger
.sym 65312 U$$2.picorv32.pcpi_rs2[18]
.sym 65313 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13003[0]_new_inv_
.sym 65315 U$$2.picorv32.pcpi_rs1[0]
.sym 65316 U$$2.picorv32.pcpi_rs2[29]
.sym 65322 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[8]_new_inv_
.sym 65326 U$$2.picorv32.reg_out[9]
.sym 65328 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 65329 U$$2.picorv32.reg_next_pc[9]
.sym 65330 U$$2.picorv32.pcpi_rs1[7]
.sym 65331 U$$2.picorv32.alu_out_q[21]
.sym 65334 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 65337 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65338 U$$2.picorv32.latched_branch
.sym 65339 U$$2.picorv32.alu_out_q[15]
.sym 65341 U$$2.picorv32.reg_out[21]
.sym 65342 U$$2.picorv32.latched_branch
.sym 65343 U$$2.picorv32.pcpi_rs2[15]
.sym 65344 $abc$27913$new_n4311_
.sym 65346 U$$2.picorv32.pcpi_rs1[15]
.sym 65347 U$$2.picorv32.decoder_trigger
.sym 65348 U$$2.picorv32.mem_la_wdata[7]
.sym 65349 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65350 U$$2.picorv32.latched_store
.sym 65352 U$$2.picorv32.latched_stalu
.sym 65353 U$$2.picorv32.reg_out[15]
.sym 65355 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65356 U$$2.picorv32.pcpi_rs1[7]
.sym 65357 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65358 U$$2.picorv32.mem_la_wdata[7]
.sym 65362 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 65368 U$$2.picorv32.latched_stalu
.sym 65369 U$$2.picorv32.reg_out[15]
.sym 65370 U$$2.picorv32.alu_out_q[15]
.sym 65373 U$$2.picorv32.pcpi_rs2[15]
.sym 65374 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65375 U$$2.picorv32.pcpi_rs1[15]
.sym 65376 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65379 U$$2.picorv32.latched_branch
.sym 65380 U$$2.picorv32.reg_next_pc[9]
.sym 65381 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[8]_new_inv_
.sym 65382 U$$2.picorv32.latched_store
.sym 65385 U$$2.picorv32.latched_stalu
.sym 65386 U$$2.picorv32.alu_out_q[21]
.sym 65387 U$$2.picorv32.reg_out[21]
.sym 65391 U$$2.picorv32.latched_branch
.sym 65392 U$$2.picorv32.latched_store
.sym 65393 U$$2.picorv32.reg_out[9]
.sym 65394 U$$2.picorv32.reg_next_pc[9]
.sym 65398 U$$2.picorv32.decoder_trigger
.sym 65399 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 65400 $abc$27913$new_n4311_
.sym 65401 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 65402 cd_sync_clk16_0__i_$glb_clk
.sym 65403 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 65405 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[1]
.sym 65406 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[2]
.sym 65407 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[3]
.sym 65408 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[4]
.sym 65409 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[5]
.sym 65410 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[6]
.sym 65411 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[7]
.sym 65414 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[16]_new_inv_
.sym 65415 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 65416 U$$2.picorv32.pcpi_rs1[7]
.sym 65418 U$$2.picorv32.pcpi_rs1[21]
.sym 65420 U$$2.picorv32.reg_pc[12]
.sym 65421 U$$2.picorv32.alu_add_sub[3]
.sym 65423 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 65427 U$$2.picorv32.alu_out_q[21]
.sym 65428 U$$2.picorv32.pcpi_rs2[27]
.sym 65429 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[4]
.sym 65430 U$$2.picorv32.alu_add_sub[6]
.sym 65431 U$$2.picorv32.pcpi_rs1[11]
.sym 65432 U$$2.picorv32.pcpi_rs2[12]
.sym 65433 U$$2.picorv32.pcpi_rs1[18]
.sym 65434 U$$2.picorv32.pcpi_rs2[19]
.sym 65435 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65436 U$$2.picorv32.pcpi_rs2[8]
.sym 65437 U$$2.picorv32.pcpi_rs1[9]
.sym 65438 U$$2.picorv32.pcpi_rs2[11]
.sym 65445 U$$2.picorv32.alu_out_q[18]
.sym 65446 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 65447 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 65448 U$$2.picorv32.reg_out[18]
.sym 65450 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 65455 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 65457 U$$2.picorv32.alu_out_q[17]
.sym 65458 U$$2.picorv32.reg_out[17]
.sym 65461 U$$2.picorv32.mem_la_wdata[7]
.sym 65466 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65467 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 65471 U$$2.picorv32.pcpi_rs1[7]
.sym 65474 U$$2.picorv32.latched_stalu
.sym 65479 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 65484 U$$2.picorv32.reg_out[18]
.sym 65485 U$$2.picorv32.alu_out_q[18]
.sym 65487 U$$2.picorv32.latched_stalu
.sym 65490 U$$2.picorv32.mem_la_wdata[7]
.sym 65491 U$$2.picorv32.pcpi_rs1[7]
.sym 65493 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65497 U$$2.picorv32.latched_stalu
.sym 65498 U$$2.picorv32.alu_out_q[17]
.sym 65499 U$$2.picorv32.reg_out[17]
.sym 65502 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 65508 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 65516 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 65520 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 65524 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 65525 cd_sync_clk16_0__i_$glb_clk
.sym 65526 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 65527 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[8]
.sym 65528 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[9]
.sym 65529 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[10]
.sym 65530 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[11]
.sym 65531 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[12]
.sym 65532 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[13]
.sym 65533 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[14]
.sym 65534 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[15]
.sym 65539 U$$2.picorv32.reg_pc[23]
.sym 65541 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[10]
.sym 65543 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[13]
.sym 65544 U$$2.picorv32.mem_la_wdata[1]
.sym 65550 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[2]
.sym 65551 U$$2.picorv32.pcpi_rs2[20]
.sym 65552 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65553 U$$2.picorv32.latched_stalu
.sym 65554 U$$2.picorv32.pcpi_rs2[16]
.sym 65555 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65556 U$$2.picorv32.pcpi_rs2[23]
.sym 65557 U$$2.picorv32.pcpi_rs1[7]
.sym 65558 U$$2.picorv32.mem_la_wdata[4]
.sym 65559 U$$2.picorv32.next_pc[28]
.sym 65560 U$$2.picorv32.pcpi_rs1[6]
.sym 65561 U$$2.picorv32.pcpi_rs2[18]
.sym 65562 U$$2.picorv32.pcpi_rs1[5]
.sym 65568 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65570 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13003[1]_new_
.sym 65572 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[18]
.sym 65573 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65574 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65576 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65578 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12917[0]_new_inv_
.sym 65580 U$$2.picorv32.alu_add_sub[7]
.sym 65581 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[10]
.sym 65582 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65583 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8681_Y_new_inv_
.sym 65585 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13003[0]_new_inv_
.sym 65586 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[18]
.sym 65587 U$$2.picorv32.pcpi_rs2[18]
.sym 65588 U$$2.picorv32.alu_add_sub[10]
.sym 65590 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12917[1]_new_
.sym 65591 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[13]
.sym 65593 U$$2.picorv32.pcpi_rs1[18]
.sym 65594 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[10]
.sym 65595 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65597 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[13]
.sym 65598 U$$2.picorv32.instr_sub
.sym 65599 U$$2.picorv32.alu_add_sub[18]
.sym 65601 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12917[1]_new_
.sym 65602 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12917[0]_new_inv_
.sym 65603 U$$2.picorv32.alu_add_sub[18]
.sym 65604 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65607 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65608 U$$2.picorv32.alu_add_sub[10]
.sym 65610 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8681_Y_new_inv_
.sym 65613 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65614 U$$2.picorv32.pcpi_rs2[18]
.sym 65615 U$$2.picorv32.pcpi_rs1[18]
.sym 65616 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65619 U$$2.picorv32.alu_add_sub[7]
.sym 65620 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13003[1]_new_
.sym 65621 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13003[0]_new_inv_
.sym 65622 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65625 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[10]
.sym 65626 U$$2.picorv32.instr_sub
.sym 65628 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[10]
.sym 65631 U$$2.picorv32.instr_sub
.sym 65633 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[13]
.sym 65634 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[13]
.sym 65637 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65639 U$$2.picorv32.pcpi_rs1[18]
.sym 65640 U$$2.picorv32.pcpi_rs2[18]
.sym 65644 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[18]
.sym 65645 U$$2.picorv32.instr_sub
.sym 65646 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[18]
.sym 65648 cd_sync_clk16_0__i_$glb_clk
.sym 65650 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[16]
.sym 65651 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[17]
.sym 65652 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[18]
.sym 65653 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[19]
.sym 65654 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[20]
.sym 65655 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[21]
.sym 65656 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[22]
.sym 65657 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[23]
.sym 65661 U$$2.picorv32.next_pc[24]
.sym 65662 U$$2.picorv32.pcpi_rs2[19]
.sym 65663 U$$2.picorv32.reg_pc[21]
.sym 65664 U$$2.picorv32.alu_add_sub[13]
.sym 65665 U$$2.picorv32.pcpi_rs1[7]
.sym 65668 U$$2.picorv32.reg_pc[19]
.sym 65670 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65671 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8681_Y_new_inv_
.sym 65673 U$$2.picorv32.reg_pc[18]
.sym 65674 U$$2.picorv32.mem_la_wdata[0]
.sym 65675 U$$2.picorv32.pcpi_rs2[15]
.sym 65677 U$$2.picorv32.decoded_imm[20]
.sym 65679 U$$2.picorv32.pcpi_rs2[20]
.sym 65680 U$$2.picorv32.pcpi_rs1[27]
.sym 65681 U$$2.picorv32.pcpi_rs1[28]
.sym 65682 U$$2.picorv32.pcpi_rs1[31]
.sym 65683 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[18]_new_inv_
.sym 65684 U$$2.picorv32.instr_sub
.sym 65685 U$$2.picorv32.cpuregs_wrdata[12]
.sym 65691 U$$2.picorv32.pcpi_rs1[3]
.sym 65692 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12954[1]_new_
.sym 65694 U$$2.picorv32.mem_la_wdata[3]
.sym 65695 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[3]_new_inv_
.sym 65696 U$$2.picorv32.latched_store
.sym 65697 U$$2.picorv32.alu_add_sub[3]
.sym 65700 U$$2.picorv32.mem_la_wdata[3]
.sym 65702 U$$2.picorv32.alu_add_sub[6]
.sym 65703 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13018[0]_new_inv_
.sym 65704 U$$2.picorv32.mem_la_wdata[6]
.sym 65705 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65710 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[4]
.sym 65711 U$$2.picorv32.reg_out[3]
.sym 65712 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65713 U$$2.picorv32.alu_out_q[3]
.sym 65714 U$$2.picorv32.latched_branch
.sym 65715 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65716 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13018[1]_new_
.sym 65718 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12954[0]_new_inv_
.sym 65719 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65720 U$$2.picorv32.pcpi_rs1[6]
.sym 65721 U$$2.picorv32.latched_stalu
.sym 65722 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65724 U$$2.picorv32.alu_add_sub[6]
.sym 65725 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12954[1]_new_
.sym 65726 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12954[0]_new_inv_
.sym 65727 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65730 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65731 U$$2.picorv32.pcpi_rs1[3]
.sym 65732 U$$2.picorv32.mem_la_wdata[3]
.sym 65736 U$$2.picorv32.reg_out[3]
.sym 65738 U$$2.picorv32.alu_out_q[3]
.sym 65739 U$$2.picorv32.latched_stalu
.sym 65742 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65743 U$$2.picorv32.pcpi_rs1[6]
.sym 65744 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65745 U$$2.picorv32.mem_la_wdata[6]
.sym 65748 U$$2.picorv32.pcpi_rs1[3]
.sym 65749 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65750 U$$2.picorv32.mem_la_wdata[3]
.sym 65751 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 65754 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[4]
.sym 65755 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[3]_new_inv_
.sym 65757 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65760 U$$2.picorv32.alu_add_sub[3]
.sym 65761 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13018[0]_new_inv_
.sym 65762 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13018[1]_new_
.sym 65763 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 65766 U$$2.picorv32.latched_store
.sym 65768 U$$2.picorv32.latched_branch
.sym 65771 cd_sync_clk16_0__i_$glb_clk
.sym 65773 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[24]
.sym 65774 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[25]
.sym 65775 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[26]
.sym 65776 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[27]
.sym 65777 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[28]
.sym 65778 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[29]
.sym 65779 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[30]
.sym 65780 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[31]
.sym 65782 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[21]
.sym 65783 U$$2.picorv32.latched_stalu
.sym 65786 U$$2.picorv32.reg_pc[3]
.sym 65787 U$$2.picorv32.pcpi_rs1[22]
.sym 65790 U$$2.picorv32.mem_la_wdata[3]
.sym 65792 U$$2.picorv32.mem_la_wdata[6]
.sym 65794 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[17]
.sym 65795 U$$2.picorv32.pcpi_rs1[3]
.sym 65796 U$$2.picorv32.mem_la_wdata[3]
.sym 65797 U$$2.picorv32.pcpi_rs1[1]
.sym 65798 U$$2.picorv32.pcpi_rs2[21]
.sym 65799 U$$2.picorv32.pcpi_rs2[18]
.sym 65800 U$$2.picorv32.pcpi_rs2[17]
.sym 65802 U$$2.picorv32.decoder_trigger
.sym 65804 U$$2.picorv32.cpuregs_wrdata[4]
.sym 65805 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 65806 U$$2.picorv32.latched_branch
.sym 65807 $abc$27913$U$$2.picorv32.cpuregs_rs2[24]_new_
.sym 65808 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65815 U$$2.picorv32.pcpi_rs1[6]
.sym 65816 $abc$27913$U$$2.picorv32.cpuregs_rs2[20]_new_
.sym 65817 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[7]_new_inv_
.sym 65819 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[8]_new_inv_
.sym 65820 U$$2.picorv32.reg_out[0]
.sym 65821 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65822 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65824 U$$2.picorv32.alu_out_q[0]
.sym 65825 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 65826 U$$2.picorv32.decoded_imm[18]
.sym 65827 U$$2.picorv32.is_lui_auipc_jal
.sym 65828 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 65829 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[8]
.sym 65830 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[9]
.sym 65834 $abc$27913$U$$2.picorv32.cpuregs_rs2[15]_new_
.sym 65835 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[11]_new_inv_
.sym 65836 $abc$27913$U$$2.picorv32.cpuregs_rs2[18]_new_
.sym 65837 U$$2.picorv32.decoded_imm[20]
.sym 65838 U$$2.picorv32.decoded_imm[15]
.sym 65841 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[12]
.sym 65843 U$$2.picorv32.mem_la_wdata[6]
.sym 65844 U$$2.picorv32.latched_stalu
.sym 65847 U$$2.picorv32.is_lui_auipc_jal
.sym 65848 U$$2.picorv32.decoded_imm[20]
.sym 65849 $abc$27913$U$$2.picorv32.cpuregs_rs2[20]_new_
.sym 65850 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 65853 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 65855 U$$2.picorv32.pcpi_rs1[6]
.sym 65856 U$$2.picorv32.mem_la_wdata[6]
.sym 65860 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65861 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[9]
.sym 65862 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[8]_new_inv_
.sym 65865 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65867 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[11]_new_inv_
.sym 65868 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[12]
.sym 65872 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[7]_new_inv_
.sym 65873 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[8]
.sym 65874 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65877 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 65878 U$$2.picorv32.is_lui_auipc_jal
.sym 65879 U$$2.picorv32.decoded_imm[18]
.sym 65880 $abc$27913$U$$2.picorv32.cpuregs_rs2[18]_new_
.sym 65883 U$$2.picorv32.is_lui_auipc_jal
.sym 65884 U$$2.picorv32.decoded_imm[15]
.sym 65885 $abc$27913$U$$2.picorv32.cpuregs_rs2[15]_new_
.sym 65886 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 65889 U$$2.picorv32.latched_stalu
.sym 65891 U$$2.picorv32.alu_out_q[0]
.sym 65892 U$$2.picorv32.reg_out[0]
.sym 65893 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 65894 cd_sync_clk16_0__i_$glb_clk
.sym 65896 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13008[1]_new_
.sym 65897 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[2]
.sym 65898 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[8]
.sym 65899 $abc$27913$U$$2.picorv32.cpuregs_rs2[24]_new_
.sym 65900 U$$2.picorv32.alu_out_q[5]
.sym 65901 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13008[0]_new_inv_
.sym 65902 $abc$27913$U$$2.picorv32.cpuregs_rs2[18]_new_
.sym 65903 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[14]
.sym 65906 U$$2.picorv32.decoder_trigger
.sym 65908 U$$2.picorv32.cpuregs_wrdata[16]
.sym 65910 U$$2.picorv32.alu_out_q[0]
.sym 65911 U$$2.picorv32.mem_la_wdata[7]
.sym 65915 U$$2.picorv32.is_lui_auipc_jal
.sym 65916 U$$2.picorv32.reg_pc[17]
.sym 65918 U$$2.picorv32.reg_pc[11]
.sym 65920 U$$2.picorv32.pcpi_rs2[31]
.sym 65921 U$$2.picorv32.cpuregs_wrdata[9]
.sym 65924 U$$2.picorv32.pcpi_rs2[12]
.sym 65925 U$$2.picorv32.cpuregs_wrdata[8]
.sym 65926 U$$2.picorv32.decoded_imm[28]
.sym 65927 U$$2.picorv32.decoded_imm[8]
.sym 65928 U$$2.picorv32.decoded_imm[12]
.sym 65929 U$$2.picorv32.decoded_imm[7]
.sym 65930 U$$2.picorv32.pcpi_rs2[11]
.sym 65931 U$$2.picorv32.pcpi_rs2[27]
.sym 65938 U$$2.picorv32.cpuregs_wrdata[20]
.sym 65942 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[17]_new_inv_
.sym 65943 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65946 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 65947 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[4]
.sym 65951 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[15]
.sym 65952 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 65953 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[18]_new_inv_
.sym 65954 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[18]
.sym 65956 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[20]
.sym 65957 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 65958 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[4]
.sym 65960 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[24]
.sym 65962 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[23]_new_inv_
.sym 65963 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[19]
.sym 65964 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[14]_new_inv_
.sym 65965 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[21]
.sym 65968 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[20]_new_inv_
.sym 65970 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65971 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[19]
.sym 65972 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[18]_new_inv_
.sym 65977 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 65978 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[20]
.sym 65979 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65982 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 65983 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[4]
.sym 65984 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 65985 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[4]
.sym 65989 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65990 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[21]
.sym 65991 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[20]_new_inv_
.sym 65995 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[17]_new_inv_
.sym 65996 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 65997 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[18]
.sym 66002 U$$2.picorv32.cpuregs_wrdata[20]
.sym 66006 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[14]_new_inv_
.sym 66008 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66009 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[15]
.sym 66013 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66014 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[24]
.sym 66015 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[23]_new_inv_
.sym 66017 cd_sync_clk16_0__i_$glb_clk
.sym 66020 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[1]
.sym 66021 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[2]
.sym 66022 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[3]
.sym 66023 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[4]
.sym 66024 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[5]
.sym 66025 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[6]
.sym 66026 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[7]
.sym 66027 U$$2.picorv32.cpuregs_wrdata[18]
.sym 66031 U$$2.picorv32.mem_la_wdata[1]
.sym 66033 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[4]
.sym 66036 U$$2.picorv32.cpuregs_wrdata[26]
.sym 66040 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 66041 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[0]
.sym 66042 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[8]
.sym 66043 U$$2.picorv32.decoded_imm[10]
.sym 66045 U$$2.picorv32.latched_stalu
.sym 66047 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 66048 U$$2.picorv32.decoded_imm[14]
.sym 66049 U$$2.picorv32.pcpi_rs1[7]
.sym 66051 U$$2.picorv32.next_pc[28]
.sym 66052 U$$2.picorv32.pcpi_rs1[6]
.sym 66053 U$$2.picorv32.cpuregs_wrdata[22]
.sym 66054 U$$2.picorv32.pcpi_rs1[5]
.sym 66060 U$$2.picorv32.cpuregs_wrdata[19]
.sym 66064 U$$2.picorv32.cpuregs_wrdata[29]
.sym 66068 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[17]
.sym 66073 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[22]
.sym 66075 U$$2.picorv32.cpuregs_wrdata[17]
.sym 66078 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66079 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[21]_new_inv_
.sym 66080 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 66081 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[30]
.sym 66083 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[27]_new_inv_
.sym 66086 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[28]_new_inv_
.sym 66087 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[28]
.sym 66088 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[29]
.sym 66089 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[16]_new_inv_
.sym 66093 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66095 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 66096 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[30]
.sym 66100 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66101 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[21]_new_inv_
.sym 66102 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[22]
.sym 66105 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66106 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[27]_new_inv_
.sym 66107 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[28]
.sym 66114 U$$2.picorv32.cpuregs_wrdata[29]
.sym 66118 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[28]_new_inv_
.sym 66119 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66120 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[29]
.sym 66124 U$$2.picorv32.cpuregs_wrdata[19]
.sym 66131 U$$2.picorv32.cpuregs_wrdata[17]
.sym 66136 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[16]_new_inv_
.sym 66137 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[17]
.sym 66138 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66140 cd_sync_clk16_0__i_$glb_clk
.sym 66142 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[8]
.sym 66143 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[9]
.sym 66144 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[10]
.sym 66145 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[11]
.sym 66146 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[12]
.sym 66147 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[13]
.sym 66148 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[14]
.sym 66149 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[15]
.sym 66150 U$$2.picorv32.cpuregs_wrdata[29]
.sym 66153 U$$2.picorv32.latched_branch
.sym 66155 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[6]
.sym 66156 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 66157 U$$2.picorv32.reg_pc[23]
.sym 66158 U$$2.picorv32.cpuregs_wrdata[22]
.sym 66159 $abc$27913$new_n2597_
.sym 66160 U$$2.picorv32.pcpi_rs1[16]
.sym 66161 U$$2.picorv32.pcpi_rs2[21]
.sym 66162 U$$2.picorv32.decoded_imm[2]
.sym 66163 $abc$27913$new_n2820_
.sym 66165 U$$2.picorv32.pcpi_rs2[19]
.sym 66166 U$$2.picorv32.decoded_imm[20]
.sym 66167 U$$2.picorv32.decoded_imm[27]
.sym 66168 U$$2.picorv32.decoded_imm[21]
.sym 66169 U$$2.picorv32.decoded_imm[17]
.sym 66170 U$$2.picorv32.mem_la_wdata[0]
.sym 66171 U$$2.picorv32.pcpi_rs1[27]
.sym 66172 U$$2.picorv32.pcpi_rs1[15]
.sym 66173 U$$2.picorv32.pcpi_rs1[9]
.sym 66174 U$$2.picorv32.cpuregs_wrdata[11]
.sym 66176 U$$2.picorv32.decoded_imm[9]
.sym 66177 U$$2.picorv32.pcpi_rs1[28]
.sym 66183 U$$2.picorv32.reg_pc[28]
.sym 66184 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[26]
.sym 66185 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[27]
.sym 66186 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[12]
.sym 66187 $abc$27913$new_n2709_
.sym 66188 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[13]
.sym 66189 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 66191 U$$2.picorv32.cpuregs_wrdata[9]
.sym 66192 $abc$27913$new_n2703_
.sym 66193 U$$2.picorv32.cpuregs_wrdata[28]
.sym 66194 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[13]
.sym 66199 U$$2.picorv32.cpuregs_wrdata[27]
.sym 66201 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[12]
.sym 66202 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 66207 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66209 $abc$27913$new_n2728_
.sym 66211 $abc$27913$new_n2730_
.sym 66213 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66216 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[27]
.sym 66217 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 66219 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66222 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66224 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[26]
.sym 66225 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 66231 U$$2.picorv32.cpuregs_wrdata[28]
.sym 66236 U$$2.picorv32.cpuregs_wrdata[9]
.sym 66240 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[12]
.sym 66241 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66242 $abc$27913$new_n2703_
.sym 66243 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[12]
.sym 66246 $abc$27913$new_n2730_
.sym 66247 U$$2.picorv32.reg_pc[28]
.sym 66248 $abc$27913$new_n2728_
.sym 66249 $abc$27913$new_n2709_
.sym 66252 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[13]
.sym 66253 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[13]
.sym 66254 $abc$27913$new_n2703_
.sym 66255 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66259 U$$2.picorv32.cpuregs_wrdata[27]
.sym 66263 cd_sync_clk16_0__i_$glb_clk
.sym 66265 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[16]
.sym 66266 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[17]
.sym 66267 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[18]
.sym 66268 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[19]
.sym 66269 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[20]
.sym 66270 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[21]
.sym 66271 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[22]
.sym 66272 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[23]
.sym 66274 U$$2.picorv32.pcpi_rs1[11]
.sym 66277 U$$2.picorv32.cpuregs_wrdata[27]
.sym 66278 U$$2.picorv32.pcpi_rs2[27]
.sym 66279 U$$2.picorv32.pcpi_rs1[8]
.sym 66280 U$$2.picorv32.pcpi_rs2[31]
.sym 66281 U$$2.picorv32.pcpi_rs2[13]
.sym 66282 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[12]
.sym 66283 U$$2.picorv32.pcpi_rs1[13]
.sym 66284 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[13]
.sym 66285 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 66286 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[9]
.sym 66287 U$$2.picorv32.decoded_imm[15]
.sym 66289 U$$2.picorv32.decoder_trigger
.sym 66290 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[12]
.sym 66291 U$$2.picorv32.pcpi_rs1[19]
.sym 66292 U$$2.picorv32.decoded_imm[25]
.sym 66293 U$$2.picorv32.latched_branch
.sym 66294 U$$2.picorv32.pcpi_rs1[14]
.sym 66295 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[8]
.sym 66296 U$$2.picorv32.cpuregs_wrdata[4]
.sym 66297 U$$2.picorv32.decoded_imm[26]
.sym 66299 U$$2.picorv32.pcpi_rs1[2]
.sym 66300 U$$2.picorv32.pcpi_rs1[1]
.sym 66306 U$$2.picorv32.reg_pc[29]
.sym 66309 $abc$27913$new_n2709_
.sym 66310 $abc$27913$new_n2709_
.sym 66312 U$$2.picorv32.pcpi_rs1[6]
.sym 66313 $abc$27913$new_n2857_
.sym 66317 $abc$27913$new_n2858_
.sym 66319 $abc$27913$new_n2865_
.sym 66320 $abc$27913$new_n2723_
.sym 66321 U$$2.picorv32.pcpi_rs1[30]
.sym 66322 U$$2.picorv32.pcpi_rs1[8]
.sym 66323 $abc$27913$new_n2863_
.sym 66325 $abc$27913$new_n2597_
.sym 66326 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66329 U$$2.picorv32.reg_pc[8]
.sym 66330 $abc$27913$new_n2721_
.sym 66331 U$$2.picorv32.reg_pc[7]
.sym 66332 U$$2.picorv32.pcpi_rs1[7]
.sym 66333 U$$2.picorv32.pcpi_rs1[9]
.sym 66334 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66335 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66336 $abc$27913$techmap\U$$2.picorv32.$ternary$picorv32.v:1316$1358_Y[0]
.sym 66337 U$$2.picorv32.pcpi_rs1[28]
.sym 66339 U$$2.picorv32.pcpi_rs1[28]
.sym 66340 $abc$27913$new_n2597_
.sym 66341 U$$2.picorv32.pcpi_rs1[30]
.sym 66342 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66345 $abc$27913$new_n2597_
.sym 66346 U$$2.picorv32.pcpi_rs1[6]
.sym 66347 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66348 U$$2.picorv32.pcpi_rs1[8]
.sym 66352 $abc$27913$techmap\U$$2.picorv32.$ternary$picorv32.v:1316$1358_Y[0]
.sym 66357 $abc$27913$new_n2721_
.sym 66358 U$$2.picorv32.reg_pc[29]
.sym 66359 $abc$27913$new_n2723_
.sym 66360 $abc$27913$new_n2709_
.sym 66363 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66364 $abc$27913$techmap\U$$2.picorv32.$ternary$picorv32.v:1316$1358_Y[0]
.sym 66369 $abc$27913$new_n2857_
.sym 66370 $abc$27913$new_n2858_
.sym 66371 U$$2.picorv32.reg_pc[8]
.sym 66372 $abc$27913$new_n2709_
.sym 66375 $abc$27913$new_n2865_
.sym 66376 $abc$27913$new_n2709_
.sym 66377 U$$2.picorv32.reg_pc[7]
.sym 66378 $abc$27913$new_n2863_
.sym 66381 U$$2.picorv32.pcpi_rs1[7]
.sym 66382 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66383 $abc$27913$new_n2597_
.sym 66384 U$$2.picorv32.pcpi_rs1[9]
.sym 66386 cd_sync_clk16_0__i_$glb_clk
.sym 66387 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 66388 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[24]
.sym 66389 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[25]
.sym 66390 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[26]
.sym 66391 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[27]
.sym 66392 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[28]
.sym 66393 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[29]
.sym 66394 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[30]
.sym 66395 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[31]
.sym 66396 U$$2.picorv32.cpuregs_wrdata[0]
.sym 66399 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 66400 U$$2.picorv32.pcpi_rs1[12]
.sym 66401 $abc$27913$new_n2703_
.sym 66402 $abc$27913$new_n2856_
.sym 66403 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[19]
.sym 66405 $abc$27913$new_n2709_
.sym 66407 U$$2.picorv32.pcpi_rs1[22]
.sym 66408 $abc$27913$new_n4627_
.sym 66409 U$$2.picorv32.pcpi_rs1[30]
.sym 66410 U$$2.picorv32.pcpi_rs1[10]
.sym 66411 U$$2.picorv32.cpu_state[6]
.sym 66412 U$$2.picorv32.pcpi_rs1[18]
.sym 66413 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[0]
.sym 66417 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66421 U$$2.picorv32.pcpi_rs1[11]
.sym 66422 $abc$27913$new_n2824_
.sym 66423 U$$2.picorv32.decoded_imm[28]
.sym 66429 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 66432 $abc$27913$new_n2597_
.sym 66433 $abc$27913$new_n2826_
.sym 66434 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[8]
.sym 66435 U$$2.picorv32.cpuregs_wrdata[8]
.sym 66436 $abc$27913$new_n2832_
.sym 66437 U$$2.picorv32.pcpi_rs1[13]
.sym 66438 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[13]
.sym 66439 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66441 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[13]
.sym 66442 $abc$27913$new_n2831_
.sym 66443 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[7]
.sym 66444 U$$2.picorv32.pcpi_rs1[14]
.sym 66446 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[7]
.sym 66447 $abc$27913$new_n2717_
.sym 66449 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 66450 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66451 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66452 $abc$27913$new_n2825_
.sym 66453 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[8]
.sym 66454 U$$2.picorv32.reg_pc[12]
.sym 66455 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[8]
.sym 66456 U$$2.picorv32.pcpi_rs1[12]
.sym 66457 $abc$27913$new_n2709_
.sym 66460 $abc$27913$new_n2703_
.sym 66462 U$$2.picorv32.cpuregs_wrdata[8]
.sym 66468 U$$2.picorv32.pcpi_rs1[13]
.sym 66469 $abc$27913$new_n2717_
.sym 66470 $abc$27913$new_n2825_
.sym 66471 $abc$27913$new_n2826_
.sym 66474 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 66475 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[8]
.sym 66476 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 66477 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[8]
.sym 66480 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[8]
.sym 66481 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66482 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[8]
.sym 66483 $abc$27913$new_n2703_
.sym 66486 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[13]
.sym 66487 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[13]
.sym 66488 $abc$27913$new_n2703_
.sym 66489 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66492 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[7]
.sym 66493 $abc$27913$new_n2703_
.sym 66494 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[7]
.sym 66495 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66498 $abc$27913$new_n2831_
.sym 66499 $abc$27913$new_n2709_
.sym 66500 U$$2.picorv32.reg_pc[12]
.sym 66501 $abc$27913$new_n2832_
.sym 66504 $abc$27913$new_n2597_
.sym 66505 U$$2.picorv32.pcpi_rs1[12]
.sym 66506 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66507 U$$2.picorv32.pcpi_rs1[14]
.sym 66509 cd_sync_clk16_0__i_$glb_clk
.sym 66511 $abc$27913$new_n2904_
.sym 66512 U$$2.picorv32.pcpi_rs1[0]
.sym 66513 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[0]
.sym 66514 $abc$27913$new_n2902_
.sym 66515 $abc$27913$new_n2909_
.sym 66516 U$$2.picorv32.pcpi_rs1[1]
.sym 66517 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3115.$and$/usr/local/bin/../share/yosys/techmap.v:434$8670_Y[0]_new_
.sym 66518 $abc$27913$new_n2736_
.sym 66519 U$$2.picorv32.pcpi_rs1[26]
.sym 66520 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[29]
.sym 66523 U$$2.picorv32.decoded_imm[29]
.sym 66524 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[30]
.sym 66525 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66526 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66527 $abc$27913$new_n4630_
.sym 66528 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[31]
.sym 66529 U$$2.picorv32.cpu_state[4]
.sym 66530 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66531 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 66532 U$$2.picorv32.pcpi_rs1[14]
.sym 66533 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 66534 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[13]
.sym 66535 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 66538 U$$2.picorv32.decoded_imm[24]
.sym 66539 $abc$27913$new_n2604_
.sym 66541 U$$2.picorv32.latched_stalu
.sym 66543 U$$2.picorv32.next_pc[28]
.sym 66544 $abc$27913$new_n4645_
.sym 66546 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 66552 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[6]
.sym 66553 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 66557 $abc$27913$new_n2599_
.sym 66558 U$$2.picorv32.reg_sh[0]
.sym 66559 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[15]
.sym 66560 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[12]
.sym 66561 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[15]
.sym 66562 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[1]_new_inv_
.sym 66563 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[12]
.sym 66564 U$$2.picorv32.pcpi_rs1[13]
.sym 66565 U$$2.picorv32.cpu_state[4]
.sym 66571 $abc$27913$new_n2597_
.sym 66572 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 66575 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[6]
.sym 66576 U$$2.picorv32.reg_sh[1]
.sym 66577 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66578 $abc$27913$new_n2703_
.sym 66579 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24667
.sym 66581 U$$2.picorv32.pcpi_rs1[11]
.sym 66582 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[12]
.sym 66583 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66585 U$$2.picorv32.cpu_state[4]
.sym 66586 U$$2.picorv32.reg_sh[1]
.sym 66588 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[1]_new_inv_
.sym 66591 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 66592 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[12]
.sym 66593 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[12]
.sym 66594 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 66598 $abc$27913$new_n2599_
.sym 66599 U$$2.picorv32.reg_sh[0]
.sym 66600 U$$2.picorv32.reg_sh[1]
.sym 66604 U$$2.picorv32.reg_sh[0]
.sym 66606 U$$2.picorv32.cpu_state[4]
.sym 66609 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[6]
.sym 66610 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 66611 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 66612 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[6]
.sym 66615 U$$2.picorv32.pcpi_rs1[13]
.sym 66616 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66617 $abc$27913$new_n2597_
.sym 66618 U$$2.picorv32.pcpi_rs1[11]
.sym 66621 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[15]
.sym 66622 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 66623 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 66624 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[15]
.sym 66627 $abc$27913$new_n2703_
.sym 66628 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[12]
.sym 66629 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[12]
.sym 66630 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 66631 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24667
.sym 66632 cd_sync_clk16_0__i_$glb_clk
.sym 66634 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[0]
.sym 66635 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[0]_new_inv_
.sym 66636 $abc$27913$new_n2717_
.sym 66637 $abc$27913$U$$2.picorv32.cpuregs_rs2[3]_new_
.sym 66638 $abc$27913$U$$2.picorv32.cpuregs_rs2[0]_new_
.sym 66639 U$$2.picorv32.mem_la_wdata[0]
.sym 66640 U$$2.picorv32.mem_la_wdata[3]
.sym 66641 $abc$27913$U$$2.picorv32.cpuregs_rs2[11]_new_
.sym 66647 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 66648 $abc$27913$new_n2597_
.sym 66649 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[7]
.sym 66650 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[1]
.sym 66652 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 66653 U$$2.picorv32.pcpi_rs1[26]
.sym 66654 U$$2.picorv32.pcpi_rs1[28]
.sym 66655 U$$2.picorv32.pcpi_rs1[0]
.sym 66656 U$$2.picorv32.latched_rd[4]
.sym 66657 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 66659 U$$2.picorv32.cpuregs_wrdata[11]
.sym 66660 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66661 U$$2.picorv32.mem_la_wdata[0]
.sym 66662 U$$2.picorv32.decoded_imm[0]
.sym 66663 U$$2.picorv32.pcpi_rs1[15]
.sym 66666 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66668 U$$2.picorv32.latched_rd[0]
.sym 66669 U$$2.picorv32.decoded_imm[0]
.sym 66677 U$$2.picorv32.cpu_state[4]
.sym 66678 $PACKER_VCC_NET
.sym 66682 U$$2.picorv32.reg_sh[4]
.sym 66683 U$$2.picorv32.reg_sh[1]
.sym 66684 U$$2.picorv32.reg_sh[2]
.sym 66685 U$$2.picorv32.cpu_state[4]
.sym 66686 $PACKER_VCC_NET
.sym 66688 U$$2.picorv32.reg_sh[3]
.sym 66691 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[0]
.sym 66692 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[0]_new_inv_
.sym 66695 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[4]
.sym 66702 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[4]_new_inv_
.sym 66705 U$$2.picorv32.reg_sh[0]
.sym 66707 $nextpnr_ICESTORM_LC_3$O
.sym 66709 U$$2.picorv32.reg_sh[0]
.sym 66713 $auto$alumacc.cc:474:replace_alu$4959.C[2]
.sym 66715 $PACKER_VCC_NET
.sym 66716 U$$2.picorv32.reg_sh[1]
.sym 66719 $auto$alumacc.cc:474:replace_alu$4959.C[3]
.sym 66721 $PACKER_VCC_NET
.sym 66722 U$$2.picorv32.reg_sh[2]
.sym 66723 $auto$alumacc.cc:474:replace_alu$4959.C[2]
.sym 66725 $auto$alumacc.cc:474:replace_alu$4959.C[4]
.sym 66727 U$$2.picorv32.reg_sh[3]
.sym 66728 $PACKER_VCC_NET
.sym 66729 $auto$alumacc.cc:474:replace_alu$4959.C[3]
.sym 66732 $PACKER_VCC_NET
.sym 66733 U$$2.picorv32.reg_sh[4]
.sym 66735 $auto$alumacc.cc:474:replace_alu$4959.C[4]
.sym 66738 U$$2.picorv32.reg_sh[4]
.sym 66739 U$$2.picorv32.reg_sh[2]
.sym 66741 U$$2.picorv32.reg_sh[3]
.sym 66744 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[0]
.sym 66745 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[0]_new_inv_
.sym 66746 U$$2.picorv32.cpu_state[4]
.sym 66750 U$$2.picorv32.cpu_state[4]
.sym 66751 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[4]_new_inv_
.sym 66753 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[4]
.sym 66755 cd_sync_clk16_0__i_$glb_clk
.sym 66757 U$$2.picorv32.cpu_state[1]
.sym 66758 $abc$27913$new_n4249_
.sym 66759 $abc$27913$new_n3252_
.sym 66760 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[11]
.sym 66761 U$$2.picorv32.cpu_state[2]
.sym 66762 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8643_Y_new_
.sym 66763 $abc$27913$new_n3250_
.sym 66764 $abc$27913$new_n4248_
.sym 66769 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 66770 U$$2.picorv32.mem_la_wdata[3]
.sym 66771 U$$2.picorv32.pcpi_rs1[15]
.sym 66773 U$$2.picorv32.cpu_state[4]
.sym 66774 U$$2.picorv32.cpuregs_wrdata[12]
.sym 66775 U$$2.picorv32.latched_store
.sym 66776 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[15]
.sym 66777 $abc$27913$auto$rtlil.cc:1969:NotGate$27655
.sym 66779 U$$2.picorv32.cpu_state[4]
.sym 66780 $abc$27913$new_n2717_
.sym 66781 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 66785 U$$2.picorv32.latched_branch
.sym 66786 cd_sync.ready
.sym 66788 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[4]_new_inv_
.sym 66792 U$$2.picorv32.decoder_trigger
.sym 66799 U$$2.picorv32.instr_jalr
.sym 66800 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24363
.sym 66802 U$$2.picorv32.latched_rd[2]
.sym 66804 U$$2.picorv32.latched_branch
.sym 66806 U$$2.picorv32.latched_rd[4]
.sym 66807 U$$2.picorv32.latched_rd[1]
.sym 66808 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1333$1368_Y_new_
.sym 66809 U$$2.picorv32.decoder_trigger
.sym 66811 U$$2.picorv32.latched_rd[3]
.sym 66812 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 66815 $abc$27913$new_n3328_
.sym 66817 U$$2.picorv32.latched_stalu
.sym 66818 $abc$27913$new_n2931_
.sym 66819 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2556.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 66820 U$$2.picorv32.alu_wait
.sym 66822 U$$2.picorv32.cpu_state[1]
.sym 66823 U$$2.picorv32.cpu_state[3]
.sym 66824 U$$2.picorv32.instr_jal
.sym 66826 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66828 U$$2.picorv32.latched_rd[0]
.sym 66831 U$$2.picorv32.decoder_trigger
.sym 66832 U$$2.picorv32.instr_jal
.sym 66834 U$$2.picorv32.cpu_state[1]
.sym 66837 U$$2.picorv32.latched_rd[0]
.sym 66838 U$$2.picorv32.latched_rd[1]
.sym 66839 U$$2.picorv32.latched_rd[4]
.sym 66840 U$$2.picorv32.latched_rd[3]
.sym 66843 U$$2.picorv32.decoder_trigger
.sym 66844 U$$2.picorv32.instr_jal
.sym 66846 U$$2.picorv32.cpu_state[1]
.sym 66849 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66850 U$$2.picorv32.alu_wait
.sym 66851 U$$2.picorv32.latched_stalu
.sym 66852 U$$2.picorv32.cpu_state[3]
.sym 66855 U$$2.picorv32.latched_branch
.sym 66856 U$$2.picorv32.instr_jalr
.sym 66857 U$$2.picorv32.alu_wait
.sym 66858 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66861 U$$2.picorv32.instr_jal
.sym 66862 U$$2.picorv32.decoder_trigger
.sym 66863 U$$2.picorv32.cpu_state[1]
.sym 66867 U$$2.picorv32.cpu_state[3]
.sym 66868 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2556.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 66869 $abc$27913$new_n2931_
.sym 66870 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 66873 $abc$27913$new_n3328_
.sym 66875 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1333$1368_Y_new_
.sym 66876 U$$2.picorv32.latched_rd[2]
.sym 66877 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24363
.sym 66878 cd_sync_clk16_0__i_$glb_clk
.sym 66879 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 66880 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$26471
.sym 66881 U$$2.picorv32.pcpi_valid
.sym 66882 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 66883 $abc$27913$new_n4262_
.sym 66884 $abc$27913$new_n2919_
.sym 66885 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 66886 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 66887 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 66892 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 66893 U$$2.picorv32.latched_rd[1]
.sym 66895 U$$2.picorv32.is_alu_reg_imm
.sym 66896 $abc$27913$new_n2597_
.sym 66897 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 66898 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 66900 U$$2.picorv32.is_lui_auipc_jal
.sym 66901 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[6]
.sym 66902 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 66903 U$$2.picorv32.pcpi_rs1[20]
.sym 66906 U$$2.picorv32.alu_wait
.sym 66908 U$$2.picorv32.cpu_state[0]
.sym 66909 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 66910 U$$2.picorv32.instr_jal
.sym 66912 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 66915 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 66929 cd_sync.ready
.sym 66932 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 66933 U$$2.picorv32.cpu_state[3]
.sym 66939 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 66940 $abc$27913$new_n4262_
.sym 66942 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 66951 U$$2.picorv32.cpu_state[0]
.sym 66952 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 66960 U$$2.picorv32.cpu_state[3]
.sym 66963 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 66972 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 66973 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 66974 $abc$27913$new_n4262_
.sym 66991 cd_sync.ready
.sym 66992 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 66993 U$$2.picorv32.cpu_state[0]
.sym 67001 cd_sync_clk16_0__i_$glb_clk
.sym 67004 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 67007 U$$2.picorv32.decoder_pseudo_trigger
.sym 67010 U$$2.picorv32.alu_wait
.sym 67015 cd_sync.ready
.sym 67017 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 67019 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24363
.sym 67020 cd_sync.ready
.sym 67047 U$$2.picorv32.decoder_trigger
.sym 67051 U$$2.picorv32.decoder_trigger_q
.sym 67064 U$$2.picorv32.decoder_pseudo_trigger
.sym 67066 U$$2.picorv32.instr_ecall_ebreak
.sym 67072 U$$2.picorv32.decoder_pseudo_trigger_q
.sym 67095 U$$2.picorv32.decoder_trigger_q
.sym 67097 U$$2.picorv32.decoder_pseudo_trigger_q
.sym 67098 U$$2.picorv32.instr_ecall_ebreak
.sym 67101 U$$2.picorv32.decoder_pseudo_trigger
.sym 67119 U$$2.picorv32.decoder_trigger
.sym 67124 cd_sync_clk16_0__i_$glb_clk
.sym 67139 U$$2.picorv32.cpu_state[3]
.sym 67140 U$$2.picorv32.mem_rdata_q[12]
.sym 67145 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 67146 U$$2.picorv32.mem_rdata_q[12]
.sym 67147 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 67148 U$$2.picorv32.is_lui_auipc_jal
.sym 67149 $abc$27913$techmap\U$$2.picorv32.$procmux$2310_Y
.sym 68646 cd_sync_clk16_0__i
.sym 68657 cd_sync_clk16_0__i
.sym 68676 $abc$27913$auto$rtlil.cc:1969:NotGate$27471
.sym 68700 $abc$27913$auto$rtlil.cc:1969:NotGate$27471
.sym 68703 U$$2.picorv32.alu_out_q[31]
.sym 68704 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12824[1]_new_
.sym 68717 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[8]
.sym 68720 U$$2.picorv32.mem_la_wdata[0]
.sym 68721 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[24]
.sym 68724 U$$2.picorv32.alu_add_sub[5]
.sym 68726 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[12]
.sym 68747 cd_sync.ready
.sym 68750 U$$2.picorv32.pcpi_rs2[31]
.sym 68762 U$$2.picorv32.pcpi_rs1[31]
.sym 68796 U$$2.picorv32.pcpi_rs2[31]
.sym 68798 U$$2.picorv32.pcpi_rs1[31]
.sym 68816 cd_sync.ready
.sym 68830 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8691_Y_new_inv_
.sym 68831 U$$2.picorv32.alu_out_q[20]
.sym 68832 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[20]_new_
.sym 68833 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12854[1]_new_
.sym 68834 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[24]_new_
.sym 68835 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12889[0]_new_inv_
.sym 68836 $abc$27913$new_n3224_
.sym 68837 $abc$27913$new_n3225_
.sym 68840 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[27]
.sym 68863 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 68870 U$$2.picorv32.pcpi_rs1[29]
.sym 68874 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[8]
.sym 68875 U$$2.picorv32.pcpi_rs1[20]
.sym 68876 U$$2.picorv32.pcpi_rs1[20]
.sym 68880 U$$2.picorv32.pcpi_rs2[30]
.sym 68884 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 68890 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 68892 U$$2.picorv32.pcpi_rs1[24]
.sym 68894 $abc$27913$new_n3232_
.sym 68896 U$$2.picorv32.alu_add_sub[20]
.sym 68907 U$$2.picorv32.alu_add_sub[24]
.sym 68908 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 68909 U$$2.picorv32.pcpi_rs1[30]
.sym 68910 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 68911 U$$2.picorv32.alu_add_sub[29]
.sym 68913 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12829[1]_new_
.sym 68915 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 68918 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 68921 U$$2.picorv32.pcpi_rs1[24]
.sym 68922 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12819[1]_new_
.sym 68924 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12829[0]_new_inv_
.sym 68925 U$$2.picorv32.pcpi_rs1[29]
.sym 68926 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12854[1]_new_
.sym 68927 U$$2.picorv32.pcpi_rs2[24]
.sym 68929 U$$2.picorv32.pcpi_rs2[29]
.sym 68930 U$$2.picorv32.alu_add_sub[30]
.sym 68931 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12819[0]_new_inv_
.sym 68932 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 68933 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 68934 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12854[0]_new_inv_
.sym 68935 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 68936 U$$2.picorv32.pcpi_rs2[30]
.sym 68937 U$$2.picorv32.pcpi_rs2[29]
.sym 68938 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[30]_new_
.sym 68940 U$$2.picorv32.pcpi_rs2[29]
.sym 68941 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 68942 U$$2.picorv32.pcpi_rs1[29]
.sym 68943 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 68946 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 68947 U$$2.picorv32.pcpi_rs2[30]
.sym 68948 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 68949 U$$2.picorv32.pcpi_rs1[30]
.sym 68952 U$$2.picorv32.alu_add_sub[24]
.sym 68953 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 68954 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12854[0]_new_inv_
.sym 68955 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12854[1]_new_
.sym 68958 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 68959 U$$2.picorv32.pcpi_rs2[24]
.sym 68960 U$$2.picorv32.pcpi_rs1[24]
.sym 68961 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 68964 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 68965 U$$2.picorv32.alu_add_sub[30]
.sym 68966 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12829[1]_new_
.sym 68967 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12829[0]_new_inv_
.sym 68970 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 68971 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12819[1]_new_
.sym 68972 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12819[0]_new_inv_
.sym 68973 U$$2.picorv32.alu_add_sub[29]
.sym 68976 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[30]_new_
.sym 68979 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 68982 U$$2.picorv32.pcpi_rs2[29]
.sym 68984 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 68985 U$$2.picorv32.pcpi_rs1[29]
.sym 68987 cd_sync_clk16_0__i_$glb_clk
.sym 68989 U$$2.picorv32.alu_out_q[26]
.sym 68990 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12998[1]_new_
.sym 68991 U$$2.picorv32.alu_out_q[22]
.sym 68992 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12869[0]_new_inv_
.sym 68993 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[22]_new_
.sym 68994 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[8]_new_
.sym 68995 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12869[1]_new_
.sym 68996 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[30]_new_
.sym 69002 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69004 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69005 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69009 U$$2.picorv32.pcpi_rs2[20]
.sym 69011 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69012 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 69014 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 69016 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[27]
.sym 69017 U$$2.picorv32.mem_la_wdata[5]
.sym 69018 U$$2.picorv32.pcpi_rs1[9]
.sym 69019 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 69022 U$$2.picorv32.pcpi_rs1[3]
.sym 69023 U$$2.picorv32.pcpi_rs1[8]
.sym 69024 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[19]
.sym 69030 U$$2.picorv32.pcpi_rs1[8]
.sym 69032 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[27]
.sym 69034 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69037 U$$2.picorv32.instr_sub
.sym 69038 U$$2.picorv32.pcpi_rs1[27]
.sym 69039 U$$2.picorv32.alu_add_sub[27]
.sym 69040 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12839[1]_new_
.sym 69041 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[8]
.sym 69046 U$$2.picorv32.alu_add_sub[8]
.sym 69047 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12998[1]_new_
.sym 69048 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12998[0]_new_inv_
.sym 69049 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[8]
.sym 69054 U$$2.picorv32.pcpi_rs2[8]
.sym 69055 U$$2.picorv32.pcpi_rs2[27]
.sym 69056 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69057 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12839[0]_new_inv_
.sym 69059 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[27]
.sym 69060 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69064 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[8]
.sym 69065 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[8]
.sym 69066 U$$2.picorv32.instr_sub
.sym 69069 U$$2.picorv32.instr_sub
.sym 69070 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[27]
.sym 69072 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[27]
.sym 69075 U$$2.picorv32.pcpi_rs1[8]
.sym 69076 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69077 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69078 U$$2.picorv32.pcpi_rs2[8]
.sym 69081 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69082 U$$2.picorv32.pcpi_rs2[27]
.sym 69083 U$$2.picorv32.pcpi_rs1[27]
.sym 69084 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69093 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12839[1]_new_
.sym 69094 U$$2.picorv32.alu_add_sub[27]
.sym 69095 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69096 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12839[0]_new_inv_
.sym 69105 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69106 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12998[0]_new_inv_
.sym 69107 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12998[1]_new_
.sym 69108 U$$2.picorv32.alu_add_sub[8]
.sym 69110 cd_sync_clk16_0__i_$glb_clk
.sym 69112 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[14]_new_
.sym 69113 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 69114 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 69115 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12959[0]_new_inv_
.sym 69116 $abc$27913$new_n3232_
.sym 69117 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12959[1]_new_
.sym 69118 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[15]
.sym 69119 $abc$27913$new_n3236_
.sym 69122 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[29]
.sym 69123 U$$2.picorv32.pcpi_rs1[15]
.sym 69124 U$$2.picorv32.pcpi_rs1[27]
.sym 69126 U$$2.picorv32.pcpi_rs1[31]
.sym 69128 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12839[1]_new_
.sym 69130 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 69131 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69132 U$$2.picorv32.mem_la_wdata[0]
.sym 69133 U$$2.picorv32.instr_sub
.sym 69136 U$$2.picorv32.pcpi_rs2[14]
.sym 69137 U$$2.picorv32.latched_store
.sym 69139 U$$2.picorv32.pcpi_rs1[29]
.sym 69140 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[14]
.sym 69143 U$$2.picorv32.mem_la_wdata[3]
.sym 69144 U$$2.picorv32.pcpi_rs2[24]
.sym 69145 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69147 U$$2.picorv32.mem_la_wdata[7]
.sym 69153 U$$2.picorv32.alu_add_sub[9]
.sym 69155 U$$2.picorv32.pcpi_rs2[19]
.sym 69156 U$$2.picorv32.pcpi_rs1[19]
.sym 69158 U$$2.picorv32.alu_add_sub[14]
.sym 69159 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[1]_new_
.sym 69160 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69161 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12864[0]_new_inv_
.sym 69163 U$$2.picorv32.alu_add_sub[4]
.sym 69164 U$$2.picorv32.alu_add_sub[19]
.sym 69165 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69166 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12993[0]_new_inv_
.sym 69167 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[0]_new_inv_
.sym 69168 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69171 U$$2.picorv32.mem_la_wdata[4]
.sym 69172 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12959[0]_new_inv_
.sym 69174 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12864[1]_new_
.sym 69176 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12993[1]_new_
.sym 69177 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69178 U$$2.picorv32.pcpi_rs1[9]
.sym 69179 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 69180 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69181 U$$2.picorv32.pcpi_rs2[9]
.sym 69182 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12959[1]_new_
.sym 69184 U$$2.picorv32.pcpi_rs1[4]
.sym 69186 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69187 U$$2.picorv32.pcpi_rs1[19]
.sym 69188 U$$2.picorv32.pcpi_rs2[19]
.sym 69189 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69192 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12864[1]_new_
.sym 69193 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69194 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12864[0]_new_inv_
.sym 69195 U$$2.picorv32.alu_add_sub[19]
.sym 69198 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12959[1]_new_
.sym 69199 U$$2.picorv32.alu_add_sub[14]
.sym 69200 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69201 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12959[0]_new_inv_
.sym 69204 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69205 U$$2.picorv32.mem_la_wdata[4]
.sym 69206 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69207 U$$2.picorv32.pcpi_rs1[4]
.sym 69210 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[1]_new_
.sym 69211 U$$2.picorv32.alu_add_sub[4]
.sym 69212 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69213 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[0]_new_inv_
.sym 69216 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 69217 U$$2.picorv32.pcpi_rs2[19]
.sym 69218 U$$2.picorv32.pcpi_rs1[19]
.sym 69222 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12993[0]_new_inv_
.sym 69223 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69224 U$$2.picorv32.alu_add_sub[9]
.sym 69225 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12993[1]_new_
.sym 69228 U$$2.picorv32.pcpi_rs2[9]
.sym 69230 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 69231 U$$2.picorv32.pcpi_rs1[9]
.sym 69233 cd_sync_clk16_0__i_$glb_clk
.sym 69235 $abc$27913$new_n3239_
.sym 69236 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[7]
.sym 69237 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[6]
.sym 69238 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[8]
.sym 69239 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[3]
.sym 69240 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[5]
.sym 69241 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[1]
.sym 69242 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[14]
.sym 69247 U$$2.picorv32.mem_la_wdata[4]
.sym 69248 U$$2.picorv32.pcpi_rs1[1]
.sym 69250 U$$2.picorv32.pcpi_rs2[18]
.sym 69251 U$$2.picorv32.mem_la_wdata[2]
.sym 69252 U$$2.picorv32.pcpi_rs1[19]
.sym 69253 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69254 U$$2.picorv32.pcpi_rs1[14]
.sym 69255 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69256 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69258 U$$2.picorv32.pcpi_rs1[18]
.sym 69260 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[8]
.sym 69261 U$$2.picorv32.pcpi_rs1[14]
.sym 69262 U$$2.picorv32.pcpi_rs1[1]
.sym 69263 U$$2.picorv32.pcpi_rs2[30]
.sym 69266 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[14]
.sym 69267 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[15]
.sym 69269 U$$2.picorv32.mem_wordsize[0]
.sym 69270 U$$2.picorv32.pcpi_rs1[4]
.sym 69278 U$$2.picorv32.instr_sub
.sym 69279 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69280 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12978[0]_new_inv_
.sym 69281 U$$2.picorv32.pcpi_rs2[12]
.sym 69284 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 69285 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12978[1]_new_
.sym 69286 U$$2.picorv32.instr_sub
.sym 69287 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[4]
.sym 69288 U$$2.picorv32.alu_add_sub[12]
.sym 69290 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69292 U$$2.picorv32.pcpi_rs1[12]
.sym 69294 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[19]
.sym 69295 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[29]
.sym 69296 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[14]
.sym 69297 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[29]
.sym 69300 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[14]
.sym 69302 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[9]
.sym 69303 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[19]
.sym 69304 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[4]
.sym 69305 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69307 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[9]
.sym 69310 U$$2.picorv32.instr_sub
.sym 69311 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[9]
.sym 69312 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[9]
.sym 69315 U$$2.picorv32.pcpi_rs2[12]
.sym 69317 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 69318 U$$2.picorv32.pcpi_rs1[12]
.sym 69321 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[4]
.sym 69322 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[4]
.sym 69324 U$$2.picorv32.instr_sub
.sym 69327 U$$2.picorv32.instr_sub
.sym 69328 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[19]
.sym 69330 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[19]
.sym 69333 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69334 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69335 U$$2.picorv32.pcpi_rs1[12]
.sym 69336 U$$2.picorv32.pcpi_rs2[12]
.sym 69339 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[14]
.sym 69341 U$$2.picorv32.instr_sub
.sym 69342 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[14]
.sym 69345 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12978[0]_new_inv_
.sym 69346 U$$2.picorv32.alu_add_sub[12]
.sym 69347 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12978[1]_new_
.sym 69348 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69351 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[29]
.sym 69353 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[29]
.sym 69354 U$$2.picorv32.instr_sub
.sym 69356 cd_sync_clk16_0__i_$glb_clk
.sym 69359 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[1]
.sym 69360 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[2]
.sym 69361 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[3]
.sym 69362 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[4]
.sym 69363 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[5]
.sym 69364 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[6]
.sym 69365 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[7]
.sym 69367 U$$2.picorv32.pcpi_rs1[0]
.sym 69368 U$$2.picorv32.pcpi_rs1[0]
.sym 69369 U$$2.picorv32.decoded_imm[3]
.sym 69370 U$$2.picorv32.pcpi_rs1[5]
.sym 69373 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69374 U$$2.picorv32.instr_sub
.sym 69375 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 69377 U$$2.picorv32.pcpi_rs2[12]
.sym 69378 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 69380 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 69382 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[14]
.sym 69383 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 69384 U$$2.picorv32.pcpi_rs1[0]
.sym 69385 U$$2.picorv32.pcpi_rs1[2]
.sym 69386 U$$2.picorv32.pcpi_rs1[29]
.sym 69388 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[9]
.sym 69389 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[19]
.sym 69390 U$$2.picorv32.pcpi_rs1[6]
.sym 69391 U$$2.picorv32.reg_pc[16]
.sym 69392 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[15]
.sym 69393 U$$2.picorv32.pcpi_rs1[24]
.sym 69399 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[15]
.sym 69400 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69402 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12945[0]_new_inv_
.sym 69405 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[6]
.sym 69406 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[7]
.sym 69410 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[3]
.sym 69412 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[5]
.sym 69413 U$$2.picorv32.instr_sub
.sym 69414 U$$2.picorv32.instr_sub
.sym 69415 U$$2.picorv32.alu_add_sub[15]
.sym 69418 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[3]
.sym 69419 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[12]
.sym 69420 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[24]
.sym 69422 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[7]
.sym 69423 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[24]
.sym 69426 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12945[1]_new_
.sym 69427 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[12]
.sym 69428 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[5]
.sym 69429 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[6]
.sym 69430 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[15]
.sym 69432 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[15]
.sym 69434 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[15]
.sym 69435 U$$2.picorv32.instr_sub
.sym 69438 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12945[0]_new_inv_
.sym 69439 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12945[1]_new_
.sym 69440 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69441 U$$2.picorv32.alu_add_sub[15]
.sym 69445 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[24]
.sym 69446 U$$2.picorv32.instr_sub
.sym 69447 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[24]
.sym 69450 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[6]
.sym 69451 U$$2.picorv32.instr_sub
.sym 69453 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[6]
.sym 69456 U$$2.picorv32.instr_sub
.sym 69458 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[12]
.sym 69459 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[12]
.sym 69463 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[5]
.sym 69464 U$$2.picorv32.instr_sub
.sym 69465 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[5]
.sym 69469 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[7]
.sym 69470 U$$2.picorv32.instr_sub
.sym 69471 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[7]
.sym 69474 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[3]
.sym 69475 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[3]
.sym 69477 U$$2.picorv32.instr_sub
.sym 69479 cd_sync_clk16_0__i_$glb_clk
.sym 69481 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[8]
.sym 69482 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[9]
.sym 69483 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[10]
.sym 69484 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[11]
.sym 69485 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[12]
.sym 69486 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[13]
.sym 69487 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[14]
.sym 69488 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[15]
.sym 69494 U$$2.picorv32.alu_out_q[28]
.sym 69498 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69500 U$$2.picorv32.pcpi_rs1[5]
.sym 69501 U$$2.picorv32.reg_pc[9]
.sym 69504 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69505 U$$2.picorv32.pcpi_rs1[23]
.sym 69506 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[24]
.sym 69507 U$$2.picorv32.pcpi_rs1[11]
.sym 69508 U$$2.picorv32.mem_la_wdata[5]
.sym 69510 U$$2.picorv32.pcpi_rs2[10]
.sym 69511 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[19]
.sym 69512 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[27]
.sym 69513 U$$2.picorv32.pcpi_rs1[9]
.sym 69514 U$$2.picorv32.pcpi_rs1[4]
.sym 69515 U$$2.picorv32.pcpi_rs1[30]
.sym 69516 U$$2.picorv32.pcpi_rs1[8]
.sym 69526 U$$2.picorv32.pcpi_rs1[1]
.sym 69528 U$$2.picorv32.pcpi_rs1[0]
.sym 69532 U$$2.picorv32.mem_la_wdata[5]
.sym 69536 U$$2.picorv32.mem_la_wdata[1]
.sym 69538 U$$2.picorv32.pcpi_rs1[4]
.sym 69540 U$$2.picorv32.pcpi_rs1[7]
.sym 69541 U$$2.picorv32.mem_la_wdata[4]
.sym 69542 U$$2.picorv32.mem_la_wdata[6]
.sym 69543 U$$2.picorv32.mem_la_wdata[7]
.sym 69544 U$$2.picorv32.mem_la_wdata[3]
.sym 69545 U$$2.picorv32.pcpi_rs1[2]
.sym 69548 U$$2.picorv32.pcpi_rs1[3]
.sym 69549 U$$2.picorv32.mem_la_wdata[2]
.sym 69550 U$$2.picorv32.pcpi_rs1[6]
.sym 69552 U$$2.picorv32.mem_la_wdata[0]
.sym 69553 U$$2.picorv32.pcpi_rs1[5]
.sym 69554 $auto$alumacc.cc:474:replace_alu$4949.C[1]
.sym 69556 U$$2.picorv32.mem_la_wdata[0]
.sym 69557 U$$2.picorv32.pcpi_rs1[0]
.sym 69560 $auto$alumacc.cc:474:replace_alu$4949.C[2]
.sym 69562 U$$2.picorv32.pcpi_rs1[1]
.sym 69563 U$$2.picorv32.mem_la_wdata[1]
.sym 69564 $auto$alumacc.cc:474:replace_alu$4949.C[1]
.sym 69566 $auto$alumacc.cc:474:replace_alu$4949.C[3]
.sym 69568 U$$2.picorv32.pcpi_rs1[2]
.sym 69569 U$$2.picorv32.mem_la_wdata[2]
.sym 69570 $auto$alumacc.cc:474:replace_alu$4949.C[2]
.sym 69572 $auto$alumacc.cc:474:replace_alu$4949.C[4]
.sym 69574 U$$2.picorv32.mem_la_wdata[3]
.sym 69575 U$$2.picorv32.pcpi_rs1[3]
.sym 69576 $auto$alumacc.cc:474:replace_alu$4949.C[3]
.sym 69578 $auto$alumacc.cc:474:replace_alu$4949.C[5]
.sym 69580 U$$2.picorv32.mem_la_wdata[4]
.sym 69581 U$$2.picorv32.pcpi_rs1[4]
.sym 69582 $auto$alumacc.cc:474:replace_alu$4949.C[4]
.sym 69584 $auto$alumacc.cc:474:replace_alu$4949.C[6]
.sym 69586 U$$2.picorv32.pcpi_rs1[5]
.sym 69587 U$$2.picorv32.mem_la_wdata[5]
.sym 69588 $auto$alumacc.cc:474:replace_alu$4949.C[5]
.sym 69590 $auto$alumacc.cc:474:replace_alu$4949.C[7]
.sym 69592 U$$2.picorv32.pcpi_rs1[6]
.sym 69593 U$$2.picorv32.mem_la_wdata[6]
.sym 69594 $auto$alumacc.cc:474:replace_alu$4949.C[6]
.sym 69596 $auto$alumacc.cc:474:replace_alu$4949.C[8]
.sym 69598 U$$2.picorv32.pcpi_rs1[7]
.sym 69599 U$$2.picorv32.mem_la_wdata[7]
.sym 69600 $auto$alumacc.cc:474:replace_alu$4949.C[7]
.sym 69604 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[16]
.sym 69605 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[17]
.sym 69606 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[18]
.sym 69607 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[19]
.sym 69608 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[20]
.sym 69609 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[21]
.sym 69610 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[22]
.sym 69611 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[23]
.sym 69616 U$$2.picorv32.pcpi_rs1[15]
.sym 69618 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[13]
.sym 69619 U$$2.picorv32.alu_out_q[17]
.sym 69621 U$$2.picorv32.instr_sub
.sym 69622 U$$2.picorv32.reg_pc[24]
.sym 69626 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[11]
.sym 69627 U$$2.picorv32.instr_sub
.sym 69628 U$$2.picorv32.pcpi_rs2[24]
.sym 69629 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69630 U$$2.picorv32.mem_la_wdata[3]
.sym 69632 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[14]
.sym 69633 U$$2.picorv32.pcpi_rs1[16]
.sym 69634 U$$2.picorv32.pcpi_rs1[3]
.sym 69635 U$$2.picorv32.pcpi_rs1[29]
.sym 69636 U$$2.picorv32.latched_store
.sym 69637 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[12]
.sym 69638 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 69639 U$$2.picorv32.pcpi_rs2[14]
.sym 69640 $auto$alumacc.cc:474:replace_alu$4949.C[8]
.sym 69646 U$$2.picorv32.pcpi_rs2[14]
.sym 69647 U$$2.picorv32.pcpi_rs1[14]
.sym 69650 U$$2.picorv32.pcpi_rs1[9]
.sym 69653 U$$2.picorv32.pcpi_rs2[12]
.sym 69657 U$$2.picorv32.pcpi_rs2[8]
.sym 69659 U$$2.picorv32.pcpi_rs2[11]
.sym 69660 U$$2.picorv32.pcpi_rs1[11]
.sym 69661 U$$2.picorv32.pcpi_rs2[9]
.sym 69663 U$$2.picorv32.pcpi_rs1[13]
.sym 69664 U$$2.picorv32.pcpi_rs2[13]
.sym 69668 U$$2.picorv32.pcpi_rs1[15]
.sym 69669 U$$2.picorv32.pcpi_rs1[10]
.sym 69670 U$$2.picorv32.pcpi_rs2[10]
.sym 69672 U$$2.picorv32.pcpi_rs1[12]
.sym 69674 U$$2.picorv32.pcpi_rs2[15]
.sym 69676 U$$2.picorv32.pcpi_rs1[8]
.sym 69677 $auto$alumacc.cc:474:replace_alu$4949.C[9]
.sym 69679 U$$2.picorv32.pcpi_rs2[8]
.sym 69680 U$$2.picorv32.pcpi_rs1[8]
.sym 69681 $auto$alumacc.cc:474:replace_alu$4949.C[8]
.sym 69683 $auto$alumacc.cc:474:replace_alu$4949.C[10]
.sym 69685 U$$2.picorv32.pcpi_rs2[9]
.sym 69686 U$$2.picorv32.pcpi_rs1[9]
.sym 69687 $auto$alumacc.cc:474:replace_alu$4949.C[9]
.sym 69689 $auto$alumacc.cc:474:replace_alu$4949.C[11]
.sym 69691 U$$2.picorv32.pcpi_rs1[10]
.sym 69692 U$$2.picorv32.pcpi_rs2[10]
.sym 69693 $auto$alumacc.cc:474:replace_alu$4949.C[10]
.sym 69695 $auto$alumacc.cc:474:replace_alu$4949.C[12]
.sym 69697 U$$2.picorv32.pcpi_rs1[11]
.sym 69698 U$$2.picorv32.pcpi_rs2[11]
.sym 69699 $auto$alumacc.cc:474:replace_alu$4949.C[11]
.sym 69701 $auto$alumacc.cc:474:replace_alu$4949.C[13]
.sym 69703 U$$2.picorv32.pcpi_rs2[12]
.sym 69704 U$$2.picorv32.pcpi_rs1[12]
.sym 69705 $auto$alumacc.cc:474:replace_alu$4949.C[12]
.sym 69707 $auto$alumacc.cc:474:replace_alu$4949.C[14]
.sym 69709 U$$2.picorv32.pcpi_rs1[13]
.sym 69710 U$$2.picorv32.pcpi_rs2[13]
.sym 69711 $auto$alumacc.cc:474:replace_alu$4949.C[13]
.sym 69713 $auto$alumacc.cc:474:replace_alu$4949.C[15]
.sym 69715 U$$2.picorv32.pcpi_rs2[14]
.sym 69716 U$$2.picorv32.pcpi_rs1[14]
.sym 69717 $auto$alumacc.cc:474:replace_alu$4949.C[14]
.sym 69719 $auto$alumacc.cc:474:replace_alu$4949.C[16]
.sym 69721 U$$2.picorv32.pcpi_rs2[15]
.sym 69722 U$$2.picorv32.pcpi_rs1[15]
.sym 69723 $auto$alumacc.cc:474:replace_alu$4949.C[15]
.sym 69727 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[24]
.sym 69728 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[25]
.sym 69729 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[26]
.sym 69730 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[27]
.sym 69731 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[28]
.sym 69732 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[29]
.sym 69733 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[30]
.sym 69734 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[31]
.sym 69739 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 69740 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[16]
.sym 69741 U$$2.picorv32.pcpi_rs2[29]
.sym 69743 U$$2.picorv32.pcpi_rs1[14]
.sym 69744 U$$2.picorv32.pcpi_rs1[18]
.sym 69746 U$$2.picorv32.pcpi_rs2[21]
.sym 69747 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[11]
.sym 69748 U$$2.picorv32.pcpi_rs1[19]
.sym 69749 U$$2.picorv32.pcpi_rs1[25]
.sym 69751 U$$2.picorv32.pcpi_rs1[20]
.sym 69752 U$$2.picorv32.pcpi_rs1[16]
.sym 69754 U$$2.picorv32.pcpi_rs1[1]
.sym 69755 U$$2.picorv32.pcpi_rs1[10]
.sym 69756 U$$2.picorv32.pcpi_rs1[25]
.sym 69757 U$$2.picorv32.reg_pc[30]
.sym 69758 U$$2.picorv32.instr_sub
.sym 69759 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[22]
.sym 69760 U$$2.picorv32.pcpi_rs1[26]
.sym 69763 $auto$alumacc.cc:474:replace_alu$4949.C[16]
.sym 69769 U$$2.picorv32.pcpi_rs1[20]
.sym 69770 U$$2.picorv32.pcpi_rs1[19]
.sym 69771 U$$2.picorv32.pcpi_rs1[18]
.sym 69775 U$$2.picorv32.pcpi_rs1[22]
.sym 69776 U$$2.picorv32.pcpi_rs1[16]
.sym 69777 U$$2.picorv32.pcpi_rs2[23]
.sym 69780 U$$2.picorv32.pcpi_rs2[19]
.sym 69783 U$$2.picorv32.pcpi_rs2[16]
.sym 69784 U$$2.picorv32.pcpi_rs2[20]
.sym 69787 U$$2.picorv32.pcpi_rs1[23]
.sym 69788 U$$2.picorv32.pcpi_rs1[17]
.sym 69789 U$$2.picorv32.pcpi_rs2[21]
.sym 69790 U$$2.picorv32.pcpi_rs1[21]
.sym 69791 U$$2.picorv32.pcpi_rs2[17]
.sym 69793 U$$2.picorv32.pcpi_rs2[22]
.sym 69797 U$$2.picorv32.pcpi_rs2[18]
.sym 69800 $auto$alumacc.cc:474:replace_alu$4949.C[17]
.sym 69802 U$$2.picorv32.pcpi_rs1[16]
.sym 69803 U$$2.picorv32.pcpi_rs2[16]
.sym 69804 $auto$alumacc.cc:474:replace_alu$4949.C[16]
.sym 69806 $auto$alumacc.cc:474:replace_alu$4949.C[18]
.sym 69808 U$$2.picorv32.pcpi_rs1[17]
.sym 69809 U$$2.picorv32.pcpi_rs2[17]
.sym 69810 $auto$alumacc.cc:474:replace_alu$4949.C[17]
.sym 69812 $auto$alumacc.cc:474:replace_alu$4949.C[19]
.sym 69814 U$$2.picorv32.pcpi_rs1[18]
.sym 69815 U$$2.picorv32.pcpi_rs2[18]
.sym 69816 $auto$alumacc.cc:474:replace_alu$4949.C[18]
.sym 69818 $auto$alumacc.cc:474:replace_alu$4949.C[20]
.sym 69820 U$$2.picorv32.pcpi_rs1[19]
.sym 69821 U$$2.picorv32.pcpi_rs2[19]
.sym 69822 $auto$alumacc.cc:474:replace_alu$4949.C[19]
.sym 69824 $auto$alumacc.cc:474:replace_alu$4949.C[21]
.sym 69826 U$$2.picorv32.pcpi_rs1[20]
.sym 69827 U$$2.picorv32.pcpi_rs2[20]
.sym 69828 $auto$alumacc.cc:474:replace_alu$4949.C[20]
.sym 69830 $auto$alumacc.cc:474:replace_alu$4949.C[22]
.sym 69832 U$$2.picorv32.pcpi_rs1[21]
.sym 69833 U$$2.picorv32.pcpi_rs2[21]
.sym 69834 $auto$alumacc.cc:474:replace_alu$4949.C[21]
.sym 69836 $auto$alumacc.cc:474:replace_alu$4949.C[23]
.sym 69838 U$$2.picorv32.pcpi_rs1[22]
.sym 69839 U$$2.picorv32.pcpi_rs2[22]
.sym 69840 $auto$alumacc.cc:474:replace_alu$4949.C[22]
.sym 69842 $auto$alumacc.cc:474:replace_alu$4949.C[24]
.sym 69844 U$$2.picorv32.pcpi_rs2[23]
.sym 69845 U$$2.picorv32.pcpi_rs1[23]
.sym 69846 $auto$alumacc.cc:474:replace_alu$4949.C[23]
.sym 69850 $abc$27913$auto$alumacc.cc:491:replace_alu$4954[31]
.sym 69851 U$$2.picorv32.alu_add_sub[26]
.sym 69852 U$$2.picorv32.alu_add_sub[1]
.sym 69853 U$$2.picorv32.alu_add_sub[25]
.sym 69854 U$$2.picorv32.alu_add_sub[20]
.sym 69855 U$$2.picorv32.alu_add_sub[30]
.sym 69856 U$$2.picorv32.alu_add_sub[31]
.sym 69857 U$$2.picorv32.alu_add_sub[22]
.sym 69860 U$$2.picorv32.pcpi_rs1[1]
.sym 69862 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[16]
.sym 69863 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 69864 U$$2.picorv32.pcpi_rs1[19]
.sym 69865 U$$2.picorv32.pcpi_rs1[18]
.sym 69866 U$$2.picorv32.pcpi_rs1[11]
.sym 69867 U$$2.picorv32.pcpi_rs1[26]
.sym 69868 U$$2.picorv32.pcpi_rs2[19]
.sym 69871 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[25]
.sym 69872 U$$2.picorv32.pcpi_rs1[9]
.sym 69873 U$$2.picorv32.pcpi_rs1[27]
.sym 69874 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 69875 U$$2.picorv32.pcpi_rs1[12]
.sym 69876 U$$2.picorv32.pcpi_rs1[0]
.sym 69877 $abc$27913$new_n2905_
.sym 69878 U$$2.picorv32.pcpi_rs1[29]
.sym 69880 U$$2.picorv32.pcpi_rs1[24]
.sym 69881 U$$2.picorv32.pcpi_rs1[2]
.sym 69882 U$$2.picorv32.pcpi_rs1[6]
.sym 69883 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[2]
.sym 69884 U$$2.picorv32.reg_pc[16]
.sym 69885 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 69886 $auto$alumacc.cc:474:replace_alu$4949.C[24]
.sym 69893 U$$2.picorv32.pcpi_rs2[29]
.sym 69899 U$$2.picorv32.pcpi_rs2[28]
.sym 69901 U$$2.picorv32.pcpi_rs1[27]
.sym 69902 U$$2.picorv32.pcpi_rs1[28]
.sym 69903 U$$2.picorv32.pcpi_rs1[31]
.sym 69905 U$$2.picorv32.pcpi_rs1[29]
.sym 69906 U$$2.picorv32.pcpi_rs1[24]
.sym 69911 U$$2.picorv32.pcpi_rs2[31]
.sym 69913 U$$2.picorv32.pcpi_rs1[30]
.sym 69914 U$$2.picorv32.pcpi_rs2[26]
.sym 69915 U$$2.picorv32.pcpi_rs2[30]
.sym 69916 U$$2.picorv32.pcpi_rs1[25]
.sym 69917 U$$2.picorv32.pcpi_rs2[25]
.sym 69919 U$$2.picorv32.pcpi_rs2[24]
.sym 69920 U$$2.picorv32.pcpi_rs1[26]
.sym 69922 U$$2.picorv32.pcpi_rs2[27]
.sym 69923 $auto$alumacc.cc:474:replace_alu$4949.C[25]
.sym 69925 U$$2.picorv32.pcpi_rs2[24]
.sym 69926 U$$2.picorv32.pcpi_rs1[24]
.sym 69927 $auto$alumacc.cc:474:replace_alu$4949.C[24]
.sym 69929 $auto$alumacc.cc:474:replace_alu$4949.C[26]
.sym 69931 U$$2.picorv32.pcpi_rs1[25]
.sym 69932 U$$2.picorv32.pcpi_rs2[25]
.sym 69933 $auto$alumacc.cc:474:replace_alu$4949.C[25]
.sym 69935 $auto$alumacc.cc:474:replace_alu$4949.C[27]
.sym 69937 U$$2.picorv32.pcpi_rs2[26]
.sym 69938 U$$2.picorv32.pcpi_rs1[26]
.sym 69939 $auto$alumacc.cc:474:replace_alu$4949.C[26]
.sym 69941 $auto$alumacc.cc:474:replace_alu$4949.C[28]
.sym 69943 U$$2.picorv32.pcpi_rs2[27]
.sym 69944 U$$2.picorv32.pcpi_rs1[27]
.sym 69945 $auto$alumacc.cc:474:replace_alu$4949.C[27]
.sym 69947 $auto$alumacc.cc:474:replace_alu$4949.C[29]
.sym 69949 U$$2.picorv32.pcpi_rs2[28]
.sym 69950 U$$2.picorv32.pcpi_rs1[28]
.sym 69951 $auto$alumacc.cc:474:replace_alu$4949.C[28]
.sym 69953 $auto$alumacc.cc:474:replace_alu$4949.C[30]
.sym 69955 U$$2.picorv32.pcpi_rs2[29]
.sym 69956 U$$2.picorv32.pcpi_rs1[29]
.sym 69957 $auto$alumacc.cc:474:replace_alu$4949.C[29]
.sym 69959 $auto$alumacc.cc:474:replace_alu$4949.C[31]
.sym 69961 U$$2.picorv32.pcpi_rs2[30]
.sym 69962 U$$2.picorv32.pcpi_rs1[30]
.sym 69963 $auto$alumacc.cc:474:replace_alu$4949.C[30]
.sym 69967 U$$2.picorv32.pcpi_rs2[31]
.sym 69968 U$$2.picorv32.pcpi_rs1[31]
.sym 69969 $auto$alumacc.cc:474:replace_alu$4949.C[31]
.sym 69973 $abc$27913$new_n2804_
.sym 69974 $abc$27913$new_n2716_
.sym 69975 $abc$27913$new_n2715_
.sym 69976 $abc$27913$new_n2805_
.sym 69977 $abc$27913$new_n2806_
.sym 69978 $abc$27913$new_n2714_
.sym 69979 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 69980 U$$2.picorv32.reg_pc[2]
.sym 69983 U$$2.picorv32.mem_la_wdata[0]
.sym 69985 U$$2.picorv32.pcpi_rs2[28]
.sym 69986 U$$2.picorv32.pcpi_rs1[17]
.sym 69987 U$$2.picorv32.pcpi_rs2[29]
.sym 69989 U$$2.picorv32.mem_la_wdata[2]
.sym 69990 U$$2.picorv32.cpuregs_wrdata[7]
.sym 69991 U$$2.picorv32.pcpi_rs2[16]
.sym 69992 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 69993 U$$2.picorv32.pcpi_rs2[23]
.sym 69994 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 69995 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[28]
.sym 69996 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[12]
.sym 69997 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[8]
.sym 69998 U$$2.picorv32.reg_pc[1]
.sym 69999 U$$2.picorv32.pcpi_rs1[30]
.sym 70000 U$$2.picorv32.pcpi_rs1[8]
.sym 70002 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 70003 U$$2.picorv32.pcpi_rs1[3]
.sym 70004 U$$2.picorv32.pcpi_rs1[3]
.sym 70006 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[2]
.sym 70007 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 70008 U$$2.picorv32.pcpi_rs1[23]
.sym 70015 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 70016 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 70017 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 70018 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 70019 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13008[0]_new_inv_
.sym 70020 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[8]
.sym 70022 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13008[1]_new_
.sym 70026 U$$2.picorv32.cpuregs_wrdata[18]
.sym 70029 U$$2.picorv32.cpuregs_wrdata[24]
.sym 70030 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 70031 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[2]
.sym 70033 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 70036 U$$2.picorv32.mem_la_wdata[5]
.sym 70038 U$$2.picorv32.cpuregs_wrdata[30]
.sym 70039 U$$2.picorv32.alu_add_sub[5]
.sym 70040 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[8]
.sym 70043 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[2]
.sym 70044 U$$2.picorv32.mem_la_wdata[5]
.sym 70045 U$$2.picorv32.pcpi_rs1[5]
.sym 70047 U$$2.picorv32.pcpi_rs1[5]
.sym 70048 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 70049 U$$2.picorv32.mem_la_wdata[5]
.sym 70053 U$$2.picorv32.cpuregs_wrdata[18]
.sym 70061 U$$2.picorv32.cpuregs_wrdata[24]
.sym 70065 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 70066 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 70067 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[8]
.sym 70068 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[8]
.sym 70071 U$$2.picorv32.alu_add_sub[5]
.sym 70072 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13008[0]_new_inv_
.sym 70073 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 70074 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13008[1]_new_
.sym 70077 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 70078 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 70079 U$$2.picorv32.mem_la_wdata[5]
.sym 70080 U$$2.picorv32.pcpi_rs1[5]
.sym 70083 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 70084 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 70085 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[2]
.sym 70086 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[2]
.sym 70091 U$$2.picorv32.cpuregs_wrdata[30]
.sym 70094 cd_sync_clk16_0__i_$glb_clk
.sym 70096 $abc$27913$new_n2761_
.sym 70097 $abc$27913$new_n2905_
.sym 70098 $abc$27913$new_n2760_
.sym 70099 U$$2.picorv32.pcpi_rs1[2]
.sym 70100 $abc$27913$new_n2898_
.sym 70101 $abc$27913$new_n2897_
.sym 70102 U$$2.picorv32.pcpi_rs1[16]
.sym 70103 $abc$27913$new_n2762_
.sym 70108 U$$2.picorv32.pcpi_rs1[9]
.sym 70109 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 70110 U$$2.picorv32.cpuregs_wrdata[12]
.sym 70111 U$$2.picorv32.cpuregs_wrdata[21]
.sym 70112 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[2]
.sym 70113 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 70114 U$$2.picorv32.pcpi_rs1[31]
.sym 70115 U$$2.picorv32.pcpi_rs2[22]
.sym 70116 U$$2.picorv32.instr_sub
.sym 70117 U$$2.picorv32.cpuregs_wrdata[14]
.sym 70119 U$$2.picorv32.cpuregs_wrdata[11]
.sym 70120 U$$2.picorv32.decoded_imm[1]
.sym 70121 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[14]
.sym 70122 U$$2.picorv32.mem_la_wdata[3]
.sym 70123 U$$2.picorv32.pcpi_rs1[7]
.sym 70124 $abc$27913$new_n2703_
.sym 70125 U$$2.picorv32.pcpi_rs1[16]
.sym 70126 U$$2.picorv32.pcpi_rs1[8]
.sym 70127 U$$2.picorv32.decoded_imm[13]
.sym 70128 U$$2.picorv32.latched_store
.sym 70129 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[10]
.sym 70130 U$$2.picorv32.decoded_imm[6]
.sym 70131 U$$2.picorv32.pcpi_rs1[29]
.sym 70138 U$$2.picorv32.decoded_imm[1]
.sym 70139 U$$2.picorv32.pcpi_rs1[7]
.sym 70140 U$$2.picorv32.pcpi_rs1[2]
.sym 70142 U$$2.picorv32.decoded_imm[7]
.sym 70146 U$$2.picorv32.pcpi_rs1[1]
.sym 70148 U$$2.picorv32.decoded_imm[2]
.sym 70153 U$$2.picorv32.pcpi_rs1[6]
.sym 70155 U$$2.picorv32.pcpi_rs1[5]
.sym 70156 U$$2.picorv32.decoded_imm[6]
.sym 70157 U$$2.picorv32.pcpi_rs1[4]
.sym 70158 U$$2.picorv32.decoded_imm[0]
.sym 70159 U$$2.picorv32.pcpi_rs1[0]
.sym 70161 U$$2.picorv32.decoded_imm[4]
.sym 70163 U$$2.picorv32.pcpi_rs1[3]
.sym 70164 U$$2.picorv32.decoded_imm[3]
.sym 70165 U$$2.picorv32.decoded_imm[5]
.sym 70169 $auto$alumacc.cc:474:replace_alu$4930.C[1]
.sym 70171 U$$2.picorv32.decoded_imm[0]
.sym 70172 U$$2.picorv32.pcpi_rs1[0]
.sym 70175 $auto$alumacc.cc:474:replace_alu$4930.C[2]
.sym 70177 U$$2.picorv32.pcpi_rs1[1]
.sym 70178 U$$2.picorv32.decoded_imm[1]
.sym 70179 $auto$alumacc.cc:474:replace_alu$4930.C[1]
.sym 70181 $auto$alumacc.cc:474:replace_alu$4930.C[3]
.sym 70183 U$$2.picorv32.pcpi_rs1[2]
.sym 70184 U$$2.picorv32.decoded_imm[2]
.sym 70185 $auto$alumacc.cc:474:replace_alu$4930.C[2]
.sym 70187 $auto$alumacc.cc:474:replace_alu$4930.C[4]
.sym 70189 U$$2.picorv32.decoded_imm[3]
.sym 70190 U$$2.picorv32.pcpi_rs1[3]
.sym 70191 $auto$alumacc.cc:474:replace_alu$4930.C[3]
.sym 70193 $auto$alumacc.cc:474:replace_alu$4930.C[5]
.sym 70195 U$$2.picorv32.decoded_imm[4]
.sym 70196 U$$2.picorv32.pcpi_rs1[4]
.sym 70197 $auto$alumacc.cc:474:replace_alu$4930.C[4]
.sym 70199 $auto$alumacc.cc:474:replace_alu$4930.C[6]
.sym 70201 U$$2.picorv32.pcpi_rs1[5]
.sym 70202 U$$2.picorv32.decoded_imm[5]
.sym 70203 $auto$alumacc.cc:474:replace_alu$4930.C[5]
.sym 70205 $auto$alumacc.cc:474:replace_alu$4930.C[7]
.sym 70207 U$$2.picorv32.decoded_imm[6]
.sym 70208 U$$2.picorv32.pcpi_rs1[6]
.sym 70209 $auto$alumacc.cc:474:replace_alu$4930.C[6]
.sym 70211 $auto$alumacc.cc:474:replace_alu$4930.C[8]
.sym 70213 U$$2.picorv32.pcpi_rs1[7]
.sym 70214 U$$2.picorv32.decoded_imm[7]
.sym 70215 $auto$alumacc.cc:474:replace_alu$4930.C[7]
.sym 70219 $abc$27913$new_n4656_
.sym 70220 U$$2.picorv32.pcpi_rs1[8]
.sym 70221 $abc$27913$new_n2758_
.sym 70222 $abc$27913$new_n2802_
.sym 70223 U$$2.picorv32.pcpi_rs1[4]
.sym 70224 U$$2.picorv32.pcpi_rs1[23]
.sym 70225 U$$2.picorv32.pcpi_rs1[13]
.sym 70226 $abc$27913$new_n2823_
.sym 70231 U$$2.picorv32.cpuregs_wrdata[4]
.sym 70232 U$$2.picorv32.cpuregs_wrdata[28]
.sym 70233 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[5]
.sym 70234 U$$2.picorv32.pcpi_rs1[2]
.sym 70235 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 70236 U$$2.picorv32.pcpi_rs1[19]
.sym 70237 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 70238 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[13]
.sym 70239 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[3]
.sym 70240 U$$2.picorv32.cpuregs_wrdata[25]
.sym 70242 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 70244 $abc$27913$new_n4626_
.sym 70245 U$$2.picorv32.instr_sub
.sym 70246 U$$2.picorv32.pcpi_rs1[1]
.sym 70247 U$$2.picorv32.pcpi_rs1[10]
.sym 70248 U$$2.picorv32.pcpi_rs1[25]
.sym 70249 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[15]
.sym 70250 U$$2.picorv32.mem_wordsize[1]
.sym 70251 U$$2.picorv32.pcpi_rs1[16]
.sym 70252 U$$2.picorv32.pcpi_rs1[26]
.sym 70253 $abc$27913$new_n2597_
.sym 70254 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[7]
.sym 70255 $auto$alumacc.cc:474:replace_alu$4930.C[8]
.sym 70260 U$$2.picorv32.pcpi_rs1[9]
.sym 70261 U$$2.picorv32.decoded_imm[12]
.sym 70264 U$$2.picorv32.decoded_imm[10]
.sym 70265 U$$2.picorv32.decoded_imm[15]
.sym 70266 U$$2.picorv32.decoded_imm[8]
.sym 70267 U$$2.picorv32.pcpi_rs1[8]
.sym 70269 U$$2.picorv32.decoded_imm[14]
.sym 70270 U$$2.picorv32.pcpi_rs1[11]
.sym 70277 U$$2.picorv32.pcpi_rs1[14]
.sym 70279 U$$2.picorv32.decoded_imm[9]
.sym 70280 U$$2.picorv32.pcpi_rs1[12]
.sym 70284 U$$2.picorv32.pcpi_rs1[10]
.sym 70285 U$$2.picorv32.decoded_imm[11]
.sym 70287 U$$2.picorv32.decoded_imm[13]
.sym 70290 U$$2.picorv32.pcpi_rs1[13]
.sym 70291 U$$2.picorv32.pcpi_rs1[15]
.sym 70292 $auto$alumacc.cc:474:replace_alu$4930.C[9]
.sym 70294 U$$2.picorv32.pcpi_rs1[8]
.sym 70295 U$$2.picorv32.decoded_imm[8]
.sym 70296 $auto$alumacc.cc:474:replace_alu$4930.C[8]
.sym 70298 $auto$alumacc.cc:474:replace_alu$4930.C[10]
.sym 70300 U$$2.picorv32.pcpi_rs1[9]
.sym 70301 U$$2.picorv32.decoded_imm[9]
.sym 70302 $auto$alumacc.cc:474:replace_alu$4930.C[9]
.sym 70304 $auto$alumacc.cc:474:replace_alu$4930.C[11]
.sym 70306 U$$2.picorv32.pcpi_rs1[10]
.sym 70307 U$$2.picorv32.decoded_imm[10]
.sym 70308 $auto$alumacc.cc:474:replace_alu$4930.C[10]
.sym 70310 $auto$alumacc.cc:474:replace_alu$4930.C[12]
.sym 70312 U$$2.picorv32.decoded_imm[11]
.sym 70313 U$$2.picorv32.pcpi_rs1[11]
.sym 70314 $auto$alumacc.cc:474:replace_alu$4930.C[11]
.sym 70316 $auto$alumacc.cc:474:replace_alu$4930.C[13]
.sym 70318 U$$2.picorv32.decoded_imm[12]
.sym 70319 U$$2.picorv32.pcpi_rs1[12]
.sym 70320 $auto$alumacc.cc:474:replace_alu$4930.C[12]
.sym 70322 $auto$alumacc.cc:474:replace_alu$4930.C[14]
.sym 70324 U$$2.picorv32.decoded_imm[13]
.sym 70325 U$$2.picorv32.pcpi_rs1[13]
.sym 70326 $auto$alumacc.cc:474:replace_alu$4930.C[13]
.sym 70328 $auto$alumacc.cc:474:replace_alu$4930.C[15]
.sym 70330 U$$2.picorv32.pcpi_rs1[14]
.sym 70331 U$$2.picorv32.decoded_imm[14]
.sym 70332 $auto$alumacc.cc:474:replace_alu$4930.C[14]
.sym 70334 $auto$alumacc.cc:474:replace_alu$4930.C[16]
.sym 70336 U$$2.picorv32.pcpi_rs1[15]
.sym 70337 U$$2.picorv32.decoded_imm[15]
.sym 70338 $auto$alumacc.cc:474:replace_alu$4930.C[15]
.sym 70342 U$$2.picorv32.pcpi_rs1[10]
.sym 70343 $abc$27913$new_n4652_
.sym 70344 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14141[1]_new_inv_
.sym 70345 $abc$27913$new_n2870_
.sym 70346 U$$2.picorv32.pcpi_rs1[12]
.sym 70347 U$$2.picorv32.pcpi_rs1[29]
.sym 70348 $abc$27913$new_n4644_
.sym 70349 U$$2.picorv32.pcpi_rs1[6]
.sym 70354 U$$2.picorv32.cpuregs_wrdata[9]
.sym 70355 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[11]
.sym 70356 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[13]
.sym 70357 $abc$27913$new_n2824_
.sym 70358 U$$2.picorv32.pcpi_rs1[11]
.sym 70359 U$$2.picorv32.pcpi_rs1[26]
.sym 70360 U$$2.picorv32.cpuregs_wrdata[8]
.sym 70361 U$$2.picorv32.pcpi_rs2[11]
.sym 70362 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[11]
.sym 70363 U$$2.picorv32.pcpi_rs1[18]
.sym 70364 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[15]
.sym 70365 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 70366 U$$2.picorv32.cpu_state[5]
.sym 70367 U$$2.picorv32.pcpi_rs1[12]
.sym 70368 U$$2.picorv32.pcpi_rs1[0]
.sym 70369 U$$2.picorv32.pcpi_rs1[29]
.sym 70370 U$$2.picorv32.pcpi_rs1[4]
.sym 70372 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 70373 U$$2.picorv32.pcpi_rs1[6]
.sym 70374 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 70375 U$$2.picorv32.pcpi_rs1[24]
.sym 70376 U$$2.picorv32.pcpi_rs1[1]
.sym 70377 $abc$27913$new_n2905_
.sym 70378 $auto$alumacc.cc:474:replace_alu$4930.C[16]
.sym 70383 U$$2.picorv32.pcpi_rs1[22]
.sym 70387 U$$2.picorv32.decoded_imm[20]
.sym 70389 U$$2.picorv32.decoded_imm[21]
.sym 70390 U$$2.picorv32.decoded_imm[17]
.sym 70391 U$$2.picorv32.pcpi_rs1[21]
.sym 70392 U$$2.picorv32.pcpi_rs1[17]
.sym 70395 U$$2.picorv32.decoded_imm[19]
.sym 70396 U$$2.picorv32.pcpi_rs1[23]
.sym 70397 U$$2.picorv32.decoded_imm[23]
.sym 70400 U$$2.picorv32.decoded_imm[18]
.sym 70402 U$$2.picorv32.decoded_imm[22]
.sym 70403 U$$2.picorv32.pcpi_rs1[18]
.sym 70409 U$$2.picorv32.pcpi_rs1[20]
.sym 70410 U$$2.picorv32.pcpi_rs1[19]
.sym 70411 U$$2.picorv32.pcpi_rs1[16]
.sym 70414 U$$2.picorv32.decoded_imm[16]
.sym 70415 $auto$alumacc.cc:474:replace_alu$4930.C[17]
.sym 70417 U$$2.picorv32.pcpi_rs1[16]
.sym 70418 U$$2.picorv32.decoded_imm[16]
.sym 70419 $auto$alumacc.cc:474:replace_alu$4930.C[16]
.sym 70421 $auto$alumacc.cc:474:replace_alu$4930.C[18]
.sym 70423 U$$2.picorv32.pcpi_rs1[17]
.sym 70424 U$$2.picorv32.decoded_imm[17]
.sym 70425 $auto$alumacc.cc:474:replace_alu$4930.C[17]
.sym 70427 $auto$alumacc.cc:474:replace_alu$4930.C[19]
.sym 70429 U$$2.picorv32.decoded_imm[18]
.sym 70430 U$$2.picorv32.pcpi_rs1[18]
.sym 70431 $auto$alumacc.cc:474:replace_alu$4930.C[18]
.sym 70433 $auto$alumacc.cc:474:replace_alu$4930.C[20]
.sym 70435 U$$2.picorv32.pcpi_rs1[19]
.sym 70436 U$$2.picorv32.decoded_imm[19]
.sym 70437 $auto$alumacc.cc:474:replace_alu$4930.C[19]
.sym 70439 $auto$alumacc.cc:474:replace_alu$4930.C[21]
.sym 70441 U$$2.picorv32.pcpi_rs1[20]
.sym 70442 U$$2.picorv32.decoded_imm[20]
.sym 70443 $auto$alumacc.cc:474:replace_alu$4930.C[20]
.sym 70445 $auto$alumacc.cc:474:replace_alu$4930.C[22]
.sym 70447 U$$2.picorv32.decoded_imm[21]
.sym 70448 U$$2.picorv32.pcpi_rs1[21]
.sym 70449 $auto$alumacc.cc:474:replace_alu$4930.C[21]
.sym 70451 $auto$alumacc.cc:474:replace_alu$4930.C[23]
.sym 70453 U$$2.picorv32.decoded_imm[22]
.sym 70454 U$$2.picorv32.pcpi_rs1[22]
.sym 70455 $auto$alumacc.cc:474:replace_alu$4930.C[22]
.sym 70457 $auto$alumacc.cc:474:replace_alu$4930.C[24]
.sym 70459 U$$2.picorv32.pcpi_rs1[23]
.sym 70460 U$$2.picorv32.decoded_imm[23]
.sym 70461 $auto$alumacc.cc:474:replace_alu$4930.C[23]
.sym 70465 $abc$27913$new_n4626_
.sym 70466 U$$2.picorv32.mem_wordsize[0]
.sym 70467 $abc$27913$new_n4658_
.sym 70468 U$$2.picorv32.mem_wordsize[1]
.sym 70469 $abc$27913$new_n2900_
.sym 70470 $abc$27913$new_n4640_
.sym 70471 $abc$27913$new_n2907_
.sym 70472 $abc$27913$new_n4629_
.sym 70473 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[20]
.sym 70477 U$$2.picorv32.pcpi_rs1[21]
.sym 70478 U$$2.picorv32.pcpi_rs1[17]
.sym 70479 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[21]
.sym 70480 U$$2.picorv32.cpuregs_wrdata[22]
.sym 70481 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[17]
.sym 70482 U$$2.picorv32.pcpi_rs1[6]
.sym 70483 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[18]
.sym 70484 U$$2.picorv32.pcpi_rs1[5]
.sym 70485 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 70486 U$$2.picorv32.pcpi_rs1[7]
.sym 70487 $abc$27913$new_n4645_
.sym 70488 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 70489 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 70491 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 70492 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[9]
.sym 70493 $abc$27913$new_n2717_
.sym 70494 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[2]
.sym 70495 U$$2.picorv32.pcpi_rs1[29]
.sym 70496 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 70497 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[24]
.sym 70500 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 70501 $auto$alumacc.cc:474:replace_alu$4930.C[24]
.sym 70506 U$$2.picorv32.decoded_imm[27]
.sym 70507 U$$2.picorv32.decoded_imm[30]
.sym 70508 U$$2.picorv32.pcpi_rs1[28]
.sym 70509 U$$2.picorv32.pcpi_rs1[27]
.sym 70511 U$$2.picorv32.decoded_imm[29]
.sym 70513 U$$2.picorv32.decoded_imm[25]
.sym 70516 U$$2.picorv32.pcpi_rs1[31]
.sym 70517 U$$2.picorv32.pcpi_rs1[26]
.sym 70518 U$$2.picorv32.decoded_imm[26]
.sym 70519 U$$2.picorv32.pcpi_rs1[29]
.sym 70521 U$$2.picorv32.pcpi_rs1[25]
.sym 70528 U$$2.picorv32.pcpi_rs1[30]
.sym 70529 U$$2.picorv32.decoded_imm[24]
.sym 70532 U$$2.picorv32.decoded_imm[28]
.sym 70534 U$$2.picorv32.decoded_imm[31]
.sym 70535 U$$2.picorv32.pcpi_rs1[24]
.sym 70538 $auto$alumacc.cc:474:replace_alu$4930.C[25]
.sym 70540 U$$2.picorv32.decoded_imm[24]
.sym 70541 U$$2.picorv32.pcpi_rs1[24]
.sym 70542 $auto$alumacc.cc:474:replace_alu$4930.C[24]
.sym 70544 $auto$alumacc.cc:474:replace_alu$4930.C[26]
.sym 70546 U$$2.picorv32.pcpi_rs1[25]
.sym 70547 U$$2.picorv32.decoded_imm[25]
.sym 70548 $auto$alumacc.cc:474:replace_alu$4930.C[25]
.sym 70550 $auto$alumacc.cc:474:replace_alu$4930.C[27]
.sym 70552 U$$2.picorv32.decoded_imm[26]
.sym 70553 U$$2.picorv32.pcpi_rs1[26]
.sym 70554 $auto$alumacc.cc:474:replace_alu$4930.C[26]
.sym 70556 $auto$alumacc.cc:474:replace_alu$4930.C[28]
.sym 70558 U$$2.picorv32.decoded_imm[27]
.sym 70559 U$$2.picorv32.pcpi_rs1[27]
.sym 70560 $auto$alumacc.cc:474:replace_alu$4930.C[27]
.sym 70562 $auto$alumacc.cc:474:replace_alu$4930.C[29]
.sym 70564 U$$2.picorv32.decoded_imm[28]
.sym 70565 U$$2.picorv32.pcpi_rs1[28]
.sym 70566 $auto$alumacc.cc:474:replace_alu$4930.C[28]
.sym 70568 $auto$alumacc.cc:474:replace_alu$4930.C[30]
.sym 70570 U$$2.picorv32.pcpi_rs1[29]
.sym 70571 U$$2.picorv32.decoded_imm[29]
.sym 70572 $auto$alumacc.cc:474:replace_alu$4930.C[29]
.sym 70574 $auto$alumacc.cc:474:replace_alu$4930.C[31]
.sym 70576 U$$2.picorv32.decoded_imm[30]
.sym 70577 U$$2.picorv32.pcpi_rs1[30]
.sym 70578 $auto$alumacc.cc:474:replace_alu$4930.C[30]
.sym 70581 U$$2.picorv32.pcpi_rs1[31]
.sym 70583 U$$2.picorv32.decoded_imm[31]
.sym 70584 $auto$alumacc.cc:474:replace_alu$4930.C[31]
.sym 70588 $abc$27913$new_n2908_
.sym 70589 U$$2.picorv32.mem_do_rdata
.sym 70590 $abc$27913$new_n2735_
.sym 70591 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24531
.sym 70592 $abc$27913$new_n2812_
.sym 70593 $abc$27913$new_n2871_
.sym 70594 $abc$27913$new_n2811_
.sym 70595 $abc$27913$new_n2737_
.sym 70596 U$$2.picorv32.pcpi_rs1[15]
.sym 70600 U$$2.picorv32.pcpi_rs1[9]
.sym 70601 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 70602 U$$2.picorv32.pcpi_rs1[28]
.sym 70603 U$$2.picorv32.pcpi_rs1[27]
.sym 70604 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[25]
.sym 70605 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[5]
.sym 70606 U$$2.picorv32.pcpi_rs1[15]
.sym 70607 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[7]
.sym 70608 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[27]
.sym 70609 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[14]
.sym 70610 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[28]
.sym 70611 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 70612 U$$2.picorv32.latched_store
.sym 70613 U$$2.picorv32.mem_la_wdata[3]
.sym 70614 $PACKER_VCC_NET
.sym 70616 $abc$27913$new_n2703_
.sym 70618 U$$2.picorv32.pcpi_rs1[16]
.sym 70619 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[3]
.sym 70623 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24622
.sym 70629 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 70631 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 70632 U$$2.picorv32.pcpi_rs1[2]
.sym 70633 $abc$27913$new_n2900_
.sym 70634 $abc$27913$new_n2703_
.sym 70635 $abc$27913$new_n2907_
.sym 70636 $abc$27913$new_n2597_
.sym 70637 U$$2.picorv32.pcpi_rs1[26]
.sym 70638 U$$2.picorv32.pcpi_rs1[0]
.sym 70639 $abc$27913$new_n4658_
.sym 70640 U$$2.picorv32.pcpi_rs1[28]
.sym 70641 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[1]
.sym 70642 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[0]
.sym 70643 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[0]
.sym 70644 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[1]
.sym 70645 $abc$27913$new_n2904_
.sym 70647 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 70648 $abc$27913$new_n2902_
.sym 70649 $abc$27913$new_n2909_
.sym 70652 U$$2.picorv32.decoded_imm[0]
.sym 70653 $abc$27913$new_n2908_
.sym 70655 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 70656 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 70659 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3115.$and$/usr/local/bin/../share/yosys/techmap.v:434$8670_Y[0]_new_
.sym 70662 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[1]
.sym 70663 $abc$27913$new_n2703_
.sym 70664 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 70665 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[1]
.sym 70669 $abc$27913$new_n2907_
.sym 70670 $abc$27913$new_n2908_
.sym 70671 $abc$27913$new_n2909_
.sym 70675 U$$2.picorv32.decoded_imm[0]
.sym 70676 U$$2.picorv32.pcpi_rs1[0]
.sym 70680 U$$2.picorv32.pcpi_rs1[2]
.sym 70681 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 70682 $abc$27913$new_n2597_
.sym 70683 U$$2.picorv32.pcpi_rs1[0]
.sym 70686 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 70687 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 70688 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 70689 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3115.$and$/usr/local/bin/../share/yosys/techmap.v:434$8670_Y[0]_new_
.sym 70692 $abc$27913$new_n4658_
.sym 70693 $abc$27913$new_n2904_
.sym 70694 $abc$27913$new_n2902_
.sym 70695 $abc$27913$new_n2900_
.sym 70698 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 70699 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[0]
.sym 70700 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[0]
.sym 70701 $abc$27913$new_n2703_
.sym 70704 U$$2.picorv32.pcpi_rs1[26]
.sym 70705 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 70706 $abc$27913$new_n2597_
.sym 70707 U$$2.picorv32.pcpi_rs1[28]
.sym 70708 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 70709 cd_sync_clk16_0__i_$glb_clk
.sym 70711 $abc$27913$techmap\U$$2.picorv32.$procmux$2606_Y_new_
.sym 70713 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 70714 $abc$27913$new_n2927_
.sym 70715 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24644
.sym 70716 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24507
.sym 70717 U$$2.picorv32.latched_store
.sym 70718 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_wdata[0:0]
.sym 70723 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[12]
.sym 70724 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[6]
.sym 70725 U$$2.picorv32.pcpi_rs1[1]
.sym 70726 U$$2.picorv32.pcpi_rs1[14]
.sym 70727 U$$2.picorv32.pcpi_rs1[0]
.sym 70728 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 70729 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 70730 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[15]
.sym 70731 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 70732 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[8]
.sym 70733 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 70735 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 70736 U$$2.picorv32.instr_sub
.sym 70738 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70740 $abc$27913$new_n2597_
.sym 70741 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70742 U$$2.picorv32.pcpi_rs1[1]
.sym 70743 $abc$27913$new_n2919_
.sym 70752 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[0]
.sym 70754 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 70755 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 70756 $abc$27913$U$$2.picorv32.cpuregs_rs2[0]_new_
.sym 70757 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 70759 U$$2.picorv32.cpu_state[4]
.sym 70760 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[11]
.sym 70762 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70763 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[11]
.sym 70764 U$$2.picorv32.decoded_rs2[0]
.sym 70765 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 70766 U$$2.picorv32.reg_sh[0]
.sym 70767 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[0]
.sym 70768 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 70770 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 70771 $abc$27913$U$$2.picorv32.cpuregs_rs2[3]_new_
.sym 70772 U$$2.picorv32.is_lui_auipc_jal
.sym 70773 U$$2.picorv32.decoded_imm[0]
.sym 70774 $PACKER_VCC_NET
.sym 70779 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[3]
.sym 70780 U$$2.picorv32.is_slli_srli_srai
.sym 70783 U$$2.picorv32.decoded_imm[3]
.sym 70786 U$$2.picorv32.reg_sh[0]
.sym 70787 $PACKER_VCC_NET
.sym 70791 U$$2.picorv32.decoded_rs2[0]
.sym 70793 U$$2.picorv32.is_slli_srli_srai
.sym 70794 $abc$27913$U$$2.picorv32.cpuregs_rs2[0]_new_
.sym 70798 U$$2.picorv32.cpu_state[4]
.sym 70799 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 70803 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 70804 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[3]
.sym 70805 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 70806 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 70809 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[0]
.sym 70810 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 70811 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[0]
.sym 70812 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 70815 U$$2.picorv32.decoded_imm[0]
.sym 70816 $abc$27913$U$$2.picorv32.cpuregs_rs2[0]_new_
.sym 70817 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70818 U$$2.picorv32.is_lui_auipc_jal
.sym 70821 U$$2.picorv32.is_lui_auipc_jal
.sym 70822 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70823 U$$2.picorv32.decoded_imm[3]
.sym 70824 $abc$27913$U$$2.picorv32.cpuregs_rs2[3]_new_
.sym 70827 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[11]
.sym 70828 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 70829 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 70830 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[11]
.sym 70831 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24691
.sym 70832 cd_sync_clk16_0__i_$glb_clk
.sym 70834 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 70835 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$7535_new_inv_
.sym 70836 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24522
.sym 70837 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 70838 U$$2.picorv32.mem_do_wdata
.sym 70839 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24622
.sym 70840 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 70841 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 70842 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[11]
.sym 70845 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 70846 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 70848 U$$2.picorv32.mem_la_wdata[0]
.sym 70849 U$$2.picorv32.mem_rdata_q[14]
.sym 70850 U$$2.picorv32.mem_rdata_q[14]
.sym 70851 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 70852 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 70853 U$$2.picorv32.cpu_state[0]
.sym 70854 U$$2.picorv32.pcpi_rs1[19]
.sym 70855 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[0]
.sym 70856 U$$2.picorv32.alu_wait
.sym 70857 U$$2.picorv32.is_alu_reg_reg
.sym 70858 U$$2.picorv32.cpu_state[2]
.sym 70859 U$$2.picorv32.mem_do_rinst
.sym 70860 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 70861 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 70863 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 70864 $abc$27913$new_n4248_
.sym 70866 U$$2.picorv32.cpu_state[3]
.sym 70869 U$$2.picorv32.cpu_state[5]
.sym 70875 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8645_Y_new_
.sym 70877 $abc$27913$new_n2717_
.sym 70879 U$$2.picorv32.cpu_state[2]
.sym 70880 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 70881 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70882 $abc$27913$new_n2597_
.sym 70883 U$$2.picorv32.mem_do_rinst
.sym 70885 $abc$27913$new_n2604_
.sym 70886 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 70887 $abc$27913$new_n2919_
.sym 70888 U$$2.picorv32.cpuregs_wrdata[11]
.sym 70889 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 70891 U$$2.picorv32.mem_do_prefetch
.sym 70892 U$$2.picorv32.cpu_state[3]
.sym 70893 $abc$27913$new_n3252_
.sym 70895 U$$2.picorv32.pcpi_int_ready
.sym 70896 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8643_Y_new_
.sym 70897 U$$2.picorv32.alu_wait
.sym 70899 U$$2.picorv32.mem_do_prefetch
.sym 70900 $abc$27913$new_n4249_
.sym 70901 $abc$27913$new_n2603_
.sym 70903 cd_sync.ready
.sym 70905 $abc$27913$new_n3250_
.sym 70906 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 70908 $abc$27913$new_n3252_
.sym 70909 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 70910 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 70911 $abc$27913$new_n3250_
.sym 70914 U$$2.picorv32.mem_do_prefetch
.sym 70915 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8645_Y_new_
.sym 70916 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8643_Y_new_
.sym 70917 $abc$27913$new_n2717_
.sym 70920 $abc$27913$new_n2717_
.sym 70921 cd_sync.ready
.sym 70922 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8645_Y_new_
.sym 70923 $abc$27913$new_n2919_
.sym 70927 U$$2.picorv32.cpuregs_wrdata[11]
.sym 70932 U$$2.picorv32.pcpi_int_ready
.sym 70933 $abc$27913$new_n2603_
.sym 70934 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 70935 $abc$27913$new_n2604_
.sym 70938 U$$2.picorv32.cpu_state[3]
.sym 70939 U$$2.picorv32.alu_wait
.sym 70940 U$$2.picorv32.mem_do_rinst
.sym 70941 U$$2.picorv32.mem_do_prefetch
.sym 70944 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70945 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 70946 U$$2.picorv32.alu_wait
.sym 70947 U$$2.picorv32.cpu_state[3]
.sym 70950 U$$2.picorv32.mem_do_rinst
.sym 70951 U$$2.picorv32.cpu_state[2]
.sym 70952 $abc$27913$new_n2597_
.sym 70953 $abc$27913$new_n4249_
.sym 70955 cd_sync_clk16_0__i_$glb_clk
.sym 70957 U$$2.picorv32.mem_do_prefetch
.sym 70958 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24452
.sym 70959 $abc$27913$new_n2603_
.sym 70960 $abc$27913$new_n4247_
.sym 70961 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$11779[2]_new_
.sym 70962 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 70963 $abc$27913$new_n3263_
.sym 70964 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24542[2]
.sym 70966 U$$2.picorv32.mem_rdata_q[13]
.sym 70970 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 70971 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 70972 $abc$27913$new_n2604_
.sym 70975 U$$2.picorv32.mem_rdata_q[13]
.sym 70976 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 70977 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[11]
.sym 70979 U$$2.picorv32.cpu_state[2]
.sym 70980 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 70981 U$$2.picorv32.pcpi_int_ready
.sym 70984 U$$2.picorv32.alu_wait
.sym 70985 U$$2.picorv32.mem_do_wdata
.sym 70986 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 70989 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$26471
.sym 70991 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 70998 U$$2.picorv32.cpu_state[1]
.sym 71000 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$26471
.sym 71001 U$$2.picorv32.decoder_trigger
.sym 71002 U$$2.picorv32.decoder_pseudo_trigger
.sym 71007 U$$2.picorv32.pcpi_int_ready
.sym 71009 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 71012 cd_sync.ready
.sym 71014 U$$2.picorv32.mem_do_rinst
.sym 71021 U$$2.picorv32.cpu_state[6]
.sym 71022 U$$2.picorv32.mem_do_prefetch
.sym 71023 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 71024 $abc$27913$new_n2603_
.sym 71026 U$$2.picorv32.cpu_state[3]
.sym 71029 U$$2.picorv32.cpu_state[5]
.sym 71032 $abc$27913$new_n2603_
.sym 71034 cd_sync.ready
.sym 71038 U$$2.picorv32.pcpi_int_ready
.sym 71045 U$$2.picorv32.cpu_state[1]
.sym 71046 cd_sync.ready
.sym 71049 U$$2.picorv32.cpu_state[3]
.sym 71050 U$$2.picorv32.cpu_state[5]
.sym 71051 U$$2.picorv32.cpu_state[6]
.sym 71052 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 71055 U$$2.picorv32.pcpi_int_ready
.sym 71058 $abc$27913$new_n2603_
.sym 71061 U$$2.picorv32.mem_do_prefetch
.sym 71062 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 71063 U$$2.picorv32.cpu_state[6]
.sym 71064 U$$2.picorv32.cpu_state[5]
.sym 71067 U$$2.picorv32.mem_do_rinst
.sym 71068 U$$2.picorv32.mem_do_prefetch
.sym 71073 U$$2.picorv32.decoder_trigger
.sym 71074 U$$2.picorv32.decoder_pseudo_trigger
.sym 71077 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$26471
.sym 71078 cd_sync_clk16_0__i_$glb_clk
.sym 71079 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 71080 U$$2.picorv32.mem_do_rinst
.sym 71083 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24566
.sym 71095 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 71098 U$$2.picorv32.mem_rdata_q[14]
.sym 71099 U$$2.picorv32.mem_do_prefetch
.sym 71100 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 71102 U$$2.picorv32.latched_rd[0]
.sym 71105 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 71108 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 71111 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24622
.sym 71113 U$$2.picorv32.mem_do_rinst
.sym 71114 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 71124 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 71126 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 71131 cd_sync.ready
.sym 71133 $abc$27913$techmap\U$$2.picorv32.$procmux$2310_Y
.sym 71160 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 71162 cd_sync.ready
.sym 71181 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 71198 $abc$27913$techmap\U$$2.picorv32.$procmux$2310_Y
.sym 71201 cd_sync_clk16_0__i_$glb_clk
.sym 71202 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 71217 cd_sync.ready
.sym 71222 U$$2.picorv32.mem_do_rinst
.sym 72321 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 72723 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 72741 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 72784 U$$2.picorv32.pcpi_mul.next_rs1[61]
.sym 72792 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[8]
.sym 72793 $abc$27913$new_n3224_
.sym 72800 U$$2.picorv32.alu_add_sub[26]
.sym 72807 U$$2.picorv32.alu_add_sub[31]
.sym 72822 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 72823 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[31]_new_
.sym 72829 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 72830 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12824[1]_new_
.sym 72846 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12824[0]_new_inv_
.sym 72851 U$$2.picorv32.alu_add_sub[31]
.sym 72859 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12824[1]_new_
.sym 72860 U$$2.picorv32.alu_add_sub[31]
.sym 72861 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12824[0]_new_inv_
.sym 72862 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 72865 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 72868 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[31]_new_
.sym 72900 cd_sync_clk16_0__i_$glb_clk
.sym 72908 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12824[0]_new_inv_
.sym 72909 U$$2.picorv32.pcpi_mul.next_rs1[62]
.sym 72916 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 72917 $abc$27913$new_n4656_
.sym 72919 U$$2.picorv32.pcpi_mul.next_rs1[61]
.sym 72920 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 72924 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 72952 U$$2.picorv32.alu_add_sub[22]
.sym 72958 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 72962 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 72963 U$$2.picorv32.pcpi_rs1[30]
.sym 72966 U$$2.picorv32.pcpi_rs1[15]
.sym 72971 U$$2.picorv32.pcpi_rs2[8]
.sym 72983 U$$2.picorv32.pcpi_rs1[20]
.sym 72984 U$$2.picorv32.pcpi_rs2[24]
.sym 72985 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[20]_new_
.sym 72986 U$$2.picorv32.pcpi_rs2[20]
.sym 72987 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[22]_new_
.sym 72988 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[8]_new_
.sym 72989 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 72990 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[30]_new_
.sym 72992 U$$2.picorv32.pcpi_rs1[20]
.sym 72993 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[20]_new_
.sym 72994 U$$2.picorv32.pcpi_rs2[20]
.sym 72995 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 72996 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12889[0]_new_inv_
.sym 72998 $abc$27913$new_n3225_
.sym 72999 $abc$27913$new_n3232_
.sym 73000 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 73001 U$$2.picorv32.alu_add_sub[20]
.sym 73002 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[31]_new_
.sym 73003 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[24]_new_
.sym 73005 U$$2.picorv32.pcpi_rs1[24]
.sym 73007 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8691_Y_new_inv_
.sym 73009 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 73011 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[24]_new_
.sym 73017 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[20]_new_
.sym 73018 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12889[0]_new_inv_
.sym 73019 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 73022 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8691_Y_new_inv_
.sym 73023 U$$2.picorv32.alu_add_sub[20]
.sym 73025 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 73030 U$$2.picorv32.pcpi_rs1[20]
.sym 73031 U$$2.picorv32.pcpi_rs2[20]
.sym 73034 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 73035 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[24]_new_
.sym 73041 U$$2.picorv32.pcpi_rs2[24]
.sym 73042 U$$2.picorv32.pcpi_rs1[24]
.sym 73046 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 73047 U$$2.picorv32.pcpi_rs2[20]
.sym 73048 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 73049 U$$2.picorv32.pcpi_rs1[20]
.sym 73052 $abc$27913$new_n3225_
.sym 73053 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[24]_new_
.sym 73054 $abc$27913$new_n3232_
.sym 73055 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[31]_new_
.sym 73058 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[8]_new_
.sym 73059 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[20]_new_
.sym 73060 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[30]_new_
.sym 73061 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[22]_new_
.sym 73063 cd_sync_clk16_0__i_$glb_clk
.sym 73065 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[27]_new_
.sym 73066 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 73068 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12844[0]_new_inv_
.sym 73069 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12844[1]_new_
.sym 73070 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12839[1]_new_
.sym 73071 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 73072 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[26]_new_
.sym 73075 U$$2.picorv32.pcpi_rs1[8]
.sym 73076 U$$2.picorv32.alu_add_sub[20]
.sym 73078 U$$2.picorv32.pcpi_rs1[31]
.sym 73081 U$$2.picorv32.pcpi_rs1[29]
.sym 73088 U$$2.picorv32.pcpi_rs2[24]
.sym 73089 U$$2.picorv32.pcpi_rs1[4]
.sym 73096 U$$2.picorv32.pcpi_rs1[6]
.sym 73097 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 73099 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[5]
.sym 73100 U$$2.picorv32.pcpi_rs2[22]
.sym 73107 U$$2.picorv32.pcpi_rs2[22]
.sym 73108 U$$2.picorv32.pcpi_rs2[30]
.sym 73110 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 73111 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[8]_new_
.sym 73112 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12869[1]_new_
.sym 73114 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 73119 U$$2.picorv32.alu_add_sub[22]
.sym 73125 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12869[0]_new_inv_
.sym 73126 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[22]_new_
.sym 73127 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 73128 U$$2.picorv32.pcpi_rs1[8]
.sym 73129 U$$2.picorv32.pcpi_rs1[30]
.sym 73130 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 73131 U$$2.picorv32.alu_add_sub[26]
.sym 73133 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12844[0]_new_inv_
.sym 73134 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12844[1]_new_
.sym 73135 U$$2.picorv32.pcpi_rs1[22]
.sym 73136 U$$2.picorv32.pcpi_rs2[8]
.sym 73139 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12844[0]_new_inv_
.sym 73140 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 73141 U$$2.picorv32.alu_add_sub[26]
.sym 73142 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12844[1]_new_
.sym 73145 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 73147 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[8]_new_
.sym 73151 U$$2.picorv32.alu_add_sub[22]
.sym 73152 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 73153 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12869[1]_new_
.sym 73154 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12869[0]_new_inv_
.sym 73157 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 73158 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 73159 U$$2.picorv32.pcpi_rs2[22]
.sym 73160 U$$2.picorv32.pcpi_rs1[22]
.sym 73163 U$$2.picorv32.pcpi_rs1[22]
.sym 73164 U$$2.picorv32.pcpi_rs2[22]
.sym 73169 U$$2.picorv32.pcpi_rs2[8]
.sym 73172 U$$2.picorv32.pcpi_rs1[8]
.sym 73177 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[22]_new_
.sym 73178 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 73183 U$$2.picorv32.pcpi_rs1[30]
.sym 73184 U$$2.picorv32.pcpi_rs2[30]
.sym 73186 cd_sync_clk16_0__i_$glb_clk
.sym 73188 U$$2.picorv32.pcpi_mul.next_rs1[0]
.sym 73189 $abc$27913$new_n3234_
.sym 73190 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 73191 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[1]_new_
.sym 73192 $abc$27913$new_n3233_
.sym 73193 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[4]_new_
.sym 73194 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[4]
.sym 73195 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[2]
.sym 73200 U$$2.picorv32.pcpi_rs1[20]
.sym 73202 U$$2.picorv32.pcpi_rs2[30]
.sym 73206 U$$2.picorv32.pcpi_rs1[20]
.sym 73210 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 73212 U$$2.picorv32.pcpi_rs2[15]
.sym 73213 U$$2.picorv32.mem_la_wdata[1]
.sym 73215 U$$2.picorv32.mem_la_wdata[6]
.sym 73216 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[15]
.sym 73217 U$$2.picorv32.mem_la_wdata[6]
.sym 73218 U$$2.picorv32.alu_add_sub[30]
.sym 73219 U$$2.picorv32.pcpi_rs2[26]
.sym 73220 U$$2.picorv32.pcpi_rs2[8]
.sym 73221 U$$2.picorv32.pcpi_rs1[22]
.sym 73223 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[8]
.sym 73230 U$$2.picorv32.pcpi_rs1[9]
.sym 73231 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 73232 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 73233 U$$2.picorv32.pcpi_rs1[18]
.sym 73234 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 73235 U$$2.picorv32.pcpi_rs2[18]
.sym 73237 U$$2.picorv32.pcpi_rs1[14]
.sym 73238 U$$2.picorv32.pcpi_rs2[15]
.sym 73241 U$$2.picorv32.pcpi_rs1[15]
.sym 73242 U$$2.picorv32.pcpi_rs1[3]
.sym 73243 U$$2.picorv32.pcpi_rs2[9]
.sym 73245 U$$2.picorv32.pcpi_rs2[20]
.sym 73246 U$$2.picorv32.pcpi_rs2[14]
.sym 73251 U$$2.picorv32.pcpi_rs1[14]
.sym 73253 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[14]_new_
.sym 73254 U$$2.picorv32.pcpi_rs2[14]
.sym 73259 U$$2.picorv32.mem_la_wdata[3]
.sym 73262 U$$2.picorv32.pcpi_rs1[14]
.sym 73265 U$$2.picorv32.pcpi_rs2[14]
.sym 73269 U$$2.picorv32.pcpi_rs2[18]
.sym 73274 U$$2.picorv32.pcpi_rs2[20]
.sym 73280 U$$2.picorv32.pcpi_rs1[14]
.sym 73281 U$$2.picorv32.pcpi_rs2[14]
.sym 73282 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 73283 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 73286 U$$2.picorv32.pcpi_rs1[18]
.sym 73287 U$$2.picorv32.pcpi_rs1[9]
.sym 73288 U$$2.picorv32.pcpi_rs2[18]
.sym 73289 U$$2.picorv32.pcpi_rs2[9]
.sym 73292 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 73294 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[14]_new_
.sym 73300 U$$2.picorv32.pcpi_rs2[15]
.sym 73304 U$$2.picorv32.mem_la_wdata[3]
.sym 73305 U$$2.picorv32.pcpi_rs1[3]
.sym 73306 U$$2.picorv32.pcpi_rs1[15]
.sym 73307 U$$2.picorv32.pcpi_rs2[15]
.sym 73321 U$$2.picorv32.mem_wordsize[0]
.sym 73322 U$$2.picorv32.alu_add_sub[31]
.sym 73324 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 73328 U$$2.picorv32.pcpi_rs1[0]
.sym 73331 U$$2.picorv32.pcpi_rs2[9]
.sym 73334 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 73335 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 73336 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 73338 U$$2.picorv32.alu_add_sub[22]
.sym 73339 U$$2.picorv32.pcpi_rs1[28]
.sym 73340 U$$2.picorv32.pcpi_rs1[16]
.sym 73342 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[1]
.sym 73343 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[4]
.sym 73344 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[2]
.sym 73345 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[2]
.sym 73346 U$$2.picorv32.latched_is_lb
.sym 73355 U$$2.picorv32.mem_la_wdata[3]
.sym 73357 U$$2.picorv32.pcpi_rs1[5]
.sym 73359 U$$2.picorv32.mem_la_wdata[7]
.sym 73364 U$$2.picorv32.pcpi_rs2[14]
.sym 73365 U$$2.picorv32.mem_la_wdata[5]
.sym 73366 U$$2.picorv32.pcpi_rs1[6]
.sym 73373 U$$2.picorv32.mem_la_wdata[1]
.sym 73375 U$$2.picorv32.mem_la_wdata[6]
.sym 73377 U$$2.picorv32.mem_la_wdata[6]
.sym 73380 U$$2.picorv32.pcpi_rs2[8]
.sym 73385 U$$2.picorv32.mem_la_wdata[6]
.sym 73386 U$$2.picorv32.pcpi_rs1[5]
.sym 73387 U$$2.picorv32.mem_la_wdata[5]
.sym 73388 U$$2.picorv32.pcpi_rs1[6]
.sym 73393 U$$2.picorv32.mem_la_wdata[7]
.sym 73400 U$$2.picorv32.mem_la_wdata[6]
.sym 73403 U$$2.picorv32.pcpi_rs2[8]
.sym 73412 U$$2.picorv32.mem_la_wdata[3]
.sym 73418 U$$2.picorv32.mem_la_wdata[5]
.sym 73424 U$$2.picorv32.mem_la_wdata[1]
.sym 73427 U$$2.picorv32.pcpi_rs2[14]
.sym 73442 U$$2.picorv32.pcpi_rs1[4]
.sym 73444 U$$2.picorv32.mem_do_rdata
.sym 73445 U$$2.picorv32.pcpi_rs1[4]
.sym 73449 U$$2.picorv32.pcpi_rs1[9]
.sym 73450 U$$2.picorv32.pcpi_rs1[3]
.sym 73451 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 73455 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 73456 U$$2.picorv32.pcpi_rs1[3]
.sym 73458 U$$2.picorv32.pcpi_rs1[15]
.sym 73459 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 73460 U$$2.picorv32.pcpi_rs1[2]
.sym 73462 U$$2.picorv32.pcpi_rs1[23]
.sym 73465 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 73467 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[10]
.sym 73468 U$$2.picorv32.pcpi_rs1[30]
.sym 73469 U$$2.picorv32.pcpi_rs1[22]
.sym 73475 U$$2.picorv32.pcpi_rs1[3]
.sym 73476 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[7]
.sym 73483 U$$2.picorv32.pcpi_rs1[5]
.sym 73485 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[6]
.sym 73487 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[3]
.sym 73488 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[5]
.sym 73489 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[1]
.sym 73490 U$$2.picorv32.pcpi_rs1[1]
.sym 73491 U$$2.picorv32.pcpi_rs1[7]
.sym 73493 U$$2.picorv32.pcpi_rs1[2]
.sym 73496 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 73500 U$$2.picorv32.pcpi_rs1[6]
.sym 73502 U$$2.picorv32.pcpi_rs1[0]
.sym 73503 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[4]
.sym 73505 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[2]
.sym 73506 U$$2.picorv32.pcpi_rs1[4]
.sym 73507 $auto$alumacc.cc:474:replace_alu$4952.C[1]
.sym 73509 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 73510 U$$2.picorv32.pcpi_rs1[0]
.sym 73513 $auto$alumacc.cc:474:replace_alu$4952.C[2]
.sym 73515 U$$2.picorv32.pcpi_rs1[1]
.sym 73516 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[1]
.sym 73517 $auto$alumacc.cc:474:replace_alu$4952.C[1]
.sym 73519 $auto$alumacc.cc:474:replace_alu$4952.C[3]
.sym 73521 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[2]
.sym 73522 U$$2.picorv32.pcpi_rs1[2]
.sym 73523 $auto$alumacc.cc:474:replace_alu$4952.C[2]
.sym 73525 $auto$alumacc.cc:474:replace_alu$4952.C[4]
.sym 73527 U$$2.picorv32.pcpi_rs1[3]
.sym 73528 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[3]
.sym 73529 $auto$alumacc.cc:474:replace_alu$4952.C[3]
.sym 73531 $auto$alumacc.cc:474:replace_alu$4952.C[5]
.sym 73533 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[4]
.sym 73534 U$$2.picorv32.pcpi_rs1[4]
.sym 73535 $auto$alumacc.cc:474:replace_alu$4952.C[4]
.sym 73537 $auto$alumacc.cc:474:replace_alu$4952.C[6]
.sym 73539 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[5]
.sym 73540 U$$2.picorv32.pcpi_rs1[5]
.sym 73541 $auto$alumacc.cc:474:replace_alu$4952.C[5]
.sym 73543 $auto$alumacc.cc:474:replace_alu$4952.C[7]
.sym 73545 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[6]
.sym 73546 U$$2.picorv32.pcpi_rs1[6]
.sym 73547 $auto$alumacc.cc:474:replace_alu$4952.C[6]
.sym 73549 $auto$alumacc.cc:474:replace_alu$4952.C[8]
.sym 73551 U$$2.picorv32.pcpi_rs1[7]
.sym 73552 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[7]
.sym 73553 $auto$alumacc.cc:474:replace_alu$4952.C[7]
.sym 73566 U$$2.picorv32.pcpi_rs1[23]
.sym 73567 U$$2.picorv32.pcpi_rs1[23]
.sym 73568 U$$2.picorv32.pcpi_rs1[16]
.sym 73569 U$$2.picorv32.pcpi_rs2[23]
.sym 73573 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[12]
.sym 73574 U$$2.picorv32.pcpi_rs1[11]
.sym 73579 U$$2.picorv32.pcpi_rs1[3]
.sym 73580 U$$2.picorv32.pcpi_rs1[16]
.sym 73581 U$$2.picorv32.pcpi_rs1[9]
.sym 73582 U$$2.picorv32.pcpi_rs1[12]
.sym 73583 U$$2.picorv32.pcpi_rs1[8]
.sym 73584 U$$2.picorv32.pcpi_rs1[21]
.sym 73585 U$$2.picorv32.pcpi_rs1[4]
.sym 73586 U$$2.picorv32.pcpi_rs1[17]
.sym 73587 U$$2.picorv32.pcpi_rs1[23]
.sym 73588 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[9]
.sym 73589 U$$2.picorv32.pcpi_rs1[28]
.sym 73590 U$$2.picorv32.latched_is_lb
.sym 73591 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[29]
.sym 73592 U$$2.picorv32.pcpi_rs1[6]
.sym 73593 $auto$alumacc.cc:474:replace_alu$4952.C[8]
.sym 73599 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[15]
.sym 73601 U$$2.picorv32.pcpi_rs1[8]
.sym 73604 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[9]
.sym 73606 U$$2.picorv32.pcpi_rs1[12]
.sym 73607 U$$2.picorv32.pcpi_rs1[14]
.sym 73611 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[11]
.sym 73612 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[14]
.sym 73613 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[13]
.sym 73615 U$$2.picorv32.pcpi_rs1[9]
.sym 73616 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[8]
.sym 73617 U$$2.picorv32.pcpi_rs1[11]
.sym 73618 U$$2.picorv32.pcpi_rs1[15]
.sym 73619 U$$2.picorv32.pcpi_rs1[13]
.sym 73623 U$$2.picorv32.pcpi_rs1[10]
.sym 73624 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[10]
.sym 73627 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[12]
.sym 73630 $auto$alumacc.cc:474:replace_alu$4952.C[9]
.sym 73632 U$$2.picorv32.pcpi_rs1[8]
.sym 73633 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[8]
.sym 73634 $auto$alumacc.cc:474:replace_alu$4952.C[8]
.sym 73636 $auto$alumacc.cc:474:replace_alu$4952.C[10]
.sym 73638 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[9]
.sym 73639 U$$2.picorv32.pcpi_rs1[9]
.sym 73640 $auto$alumacc.cc:474:replace_alu$4952.C[9]
.sym 73642 $auto$alumacc.cc:474:replace_alu$4952.C[11]
.sym 73644 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[10]
.sym 73645 U$$2.picorv32.pcpi_rs1[10]
.sym 73646 $auto$alumacc.cc:474:replace_alu$4952.C[10]
.sym 73648 $auto$alumacc.cc:474:replace_alu$4952.C[12]
.sym 73650 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[11]
.sym 73651 U$$2.picorv32.pcpi_rs1[11]
.sym 73652 $auto$alumacc.cc:474:replace_alu$4952.C[11]
.sym 73654 $auto$alumacc.cc:474:replace_alu$4952.C[13]
.sym 73656 U$$2.picorv32.pcpi_rs1[12]
.sym 73657 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[12]
.sym 73658 $auto$alumacc.cc:474:replace_alu$4952.C[12]
.sym 73660 $auto$alumacc.cc:474:replace_alu$4952.C[14]
.sym 73662 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[13]
.sym 73663 U$$2.picorv32.pcpi_rs1[13]
.sym 73664 $auto$alumacc.cc:474:replace_alu$4952.C[13]
.sym 73666 $auto$alumacc.cc:474:replace_alu$4952.C[15]
.sym 73668 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[14]
.sym 73669 U$$2.picorv32.pcpi_rs1[14]
.sym 73670 $auto$alumacc.cc:474:replace_alu$4952.C[14]
.sym 73672 $auto$alumacc.cc:474:replace_alu$4952.C[16]
.sym 73674 U$$2.picorv32.pcpi_rs1[15]
.sym 73675 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[15]
.sym 73676 $auto$alumacc.cc:474:replace_alu$4952.C[15]
.sym 73687 $auto$alumacc.cc:474:replace_alu$4942.C[31]
.sym 73692 U$$2.picorv32.pcpi_rs1[16]
.sym 73693 U$$2.picorv32.pcpi_rs1[17]
.sym 73694 U$$2.picorv32.pcpi_rs1[20]
.sym 73697 U$$2.picorv32.pcpi_rs1[14]
.sym 73700 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[11]
.sym 73703 U$$2.picorv32.pcpi_rs1[14]
.sym 73704 U$$2.picorv32.pcpi_rs2[15]
.sym 73705 U$$2.picorv32.pcpi_rs1[13]
.sym 73706 U$$2.picorv32.pcpi_rs2[12]
.sym 73707 U$$2.picorv32.pcpi_rs1[20]
.sym 73708 U$$2.picorv32.pcpi_rs1[12]
.sym 73709 U$$2.picorv32.pcpi_rs1[10]
.sym 73710 U$$2.picorv32.alu_add_sub[25]
.sym 73711 U$$2.picorv32.pcpi_rs2[26]
.sym 73713 U$$2.picorv32.pcpi_rs1[22]
.sym 73714 U$$2.picorv32.alu_add_sub[30]
.sym 73715 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[24]
.sym 73716 $auto$alumacc.cc:474:replace_alu$4952.C[16]
.sym 73723 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[21]
.sym 73724 U$$2.picorv32.pcpi_rs1[22]
.sym 73725 U$$2.picorv32.pcpi_rs1[23]
.sym 73727 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 73729 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 73731 U$$2.picorv32.pcpi_rs1[19]
.sym 73732 U$$2.picorv32.pcpi_rs1[20]
.sym 73733 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[16]
.sym 73735 U$$2.picorv32.pcpi_rs1[18]
.sym 73739 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 73741 U$$2.picorv32.pcpi_rs1[16]
.sym 73744 U$$2.picorv32.pcpi_rs1[21]
.sym 73746 U$$2.picorv32.pcpi_rs1[17]
.sym 73747 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[17]
.sym 73748 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[19]
.sym 73751 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[23]
.sym 73753 $auto$alumacc.cc:474:replace_alu$4952.C[17]
.sym 73755 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[16]
.sym 73756 U$$2.picorv32.pcpi_rs1[16]
.sym 73757 $auto$alumacc.cc:474:replace_alu$4952.C[16]
.sym 73759 $auto$alumacc.cc:474:replace_alu$4952.C[18]
.sym 73761 U$$2.picorv32.pcpi_rs1[17]
.sym 73762 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[17]
.sym 73763 $auto$alumacc.cc:474:replace_alu$4952.C[17]
.sym 73765 $auto$alumacc.cc:474:replace_alu$4952.C[19]
.sym 73767 U$$2.picorv32.pcpi_rs1[18]
.sym 73768 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 73769 $auto$alumacc.cc:474:replace_alu$4952.C[18]
.sym 73771 $auto$alumacc.cc:474:replace_alu$4952.C[20]
.sym 73773 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[19]
.sym 73774 U$$2.picorv32.pcpi_rs1[19]
.sym 73775 $auto$alumacc.cc:474:replace_alu$4952.C[19]
.sym 73777 $auto$alumacc.cc:474:replace_alu$4952.C[21]
.sym 73779 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 73780 U$$2.picorv32.pcpi_rs1[20]
.sym 73781 $auto$alumacc.cc:474:replace_alu$4952.C[20]
.sym 73783 $auto$alumacc.cc:474:replace_alu$4952.C[22]
.sym 73785 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[21]
.sym 73786 U$$2.picorv32.pcpi_rs1[21]
.sym 73787 $auto$alumacc.cc:474:replace_alu$4952.C[21]
.sym 73789 $auto$alumacc.cc:474:replace_alu$4952.C[23]
.sym 73791 U$$2.picorv32.pcpi_rs1[22]
.sym 73792 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 73793 $auto$alumacc.cc:474:replace_alu$4952.C[22]
.sym 73795 $auto$alumacc.cc:474:replace_alu$4952.C[24]
.sym 73797 U$$2.picorv32.pcpi_rs1[23]
.sym 73798 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[23]
.sym 73799 $auto$alumacc.cc:474:replace_alu$4952.C[23]
.sym 73803 $abc$27913$auto$alumacc.cc:415:extract_cmp_alu$4900[31]
.sym 73804 $abc$27913$auto$alumacc.cc:491:replace_alu$4944[31]
.sym 73805 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[17]
.sym 73806 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[9]
.sym 73807 U$$2.picorv32.alu_add_sub[21]
.sym 73808 U$$2.picorv32.alu_lts
.sym 73809 U$$2.picorv32.alu_add_sub[16]
.sym 73810 U$$2.picorv32.alu_add_sub[23]
.sym 73811 $abc$27913$new_n3224_
.sym 73813 U$$2.picorv32.pcpi_int_ready
.sym 73815 U$$2.picorv32.pcpi_rs1[24]
.sym 73817 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[21]
.sym 73819 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[17]
.sym 73820 U$$2.picorv32.pcpi_rs1[20]
.sym 73822 U$$2.picorv32.pcpi_rs1[29]
.sym 73823 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 73825 U$$2.picorv32.pcpi_rs2[17]
.sym 73827 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[27]
.sym 73828 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[28]
.sym 73829 U$$2.picorv32.mem_wordsize[1]
.sym 73830 U$$2.picorv32.alu_add_sub[22]
.sym 73831 U$$2.picorv32.pcpi_rs1[28]
.sym 73832 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[20]
.sym 73833 U$$2.picorv32.latched_is_lh
.sym 73834 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[19]
.sym 73835 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[1]
.sym 73836 U$$2.picorv32.pcpi_rs1[16]
.sym 73837 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[23]
.sym 73838 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[1]
.sym 73839 $auto$alumacc.cc:474:replace_alu$4952.C[24]
.sym 73844 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[28]
.sym 73847 U$$2.picorv32.pcpi_rs1[29]
.sym 73850 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 73852 U$$2.picorv32.pcpi_rs1[31]
.sym 73854 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[25]
.sym 73855 U$$2.picorv32.pcpi_rs1[30]
.sym 73856 U$$2.picorv32.pcpi_rs1[27]
.sym 73858 U$$2.picorv32.pcpi_rs1[26]
.sym 73860 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[31]
.sym 73861 U$$2.picorv32.pcpi_rs1[28]
.sym 73862 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[26]
.sym 73864 U$$2.picorv32.pcpi_rs1[25]
.sym 73866 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[27]
.sym 73870 U$$2.picorv32.pcpi_rs1[24]
.sym 73872 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[30]
.sym 73873 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[24]
.sym 73876 $auto$alumacc.cc:474:replace_alu$4952.C[25]
.sym 73878 U$$2.picorv32.pcpi_rs1[24]
.sym 73879 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[24]
.sym 73880 $auto$alumacc.cc:474:replace_alu$4952.C[24]
.sym 73882 $auto$alumacc.cc:474:replace_alu$4952.C[26]
.sym 73884 U$$2.picorv32.pcpi_rs1[25]
.sym 73885 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[25]
.sym 73886 $auto$alumacc.cc:474:replace_alu$4952.C[25]
.sym 73888 $auto$alumacc.cc:474:replace_alu$4952.C[27]
.sym 73890 U$$2.picorv32.pcpi_rs1[26]
.sym 73891 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[26]
.sym 73892 $auto$alumacc.cc:474:replace_alu$4952.C[26]
.sym 73894 $auto$alumacc.cc:474:replace_alu$4952.C[28]
.sym 73896 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[27]
.sym 73897 U$$2.picorv32.pcpi_rs1[27]
.sym 73898 $auto$alumacc.cc:474:replace_alu$4952.C[27]
.sym 73900 $auto$alumacc.cc:474:replace_alu$4952.C[29]
.sym 73902 U$$2.picorv32.pcpi_rs1[28]
.sym 73903 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[28]
.sym 73904 $auto$alumacc.cc:474:replace_alu$4952.C[28]
.sym 73906 $auto$alumacc.cc:474:replace_alu$4952.C[30]
.sym 73908 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 73909 U$$2.picorv32.pcpi_rs1[29]
.sym 73910 $auto$alumacc.cc:474:replace_alu$4952.C[29]
.sym 73912 $auto$alumacc.cc:474:replace_alu$4952.C[31]
.sym 73914 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[30]
.sym 73915 U$$2.picorv32.pcpi_rs1[30]
.sym 73916 $auto$alumacc.cc:474:replace_alu$4952.C[30]
.sym 73918 $nextpnr_ICESTORM_LC_2$I3
.sym 73920 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[31]
.sym 73921 U$$2.picorv32.pcpi_rs1[31]
.sym 73922 $auto$alumacc.cc:474:replace_alu$4952.C[31]
.sym 73926 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[31]
.sym 73927 U$$2.picorv32.alu_add_sub[28]
.sym 73928 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[26]
.sym 73929 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[23]
.sym 73930 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[30]
.sym 73931 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[24]
.sym 73932 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[27]
.sym 73933 U$$2.picorv32.alu_out_q[1]
.sym 73938 U$$2.picorv32.pcpi_rs1[31]
.sym 73939 U$$2.picorv32.pcpi_rs2[25]
.sym 73940 U$$2.picorv32.cpuregs_wrdata[16]
.sym 73941 U$$2.picorv32.cpuregs_wrdata[13]
.sym 73942 U$$2.picorv32.instr_sub
.sym 73943 U$$2.picorv32.pcpi_rs1[11]
.sym 73944 U$$2.picorv32.pcpi_rs2[9]
.sym 73945 U$$2.picorv32.cpuregs_wrdata[10]
.sym 73946 U$$2.picorv32.pcpi_rs2[25]
.sym 73947 U$$2.picorv32.pcpi_rs2[10]
.sym 73949 U$$2.picorv32.pcpi_rs1[9]
.sym 73950 U$$2.picorv32.pcpi_rs1[15]
.sym 73951 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 73953 U$$2.picorv32.pcpi_rs1[23]
.sym 73956 U$$2.picorv32.pcpi_rs1[2]
.sym 73957 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[2]
.sym 73958 $abc$27913$auto$alumacc.cc:491:replace_alu$4954[31]
.sym 73959 U$$2.picorv32.pcpi_rs1[13]
.sym 73960 U$$2.picorv32.pcpi_rs1[30]
.sym 73961 U$$2.picorv32.cpu_state[3]
.sym 73962 $nextpnr_ICESTORM_LC_2$I3
.sym 73968 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[25]
.sym 73969 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[26]
.sym 73971 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[22]
.sym 73973 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[30]
.sym 73974 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[31]
.sym 73976 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[25]
.sym 73977 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[26]
.sym 73978 U$$2.picorv32.instr_sub
.sym 73979 U$$2.picorv32.instr_sub
.sym 73981 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[30]
.sym 73982 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[31]
.sym 73987 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[20]
.sym 73992 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[20]
.sym 73995 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[1]
.sym 73997 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[22]
.sym 73998 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[1]
.sym 74003 $nextpnr_ICESTORM_LC_2$I3
.sym 74006 U$$2.picorv32.instr_sub
.sym 74007 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[26]
.sym 74008 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[26]
.sym 74012 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[1]
.sym 74014 U$$2.picorv32.instr_sub
.sym 74015 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[1]
.sym 74018 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[25]
.sym 74019 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[25]
.sym 74020 U$$2.picorv32.instr_sub
.sym 74024 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[20]
.sym 74025 U$$2.picorv32.instr_sub
.sym 74026 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[20]
.sym 74030 U$$2.picorv32.instr_sub
.sym 74031 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[30]
.sym 74032 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[30]
.sym 74037 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[31]
.sym 74038 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[31]
.sym 74039 U$$2.picorv32.instr_sub
.sym 74042 U$$2.picorv32.instr_sub
.sym 74044 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[22]
.sym 74045 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[22]
.sym 74047 cd_sync_clk16_0__i_$glb_clk
.sym 74049 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[28]
.sym 74050 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13033[0]_new_inv_
.sym 74051 $abc$27913$new_n2773_
.sym 74052 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[19]
.sym 74053 $abc$27913$new_n2775_
.sym 74054 $abc$27913$new_n2774_
.sym 74055 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13033[1]_new_
.sym 74056 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 74061 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 74063 U$$2.picorv32.instr_sub
.sym 74065 U$$2.picorv32.pcpi_rs1[3]
.sym 74066 U$$2.picorv32.alu_out_q[1]
.sym 74067 U$$2.picorv32.instr_sub
.sym 74068 U$$2.picorv32.pcpi_rs2[26]
.sym 74069 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 74070 U$$2.picorv32.pcpi_rs2[17]
.sym 74072 U$$2.picorv32.pcpi_rs2[24]
.sym 74073 U$$2.picorv32.pcpi_rs2[28]
.sym 74074 U$$2.picorv32.pcpi_rs1[12]
.sym 74075 U$$2.picorv32.pcpi_rs1[8]
.sym 74076 U$$2.picorv32.mem_wordsize[0]
.sym 74077 U$$2.picorv32.pcpi_rs1[9]
.sym 74078 U$$2.picorv32.pcpi_rs1[17]
.sym 74079 U$$2.picorv32.reg_pc[2]
.sym 74080 U$$2.picorv32.pcpi_rs1[21]
.sym 74081 U$$2.picorv32.pcpi_rs1[4]
.sym 74083 U$$2.picorv32.pcpi_rs1[23]
.sym 74084 U$$2.picorv32.pcpi_rs1[6]
.sym 74090 U$$2.picorv32.pcpi_rs2[22]
.sym 74092 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[14]
.sym 74094 U$$2.picorv32.pcpi_rs1[17]
.sym 74097 U$$2.picorv32.reg_pc[30]
.sym 74098 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74099 U$$2.picorv32.pcpi_rs1[31]
.sym 74100 $abc$27913$new_n2715_
.sym 74101 $abc$27913$new_n2805_
.sym 74102 $abc$27913$new_n2806_
.sym 74103 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[0]
.sym 74104 U$$2.picorv32.reg_pc[16]
.sym 74105 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[14]
.sym 74106 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[0]
.sym 74109 $abc$27913$new_n2597_
.sym 74110 U$$2.picorv32.pcpi_rs1[15]
.sym 74112 $abc$27913$new_n2709_
.sym 74114 $abc$27913$new_n2703_
.sym 74115 $abc$27913$new_n2716_
.sym 74116 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 74118 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74121 U$$2.picorv32.pcpi_rs1[29]
.sym 74123 $abc$27913$new_n2805_
.sym 74124 $abc$27913$new_n2806_
.sym 74125 $abc$27913$new_n2709_
.sym 74126 U$$2.picorv32.reg_pc[16]
.sym 74129 $abc$27913$new_n2703_
.sym 74130 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[14]
.sym 74131 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74132 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[14]
.sym 74135 U$$2.picorv32.pcpi_rs1[29]
.sym 74136 $abc$27913$new_n2597_
.sym 74137 U$$2.picorv32.pcpi_rs1[31]
.sym 74138 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74141 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74142 U$$2.picorv32.pcpi_rs1[15]
.sym 74143 $abc$27913$new_n2597_
.sym 74144 U$$2.picorv32.pcpi_rs1[17]
.sym 74147 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[0]
.sym 74148 $abc$27913$new_n2703_
.sym 74149 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[0]
.sym 74150 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74153 U$$2.picorv32.reg_pc[30]
.sym 74154 $abc$27913$new_n2709_
.sym 74155 $abc$27913$new_n2715_
.sym 74156 $abc$27913$new_n2716_
.sym 74161 U$$2.picorv32.pcpi_rs2[22]
.sym 74165 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 74169 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476_$glb_ce
.sym 74170 cd_sync_clk16_0__i_$glb_clk
.sym 74171 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 74172 $abc$27913$new_n4638_
.sym 74173 $abc$27913$new_n2779_
.sym 74174 $abc$27913$new_n2896_
.sym 74175 $abc$27913$new_n2781_
.sym 74176 $abc$27913$new_n2788_
.sym 74177 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14031[1]_new_inv_
.sym 74178 U$$2.picorv32.alu_ltu
.sym 74179 $abc$27913$new_n2780_
.sym 74183 U$$2.picorv32.latched_store
.sym 74184 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74186 U$$2.picorv32.cpuregs_wrdata[20]
.sym 74188 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[14]
.sym 74189 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 74190 U$$2.picorv32.cpuregs_wrdata[19]
.sym 74191 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[0]
.sym 74192 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[5]
.sym 74193 U$$2.picorv32.pcpi_rs1[1]
.sym 74194 U$$2.picorv32.pcpi_rs1[20]
.sym 74195 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 74196 U$$2.picorv32.pcpi_rs1[10]
.sym 74197 U$$2.picorv32.pcpi_rs1[13]
.sym 74198 $abc$27913$new_n2709_
.sym 74199 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[16]
.sym 74201 U$$2.picorv32.alu_ltu
.sym 74203 U$$2.picorv32.pcpi_rs2[26]
.sym 74204 U$$2.picorv32.pcpi_rs1[12]
.sym 74205 U$$2.picorv32.pcpi_rs1[22]
.sym 74206 U$$2.picorv32.pcpi_rs1[20]
.sym 74207 $abc$27913$new_n2779_
.sym 74213 $abc$27913$new_n2761_
.sym 74214 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 74215 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74216 $abc$27913$new_n2709_
.sym 74217 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74218 U$$2.picorv32.reg_pc[1]
.sym 74220 U$$2.picorv32.reg_pc[2]
.sym 74221 $abc$27913$new_n2804_
.sym 74222 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74223 U$$2.picorv32.pcpi_rs1[24]
.sym 74224 $abc$27913$new_n2802_
.sym 74225 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74226 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[7]
.sym 74227 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[2]
.sym 74228 $abc$27913$new_n2762_
.sym 74229 U$$2.picorv32.pcpi_rs1[22]
.sym 74231 $abc$27913$new_n2896_
.sym 74232 U$$2.picorv32.reg_pc[23]
.sym 74234 $abc$27913$new_n2897_
.sym 74237 $abc$27913$new_n2893_
.sym 74239 $abc$27913$new_n2803_
.sym 74240 $abc$27913$new_n4656_
.sym 74241 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[7]
.sym 74242 $abc$27913$new_n2703_
.sym 74243 $abc$27913$new_n2597_
.sym 74246 U$$2.picorv32.pcpi_rs1[22]
.sym 74247 $abc$27913$new_n2597_
.sym 74248 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74249 U$$2.picorv32.pcpi_rs1[24]
.sym 74252 $abc$27913$new_n2709_
.sym 74254 U$$2.picorv32.reg_pc[1]
.sym 74258 $abc$27913$new_n2762_
.sym 74259 U$$2.picorv32.reg_pc[23]
.sym 74260 $abc$27913$new_n2761_
.sym 74261 $abc$27913$new_n2709_
.sym 74264 $abc$27913$new_n2897_
.sym 74265 $abc$27913$new_n4656_
.sym 74266 $abc$27913$new_n2893_
.sym 74267 $abc$27913$new_n2896_
.sym 74271 $abc$27913$new_n2709_
.sym 74273 U$$2.picorv32.reg_pc[2]
.sym 74276 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 74277 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74278 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[2]
.sym 74279 $abc$27913$new_n2703_
.sym 74282 $abc$27913$new_n2802_
.sym 74283 $abc$27913$new_n2803_
.sym 74285 $abc$27913$new_n2804_
.sym 74288 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74289 $abc$27913$new_n2703_
.sym 74290 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[7]
.sym 74291 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[7]
.sym 74292 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74293 cd_sync_clk16_0__i_$glb_clk
.sym 74295 $abc$27913$new_n2893_
.sym 74296 $abc$27913$new_n2771_
.sym 74297 $abc$27913$new_n2803_
.sym 74298 $abc$27913$new_n2854_
.sym 74299 $abc$27913$new_n2880_
.sym 74300 $abc$27913$new_n2752_
.sym 74301 $abc$27913$new_n2822_
.sym 74302 U$$2.picorv32.pcpi_rs1[30]
.sym 74307 U$$2.picorv32.pcpi_rs1[12]
.sym 74308 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[3]
.sym 74309 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 74310 U$$2.picorv32.pcpi_rs1[1]
.sym 74311 U$$2.picorv32.pcpi_rs1[24]
.sym 74312 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[2]
.sym 74313 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[5]
.sym 74314 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[7]
.sym 74316 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 74317 U$$2.picorv32.cpuregs_wrdata[30]
.sym 74318 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 74319 U$$2.picorv32.reg_pc[27]
.sym 74320 $abc$27913$new_n2719_
.sym 74321 U$$2.picorv32.pcpi_rs1[23]
.sym 74322 U$$2.picorv32.pcpi_rs1[28]
.sym 74323 U$$2.picorv32.pcpi_rs1[13]
.sym 74324 U$$2.picorv32.latched_is_lh
.sym 74325 U$$2.picorv32.mem_wordsize[1]
.sym 74326 U$$2.picorv32.pcpi_rs1[30]
.sym 74327 $abc$27913$new_n2871_
.sym 74328 U$$2.picorv32.pcpi_rs1[16]
.sym 74330 U$$2.picorv32.cpu_state[6]
.sym 74337 U$$2.picorv32.reg_pc[13]
.sym 74338 $abc$27913$new_n2760_
.sym 74339 U$$2.picorv32.pcpi_rs1[2]
.sym 74340 $abc$27913$new_n2898_
.sym 74341 $abc$27913$new_n2717_
.sym 74342 $abc$27913$new_n2824_
.sym 74345 U$$2.picorv32.pcpi_rs1[16]
.sym 74346 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14141[1]_new_inv_
.sym 74349 $abc$27913$new_n2717_
.sym 74350 U$$2.picorv32.pcpi_rs1[13]
.sym 74353 U$$2.picorv32.pcpi_rs1[8]
.sym 74354 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74355 $abc$27913$new_n2759_
.sym 74356 $abc$27913$new_n2880_
.sym 74357 U$$2.picorv32.pcpi_rs1[23]
.sym 74358 $abc$27913$new_n2709_
.sym 74359 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14161[1]_new_inv_
.sym 74361 $abc$27913$new_n2701_
.sym 74362 $abc$27913$new_n2758_
.sym 74363 $abc$27913$new_n2854_
.sym 74364 U$$2.picorv32.pcpi_rs1[4]
.sym 74366 $abc$27913$new_n2822_
.sym 74367 $abc$27913$new_n2823_
.sym 74369 $abc$27913$new_n2898_
.sym 74370 U$$2.picorv32.pcpi_rs1[2]
.sym 74371 $abc$27913$new_n2701_
.sym 74372 $abc$27913$new_n2717_
.sym 74375 U$$2.picorv32.pcpi_rs1[8]
.sym 74376 $abc$27913$new_n2701_
.sym 74377 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14141[1]_new_inv_
.sym 74378 $abc$27913$new_n2854_
.sym 74381 $abc$27913$new_n2717_
.sym 74382 U$$2.picorv32.pcpi_rs1[23]
.sym 74383 $abc$27913$new_n2701_
.sym 74388 $abc$27913$new_n2701_
.sym 74389 $abc$27913$new_n2717_
.sym 74390 U$$2.picorv32.pcpi_rs1[16]
.sym 74393 $abc$27913$new_n2880_
.sym 74394 U$$2.picorv32.pcpi_rs1[4]
.sym 74395 $abc$27913$new_n2701_
.sym 74396 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14161[1]_new_inv_
.sym 74399 $abc$27913$new_n2758_
.sym 74400 $abc$27913$new_n2760_
.sym 74401 $abc$27913$new_n2759_
.sym 74405 $abc$27913$new_n2824_
.sym 74407 $abc$27913$new_n2823_
.sym 74408 $abc$27913$new_n2822_
.sym 74411 U$$2.picorv32.reg_pc[13]
.sym 74412 $abc$27913$new_n2709_
.sym 74413 U$$2.picorv32.pcpi_rs1[13]
.sym 74414 $abc$27913$new_n2701_
.sym 74415 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74416 cd_sync_clk16_0__i_$glb_clk
.sym 74418 $abc$27913$new_n2842_
.sym 74419 $abc$27913$new_n2701_
.sym 74420 $abc$27913$new_n2828_
.sym 74421 $abc$27913$new_n2759_
.sym 74422 U$$2.picorv32.pcpi_rs1[22]
.sym 74423 $abc$27913$new_n2712_
.sym 74424 $abc$27913$new_n2764_
.sym 74425 $abc$27913$new_n2867_
.sym 74430 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 74431 U$$2.picorv32.pcpi_rs1[3]
.sym 74432 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[10]
.sym 74433 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74435 U$$2.picorv32.pcpi_rs1[30]
.sym 74436 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[2]
.sym 74437 $abc$27913$new_n2717_
.sym 74439 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[8]
.sym 74440 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 74441 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[24]
.sym 74442 U$$2.picorv32.pcpi_rs1[15]
.sym 74443 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[4]
.sym 74444 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 74447 U$$2.picorv32.pcpi_rs1[4]
.sym 74449 U$$2.picorv32.pcpi_rs1[23]
.sym 74450 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 74451 U$$2.picorv32.pcpi_rs1[13]
.sym 74452 U$$2.picorv32.pcpi_rs1[30]
.sym 74453 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[1]
.sym 74459 U$$2.picorv32.pcpi_rs1[5]
.sym 74460 U$$2.picorv32.pcpi_rs1[8]
.sym 74461 U$$2.picorv32.pcpi_rs1[7]
.sym 74462 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 74464 $abc$27913$new_n4645_
.sym 74465 $abc$27913$new_n4644_
.sym 74467 U$$2.picorv32.pcpi_rs1[10]
.sym 74468 $abc$27913$new_n4652_
.sym 74469 $abc$27913$new_n2872_
.sym 74470 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74471 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74472 $abc$27913$new_n4626_
.sym 74473 $abc$27913$new_n2597_
.sym 74474 U$$2.picorv32.pcpi_rs1[6]
.sym 74475 $abc$27913$new_n2842_
.sym 74476 $abc$27913$new_n2701_
.sym 74477 $abc$27913$new_n2856_
.sym 74478 U$$2.picorv32.cpu_state[4]
.sym 74479 U$$2.picorv32.pcpi_rs1[12]
.sym 74480 $abc$27913$new_n2719_
.sym 74482 $abc$27913$new_n2867_
.sym 74483 $abc$27913$new_n2717_
.sym 74484 $abc$27913$new_n2701_
.sym 74485 $abc$27913$new_n2828_
.sym 74486 $abc$27913$new_n2870_
.sym 74487 $abc$27913$new_n2871_
.sym 74489 $abc$27913$new_n4627_
.sym 74490 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14131[1]_new_inv_
.sym 74492 $abc$27913$new_n2842_
.sym 74493 $abc$27913$new_n2701_
.sym 74494 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14131[1]_new_inv_
.sym 74495 U$$2.picorv32.pcpi_rs1[10]
.sym 74498 $abc$27913$new_n2872_
.sym 74499 U$$2.picorv32.pcpi_rs1[6]
.sym 74500 $abc$27913$new_n2717_
.sym 74501 $abc$27913$new_n2701_
.sym 74504 $abc$27913$new_n2856_
.sym 74505 U$$2.picorv32.pcpi_rs1[8]
.sym 74507 $abc$27913$new_n2717_
.sym 74510 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74511 U$$2.picorv32.pcpi_rs1[5]
.sym 74512 $abc$27913$new_n2597_
.sym 74513 U$$2.picorv32.pcpi_rs1[7]
.sym 74516 $abc$27913$new_n4644_
.sym 74517 $abc$27913$new_n4645_
.sym 74519 $abc$27913$new_n2828_
.sym 74522 $abc$27913$new_n4627_
.sym 74524 $abc$27913$new_n2719_
.sym 74525 $abc$27913$new_n4626_
.sym 74528 $abc$27913$new_n2701_
.sym 74529 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 74530 U$$2.picorv32.pcpi_rs1[12]
.sym 74531 U$$2.picorv32.cpu_state[4]
.sym 74534 $abc$27913$new_n2871_
.sym 74535 $abc$27913$new_n2870_
.sym 74536 $abc$27913$new_n2867_
.sym 74537 $abc$27913$new_n4652_
.sym 74538 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74539 cd_sync_clk16_0__i_$glb_clk
.sym 74541 $abc$27913$new_n2719_
.sym 74542 U$$2.picorv32.pcpi_rs1[28]
.sym 74543 $abc$27913$new_n2916_
.sym 74544 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 74545 $abc$27913$new_n2808_
.sym 74546 $abc$27913$new_n2726_
.sym 74547 U$$2.picorv32.pcpi_rs1[15]
.sym 74548 $abc$27913$new_n2733_
.sym 74551 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24542[2]
.sym 74553 U$$2.picorv32.pcpi_rs1[10]
.sym 74554 U$$2.picorv32.pcpi_rs1[8]
.sym 74555 U$$2.picorv32.pcpi_rs1[3]
.sym 74556 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[23]
.sym 74557 U$$2.picorv32.pcpi_rs1[7]
.sym 74558 $PACKER_VCC_NET
.sym 74560 $abc$27913$new_n2703_
.sym 74561 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[14]
.sym 74562 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[10]
.sym 74563 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[10]
.sym 74566 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[12]
.sym 74567 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 74568 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[11]
.sym 74569 U$$2.picorv32.pcpi_rs1[22]
.sym 74570 U$$2.picorv32.pcpi_rs1[12]
.sym 74573 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24644
.sym 74575 U$$2.picorv32.mem_wordsize[0]
.sym 74576 U$$2.picorv32.pcpi_rs1[6]
.sym 74583 $abc$27913$new_n2701_
.sym 74584 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24644
.sym 74586 U$$2.picorv32.cpu_state[5]
.sym 74589 U$$2.picorv32.pcpi_rs1[28]
.sym 74591 $abc$27913$new_n2701_
.sym 74593 U$$2.picorv32.mem_wordsize[1]
.sym 74594 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 74595 U$$2.picorv32.pcpi_rs1[29]
.sym 74597 $abc$27913$new_n2905_
.sym 74598 $abc$27913$new_n2913_
.sym 74599 U$$2.picorv32.pcpi_rs1[0]
.sym 74600 $abc$27913$new_n2916_
.sym 74601 $abc$27913$new_n2914_
.sym 74602 $abc$27913$new_n2813_
.sym 74603 $abc$27913$new_n2717_
.sym 74604 U$$2.picorv32.pcpi_rs1[15]
.sym 74606 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 74607 U$$2.picorv32.mem_wordsize[0]
.sym 74608 $abc$27913$new_n2917_
.sym 74609 U$$2.picorv32.cpu_state[4]
.sym 74610 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 74611 U$$2.picorv32.pcpi_rs1[1]
.sym 74613 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[1]
.sym 74615 U$$2.picorv32.cpu_state[4]
.sym 74616 $abc$27913$new_n2701_
.sym 74617 U$$2.picorv32.pcpi_rs1[29]
.sym 74618 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 74621 $abc$27913$new_n2917_
.sym 74622 $abc$27913$new_n2916_
.sym 74623 $abc$27913$new_n2701_
.sym 74624 U$$2.picorv32.mem_wordsize[0]
.sym 74627 $abc$27913$new_n2905_
.sym 74628 $abc$27913$new_n2701_
.sym 74629 U$$2.picorv32.pcpi_rs1[1]
.sym 74630 $abc$27913$new_n2717_
.sym 74633 $abc$27913$new_n2914_
.sym 74634 $abc$27913$new_n2913_
.sym 74635 $abc$27913$new_n2701_
.sym 74636 U$$2.picorv32.mem_wordsize[1]
.sym 74639 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[1]
.sym 74640 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 74641 U$$2.picorv32.cpu_state[5]
.sym 74642 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 74645 $abc$27913$new_n2701_
.sym 74646 $abc$27913$new_n2813_
.sym 74647 $abc$27913$new_n2717_
.sym 74648 U$$2.picorv32.pcpi_rs1[15]
.sym 74652 $abc$27913$new_n2717_
.sym 74653 $abc$27913$new_n2701_
.sym 74654 U$$2.picorv32.pcpi_rs1[0]
.sym 74657 U$$2.picorv32.pcpi_rs1[28]
.sym 74658 $abc$27913$new_n2701_
.sym 74659 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 74660 U$$2.picorv32.cpu_state[4]
.sym 74661 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24644
.sym 74662 cd_sync_clk16_0__i_$glb_clk
.sym 74664 $abc$27913$new_n2913_
.sym 74665 $abc$27913$new_n2925_
.sym 74666 $abc$27913$new_n2917_
.sym 74667 $abc$27913$new_n2914_
.sym 74668 U$$2.picorv32.instr_bne
.sym 74669 U$$2.picorv32.instr_blt
.sym 74670 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 74671 U$$2.picorv32.instr_bgeu
.sym 74676 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 74677 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[15]
.sym 74678 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[7]
.sym 74679 U$$2.picorv32.pcpi_rs1[11]
.sym 74680 $abc$27913$new_n2597_
.sym 74681 $abc$27913$new_n2706_
.sym 74682 U$$2.picorv32.pcpi_rs1[25]
.sym 74683 U$$2.picorv32.cpuregs_wrdata[1]
.sym 74684 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74685 U$$2.picorv32.pcpi_rs1[31]
.sym 74686 U$$2.picorv32.pcpi_rs1[26]
.sym 74687 $abc$27913$new_n4633_
.sym 74688 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 74690 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 74691 $abc$27913$new_n2709_
.sym 74692 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 74693 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74694 U$$2.picorv32.alu_ltu
.sym 74695 U$$2.picorv32.cpu_state[4]
.sym 74696 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74698 U$$2.picorv32.mem_do_wdata
.sym 74699 U$$2.picorv32.mem_rdata_q[13]
.sym 74707 $abc$27913$new_n2709_
.sym 74708 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74709 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[6]
.sym 74710 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74711 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74712 $abc$27913$new_n2737_
.sym 74713 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[15]
.sym 74715 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[0]
.sym 74716 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 74718 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 74719 U$$2.picorv32.pcpi_rs1[14]
.sym 74720 $abc$27913$new_n2736_
.sym 74724 U$$2.picorv32.cpu_state[5]
.sym 74725 U$$2.picorv32.pcpi_rs1[16]
.sym 74726 $abc$27913$new_n2703_
.sym 74727 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 74728 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[11]
.sym 74730 $abc$27913$new_n2597_
.sym 74732 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24531
.sym 74733 U$$2.picorv32.reg_pc[27]
.sym 74734 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[6]
.sym 74735 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 74736 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[15]
.sym 74738 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 74739 U$$2.picorv32.cpu_state[5]
.sym 74740 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 74741 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[0]
.sym 74745 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 74750 $abc$27913$new_n2736_
.sym 74751 $abc$27913$new_n2737_
.sym 74752 $abc$27913$new_n2709_
.sym 74753 U$$2.picorv32.reg_pc[27]
.sym 74756 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 74757 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 74762 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[15]
.sym 74763 $abc$27913$new_n2703_
.sym 74764 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74765 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[15]
.sym 74768 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74769 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[6]
.sym 74770 $abc$27913$new_n2703_
.sym 74771 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[6]
.sym 74774 $abc$27913$new_n2597_
.sym 74775 U$$2.picorv32.pcpi_rs1[14]
.sym 74776 U$$2.picorv32.pcpi_rs1[16]
.sym 74777 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74780 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[11]
.sym 74781 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 74782 $abc$27913$new_n2703_
.sym 74783 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 74784 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24531
.sym 74785 cd_sync_clk16_0__i_$glb_clk
.sym 74786 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 74787 U$$2.picorv32.latched_is_lb
.sym 74788 $abc$27913$new_n2587_
.sym 74791 $abc$27913$new_n2586_
.sym 74793 U$$2.picorv32.latched_is_lh
.sym 74794 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 74799 U$$2.picorv32.pcpi_rs1[3]
.sym 74800 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 74801 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[12]
.sym 74803 U$$2.picorv32.mem_do_rdata
.sym 74804 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 74806 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[2]
.sym 74807 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[4]
.sym 74808 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 74810 U$$2.picorv32.pcpi_rs1[9]
.sym 74811 U$$2.picorv32.mem_do_prefetch
.sym 74812 $abc$27913$new_n2735_
.sym 74813 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24452
.sym 74815 U$$2.picorv32.instr_jalr
.sym 74816 U$$2.picorv32.latched_is_lh
.sym 74817 U$$2.picorv32.cpu_state[6]
.sym 74818 $abc$27913$new_n2871_
.sym 74819 U$$2.picorv32.reg_pc[27]
.sym 74820 cd_sync.ready
.sym 74821 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 74822 U$$2.picorv32.mem_rdata_q[14]
.sym 74828 $abc$27913$techmap\U$$2.picorv32.$procmux$2606_Y_new_
.sym 74830 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24507
.sym 74831 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24452
.sym 74833 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 74835 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 74836 U$$2.picorv32.cpu_state[0]
.sym 74839 $abc$27913$new_n2927_
.sym 74841 U$$2.picorv32.alu_wait
.sym 74842 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74843 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 74844 cd_sync.ready
.sym 74845 $abc$27913$new_n2919_
.sym 74847 U$$2.picorv32.cpu_state[4]
.sym 74849 U$$2.picorv32.cpu_state[5]
.sym 74850 U$$2.picorv32.latched_store
.sym 74851 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74852 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 74853 U$$2.picorv32.cpu_state[6]
.sym 74856 U$$2.picorv32.cpu_state[2]
.sym 74858 U$$2.picorv32.cpu_state[3]
.sym 74861 U$$2.picorv32.latched_store
.sym 74862 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 74863 U$$2.picorv32.alu_wait
.sym 74864 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74876 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 74879 U$$2.picorv32.cpu_state[4]
.sym 74880 U$$2.picorv32.cpu_state[6]
.sym 74881 U$$2.picorv32.cpu_state[2]
.sym 74882 U$$2.picorv32.latched_store
.sym 74885 cd_sync.ready
.sym 74886 U$$2.picorv32.cpu_state[5]
.sym 74888 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24452
.sym 74892 U$$2.picorv32.cpu_state[6]
.sym 74893 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 74894 cd_sync.ready
.sym 74897 $abc$27913$techmap\U$$2.picorv32.$procmux$2606_Y_new_
.sym 74898 U$$2.picorv32.cpu_state[3]
.sym 74899 $abc$27913$new_n2927_
.sym 74900 $abc$27913$new_n2919_
.sym 74903 U$$2.picorv32.cpu_state[0]
.sym 74904 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 74905 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 74906 U$$2.picorv32.cpu_state[6]
.sym 74907 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24507
.sym 74908 cd_sync_clk16_0__i_$glb_clk
.sym 74909 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 74910 $abc$27913$new_n3013_
.sym 74911 U$$2.picorv32.cpu_state[6]
.sym 74912 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14403_new_inv_
.sym 74913 U$$2.picorv32.cpu_state[4]
.sym 74914 $abc$27913$new_n2581_
.sym 74915 $abc$27913$new_n2593_
.sym 74916 $abc$27913$new_n2594_
.sym 74917 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 74923 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 74924 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24507
.sym 74925 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[1]
.sym 74926 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 74927 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 74928 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 74933 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[9]
.sym 74934 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 74935 U$$2.picorv32.cpu_state[5]
.sym 74936 U$$2.picorv32.is_sb_sh_sw
.sym 74940 U$$2.picorv32.is_slli_srli_srai
.sym 74942 U$$2.picorv32.mem_rdata_q[12]
.sym 74945 U$$2.picorv32.is_sb_sh_sw
.sym 74952 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$7535_new_inv_
.sym 74953 U$$2.picorv32.mem_rdata_q[13]
.sym 74955 U$$2.picorv32.cpu_state[2]
.sym 74958 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_wdata[0:0]
.sym 74959 U$$2.picorv32.cpu_state[1]
.sym 74961 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74964 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 74965 $abc$27913$new_n2604_
.sym 74966 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 74968 U$$2.picorv32.mem_rdata_q[12]
.sym 74969 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24522
.sym 74970 U$$2.picorv32.cpu_state[4]
.sym 74974 U$$2.picorv32.alu_wait
.sym 74975 U$$2.picorv32.cpu_state[5]
.sym 74976 U$$2.picorv32.cpu_state[6]
.sym 74978 U$$2.picorv32.cpu_state[4]
.sym 74979 U$$2.picorv32.cpu_state[3]
.sym 74980 cd_sync.ready
.sym 74982 U$$2.picorv32.mem_rdata_q[14]
.sym 74984 U$$2.picorv32.mem_rdata_q[13]
.sym 74985 U$$2.picorv32.mem_rdata_q[12]
.sym 74986 U$$2.picorv32.mem_rdata_q[14]
.sym 74990 U$$2.picorv32.cpu_state[5]
.sym 74991 U$$2.picorv32.cpu_state[2]
.sym 74992 U$$2.picorv32.cpu_state[4]
.sym 74993 U$$2.picorv32.cpu_state[6]
.sym 74997 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_wdata[0:0]
.sym 74998 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 75002 U$$2.picorv32.alu_wait
.sym 75004 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 75005 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 75011 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_wdata[0:0]
.sym 75015 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 75016 $abc$27913$new_n2604_
.sym 75020 cd_sync.ready
.sym 75021 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$7535_new_inv_
.sym 75026 U$$2.picorv32.cpu_state[1]
.sym 75027 U$$2.picorv32.cpu_state[4]
.sym 75028 U$$2.picorv32.cpu_state[3]
.sym 75029 U$$2.picorv32.cpu_state[2]
.sym 75030 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24522
.sym 75031 cd_sync_clk16_0__i_$glb_clk
.sym 75032 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 75033 $abc$27913$techmap\U$$2.picorv32.$procmux$2310_Y
.sym 75034 U$$2.picorv32.is_slli_srli_srai
.sym 75035 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 75036 $abc$27913$new_n3261_
.sym 75037 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$9577_new_
.sym 75038 U$$2.picorv32.instr_lbu
.sym 75039 $abc$27913$new_n3265_
.sym 75040 U$$2.picorv32.is_sll_srl_sra
.sym 75045 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 75046 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[3]
.sym 75048 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 75050 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[4]
.sym 75053 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 75056 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[5]
.sym 75060 U$$2.picorv32.is_alu_reg_reg
.sym 75061 U$$2.picorv32.cpu_state[5]
.sym 75062 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 75065 U$$2.picorv32.cpu_state[3]
.sym 75067 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 75068 U$$2.picorv32.is_slli_srli_srai
.sym 75074 U$$2.picorv32.cpu_state[0]
.sym 75075 U$$2.picorv32.cpu_state[6]
.sym 75077 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 75081 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 75083 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$7535_new_inv_
.sym 75084 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 75087 U$$2.picorv32.instr_jalr
.sym 75088 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 75089 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 75090 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 75092 U$$2.picorv32.cpu_state[3]
.sym 75093 $abc$27913$new_n3261_
.sym 75094 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 75095 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 75097 U$$2.picorv32.alu_wait
.sym 75098 cd_sync.ready
.sym 75101 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24622
.sym 75102 U$$2.picorv32.cpu_state[2]
.sym 75103 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 75109 U$$2.picorv32.instr_jalr
.sym 75113 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 75115 U$$2.picorv32.cpu_state[6]
.sym 75120 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 75122 U$$2.picorv32.cpu_state[2]
.sym 75125 $abc$27913$new_n3261_
.sym 75126 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 75127 U$$2.picorv32.cpu_state[2]
.sym 75128 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 75132 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 75134 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 75139 cd_sync.ready
.sym 75140 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 75143 U$$2.picorv32.cpu_state[3]
.sym 75144 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 75145 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 75146 U$$2.picorv32.alu_wait
.sym 75149 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 75150 U$$2.picorv32.cpu_state[0]
.sym 75151 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 75152 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$7535_new_inv_
.sym 75153 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24622
.sym 75154 cd_sync_clk16_0__i_$glb_clk
.sym 75155 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 75156 U$$2.picorv32.cpu_state[5]
.sym 75158 U$$2.picorv32.cpu_state[3]
.sym 75159 $abc$27913$auto$fsm_map.cc:118:implement_pattern_cache$5071_new_
.sym 75168 U$$2.picorv32.latched_rd[2]
.sym 75177 U$$2.picorv32.instr_sub
.sym 75178 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19673
.sym 75179 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 75180 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 75182 U$$2.picorv32.mem_rdata_q[13]
.sym 75184 U$$2.picorv32.cpu_state[2]
.sym 75200 $abc$27913$new_n4247_
.sym 75204 $abc$27913$new_n4248_
.sym 75210 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 75211 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 75212 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24542[2]
.sym 75217 $abc$27913$new_n2919_
.sym 75224 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24566
.sym 75226 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24542[2]
.sym 75230 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 75231 $abc$27913$new_n4247_
.sym 75232 $abc$27913$new_n2919_
.sym 75233 $abc$27913$new_n4248_
.sym 75248 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 75249 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 75251 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24542[2]
.sym 75276 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24566
.sym 75277 cd_sync_clk16_0__i_$glb_clk
.sym 75278 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24542[2]
.sym 75291 U$$2.picorv32.mem_do_rinst
.sym 75292 U$$2.picorv32.cpu_state[2]
.sym 75298 U$$2.picorv32.cpu_state[5]
.sym 75300 U$$2.picorv32.latched_rd[3]
.sym 75301 U$$2.picorv32.latched_rd[4]
.sym 75302 U$$2.picorv32.cpu_state[3]
.sym 76866 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 76883 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 76898 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 76908 U$$2.picorv32.pcpi_mul.next_rs1[62]
.sym 76915 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 76966 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 76967 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 76968 U$$2.picorv32.pcpi_mul.next_rs1[62]
.sym 76976 cd_sync.ready_$glb_ce
.sym 76977 cd_sync_clk16_0__i_$glb_clk
.sym 76983 U$$2.picorv32.pcpi_mul.next_rs1[31]
.sym 76985 U$$2.picorv32.pcpi_mul.next_rs1[28]
.sym 76987 U$$2.picorv32.pcpi_mul.next_rs1[30]
.sym 76988 U$$2.picorv32.pcpi_mul.next_rs1[32]
.sym 76990 U$$2.picorv32.pcpi_mul.next_rs1[29]
.sym 76993 U$$2.picorv32.pcpi_rs2[8]
.sym 77039 U$$2.picorv32.pcpi_rs2[19]
.sym 77046 $abc$27913$new_n3233_
.sym 77064 U$$2.picorv32.pcpi_rs1[31]
.sym 77075 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 77076 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 77084 U$$2.picorv32.pcpi_rs2[31]
.sym 77086 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 77089 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 77105 U$$2.picorv32.pcpi_rs1[31]
.sym 77106 U$$2.picorv32.pcpi_rs2[31]
.sym 77107 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 77108 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 77114 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 77139 cd_sync.ready_$glb_ce
.sym 77140 cd_sync_clk16_0__i_$glb_clk
.sym 77141 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 77143 U$$2.picorv32.pcpi_mul.next_rs1[25]
.sym 77145 U$$2.picorv32.pcpi_mul.next_rs1[27]
.sym 77146 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 77148 U$$2.picorv32.pcpi_mul.next_rs1[26]
.sym 77153 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[5]
.sym 77167 U$$2.picorv32.pcpi_rs1[27]
.sym 77170 U$$2.picorv32.pcpi_rs2[31]
.sym 77171 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 77174 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[27]_new_
.sym 77175 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 77176 U$$2.picorv32.pcpi_rs2[27]
.sym 77177 U$$2.picorv32.pcpi_rs1[26]
.sym 77188 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 77191 U$$2.picorv32.pcpi_rs1[27]
.sym 77195 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 77199 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[27]_new_
.sym 77201 U$$2.picorv32.pcpi_rs1[26]
.sym 77202 U$$2.picorv32.pcpi_rs2[27]
.sym 77203 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 77204 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 77205 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 77206 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[26]_new_
.sym 77210 U$$2.picorv32.pcpi_rs2[26]
.sym 77213 U$$2.picorv32.mem_la_wdata[0]
.sym 77217 U$$2.picorv32.pcpi_rs1[27]
.sym 77219 U$$2.picorv32.pcpi_rs2[27]
.sym 77224 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 77234 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 77235 U$$2.picorv32.pcpi_rs2[26]
.sym 77236 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 77237 U$$2.picorv32.pcpi_rs1[26]
.sym 77240 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 77243 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[26]_new_
.sym 77247 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 77249 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[27]_new_
.sym 77255 U$$2.picorv32.mem_la_wdata[0]
.sym 77259 U$$2.picorv32.pcpi_rs2[26]
.sym 77261 U$$2.picorv32.pcpi_rs1[26]
.sym 77262 cd_sync.ready_$glb_ce
.sym 77263 cd_sync_clk16_0__i_$glb_clk
.sym 77264 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 77266 U$$2.picorv32.pcpi_mul.next_rs1[1]
.sym 77267 U$$2.picorv32.pcpi_mul.next_rs1[2]
.sym 77268 U$$2.picorv32.pcpi_mul.next_rs1[24]
.sym 77269 U$$2.picorv32.pcpi_mul.next_rs1[21]
.sym 77270 U$$2.picorv32.pcpi_mul.next_rs1[22]
.sym 77271 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 77272 U$$2.picorv32.pcpi_mul.next_rs1[23]
.sym 77278 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 77279 U$$2.picorv32.pcpi_rs1[28]
.sym 77289 U$$2.picorv32.pcpi_rs1[30]
.sym 77293 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 77294 U$$2.picorv32.pcpi_rs1[21]
.sym 77296 U$$2.picorv32.pcpi_rs1[7]
.sym 77306 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[14]_new_
.sym 77307 $abc$27913$new_n3234_
.sym 77310 U$$2.picorv32.pcpi_rs1[4]
.sym 77313 $abc$27913$new_n3236_
.sym 77314 U$$2.picorv32.pcpi_mul.next_rs1[0]
.sym 77317 U$$2.picorv32.pcpi_rs2[19]
.sym 77319 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[4]_new_
.sym 77320 U$$2.picorv32.pcpi_rs1[0]
.sym 77321 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[26]_new_
.sym 77322 U$$2.picorv32.mem_la_wdata[4]
.sym 77323 U$$2.picorv32.pcpi_mul.next_rs1[1]
.sym 77324 U$$2.picorv32.mem_la_wdata[2]
.sym 77325 U$$2.picorv32.pcpi_rs1[19]
.sym 77327 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[4]_new_
.sym 77328 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 77330 $abc$27913$new_n3239_
.sym 77331 U$$2.picorv32.pcpi_rs1[1]
.sym 77335 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 77339 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 77341 U$$2.picorv32.pcpi_rs1[1]
.sym 77342 U$$2.picorv32.pcpi_mul.next_rs1[1]
.sym 77345 U$$2.picorv32.pcpi_rs1[19]
.sym 77346 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[26]_new_
.sym 77347 $abc$27913$new_n3236_
.sym 77348 U$$2.picorv32.pcpi_rs2[19]
.sym 77351 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 77352 U$$2.picorv32.pcpi_mul.next_rs1[0]
.sym 77354 U$$2.picorv32.pcpi_rs1[0]
.sym 77357 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[4]_new_
.sym 77358 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 77363 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[4]_new_
.sym 77364 $abc$27913$new_n3234_
.sym 77365 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[14]_new_
.sym 77366 $abc$27913$new_n3239_
.sym 77370 U$$2.picorv32.pcpi_rs1[4]
.sym 77372 U$$2.picorv32.mem_la_wdata[4]
.sym 77377 U$$2.picorv32.mem_la_wdata[4]
.sym 77384 U$$2.picorv32.mem_la_wdata[2]
.sym 77385 cd_sync.ready_$glb_ce
.sym 77386 cd_sync_clk16_0__i_$glb_clk
.sym 77388 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 77389 U$$2.picorv32.pcpi_mul.next_rs1[6]
.sym 77390 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12859[1]_new_
.sym 77391 U$$2.picorv32.pcpi_mul.next_rs1[5]
.sym 77392 U$$2.picorv32.pcpi_mul.next_rs1[3]
.sym 77393 U$$2.picorv32.pcpi_mul.next_rs1[4]
.sym 77394 U$$2.picorv32.pcpi_mul.next_rs1[20]
.sym 77398 U$$2.picorv32.pcpi_rs1[28]
.sym 77405 U$$2.picorv32.pcpi_rs1[22]
.sym 77407 U$$2.picorv32.pcpi_rs1[23]
.sym 77410 U$$2.picorv32.pcpi_rs1[2]
.sym 77415 U$$2.picorv32.pcpi_rs1[18]
.sym 77416 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[10]
.sym 77418 U$$2.picorv32.pcpi_rs1[14]
.sym 77422 U$$2.picorv32.pcpi_rs1[1]
.sym 77423 $PACKER_VCC_NET
.sym 77430 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[7]
.sym 77431 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[6]
.sym 77432 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[5]
.sym 77434 U$$2.picorv32.pcpi_rs1[0]
.sym 77435 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[1]
.sym 77436 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[2]
.sym 77439 U$$2.picorv32.pcpi_rs1[6]
.sym 77440 U$$2.picorv32.pcpi_rs1[4]
.sym 77441 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[3]
.sym 77443 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[4]
.sym 77444 U$$2.picorv32.pcpi_rs1[3]
.sym 77445 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 77448 U$$2.picorv32.pcpi_rs1[1]
.sym 77449 U$$2.picorv32.pcpi_rs1[7]
.sym 77451 U$$2.picorv32.pcpi_rs1[2]
.sym 77460 U$$2.picorv32.pcpi_rs1[5]
.sym 77461 $auto$alumacc.cc:474:replace_alu$4942.C[1]
.sym 77463 U$$2.picorv32.pcpi_rs1[0]
.sym 77464 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 77467 $auto$alumacc.cc:474:replace_alu$4942.C[2]
.sym 77469 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[1]
.sym 77470 U$$2.picorv32.pcpi_rs1[1]
.sym 77473 $auto$alumacc.cc:474:replace_alu$4942.C[3]
.sym 77475 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[2]
.sym 77476 U$$2.picorv32.pcpi_rs1[2]
.sym 77479 $auto$alumacc.cc:474:replace_alu$4942.C[4]
.sym 77481 U$$2.picorv32.pcpi_rs1[3]
.sym 77482 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[3]
.sym 77485 $auto$alumacc.cc:474:replace_alu$4942.C[5]
.sym 77487 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[4]
.sym 77488 U$$2.picorv32.pcpi_rs1[4]
.sym 77491 $auto$alumacc.cc:474:replace_alu$4942.C[6]
.sym 77493 U$$2.picorv32.pcpi_rs1[5]
.sym 77494 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[5]
.sym 77497 $auto$alumacc.cc:474:replace_alu$4942.C[7]
.sym 77499 U$$2.picorv32.pcpi_rs1[6]
.sym 77500 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[6]
.sym 77503 $auto$alumacc.cc:474:replace_alu$4942.C[8]
.sym 77505 U$$2.picorv32.pcpi_rs1[7]
.sym 77506 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[7]
.sym 77511 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[10]
.sym 77512 U$$2.picorv32.alu_out_q[23]
.sym 77513 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[11]
.sym 77514 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[13]
.sym 77515 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12849[0]_new_inv_
.sym 77516 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[12]
.sym 77517 U$$2.picorv32.alu_out_q[25]
.sym 77518 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12859[0]_new_inv_
.sym 77522 U$$2.picorv32.latched_is_lb
.sym 77523 U$$2.picorv32.pcpi_rs1[23]
.sym 77525 U$$2.picorv32.pcpi_rs1[6]
.sym 77528 U$$2.picorv32.pcpi_rs1[8]
.sym 77530 U$$2.picorv32.pcpi_rs1[4]
.sym 77535 U$$2.picorv32.pcpi_rs1[7]
.sym 77536 U$$2.picorv32.pcpi_rs2[19]
.sym 77537 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 77539 $abc$27913$new_n3233_
.sym 77543 U$$2.picorv32.pcpi_rs1[19]
.sym 77546 U$$2.picorv32.pcpi_rs1[5]
.sym 77547 $auto$alumacc.cc:474:replace_alu$4942.C[8]
.sym 77554 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[8]
.sym 77557 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[15]
.sym 77564 U$$2.picorv32.pcpi_rs1[10]
.sym 77565 U$$2.picorv32.pcpi_rs1[13]
.sym 77566 U$$2.picorv32.pcpi_rs1[11]
.sym 77568 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[10]
.sym 77570 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[11]
.sym 77571 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[13]
.sym 77573 U$$2.picorv32.pcpi_rs1[12]
.sym 77577 U$$2.picorv32.pcpi_rs1[15]
.sym 77578 U$$2.picorv32.pcpi_rs1[14]
.sym 77579 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[9]
.sym 77580 U$$2.picorv32.pcpi_rs1[9]
.sym 77581 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[12]
.sym 77582 U$$2.picorv32.pcpi_rs1[8]
.sym 77583 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[14]
.sym 77584 $auto$alumacc.cc:474:replace_alu$4942.C[9]
.sym 77586 U$$2.picorv32.pcpi_rs1[8]
.sym 77587 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[8]
.sym 77590 $auto$alumacc.cc:474:replace_alu$4942.C[10]
.sym 77592 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[9]
.sym 77593 U$$2.picorv32.pcpi_rs1[9]
.sym 77596 $auto$alumacc.cc:474:replace_alu$4942.C[11]
.sym 77598 U$$2.picorv32.pcpi_rs1[10]
.sym 77599 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[10]
.sym 77602 $auto$alumacc.cc:474:replace_alu$4942.C[12]
.sym 77604 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[11]
.sym 77605 U$$2.picorv32.pcpi_rs1[11]
.sym 77608 $auto$alumacc.cc:474:replace_alu$4942.C[13]
.sym 77610 U$$2.picorv32.pcpi_rs1[12]
.sym 77611 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[12]
.sym 77614 $auto$alumacc.cc:474:replace_alu$4942.C[14]
.sym 77616 U$$2.picorv32.pcpi_rs1[13]
.sym 77617 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[13]
.sym 77620 $auto$alumacc.cc:474:replace_alu$4942.C[15]
.sym 77622 U$$2.picorv32.pcpi_rs1[14]
.sym 77623 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[14]
.sym 77626 $auto$alumacc.cc:474:replace_alu$4942.C[16]
.sym 77628 U$$2.picorv32.pcpi_rs1[15]
.sym 77629 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[15]
.sym 77634 U$$2.picorv32.alu_out_q[11]
.sym 77635 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[16]_new_
.sym 77636 U$$2.picorv32.alu_out_q[16]
.sym 77637 U$$2.picorv32.alu_add_sub[2]
.sym 77638 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12935[1]_new_
.sym 77639 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12935[0]_new_inv_
.sym 77640 U$$2.picorv32.alu_add_sub[11]
.sym 77641 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12983[0]_new_inv_
.sym 77644 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 77645 U$$2.picorv32.pcpi_rs1[22]
.sym 77646 U$$2.picorv32.pcpi_rs2[25]
.sym 77648 U$$2.picorv32.pcpi_rs1[12]
.sym 77651 U$$2.picorv32.pcpi_rs2[12]
.sym 77652 U$$2.picorv32.pcpi_rs1[10]
.sym 77653 U$$2.picorv32.pcpi_rs1[13]
.sym 77655 U$$2.picorv32.alu_add_sub[25]
.sym 77659 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[27]_new_
.sym 77660 U$$2.picorv32.pcpi_rs2[27]
.sym 77661 U$$2.picorv32.pcpi_rs2[31]
.sym 77662 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[17]
.sym 77663 U$$2.picorv32.pcpi_rs2[13]
.sym 77664 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[17]
.sym 77665 U$$2.picorv32.pcpi_rs1[26]
.sym 77666 U$$2.picorv32.pcpi_rs1[27]
.sym 77668 $PACKER_VCC_NET
.sym 77670 $auto$alumacc.cc:474:replace_alu$4942.C[16]
.sym 77679 U$$2.picorv32.pcpi_rs1[17]
.sym 77680 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[17]
.sym 77681 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[19]
.sym 77683 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 77685 U$$2.picorv32.pcpi_rs1[18]
.sym 77686 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 77687 U$$2.picorv32.pcpi_rs1[16]
.sym 77688 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 77690 U$$2.picorv32.pcpi_rs1[20]
.sym 77692 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[21]
.sym 77693 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[16]
.sym 77696 U$$2.picorv32.pcpi_rs1[22]
.sym 77700 U$$2.picorv32.pcpi_rs1[21]
.sym 77701 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[23]
.sym 77703 U$$2.picorv32.pcpi_rs1[19]
.sym 77706 U$$2.picorv32.pcpi_rs1[23]
.sym 77707 $auto$alumacc.cc:474:replace_alu$4942.C[17]
.sym 77709 U$$2.picorv32.pcpi_rs1[16]
.sym 77710 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[16]
.sym 77713 $auto$alumacc.cc:474:replace_alu$4942.C[18]
.sym 77715 U$$2.picorv32.pcpi_rs1[17]
.sym 77716 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[17]
.sym 77719 $auto$alumacc.cc:474:replace_alu$4942.C[19]
.sym 77721 U$$2.picorv32.pcpi_rs1[18]
.sym 77722 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 77725 $auto$alumacc.cc:474:replace_alu$4942.C[20]
.sym 77727 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[19]
.sym 77728 U$$2.picorv32.pcpi_rs1[19]
.sym 77731 $auto$alumacc.cc:474:replace_alu$4942.C[21]
.sym 77733 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 77734 U$$2.picorv32.pcpi_rs1[20]
.sym 77737 $auto$alumacc.cc:474:replace_alu$4942.C[22]
.sym 77739 U$$2.picorv32.pcpi_rs1[21]
.sym 77740 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[21]
.sym 77743 $auto$alumacc.cc:474:replace_alu$4942.C[23]
.sym 77745 U$$2.picorv32.pcpi_rs1[22]
.sym 77746 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 77749 $auto$alumacc.cc:474:replace_alu$4942.C[24]
.sym 77751 U$$2.picorv32.pcpi_rs1[23]
.sym 77752 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[23]
.sym 77757 U$$2.picorv32.alu_eq
.sym 77758 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[21]
.sym 77759 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[16]
.sym 77760 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[21]_new_
.sym 77761 $abc$27913$new_n3206_
.sym 77762 U$$2.picorv32.alu_add_sub[17]
.sym 77763 $abc$27913$new_n3214_
.sym 77764 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12879[1]_new_
.sym 77767 U$$2.picorv32.cpu_state[6]
.sym 77770 U$$2.picorv32.pcpi_rs1[16]
.sym 77771 U$$2.picorv32.pcpi_rs1[28]
.sym 77773 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[2]
.sym 77776 U$$2.picorv32.alu_out_q[11]
.sym 77777 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[19]
.sym 77782 U$$2.picorv32.alu_add_sub[16]
.sym 77783 U$$2.picorv32.alu_out_q[21]
.sym 77784 U$$2.picorv32.alu_add_sub[23]
.sym 77785 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[26]
.sym 77786 U$$2.picorv32.pcpi_rs1[21]
.sym 77787 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[23]
.sym 77788 U$$2.picorv32.pcpi_rs1[7]
.sym 77789 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[30]
.sym 77791 U$$2.picorv32.mem_la_wdata[7]
.sym 77792 U$$2.picorv32.pcpi_rs1[30]
.sym 77793 $auto$alumacc.cc:474:replace_alu$4942.C[24]
.sym 77802 U$$2.picorv32.pcpi_rs1[30]
.sym 77803 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[26]
.sym 77806 U$$2.picorv32.pcpi_rs1[29]
.sym 77811 U$$2.picorv32.pcpi_rs1[24]
.sym 77815 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[30]
.sym 77818 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[27]
.sym 77819 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[28]
.sym 77820 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 77822 U$$2.picorv32.pcpi_rs1[25]
.sym 77823 U$$2.picorv32.pcpi_rs1[28]
.sym 77824 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[24]
.sym 77825 U$$2.picorv32.pcpi_rs1[26]
.sym 77826 U$$2.picorv32.pcpi_rs1[27]
.sym 77827 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[25]
.sym 77828 $PACKER_VCC_NET
.sym 77830 $auto$alumacc.cc:474:replace_alu$4942.C[25]
.sym 77832 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[24]
.sym 77833 U$$2.picorv32.pcpi_rs1[24]
.sym 77836 $auto$alumacc.cc:474:replace_alu$4942.C[26]
.sym 77838 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[25]
.sym 77839 U$$2.picorv32.pcpi_rs1[25]
.sym 77842 $auto$alumacc.cc:474:replace_alu$4942.C[27]
.sym 77844 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[26]
.sym 77845 U$$2.picorv32.pcpi_rs1[26]
.sym 77848 $auto$alumacc.cc:474:replace_alu$4942.C[28]
.sym 77850 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[27]
.sym 77851 U$$2.picorv32.pcpi_rs1[27]
.sym 77854 $auto$alumacc.cc:474:replace_alu$4942.C[29]
.sym 77856 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[28]
.sym 77857 U$$2.picorv32.pcpi_rs1[28]
.sym 77860 $auto$alumacc.cc:474:replace_alu$4942.C[30]
.sym 77862 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 77863 U$$2.picorv32.pcpi_rs1[29]
.sym 77866 $nextpnr_ICESTORM_LC_0$I3
.sym 77868 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[30]
.sym 77869 U$$2.picorv32.pcpi_rs1[30]
.sym 77872 $nextpnr_ICESTORM_LC_0$COUT
.sym 77875 $PACKER_VCC_NET
.sym 77876 $nextpnr_ICESTORM_LC_0$I3
.sym 77880 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13023[0]_new_inv_
.sym 77881 U$$2.picorv32.alu_out_q[13]
.sym 77882 U$$2.picorv32.alu_out_q[2]
.sym 77883 $abc$27913$new_n3223_
.sym 77884 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12964[0]_new_inv_
.sym 77885 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[25]
.sym 77886 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12879[0]_new_inv_
.sym 77887 U$$2.picorv32.alu_out_q[21]
.sym 77891 U$$2.picorv32.cpu_state[5]
.sym 77896 U$$2.picorv32.pcpi_rs1[23]
.sym 77898 U$$2.picorv32.pcpi_rs1[30]
.sym 77904 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 77906 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 77907 U$$2.picorv32.pcpi_rs1[18]
.sym 77909 U$$2.picorv32.pcpi_rs1[14]
.sym 77910 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 77911 U$$2.picorv32.alu_add_sub[28]
.sym 77916 $nextpnr_ICESTORM_LC_0$COUT
.sym 77921 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[31]
.sym 77923 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[23]
.sym 77926 U$$2.picorv32.pcpi_rs1[31]
.sym 77928 U$$2.picorv32.instr_sub
.sym 77929 $abc$27913$auto$alumacc.cc:415:extract_cmp_alu$4900[31]
.sym 77930 U$$2.picorv32.pcpi_rs2[9]
.sym 77934 U$$2.picorv32.pcpi_rs2[17]
.sym 77935 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[21]
.sym 77936 $auto$alumacc.cc:474:replace_alu$4942.C[31]
.sym 77937 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[16]
.sym 77938 $abc$27913$auto$alumacc.cc:491:replace_alu$4944[31]
.sym 77944 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[23]
.sym 77945 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[16]
.sym 77950 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[21]
.sym 77953 $nextpnr_ICESTORM_LC_1$I3
.sym 77955 U$$2.picorv32.pcpi_rs1[31]
.sym 77956 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[31]
.sym 77957 $nextpnr_ICESTORM_LC_0$COUT
.sym 77963 $nextpnr_ICESTORM_LC_1$I3
.sym 77966 U$$2.picorv32.pcpi_rs2[17]
.sym 77975 U$$2.picorv32.pcpi_rs2[9]
.sym 77978 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[21]
.sym 77979 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[21]
.sym 77981 U$$2.picorv32.instr_sub
.sym 77984 $abc$27913$auto$alumacc.cc:491:replace_alu$4944[31]
.sym 77985 $auto$alumacc.cc:474:replace_alu$4942.C[31]
.sym 77986 $abc$27913$auto$alumacc.cc:415:extract_cmp_alu$4900[31]
.sym 77990 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[16]
.sym 77991 U$$2.picorv32.instr_sub
.sym 77993 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[16]
.sym 77996 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[23]
.sym 77998 U$$2.picorv32.instr_sub
.sym 77999 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[23]
.sym 78001 cd_sync_clk16_0__i_$glb_clk
.sym 78003 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13023[1]_new_
.sym 78005 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[13]_new_
.sym 78006 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12964[1]_new_
.sym 78007 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 78008 U$$2.picorv32.alu_out_q[0]
.sym 78009 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[2]_new_
.sym 78010 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 78013 U$$2.picorv32.cpu_state[4]
.sym 78015 U$$2.picorv32.pcpi_rs1[12]
.sym 78024 U$$2.picorv32.alu_out_q[13]
.sym 78025 U$$2.picorv32.pcpi_rs2[12]
.sym 78027 U$$2.picorv32.reg_pc[21]
.sym 78028 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 78029 $abc$27913$new_n2597_
.sym 78030 U$$2.picorv32.reg_pc[18]
.sym 78031 U$$2.picorv32.pcpi_rs1[7]
.sym 78032 U$$2.picorv32.reg_pc[19]
.sym 78034 U$$2.picorv32.alu_lts
.sym 78035 U$$2.picorv32.pcpi_rs2[19]
.sym 78037 U$$2.picorv32.pcpi_rs2[21]
.sym 78038 U$$2.picorv32.alu_add_sub[13]
.sym 78044 U$$2.picorv32.pcpi_rs2[26]
.sym 78050 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13033[1]_new_
.sym 78051 U$$2.picorv32.instr_sub
.sym 78052 U$$2.picorv32.pcpi_rs2[30]
.sym 78053 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13033[0]_new_inv_
.sym 78054 U$$2.picorv32.alu_add_sub[1]
.sym 78056 U$$2.picorv32.pcpi_rs2[24]
.sym 78058 U$$2.picorv32.pcpi_rs2[23]
.sym 78060 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[28]
.sym 78064 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[28]
.sym 78070 U$$2.picorv32.pcpi_rs2[27]
.sym 78072 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 78074 U$$2.picorv32.pcpi_rs2[31]
.sym 78080 U$$2.picorv32.pcpi_rs2[31]
.sym 78084 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[28]
.sym 78085 U$$2.picorv32.instr_sub
.sym 78086 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[28]
.sym 78089 U$$2.picorv32.pcpi_rs2[26]
.sym 78095 U$$2.picorv32.pcpi_rs2[23]
.sym 78104 U$$2.picorv32.pcpi_rs2[30]
.sym 78109 U$$2.picorv32.pcpi_rs2[24]
.sym 78114 U$$2.picorv32.pcpi_rs2[27]
.sym 78119 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 78120 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13033[0]_new_inv_
.sym 78121 U$$2.picorv32.alu_add_sub[1]
.sym 78122 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13033[1]_new_
.sym 78124 cd_sync_clk16_0__i_$glb_clk
.sym 78126 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 78127 $abc$27913$new_n2754_
.sym 78128 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 78129 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 78130 $abc$27913$new_n2755_
.sym 78132 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14061[1]_new_inv_
.sym 78133 $abc$27913$new_n2756_
.sym 78137 U$$2.picorv32.cpu_state[3]
.sym 78138 U$$2.picorv32.pcpi_rs1[13]
.sym 78150 U$$2.picorv32.reg_pc[3]
.sym 78151 $abc$27913$new_n2717_
.sym 78152 U$$2.picorv32.cpu_state[5]
.sym 78153 U$$2.picorv32.pcpi_rs1[3]
.sym 78154 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 78155 U$$2.picorv32.pcpi_rs1[22]
.sym 78156 U$$2.picorv32.pcpi_rs2[27]
.sym 78157 U$$2.picorv32.pcpi_rs1[27]
.sym 78158 U$$2.picorv32.mem_la_wdata[3]
.sym 78159 U$$2.picorv32.pcpi_rs2[13]
.sym 78160 U$$2.picorv32.pcpi_rs2[31]
.sym 78161 U$$2.picorv32.pcpi_rs1[13]
.sym 78169 U$$2.picorv32.pcpi_rs1[1]
.sym 78172 U$$2.picorv32.pcpi_rs1[20]
.sym 78173 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 78174 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 78177 $abc$27913$new_n2597_
.sym 78178 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[5]
.sym 78179 $abc$27913$new_n2775_
.sym 78182 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 78185 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 78186 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 78187 U$$2.picorv32.reg_pc[21]
.sym 78188 U$$2.picorv32.mem_la_wdata[1]
.sym 78190 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[5]
.sym 78192 U$$2.picorv32.pcpi_rs2[28]
.sym 78193 $abc$27913$new_n2703_
.sym 78194 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 78195 U$$2.picorv32.pcpi_rs2[19]
.sym 78196 $abc$27913$new_n2774_
.sym 78197 $abc$27913$new_n2709_
.sym 78198 U$$2.picorv32.pcpi_rs1[22]
.sym 78200 U$$2.picorv32.pcpi_rs2[28]
.sym 78206 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 78207 U$$2.picorv32.pcpi_rs1[1]
.sym 78208 U$$2.picorv32.mem_la_wdata[1]
.sym 78209 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 78212 $abc$27913$new_n2774_
.sym 78213 $abc$27913$new_n2775_
.sym 78214 U$$2.picorv32.reg_pc[21]
.sym 78215 $abc$27913$new_n2709_
.sym 78218 U$$2.picorv32.pcpi_rs2[19]
.sym 78224 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[5]
.sym 78225 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[5]
.sym 78226 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 78227 $abc$27913$new_n2703_
.sym 78230 U$$2.picorv32.pcpi_rs1[20]
.sym 78231 U$$2.picorv32.pcpi_rs1[22]
.sym 78232 $abc$27913$new_n2597_
.sym 78233 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 78238 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 78239 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 78244 U$$2.picorv32.mem_la_wdata[1]
.sym 78245 U$$2.picorv32.pcpi_rs1[1]
.sym 78249 $abc$27913$new_n2785_
.sym 78250 $abc$27913$new_n2889_
.sym 78251 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14091[1]_new_inv_
.sym 78252 U$$2.picorv32.pcpi_rs1[19]
.sym 78253 $abc$27913$new_n2891_
.sym 78254 U$$2.picorv32.pcpi_rs1[24]
.sym 78255 $abc$27913$new_n2787_
.sym 78256 $abc$27913$new_n2840_
.sym 78265 $abc$27913$new_n2597_
.sym 78266 U$$2.picorv32.cpuregs_wrdata[24]
.sym 78271 U$$2.picorv32.pcpi_rs1[23]
.sym 78273 U$$2.picorv32.pcpi_rs1[21]
.sym 78274 $abc$27913$new_n2773_
.sym 78275 $abc$27913$new_n2701_
.sym 78276 U$$2.picorv32.pcpi_rs1[30]
.sym 78277 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[19]
.sym 78278 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[4]
.sym 78279 $abc$27913$new_n2703_
.sym 78280 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 78281 $abc$27913$new_n2709_
.sym 78282 U$$2.picorv32.reg_pc[11]
.sym 78283 U$$2.picorv32.reg_pc[17]
.sym 78284 U$$2.picorv32.pcpi_rs1[7]
.sym 78291 $abc$27913$auto$alumacc.cc:491:replace_alu$4954[31]
.sym 78292 $abc$27913$new_n2597_
.sym 78293 $abc$27913$new_n2781_
.sym 78294 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[4]
.sym 78296 U$$2.picorv32.pcpi_rs1[1]
.sym 78297 $abc$27913$new_n2703_
.sym 78299 U$$2.picorv32.reg_pc[20]
.sym 78301 $abc$27913$new_n2701_
.sym 78302 U$$2.picorv32.reg_pc[19]
.sym 78305 U$$2.picorv32.pcpi_rs1[30]
.sym 78307 $abc$27913$new_n2709_
.sym 78309 U$$2.picorv32.pcpi_rs1[19]
.sym 78310 $abc$27913$new_n2788_
.sym 78311 $abc$27913$new_n2717_
.sym 78312 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[4]
.sym 78313 U$$2.picorv32.pcpi_rs1[3]
.sym 78314 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 78316 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 78317 U$$2.picorv32.pcpi_rs1[19]
.sym 78319 $abc$27913$new_n2714_
.sym 78320 U$$2.picorv32.pcpi_rs1[21]
.sym 78321 $abc$27913$new_n2780_
.sym 78323 $abc$27913$new_n2788_
.sym 78324 $abc$27913$new_n2717_
.sym 78325 $abc$27913$new_n2701_
.sym 78326 U$$2.picorv32.pcpi_rs1[19]
.sym 78329 $abc$27913$new_n2781_
.sym 78330 U$$2.picorv32.reg_pc[20]
.sym 78331 $abc$27913$new_n2709_
.sym 78332 $abc$27913$new_n2780_
.sym 78335 $abc$27913$new_n2597_
.sym 78336 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 78337 U$$2.picorv32.pcpi_rs1[1]
.sym 78338 U$$2.picorv32.pcpi_rs1[3]
.sym 78341 $abc$27913$new_n2703_
.sym 78342 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[4]
.sym 78343 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 78344 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[4]
.sym 78348 $abc$27913$new_n2709_
.sym 78350 U$$2.picorv32.reg_pc[19]
.sym 78353 $abc$27913$new_n2717_
.sym 78354 $abc$27913$new_n2714_
.sym 78356 U$$2.picorv32.pcpi_rs1[30]
.sym 78360 $abc$27913$auto$alumacc.cc:491:replace_alu$4954[31]
.sym 78365 U$$2.picorv32.pcpi_rs1[21]
.sym 78366 U$$2.picorv32.pcpi_rs1[19]
.sym 78367 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 78368 $abc$27913$new_n2597_
.sym 78370 cd_sync_clk16_0__i_$glb_clk
.sym 78372 $abc$27913$new_n2783_
.sym 78373 $abc$27913$new_n4647_
.sym 78374 $abc$27913$new_n2797_
.sym 78375 $abc$27913$new_n4654_
.sym 78376 $abc$27913$new_n2849_
.sym 78377 U$$2.picorv32.pcpi_rs1[18]
.sym 78378 U$$2.picorv32.pcpi_rs1[21]
.sym 78379 $abc$27913$new_n2772_
.sym 78385 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[2]
.sym 78387 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[7]
.sym 78388 $abc$27913$new_n2597_
.sym 78390 U$$2.picorv32.pcpi_rs1[4]
.sym 78392 U$$2.picorv32.pcpi_rs1[2]
.sym 78393 $abc$27913$new_n2597_
.sym 78394 U$$2.picorv32.latched_rd[2]
.sym 78396 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[30]
.sym 78398 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[4]
.sym 78399 U$$2.picorv32.pcpi_rs1[18]
.sym 78400 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 78401 U$$2.picorv32.pcpi_rs1[14]
.sym 78403 $abc$27913$new_n2701_
.sym 78406 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 78413 $abc$27913$new_n2717_
.sym 78414 $abc$27913$new_n2701_
.sym 78415 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[8]
.sym 78418 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14031[1]_new_inv_
.sym 78420 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[16]
.sym 78422 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[2]
.sym 78425 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[24]
.sym 78426 $abc$27913$new_n2712_
.sym 78428 U$$2.picorv32.pcpi_rs1[30]
.sym 78429 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78431 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[13]
.sym 78436 U$$2.picorv32.cpu_state[5]
.sym 78439 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78440 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 78442 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[4]
.sym 78443 U$$2.picorv32.pcpi_rs1[21]
.sym 78444 U$$2.picorv32.cpu_state[5]
.sym 78446 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[2]
.sym 78447 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78448 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78449 U$$2.picorv32.cpu_state[5]
.sym 78452 $abc$27913$new_n2701_
.sym 78453 $abc$27913$new_n2717_
.sym 78454 U$$2.picorv32.pcpi_rs1[21]
.sym 78458 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78459 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[16]
.sym 78460 U$$2.picorv32.cpu_state[5]
.sym 78461 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78464 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78465 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[8]
.sym 78466 U$$2.picorv32.cpu_state[5]
.sym 78467 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78470 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78471 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78472 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[4]
.sym 78473 U$$2.picorv32.cpu_state[5]
.sym 78476 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[24]
.sym 78477 U$$2.picorv32.cpu_state[5]
.sym 78478 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78479 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78482 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[13]
.sym 78483 U$$2.picorv32.cpu_state[5]
.sym 78484 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78485 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78488 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14031[1]_new_inv_
.sym 78489 $abc$27913$new_n2712_
.sym 78490 $abc$27913$new_n2701_
.sym 78491 U$$2.picorv32.pcpi_rs1[30]
.sym 78492 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 78493 cd_sync_clk16_0__i_$glb_clk
.sym 78495 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78496 $abc$27913$new_n4649_
.sym 78497 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78498 $abc$27913$new_n4635_
.sym 78499 U$$2.picorv32.pcpi_rs1[5]
.sym 78500 U$$2.picorv32.pcpi_rs1[7]
.sym 78501 $abc$27913$new_n2777_
.sym 78502 $abc$27913$new_n2874_
.sym 78507 U$$2.picorv32.pcpi_rs1[9]
.sym 78508 U$$2.picorv32.pcpi_rs1[21]
.sym 78509 U$$2.picorv32.cpuregs_wrdata[26]
.sym 78513 U$$2.picorv32.pcpi_rs1[17]
.sym 78515 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[9]
.sym 78517 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[11]
.sym 78519 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[6]
.sym 78520 $abc$27913$new_n2820_
.sym 78521 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 78522 U$$2.picorv32.pcpi_rs1[7]
.sym 78523 U$$2.picorv32.pcpi_rs1[26]
.sym 78525 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 78526 U$$2.picorv32.pcpi_rs1[28]
.sym 78527 U$$2.picorv32.alu_lts
.sym 78528 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78530 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 78538 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 78539 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 78540 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[22]
.sym 78542 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[23]
.sym 78545 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[6]
.sym 78549 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[10]
.sym 78550 $abc$27913$new_n4636_
.sym 78552 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78554 U$$2.picorv32.cpu_state[6]
.sym 78555 $abc$27913$new_n4635_
.sym 78556 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[30]
.sym 78558 $abc$27913$new_n2764_
.sym 78562 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78564 U$$2.picorv32.cpu_state[5]
.sym 78565 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[12]
.sym 78569 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[10]
.sym 78570 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78571 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78572 U$$2.picorv32.cpu_state[5]
.sym 78575 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 78576 U$$2.picorv32.cpu_state[6]
.sym 78577 U$$2.picorv32.cpu_state[5]
.sym 78578 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78581 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78582 U$$2.picorv32.cpu_state[5]
.sym 78583 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[12]
.sym 78584 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78587 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78588 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78589 U$$2.picorv32.cpu_state[5]
.sym 78590 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[23]
.sym 78594 $abc$27913$new_n4636_
.sym 78595 $abc$27913$new_n2764_
.sym 78596 $abc$27913$new_n4635_
.sym 78599 U$$2.picorv32.cpu_state[5]
.sym 78600 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[30]
.sym 78601 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78602 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78605 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[22]
.sym 78606 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78607 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78608 U$$2.picorv32.cpu_state[5]
.sym 78611 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78612 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[6]
.sym 78613 U$$2.picorv32.cpu_state[5]
.sym 78614 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78615 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 78616 cd_sync_clk16_0__i_$glb_clk
.sym 78618 U$$2.picorv32.pcpi_rs1[26]
.sym 78619 $abc$27913$new_n2740_
.sym 78620 $abc$27913$new_n4632_
.sym 78621 $abc$27913$new_n4624_
.sym 78622 $abc$27913$new_n2734_
.sym 78623 $abc$27913$new_n4642_
.sym 78624 U$$2.picorv32.pcpi_rs1[25]
.sym 78625 U$$2.picorv32.pcpi_rs1[27]
.sym 78626 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[5]
.sym 78627 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 78631 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[6]
.sym 78632 $abc$27913$new_n2779_
.sym 78633 U$$2.picorv32.mem_do_wdata
.sym 78634 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 78635 U$$2.picorv32.cpuregs_wrdata[23]
.sym 78636 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[22]
.sym 78637 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78638 U$$2.picorv32.pcpi_rs1[20]
.sym 78641 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78642 U$$2.picorv32.mem_la_wdata[3]
.sym 78643 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 78644 U$$2.picorv32.is_slti_blt_slt
.sym 78645 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 78646 U$$2.picorv32.pcpi_rs1[15]
.sym 78647 U$$2.picorv32.pcpi_rs1[22]
.sym 78648 U$$2.picorv32.cpu_state[5]
.sym 78649 U$$2.picorv32.pcpi_rs1[27]
.sym 78650 $abc$27913$new_n2717_
.sym 78651 U$$2.picorv32.instr_lh
.sym 78659 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78661 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78662 U$$2.picorv32.instr_lh
.sym 78663 $abc$27913$new_n2808_
.sym 78665 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[29]
.sym 78666 $abc$27913$new_n4629_
.sym 78668 U$$2.picorv32.mem_do_prefetch
.sym 78669 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78670 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 78671 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[15]
.sym 78672 $abc$27913$new_n4640_
.sym 78675 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[28]
.sym 78676 U$$2.picorv32.mem_do_rdata
.sym 78678 U$$2.picorv32.cpu_state[5]
.sym 78679 U$$2.picorv32.instr_lhu
.sym 78681 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[27]
.sym 78685 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 78687 $abc$27913$new_n2812_
.sym 78688 $abc$27913$new_n2726_
.sym 78689 $abc$27913$new_n2811_
.sym 78690 $abc$27913$new_n4630_
.sym 78692 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[29]
.sym 78693 U$$2.picorv32.cpu_state[5]
.sym 78694 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78695 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78698 $abc$27913$new_n4629_
.sym 78699 $abc$27913$new_n2726_
.sym 78701 $abc$27913$new_n4630_
.sym 78705 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78706 U$$2.picorv32.instr_lhu
.sym 78707 U$$2.picorv32.instr_lh
.sym 78710 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 78711 U$$2.picorv32.mem_do_prefetch
.sym 78712 U$$2.picorv32.mem_do_rdata
.sym 78716 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78717 U$$2.picorv32.cpu_state[5]
.sym 78718 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78719 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[15]
.sym 78722 U$$2.picorv32.cpu_state[5]
.sym 78723 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78724 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78725 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[28]
.sym 78728 $abc$27913$new_n2808_
.sym 78729 $abc$27913$new_n2811_
.sym 78730 $abc$27913$new_n4640_
.sym 78731 $abc$27913$new_n2812_
.sym 78734 U$$2.picorv32.cpu_state[5]
.sym 78735 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78736 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78737 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[27]
.sym 78738 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 78739 cd_sync_clk16_0__i_$glb_clk
.sym 78741 $abc$27913$new_n4623_
.sym 78742 $abc$27913$new_n2590_
.sym 78743 U$$2.picorv32.is_alu_reg_imm
.sym 78744 $abc$27913$new_n2924_
.sym 78745 $abc$27913$new_n2926_
.sym 78746 U$$2.picorv32.is_compare
.sym 78747 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 78748 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3303.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8664_Y_new_inv_
.sym 78750 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 78753 $abc$27913$new_n2735_
.sym 78754 U$$2.picorv32.mem_do_prefetch
.sym 78756 U$$2.picorv32.pcpi_rs1[13]
.sym 78758 U$$2.picorv32.pcpi_rs1[27]
.sym 78760 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[10]
.sym 78761 $abc$27913$new_n2741_
.sym 78762 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 78764 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 78765 U$$2.picorv32.instr_lhu
.sym 78767 U$$2.picorv32.cpu_state[6]
.sym 78768 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 78769 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 78771 U$$2.picorv32.cpu_state[4]
.sym 78773 U$$2.picorv32.pcpi_rs1[20]
.sym 78776 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 78782 U$$2.picorv32.cpu_state[5]
.sym 78783 U$$2.picorv32.mem_rdata_q[12]
.sym 78784 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 78788 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 78789 U$$2.picorv32.instr_bgeu
.sym 78793 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 78798 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78800 U$$2.picorv32.mem_rdata_q[13]
.sym 78801 U$$2.picorv32.instr_sh
.sym 78802 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 78803 cd_sync.ready
.sym 78804 U$$2.picorv32.instr_lhu
.sym 78805 U$$2.picorv32.mem_rdata_q[14]
.sym 78806 U$$2.picorv32.instr_lw
.sym 78807 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 78808 U$$2.picorv32.instr_sw
.sym 78809 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78810 U$$2.picorv32.instr_lh
.sym 78813 U$$2.picorv32.alu_ltu
.sym 78815 U$$2.picorv32.instr_lhu
.sym 78816 U$$2.picorv32.instr_lh
.sym 78817 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 78818 U$$2.picorv32.instr_lw
.sym 78822 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 78823 U$$2.picorv32.instr_bgeu
.sym 78824 U$$2.picorv32.alu_ltu
.sym 78827 U$$2.picorv32.cpu_state[5]
.sym 78829 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78830 U$$2.picorv32.instr_sh
.sym 78833 U$$2.picorv32.instr_sh
.sym 78834 U$$2.picorv32.cpu_state[5]
.sym 78835 U$$2.picorv32.instr_sw
.sym 78836 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 78839 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 78841 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 78845 U$$2.picorv32.mem_rdata_q[14]
.sym 78846 U$$2.picorv32.mem_rdata_q[13]
.sym 78847 U$$2.picorv32.mem_rdata_q[12]
.sym 78848 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 78851 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 78852 cd_sync.ready
.sym 78857 U$$2.picorv32.mem_rdata_q[14]
.sym 78858 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 78859 U$$2.picorv32.mem_rdata_q[12]
.sym 78860 U$$2.picorv32.mem_rdata_q[13]
.sym 78861 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 78862 cd_sync_clk16_0__i_$glb_clk
.sym 78863 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 78864 U$$2.picorv32.instr_lw
.sym 78865 U$$2.picorv32.instr_lb
.sym 78866 U$$2.picorv32.instr_sw
.sym 78867 U$$2.picorv32.instr_sh
.sym 78868 U$$2.picorv32.instr_lh
.sym 78869 $abc$27913$new_n2588_
.sym 78870 U$$2.picorv32.instr_lhu
.sym 78871 U$$2.picorv32.instr_sb
.sym 78872 U$$2.picorv32.is_alu_reg_imm
.sym 78875 U$$2.picorv32.is_alu_reg_imm
.sym 78876 U$$2.picorv32.cpu_state[5]
.sym 78878 U$$2.picorv32.instr_blt
.sym 78883 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 78884 U$$2.picorv32.instr_and
.sym 78887 U$$2.picorv32.mem_rdata_q[12]
.sym 78889 cd_sync.ready
.sym 78892 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 78893 $PACKER_VCC_NET
.sym 78894 U$$2.picorv32.instr_bge
.sym 78896 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 78897 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 78899 U$$2.picorv32.cpu_state[4]
.sym 78906 U$$2.picorv32.cpu_state[6]
.sym 78912 U$$2.picorv32.instr_bgeu
.sym 78914 $abc$27913$new_n2587_
.sym 78920 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 78921 U$$2.picorv32.latched_is_lb
.sym 78922 U$$2.picorv32.instr_lb
.sym 78923 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 78924 U$$2.picorv32.instr_sh
.sym 78925 U$$2.picorv32.instr_lh
.sym 78928 U$$2.picorv32.instr_bltu
.sym 78930 U$$2.picorv32.instr_bge
.sym 78931 U$$2.picorv32.instr_sw
.sym 78932 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24452
.sym 78934 U$$2.picorv32.instr_jalr
.sym 78935 U$$2.picorv32.latched_is_lh
.sym 78938 U$$2.picorv32.latched_is_lb
.sym 78939 U$$2.picorv32.cpu_state[6]
.sym 78940 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 78941 U$$2.picorv32.instr_lb
.sym 78944 U$$2.picorv32.instr_bltu
.sym 78945 U$$2.picorv32.instr_bge
.sym 78946 U$$2.picorv32.instr_bgeu
.sym 78947 U$$2.picorv32.instr_jalr
.sym 78962 $abc$27913$new_n2587_
.sym 78963 U$$2.picorv32.instr_sw
.sym 78965 U$$2.picorv32.instr_sh
.sym 78974 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 78975 U$$2.picorv32.cpu_state[6]
.sym 78976 U$$2.picorv32.instr_lh
.sym 78977 U$$2.picorv32.latched_is_lh
.sym 78983 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 78984 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24452
.sym 78985 cd_sync_clk16_0__i_$glb_clk
.sym 78986 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 78987 U$$2.picorv32.instr_sll
.sym 78988 U$$2.picorv32.instr_bge
.sym 78989 $abc$27913$new_n2585_
.sym 78990 $abc$27913$new_n2595_
.sym 78991 U$$2.picorv32.instr_add
.sym 78992 U$$2.picorv32.instr_beq
.sym 78993 $abc$27913$new_n2591_
.sym 78994 U$$2.picorv32.instr_bltu
.sym 78996 U$$2.picorv32.is_sb_sh_sw
.sym 78999 U$$2.picorv32.is_alu_reg_reg
.sym 79001 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[10]
.sym 79006 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 79011 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79012 U$$2.picorv32.mem_rdata_q[12]
.sym 79016 $abc$27913$techmap\U$$2.picorv32.$procmux$2310_Y
.sym 79020 U$$2.picorv32.is_lui_auipc_jal
.sym 79021 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 79022 U$$2.picorv32.mem_rdata_q[12]
.sym 79029 U$$2.picorv32.instr_lb
.sym 79030 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14403_new_inv_
.sym 79032 $abc$27913$new_n2581_
.sym 79033 $abc$27913$new_n2593_
.sym 79034 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79035 U$$2.picorv32.is_sll_srl_sra
.sym 79036 $abc$27913$new_n3013_
.sym 79037 U$$2.picorv32.is_slli_srli_srai
.sym 79038 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 79040 U$$2.picorv32.instr_lh
.sym 79041 U$$2.picorv32.instr_lbu
.sym 79044 U$$2.picorv32.mem_do_prefetch
.sym 79045 U$$2.picorv32.cpu_state[6]
.sym 79046 $abc$27913$new_n2585_
.sym 79047 U$$2.picorv32.is_lui_auipc_jal
.sym 79048 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$11779[2]_new_
.sym 79049 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 79050 $abc$27913$new_n2594_
.sym 79051 $abc$27913$new_n2597_
.sym 79052 U$$2.picorv32.cpu_state[2]
.sym 79053 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 79055 $abc$27913$new_n2595_
.sym 79057 U$$2.picorv32.instr_beq
.sym 79058 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 79061 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79062 U$$2.picorv32.cpu_state[6]
.sym 79063 U$$2.picorv32.mem_do_prefetch
.sym 79064 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 79067 $abc$27913$new_n3013_
.sym 79068 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$11779[2]_new_
.sym 79069 U$$2.picorv32.cpu_state[2]
.sym 79070 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79073 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$11779[2]_new_
.sym 79074 U$$2.picorv32.is_lui_auipc_jal
.sym 79075 U$$2.picorv32.is_slli_srli_srai
.sym 79076 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 79080 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79081 $abc$27913$new_n2597_
.sym 79082 $abc$27913$new_n2581_
.sym 79085 U$$2.picorv32.is_slli_srli_srai
.sym 79086 U$$2.picorv32.is_sll_srl_sra
.sym 79087 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14403_new_inv_
.sym 79088 U$$2.picorv32.cpu_state[2]
.sym 79092 $abc$27913$new_n2594_
.sym 79094 $abc$27913$new_n2595_
.sym 79097 U$$2.picorv32.instr_lbu
.sym 79098 U$$2.picorv32.instr_lb
.sym 79099 U$$2.picorv32.instr_beq
.sym 79100 U$$2.picorv32.instr_lh
.sym 79103 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 79104 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 79105 $abc$27913$new_n2593_
.sym 79106 $abc$27913$new_n2585_
.sym 79108 cd_sync_clk16_0__i_$glb_clk
.sym 79110 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19673
.sym 79111 $abc$27913$new_n3272_
.sym 79112 cd_sync.timer[0]
.sym 79113 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5561[1]_new_inv_
.sym 79114 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 79115 cd_sync.timer[0]
.sym 79116 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5561[0]_new_inv_
.sym 79117 $abc$27913$new_n3271_
.sym 79122 U$$2.picorv32.instr_srai
.sym 79123 U$$2.picorv32.mem_rdata_q[13]
.sym 79127 U$$2.picorv32.instr_bltu
.sym 79130 U$$2.picorv32.mem_rdata_q[13]
.sym 79137 U$$2.picorv32.cpu_state[4]
.sym 79139 U$$2.picorv32.cpu_state[5]
.sym 79151 U$$2.picorv32.cpu_state[5]
.sym 79152 U$$2.picorv32.is_slli_srli_srai
.sym 79153 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 79156 U$$2.picorv32.instr_jalr
.sym 79157 $abc$27913$new_n3265_
.sym 79158 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 79159 U$$2.picorv32.mem_do_prefetch
.sym 79160 U$$2.picorv32.mem_rdata_q[14]
.sym 79161 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14403_new_inv_
.sym 79163 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 79165 U$$2.picorv32.is_sb_sh_sw
.sym 79166 U$$2.picorv32.is_sb_sh_sw
.sym 79169 U$$2.picorv32.is_alu_reg_reg
.sym 79171 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79172 U$$2.picorv32.mem_rdata_q[12]
.sym 79173 U$$2.picorv32.mem_rdata_q[13]
.sym 79174 $abc$27913$new_n3271_
.sym 79175 U$$2.picorv32.cpu_state[2]
.sym 79177 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 79178 U$$2.picorv32.is_alu_reg_imm
.sym 79180 U$$2.picorv32.is_lui_auipc_jal
.sym 79181 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 79182 U$$2.picorv32.is_sll_srl_sra
.sym 79184 $abc$27913$new_n3265_
.sym 79185 U$$2.picorv32.cpu_state[2]
.sym 79186 U$$2.picorv32.is_lui_auipc_jal
.sym 79187 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 79192 $abc$27913$new_n3271_
.sym 79193 U$$2.picorv32.is_alu_reg_imm
.sym 79196 U$$2.picorv32.mem_rdata_q[13]
.sym 79197 U$$2.picorv32.mem_rdata_q[12]
.sym 79198 U$$2.picorv32.is_alu_reg_imm
.sym 79199 U$$2.picorv32.instr_jalr
.sym 79202 U$$2.picorv32.is_sb_sh_sw
.sym 79203 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 79204 U$$2.picorv32.is_slli_srli_srai
.sym 79205 U$$2.picorv32.is_lui_auipc_jal
.sym 79208 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79209 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 79210 U$$2.picorv32.cpu_state[5]
.sym 79211 U$$2.picorv32.mem_do_prefetch
.sym 79214 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 79215 U$$2.picorv32.mem_rdata_q[14]
.sym 79216 U$$2.picorv32.mem_rdata_q[12]
.sym 79217 U$$2.picorv32.mem_rdata_q[13]
.sym 79220 U$$2.picorv32.is_sll_srl_sra
.sym 79221 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 79222 U$$2.picorv32.is_sb_sh_sw
.sym 79223 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14403_new_inv_
.sym 79228 $abc$27913$new_n3271_
.sym 79229 U$$2.picorv32.is_alu_reg_reg
.sym 79230 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 79231 cd_sync_clk16_0__i_$glb_clk
.sym 79235 cd_sync.timer[2]
.sym 79236 cd_sync.timer[3]
.sym 79237 cd_sync.timer[4]
.sym 79238 cd_sync.timer[5]
.sym 79239 cd_sync.timer[6]
.sym 79240 cd_sync.timer[7]
.sym 79245 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 79246 U$$2.picorv32.mem_rdata_q[14]
.sym 79247 U$$2.picorv32.mem_rdata_q[14]
.sym 79274 $abc$27913$techmap\U$$2.picorv32.$procmux$2310_Y
.sym 79277 $abc$27913$auto$fsm_map.cc:118:implement_pattern_cache$5071_new_
.sym 79278 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$9577_new_
.sym 79285 $abc$27913$new_n3261_
.sym 79286 U$$2.picorv32.cpu_state[2]
.sym 79294 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$11779[2]_new_
.sym 79296 $abc$27913$new_n3263_
.sym 79300 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79307 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$9577_new_
.sym 79310 $abc$27913$auto$fsm_map.cc:118:implement_pattern_cache$5071_new_
.sym 79319 $abc$27913$new_n3263_
.sym 79320 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79321 $abc$27913$techmap\U$$2.picorv32.$procmux$2310_Y
.sym 79325 U$$2.picorv32.cpu_state[2]
.sym 79326 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$11779[2]_new_
.sym 79327 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 79328 $abc$27913$new_n3261_
.sym 79354 cd_sync_clk16_0__i_$glb_clk
.sym 79373 U$$2.picorv32.mem_rdata_q[12]
.sym 80934 U$$2.picorv32.pcpi_mul.next_rs1[60]
.sym 80935 U$$2.picorv32.pcpi_mul.next_rs1[59]
.sym 80950 U$$2.picorv32.alu_add_sub[2]
.sym 80958 U$$2.picorv32.pcpi_rs1[26]
.sym 80963 U$$2.picorv32.pcpi_rs1[24]
.sym 81062 U$$2.picorv32.pcpi_mul.next_rs1[49]
.sym 81064 U$$2.picorv32.pcpi_mul.next_rs1[34]
.sym 81066 U$$2.picorv32.pcpi_mul.next_rs1[50]
.sym 81067 U$$2.picorv32.pcpi_mul.next_rs1[33]
.sym 81071 U$$2.picorv32.pcpi_rs2[10]
.sym 81098 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81105 U$$2.picorv32.pcpi_rs1[31]
.sym 81112 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 81124 U$$2.picorv32.pcpi_rs1[25]
.sym 81145 U$$2.picorv32.pcpi_mul.next_rs1[31]
.sym 81150 U$$2.picorv32.pcpi_mul.next_rs1[32]
.sym 81151 U$$2.picorv32.pcpi_rs1[30]
.sym 81152 U$$2.picorv32.pcpi_mul.next_rs1[29]
.sym 81154 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81157 U$$2.picorv32.pcpi_mul.next_rs1[30]
.sym 81160 U$$2.picorv32.pcpi_mul.next_rs1[33]
.sym 81162 U$$2.picorv32.pcpi_rs1[31]
.sym 81163 U$$2.picorv32.pcpi_rs1[29]
.sym 81165 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81168 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 81170 U$$2.picorv32.pcpi_mul.next_rs1[32]
.sym 81172 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 81173 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81183 U$$2.picorv32.pcpi_rs1[29]
.sym 81184 U$$2.picorv32.pcpi_mul.next_rs1[29]
.sym 81185 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81195 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81196 U$$2.picorv32.pcpi_rs1[31]
.sym 81197 U$$2.picorv32.pcpi_mul.next_rs1[31]
.sym 81200 U$$2.picorv32.pcpi_mul.next_rs1[33]
.sym 81202 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81203 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 81212 U$$2.picorv32.pcpi_rs1[30]
.sym 81214 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81215 U$$2.picorv32.pcpi_mul.next_rs1[30]
.sym 81216 cd_sync.ready_$glb_ce
.sym 81217 cd_sync_clk16_0__i_$glb_clk
.sym 81219 U$$2.picorv32.pcpi_mul.next_rs1[48]
.sym 81220 U$$2.picorv32.pcpi_mul.next_rs1[46]
.sym 81221 U$$2.picorv32.pcpi_mul.next_rs1[42]
.sym 81222 U$$2.picorv32.pcpi_mul.next_rs1[44]
.sym 81223 U$$2.picorv32.pcpi_mul.next_rs1[41]
.sym 81224 U$$2.picorv32.pcpi_mul.next_rs1[47]
.sym 81225 U$$2.picorv32.pcpi_mul.next_rs1[45]
.sym 81226 U$$2.picorv32.pcpi_mul.next_rs1[43]
.sym 81229 $abc$27913$new_n2876_
.sym 81239 U$$2.picorv32.pcpi_rs1[30]
.sym 81244 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81246 U$$2.picorv32.mem_la_wdata[0]
.sym 81251 U$$2.picorv32.instr_sub
.sym 81252 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81254 U$$2.picorv32.pcpi_rs1[3]
.sym 81261 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 81262 U$$2.picorv32.pcpi_mul.next_rs1[28]
.sym 81266 U$$2.picorv32.pcpi_mul.next_rs1[26]
.sym 81267 U$$2.picorv32.pcpi_rs1[28]
.sym 81276 U$$2.picorv32.pcpi_rs1[27]
.sym 81284 U$$2.picorv32.pcpi_rs1[26]
.sym 81287 U$$2.picorv32.pcpi_mul.next_rs1[27]
.sym 81288 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81299 U$$2.picorv32.pcpi_rs1[26]
.sym 81300 U$$2.picorv32.pcpi_mul.next_rs1[26]
.sym 81301 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81311 U$$2.picorv32.pcpi_rs1[28]
.sym 81312 U$$2.picorv32.pcpi_mul.next_rs1[28]
.sym 81313 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81318 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 81329 U$$2.picorv32.pcpi_mul.next_rs1[27]
.sym 81330 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81331 U$$2.picorv32.pcpi_rs1[27]
.sym 81339 cd_sync.ready_$glb_ce
.sym 81340 cd_sync_clk16_0__i_$glb_clk
.sym 81352 U$$2.picorv32.pcpi_rs1[19]
.sym 81353 U$$2.picorv32.pcpi_rs1[26]
.sym 81356 $PACKER_VCC_NET
.sym 81366 U$$2.picorv32.pcpi_rs1[5]
.sym 81367 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81368 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81370 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81372 U$$2.picorv32.pcpi_rs1[17]
.sym 81374 U$$2.picorv32.pcpi_rs2[23]
.sym 81375 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 81384 U$$2.picorv32.pcpi_mul.next_rs1[25]
.sym 81385 U$$2.picorv32.pcpi_mul.next_rs1[2]
.sym 81388 U$$2.picorv32.pcpi_mul.next_rs1[22]
.sym 81389 U$$2.picorv32.pcpi_rs1[22]
.sym 81390 U$$2.picorv32.pcpi_mul.next_rs1[23]
.sym 81391 U$$2.picorv32.pcpi_rs1[23]
.sym 81394 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81395 U$$2.picorv32.pcpi_mul.next_rs1[3]
.sym 81396 U$$2.picorv32.pcpi_rs1[2]
.sym 81399 U$$2.picorv32.pcpi_rs1[25]
.sym 81404 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81409 U$$2.picorv32.pcpi_rs1[24]
.sym 81410 U$$2.picorv32.pcpi_mul.next_rs1[24]
.sym 81412 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81414 U$$2.picorv32.pcpi_rs1[3]
.sym 81423 U$$2.picorv32.pcpi_rs1[2]
.sym 81424 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81425 U$$2.picorv32.pcpi_mul.next_rs1[2]
.sym 81428 U$$2.picorv32.pcpi_rs1[3]
.sym 81429 U$$2.picorv32.pcpi_mul.next_rs1[3]
.sym 81430 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81434 U$$2.picorv32.pcpi_mul.next_rs1[25]
.sym 81435 U$$2.picorv32.pcpi_rs1[25]
.sym 81436 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81440 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81441 U$$2.picorv32.pcpi_mul.next_rs1[22]
.sym 81442 U$$2.picorv32.pcpi_rs1[22]
.sym 81446 U$$2.picorv32.pcpi_rs1[23]
.sym 81447 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81448 U$$2.picorv32.pcpi_mul.next_rs1[23]
.sym 81452 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81459 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81460 U$$2.picorv32.pcpi_rs1[24]
.sym 81461 U$$2.picorv32.pcpi_mul.next_rs1[24]
.sym 81462 cd_sync.ready_$glb_ce
.sym 81463 cd_sync_clk16_0__i_$glb_clk
.sym 81465 U$$2.picorv32.pcpi_mul.next_rs1[7]
.sym 81467 U$$2.picorv32.pcpi_mul.next_rs1[18]
.sym 81468 U$$2.picorv32.pcpi_mul.next_rs1[19]
.sym 81469 U$$2.picorv32.pcpi_mul.next_rs1[17]
.sym 81471 U$$2.picorv32.pcpi_mul.next_rs1[16]
.sym 81475 U$$2.picorv32.pcpi_rs1[1]
.sym 81476 U$$2.picorv32.alu_eq
.sym 81490 U$$2.picorv32.pcpi_rs1[15]
.sym 81494 U$$2.picorv32.pcpi_rs1[31]
.sym 81495 U$$2.picorv32.instr_sub
.sym 81496 U$$2.picorv32.instr_sub
.sym 81497 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 81498 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[11]
.sym 81499 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81500 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[13]
.sym 81506 U$$2.picorv32.pcpi_rs1[4]
.sym 81509 U$$2.picorv32.pcpi_rs1[7]
.sym 81515 U$$2.picorv32.pcpi_rs1[21]
.sym 81516 U$$2.picorv32.mem_la_wdata[0]
.sym 81518 U$$2.picorv32.pcpi_mul.next_rs1[21]
.sym 81519 U$$2.picorv32.pcpi_rs1[23]
.sym 81521 U$$2.picorv32.pcpi_rs1[6]
.sym 81522 U$$2.picorv32.pcpi_mul.next_rs1[7]
.sym 81523 U$$2.picorv32.pcpi_mul.next_rs1[6]
.sym 81525 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81526 U$$2.picorv32.pcpi_rs1[5]
.sym 81527 U$$2.picorv32.pcpi_mul.next_rs1[4]
.sym 81528 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81533 U$$2.picorv32.pcpi_mul.next_rs1[5]
.sym 81534 U$$2.picorv32.pcpi_rs2[23]
.sym 81535 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81540 U$$2.picorv32.mem_la_wdata[0]
.sym 81545 U$$2.picorv32.pcpi_rs1[7]
.sym 81546 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81548 U$$2.picorv32.pcpi_mul.next_rs1[7]
.sym 81551 U$$2.picorv32.pcpi_rs1[23]
.sym 81553 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81554 U$$2.picorv32.pcpi_rs2[23]
.sym 81557 U$$2.picorv32.pcpi_mul.next_rs1[6]
.sym 81559 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81560 U$$2.picorv32.pcpi_rs1[6]
.sym 81563 U$$2.picorv32.pcpi_rs1[4]
.sym 81564 U$$2.picorv32.pcpi_mul.next_rs1[4]
.sym 81565 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81570 U$$2.picorv32.pcpi_mul.next_rs1[5]
.sym 81571 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81572 U$$2.picorv32.pcpi_rs1[5]
.sym 81575 U$$2.picorv32.pcpi_rs1[21]
.sym 81577 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81578 U$$2.picorv32.pcpi_mul.next_rs1[21]
.sym 81585 cd_sync.ready_$glb_ce
.sym 81586 cd_sync_clk16_0__i_$glb_clk
.sym 81588 U$$2.picorv32.pcpi_mul.next_rs1[13]
.sym 81589 U$$2.picorv32.pcpi_mul.next_rs1[14]
.sym 81590 U$$2.picorv32.pcpi_mul.next_rs1[11]
.sym 81591 U$$2.picorv32.pcpi_mul.next_rs1[15]
.sym 81592 U$$2.picorv32.pcpi_mul.next_rs1[8]
.sym 81593 U$$2.picorv32.pcpi_mul.next_rs1[12]
.sym 81594 U$$2.picorv32.pcpi_mul.next_rs1[9]
.sym 81595 U$$2.picorv32.pcpi_mul.next_rs1[10]
.sym 81598 U$$2.picorv32.pcpi_rs1[24]
.sym 81611 $PACKER_VCC_NET
.sym 81612 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81613 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 81614 U$$2.picorv32.pcpi_rs1[19]
.sym 81616 U$$2.picorv32.pcpi_rs1[14]
.sym 81618 U$$2.picorv32.pcpi_rs1[0]
.sym 81619 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[11]
.sym 81620 U$$2.picorv32.pcpi_rs1[18]
.sym 81621 U$$2.picorv32.pcpi_rs1[25]
.sym 81623 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 81631 U$$2.picorv32.alu_add_sub[25]
.sym 81634 U$$2.picorv32.pcpi_rs2[25]
.sym 81637 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81639 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12859[1]_new_
.sym 81641 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12849[0]_new_inv_
.sym 81642 U$$2.picorv32.pcpi_rs1[23]
.sym 81643 U$$2.picorv32.pcpi_rs2[12]
.sym 81644 U$$2.picorv32.alu_add_sub[23]
.sym 81645 U$$2.picorv32.pcpi_rs1[25]
.sym 81646 U$$2.picorv32.pcpi_rs2[13]
.sym 81647 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 81649 U$$2.picorv32.pcpi_rs2[11]
.sym 81652 U$$2.picorv32.pcpi_rs2[10]
.sym 81653 U$$2.picorv32.pcpi_rs2[23]
.sym 81657 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81658 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12849[1]_new_
.sym 81660 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12859[0]_new_inv_
.sym 81663 U$$2.picorv32.pcpi_rs2[10]
.sym 81668 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12859[1]_new_
.sym 81669 U$$2.picorv32.alu_add_sub[23]
.sym 81670 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81671 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12859[0]_new_inv_
.sym 81674 U$$2.picorv32.pcpi_rs2[11]
.sym 81680 U$$2.picorv32.pcpi_rs2[13]
.sym 81686 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 81687 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81688 U$$2.picorv32.pcpi_rs1[25]
.sym 81689 U$$2.picorv32.pcpi_rs2[25]
.sym 81692 U$$2.picorv32.pcpi_rs2[12]
.sym 81698 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12849[1]_new_
.sym 81699 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12849[0]_new_inv_
.sym 81700 U$$2.picorv32.alu_add_sub[25]
.sym 81701 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81704 U$$2.picorv32.pcpi_rs2[23]
.sym 81705 U$$2.picorv32.pcpi_rs1[23]
.sym 81706 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81707 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 81709 cd_sync_clk16_0__i_$glb_clk
.sym 81711 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[28]_new_
.sym 81713 U$$2.picorv32.alu_out_q[28]
.sym 81714 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12983[1]_new_
.sym 81716 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[0]
.sym 81717 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12834[0]_new_inv_
.sym 81718 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12834[1]_new_
.sym 81721 U$$2.picorv32.pcpi_rs1[18]
.sym 81722 U$$2.picorv32.pcpi_rs1[5]
.sym 81732 U$$2.picorv32.alu_add_sub[23]
.sym 81735 U$$2.picorv32.pcpi_rs2[11]
.sym 81736 U$$2.picorv32.pcpi_rs1[5]
.sym 81737 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 81738 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[0]
.sym 81739 U$$2.picorv32.pcpi_rs1[11]
.sym 81742 U$$2.picorv32.mem_la_wdata[0]
.sym 81743 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81744 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12849[1]_new_
.sym 81745 U$$2.picorv32.pcpi_rs1[18]
.sym 81752 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[2]
.sym 81753 U$$2.picorv32.pcpi_rs2[11]
.sym 81754 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81756 U$$2.picorv32.pcpi_rs1[16]
.sym 81757 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12935[0]_new_inv_
.sym 81758 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81759 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[2]
.sym 81764 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12935[1]_new_
.sym 81765 U$$2.picorv32.pcpi_rs1[11]
.sym 81766 U$$2.picorv32.instr_sub
.sym 81767 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12983[0]_new_inv_
.sym 81771 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12983[1]_new_
.sym 81773 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 81774 U$$2.picorv32.alu_add_sub[11]
.sym 81776 U$$2.picorv32.pcpi_rs1[16]
.sym 81777 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[16]_new_
.sym 81778 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81779 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[11]
.sym 81780 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81781 U$$2.picorv32.alu_add_sub[16]
.sym 81782 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[11]
.sym 81783 U$$2.picorv32.pcpi_rs2[16]
.sym 81785 U$$2.picorv32.alu_add_sub[11]
.sym 81786 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12983[1]_new_
.sym 81787 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12983[0]_new_inv_
.sym 81788 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81792 U$$2.picorv32.pcpi_rs2[16]
.sym 81794 U$$2.picorv32.pcpi_rs1[16]
.sym 81797 U$$2.picorv32.alu_add_sub[16]
.sym 81798 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12935[0]_new_inv_
.sym 81799 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81800 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12935[1]_new_
.sym 81803 U$$2.picorv32.instr_sub
.sym 81804 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[2]
.sym 81805 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[2]
.sym 81810 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81811 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[16]_new_
.sym 81815 U$$2.picorv32.pcpi_rs1[16]
.sym 81816 U$$2.picorv32.pcpi_rs2[16]
.sym 81817 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 81818 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81821 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[11]
.sym 81822 U$$2.picorv32.instr_sub
.sym 81824 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[11]
.sym 81827 U$$2.picorv32.pcpi_rs2[11]
.sym 81828 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81829 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 81830 U$$2.picorv32.pcpi_rs1[11]
.sym 81832 cd_sync_clk16_0__i_$glb_clk
.sym 81834 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12926[1]_new_
.sym 81835 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8681_Y_new_inv_
.sym 81836 $abc$27913$new_n3207_
.sym 81837 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12926[0]_new_inv_
.sym 81838 U$$2.picorv32.alu_out_q[17]
.sym 81839 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[11]_new_
.sym 81841 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12988[0]_new_inv_
.sym 81846 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[2]
.sym 81852 $PACKER_VCC_NET
.sym 81854 U$$2.picorv32.alu_add_sub[28]
.sym 81858 U$$2.picorv32.alu_out_q[28]
.sym 81859 U$$2.picorv32.pcpi_rs2[28]
.sym 81860 U$$2.picorv32.pcpi_rs1[21]
.sym 81862 U$$2.picorv32.pcpi_rs1[5]
.sym 81863 U$$2.picorv32.pcpi_rs1[17]
.sym 81864 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81865 U$$2.picorv32.pcpi_rs2[23]
.sym 81866 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 81867 U$$2.picorv32.mem_la_wdata[2]
.sym 81868 U$$2.picorv32.reg_pc[9]
.sym 81869 U$$2.picorv32.pcpi_rs2[16]
.sym 81876 U$$2.picorv32.pcpi_rs2[16]
.sym 81877 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[17]
.sym 81878 U$$2.picorv32.pcpi_rs1[21]
.sym 81879 $abc$27913$new_n3224_
.sym 81880 $abc$27913$new_n3233_
.sym 81881 U$$2.picorv32.pcpi_rs2[23]
.sym 81882 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81884 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[16]_new_
.sym 81888 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[27]_new_
.sym 81889 $abc$27913$new_n3214_
.sym 81890 U$$2.picorv32.pcpi_rs1[23]
.sym 81893 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[17]
.sym 81895 $abc$27913$new_n3206_
.sym 81896 U$$2.picorv32.pcpi_rs1[29]
.sym 81898 U$$2.picorv32.pcpi_rs2[29]
.sym 81899 U$$2.picorv32.pcpi_rs2[21]
.sym 81901 $abc$27913$new_n3207_
.sym 81902 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[21]_new_
.sym 81903 U$$2.picorv32.instr_sub
.sym 81905 $abc$27913$new_n3215_
.sym 81908 $abc$27913$new_n3206_
.sym 81909 $abc$27913$new_n3215_
.sym 81910 $abc$27913$new_n3224_
.sym 81911 $abc$27913$new_n3233_
.sym 81916 U$$2.picorv32.pcpi_rs2[21]
.sym 81921 U$$2.picorv32.pcpi_rs2[16]
.sym 81926 U$$2.picorv32.pcpi_rs1[21]
.sym 81928 U$$2.picorv32.pcpi_rs2[21]
.sym 81932 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[27]_new_
.sym 81933 $abc$27913$new_n3214_
.sym 81934 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[16]_new_
.sym 81935 $abc$27913$new_n3207_
.sym 81939 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[17]
.sym 81940 U$$2.picorv32.instr_sub
.sym 81941 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[17]
.sym 81944 U$$2.picorv32.pcpi_rs2[23]
.sym 81945 U$$2.picorv32.pcpi_rs1[29]
.sym 81946 U$$2.picorv32.pcpi_rs1[23]
.sym 81947 U$$2.picorv32.pcpi_rs2[29]
.sym 81950 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 81953 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[21]_new_
.sym 81955 cd_sync_clk16_0__i_$glb_clk
.sym 81957 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[10]_new_
.sym 81958 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[17]_new_
.sym 81960 U$$2.picorv32.alu_add_sub[0]
.sym 81961 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12849[1]_new_
.sym 81962 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[0]
.sym 81963 $abc$27913$new_n3215_
.sym 81964 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[25]_new_
.sym 81978 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8681_Y_new_inv_
.sym 81981 U$$2.picorv32.pcpi_rs1[31]
.sym 81982 U$$2.picorv32.pcpi_rs1[15]
.sym 81984 U$$2.picorv32.instr_sub
.sym 81985 U$$2.picorv32.alu_out_q[17]
.sym 81986 U$$2.picorv32.reg_pc[24]
.sym 81988 U$$2.picorv32.instr_sub
.sym 81989 U$$2.picorv32.instr_sub
.sym 81990 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 81998 U$$2.picorv32.pcpi_rs2[13]
.sym 82001 U$$2.picorv32.pcpi_rs1[7]
.sym 82002 U$$2.picorv32.alu_add_sub[21]
.sym 82003 U$$2.picorv32.pcpi_rs2[12]
.sym 82004 U$$2.picorv32.mem_la_wdata[7]
.sym 82006 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13023[1]_new_
.sym 82007 U$$2.picorv32.pcpi_rs1[21]
.sym 82008 U$$2.picorv32.pcpi_rs1[13]
.sym 82009 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12964[1]_new_
.sym 82010 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 82011 U$$2.picorv32.pcpi_rs1[12]
.sym 82012 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12879[0]_new_inv_
.sym 82013 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12879[1]_new_
.sym 82014 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13023[0]_new_inv_
.sym 82016 U$$2.picorv32.alu_add_sub[2]
.sym 82018 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82019 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 82022 U$$2.picorv32.pcpi_rs1[2]
.sym 82023 U$$2.picorv32.pcpi_rs2[25]
.sym 82026 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12964[0]_new_inv_
.sym 82027 U$$2.picorv32.mem_la_wdata[2]
.sym 82028 U$$2.picorv32.pcpi_rs2[21]
.sym 82029 U$$2.picorv32.alu_add_sub[13]
.sym 82031 U$$2.picorv32.mem_la_wdata[2]
.sym 82032 U$$2.picorv32.pcpi_rs1[2]
.sym 82033 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82034 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 82037 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 82038 U$$2.picorv32.alu_add_sub[13]
.sym 82039 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12964[0]_new_inv_
.sym 82040 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12964[1]_new_
.sym 82043 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13023[0]_new_inv_
.sym 82044 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13023[1]_new_
.sym 82045 U$$2.picorv32.alu_add_sub[2]
.sym 82046 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 82049 U$$2.picorv32.pcpi_rs1[7]
.sym 82050 U$$2.picorv32.pcpi_rs1[12]
.sym 82051 U$$2.picorv32.pcpi_rs2[12]
.sym 82052 U$$2.picorv32.mem_la_wdata[7]
.sym 82055 U$$2.picorv32.pcpi_rs2[13]
.sym 82056 U$$2.picorv32.pcpi_rs1[13]
.sym 82057 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82058 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 82064 U$$2.picorv32.pcpi_rs2[25]
.sym 82067 U$$2.picorv32.pcpi_rs1[21]
.sym 82068 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 82069 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82070 U$$2.picorv32.pcpi_rs2[21]
.sym 82073 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12879[0]_new_inv_
.sym 82074 U$$2.picorv32.alu_add_sub[21]
.sym 82075 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 82076 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12879[1]_new_
.sym 82078 cd_sync_clk16_0__i_$glb_clk
.sym 82081 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$and$/usr/local/bin/../share/yosys/techmap.v:434$8669_Y[0]_new_
.sym 82082 $abc$27913$new_n3580_
.sym 82085 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13038[0]_new_inv_
.sym 82086 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[0]_new_
.sym 82087 $abc$27913$new_n3216_
.sym 82090 U$$2.picorv32.is_compare
.sym 82094 U$$2.picorv32.pcpi_rs1[13]
.sym 82102 U$$2.picorv32.pcpi_rs2[13]
.sym 82105 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 82106 U$$2.picorv32.pcpi_rs1[25]
.sym 82107 U$$2.picorv32.pcpi_rs1[14]
.sym 82108 U$$2.picorv32.pcpi_rs1[2]
.sym 82109 U$$2.picorv32.pcpi_rs1[0]
.sym 82110 U$$2.picorv32.pcpi_rs1[19]
.sym 82111 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[3]
.sym 82112 U$$2.picorv32.pcpi_rs1[18]
.sym 82113 U$$2.picorv32.pcpi_rs1[25]
.sym 82114 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[8]
.sym 82115 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82123 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[13]_new_
.sym 82125 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 82126 U$$2.picorv32.pcpi_rs1[2]
.sym 82127 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[2]_new_
.sym 82129 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 82134 U$$2.picorv32.pcpi_rs1[13]
.sym 82136 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 82141 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82142 U$$2.picorv32.pcpi_rs2[13]
.sym 82144 U$$2.picorv32.pcpi_rs2[29]
.sym 82147 $abc$27913$new_n3580_
.sym 82151 U$$2.picorv32.is_compare
.sym 82152 U$$2.picorv32.mem_la_wdata[2]
.sym 82154 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 82156 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[2]_new_
.sym 82168 U$$2.picorv32.pcpi_rs1[13]
.sym 82169 U$$2.picorv32.pcpi_rs2[13]
.sym 82173 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[13]_new_
.sym 82175 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 82178 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82179 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 82180 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 82181 U$$2.picorv32.is_compare
.sym 82184 $abc$27913$new_n3580_
.sym 82186 U$$2.picorv32.is_compare
.sym 82187 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 82190 U$$2.picorv32.mem_la_wdata[2]
.sym 82191 U$$2.picorv32.pcpi_rs1[2]
.sym 82198 U$$2.picorv32.pcpi_rs2[29]
.sym 82201 cd_sync_clk16_0__i_$glb_clk
.sym 82215 U$$2.picorv32.cpuregs_wrdata[16]
.sym 82217 U$$2.picorv32.alu_out_q[0]
.sym 82227 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82228 U$$2.picorv32.pcpi_rs1[5]
.sym 82229 U$$2.picorv32.pcpi_rs1[27]
.sym 82230 U$$2.picorv32.pcpi_rs1[11]
.sym 82231 U$$2.picorv32.pcpi_rs2[11]
.sym 82232 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[3]
.sym 82233 $abc$27913$new_n2798_
.sym 82234 U$$2.picorv32.mem_la_wdata[0]
.sym 82235 U$$2.picorv32.pcpi_rs1[26]
.sym 82236 U$$2.picorv32.pcpi_rs1[9]
.sym 82237 U$$2.picorv32.pcpi_rs1[18]
.sym 82238 U$$2.picorv32.pcpi_rs1[19]
.sym 82247 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 82248 $abc$27913$new_n2755_
.sym 82249 U$$2.picorv32.pcpi_rs1[24]
.sym 82251 $abc$27913$new_n2756_
.sym 82253 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[8]
.sym 82256 U$$2.picorv32.reg_pc[24]
.sym 82257 U$$2.picorv32.pcpi_rs1[23]
.sym 82258 $abc$27913$new_n2597_
.sym 82259 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 82260 $abc$27913$new_n2717_
.sym 82261 $abc$27913$new_n2754_
.sym 82262 $abc$27913$new_n2703_
.sym 82264 $abc$27913$new_n2709_
.sym 82266 U$$2.picorv32.pcpi_rs1[25]
.sym 82268 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 82270 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 82274 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[8]
.sym 82279 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 82283 U$$2.picorv32.pcpi_rs1[24]
.sym 82284 $abc$27913$new_n2755_
.sym 82285 $abc$27913$new_n2756_
.sym 82286 $abc$27913$new_n2717_
.sym 82290 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 82295 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 82301 U$$2.picorv32.pcpi_rs1[25]
.sym 82302 $abc$27913$new_n2597_
.sym 82303 U$$2.picorv32.pcpi_rs1[23]
.sym 82304 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 82313 $abc$27913$new_n2709_
.sym 82314 U$$2.picorv32.reg_pc[24]
.sym 82316 $abc$27913$new_n2754_
.sym 82319 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 82320 $abc$27913$new_n2703_
.sym 82321 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[8]
.sym 82322 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[8]
.sym 82326 $abc$27913$new_n2800_
.sym 82327 $abc$27913$new_n2798_
.sym 82328 $abc$27913$new_n2837_
.sym 82329 $abc$27913$new_n2793_
.sym 82330 $abc$27913$new_n2794_
.sym 82332 $abc$27913$new_n2792_
.sym 82333 $abc$27913$new_n2799_
.sym 82335 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[14]
.sym 82341 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 82343 U$$2.picorv32.cpuregs_wrdata[26]
.sym 82349 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[8]
.sym 82350 U$$2.picorv32.pcpi_rs1[17]
.sym 82351 U$$2.picorv32.pcpi_rs1[21]
.sym 82352 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82353 U$$2.picorv32.reg_pc[9]
.sym 82354 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 82356 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 82357 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82358 U$$2.picorv32.pcpi_rs1[5]
.sym 82359 U$$2.picorv32.cpuregs_wrdata[7]
.sym 82360 $abc$27913$new_n2889_
.sym 82361 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[21]
.sym 82367 $abc$27913$new_n2783_
.sym 82369 U$$2.picorv32.reg_pc[18]
.sym 82370 U$$2.picorv32.pcpi_rs1[2]
.sym 82372 U$$2.picorv32.pcpi_rs1[18]
.sym 82373 $abc$27913$new_n2787_
.sym 82374 $abc$27913$new_n2597_
.sym 82375 $abc$27913$new_n4638_
.sym 82376 U$$2.picorv32.pcpi_rs1[4]
.sym 82377 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 82378 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82379 U$$2.picorv32.reg_pc[3]
.sym 82380 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 82381 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14061[1]_new_inv_
.sym 82383 U$$2.picorv32.reg_pc[11]
.sym 82384 $abc$27913$new_n2709_
.sym 82387 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 82388 U$$2.picorv32.pcpi_rs1[24]
.sym 82389 U$$2.picorv32.pcpi_rs1[20]
.sym 82390 $abc$27913$new_n2703_
.sym 82391 $abc$27913$new_n2785_
.sym 82392 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[3]
.sym 82394 $abc$27913$new_n2701_
.sym 82396 $abc$27913$new_n2752_
.sym 82397 $abc$27913$new_n2792_
.sym 82400 U$$2.picorv32.pcpi_rs1[20]
.sym 82401 U$$2.picorv32.pcpi_rs1[18]
.sym 82402 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 82403 $abc$27913$new_n2597_
.sym 82406 $abc$27913$new_n2597_
.sym 82407 U$$2.picorv32.pcpi_rs1[4]
.sym 82408 U$$2.picorv32.pcpi_rs1[2]
.sym 82409 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 82412 U$$2.picorv32.reg_pc[18]
.sym 82413 $abc$27913$new_n2792_
.sym 82415 $abc$27913$new_n2709_
.sym 82418 $abc$27913$new_n4638_
.sym 82419 $abc$27913$new_n2783_
.sym 82420 $abc$27913$new_n2785_
.sym 82421 $abc$27913$new_n2787_
.sym 82425 $abc$27913$new_n2709_
.sym 82427 U$$2.picorv32.reg_pc[3]
.sym 82430 U$$2.picorv32.pcpi_rs1[24]
.sym 82431 $abc$27913$new_n2701_
.sym 82432 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14061[1]_new_inv_
.sym 82433 $abc$27913$new_n2752_
.sym 82436 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 82437 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 82438 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[3]
.sym 82439 $abc$27913$new_n2703_
.sym 82442 $abc$27913$new_n2709_
.sym 82443 U$$2.picorv32.reg_pc[11]
.sym 82446 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82447 cd_sync_clk16_0__i_$glb_clk
.sym 82449 $abc$27913$new_n2835_
.sym 82450 U$$2.picorv32.pcpi_rs1[11]
.sym 82451 U$$2.picorv32.pcpi_rs1[3]
.sym 82452 $abc$27913$new_n2848_
.sym 82453 U$$2.picorv32.pcpi_rs1[9]
.sym 82454 $abc$27913$new_n2850_
.sym 82455 U$$2.picorv32.pcpi_rs1[17]
.sym 82456 $abc$27913$new_n2886_
.sym 82463 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 82467 U$$2.picorv32.pcpi_rs1[16]
.sym 82468 U$$2.picorv32.cpuregs_wrdata[22]
.sym 82474 U$$2.picorv32.pcpi_rs1[9]
.sym 82475 U$$2.picorv32.pcpi_rs1[20]
.sym 82477 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82478 U$$2.picorv32.pcpi_rs1[15]
.sym 82479 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[2]
.sym 82480 U$$2.picorv32.instr_sub
.sym 82481 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82482 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 82483 U$$2.picorv32.mem_do_prefetch
.sym 82484 U$$2.picorv32.pcpi_rs1[31]
.sym 82490 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[19]
.sym 82492 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 82493 U$$2.picorv32.cpu_state[5]
.sym 82494 $abc$27913$new_n2891_
.sym 82495 U$$2.picorv32.pcpi_rs1[18]
.sym 82497 $abc$27913$new_n2772_
.sym 82498 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 82499 $abc$27913$new_n2771_
.sym 82500 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14091[1]_new_inv_
.sym 82502 $abc$27913$new_n2709_
.sym 82503 $abc$27913$new_n2773_
.sym 82504 U$$2.picorv32.reg_pc[17]
.sym 82505 $abc$27913$new_n2840_
.sym 82507 U$$2.picorv32.pcpi_rs1[11]
.sym 82508 $abc$27913$new_n2790_
.sym 82510 U$$2.picorv32.pcpi_rs1[9]
.sym 82511 $abc$27913$new_n2717_
.sym 82512 U$$2.picorv32.pcpi_rs1[17]
.sym 82513 U$$2.picorv32.reg_pc[9]
.sym 82515 $abc$27913$new_n2701_
.sym 82516 U$$2.picorv32.pcpi_rs1[3]
.sym 82517 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82521 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[21]
.sym 82523 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 82524 U$$2.picorv32.cpu_state[5]
.sym 82525 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[19]
.sym 82526 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 82529 $abc$27913$new_n2717_
.sym 82530 $abc$27913$new_n2840_
.sym 82531 U$$2.picorv32.pcpi_rs1[11]
.sym 82532 $abc$27913$new_n2701_
.sym 82535 $abc$27913$new_n2701_
.sym 82536 U$$2.picorv32.reg_pc[17]
.sym 82537 U$$2.picorv32.pcpi_rs1[17]
.sym 82538 $abc$27913$new_n2709_
.sym 82541 U$$2.picorv32.pcpi_rs1[3]
.sym 82542 $abc$27913$new_n2701_
.sym 82543 $abc$27913$new_n2717_
.sym 82544 $abc$27913$new_n2891_
.sym 82547 $abc$27913$new_n2701_
.sym 82548 U$$2.picorv32.reg_pc[9]
.sym 82549 U$$2.picorv32.pcpi_rs1[9]
.sym 82550 $abc$27913$new_n2709_
.sym 82553 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14091[1]_new_inv_
.sym 82554 $abc$27913$new_n2790_
.sym 82555 U$$2.picorv32.pcpi_rs1[18]
.sym 82556 $abc$27913$new_n2701_
.sym 82559 $abc$27913$new_n2771_
.sym 82561 $abc$27913$new_n2773_
.sym 82562 $abc$27913$new_n2772_
.sym 82565 U$$2.picorv32.cpu_state[5]
.sym 82566 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[21]
.sym 82567 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 82568 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 82569 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82570 cd_sync_clk16_0__i_$glb_clk
.sym 82572 $abc$27913$new_n2875_
.sym 82573 $abc$27913$new_n2796_
.sym 82574 $abc$27913$new_n2790_
.sym 82575 $abc$27913$new_n2851_
.sym 82576 $abc$27913$new_n2778_
.sym 82577 $abc$27913$new_n2815_
.sym 82578 $abc$27913$new_n2860_
.sym 82579 U$$2.picorv32.pcpi_rs1[20]
.sym 82584 U$$2.picorv32.cpu_state[5]
.sym 82588 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 82590 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[9]
.sym 82591 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[13]
.sym 82593 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[12]
.sym 82594 U$$2.picorv32.cpuregs_wrdata[27]
.sym 82595 U$$2.picorv32.pcpi_rs1[3]
.sym 82596 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[3]
.sym 82597 U$$2.picorv32.pcpi_rs1[25]
.sym 82598 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[5]
.sym 82599 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[3]
.sym 82601 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 82603 U$$2.picorv32.pcpi_rs1[18]
.sym 82605 U$$2.picorv32.pcpi_rs1[0]
.sym 82606 U$$2.picorv32.pcpi_rs1[14]
.sym 82607 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 82614 $abc$27913$new_n4649_
.sym 82615 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82617 $abc$27913$new_n4650_
.sym 82618 U$$2.picorv32.pcpi_rs1[7]
.sym 82619 U$$2.picorv32.mem_do_wdata
.sym 82620 U$$2.picorv32.cpu_state[4]
.sym 82621 U$$2.picorv32.cpu_state[6]
.sym 82622 $abc$27913$new_n2701_
.sym 82625 U$$2.picorv32.pcpi_rs1[22]
.sym 82628 $abc$27913$new_n2874_
.sym 82629 $abc$27913$new_n2875_
.sym 82630 $abc$27913$new_n2876_
.sym 82631 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 82632 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 82633 $abc$27913$new_n2717_
.sym 82635 $abc$27913$new_n2860_
.sym 82636 U$$2.picorv32.pcpi_rs1[20]
.sym 82641 U$$2.picorv32.pcpi_rs1[5]
.sym 82643 U$$2.picorv32.mem_do_prefetch
.sym 82644 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 82646 U$$2.picorv32.mem_do_wdata
.sym 82648 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 82649 U$$2.picorv32.mem_do_prefetch
.sym 82652 U$$2.picorv32.pcpi_rs1[7]
.sym 82653 $abc$27913$new_n2701_
.sym 82654 U$$2.picorv32.cpu_state[4]
.sym 82655 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 82659 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 82661 U$$2.picorv32.cpu_state[6]
.sym 82664 U$$2.picorv32.cpu_state[4]
.sym 82665 $abc$27913$new_n2701_
.sym 82666 U$$2.picorv32.pcpi_rs1[22]
.sym 82667 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 82670 $abc$27913$new_n2874_
.sym 82671 $abc$27913$new_n2876_
.sym 82672 $abc$27913$new_n2875_
.sym 82677 $abc$27913$new_n4650_
.sym 82678 $abc$27913$new_n4649_
.sym 82679 $abc$27913$new_n2860_
.sym 82682 $abc$27913$new_n2701_
.sym 82684 $abc$27913$new_n2717_
.sym 82685 U$$2.picorv32.pcpi_rs1[20]
.sym 82688 U$$2.picorv32.pcpi_rs1[5]
.sym 82689 $abc$27913$new_n2701_
.sym 82691 $abc$27913$new_n2717_
.sym 82692 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82693 cd_sync_clk16_0__i_$glb_clk
.sym 82695 $abc$27913$new_n2817_
.sym 82696 $abc$27913$new_n2839_
.sym 82697 $abc$27913$new_n2745_
.sym 82698 U$$2.picorv32.pcpi_rs1[14]
.sym 82699 $abc$27913$new_n2890_
.sym 82700 U$$2.picorv32.pcpi_rs1[31]
.sym 82701 $abc$27913$new_n2739_
.sym 82702 $abc$27913$new_n2692_
.sym 82709 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82710 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[4]
.sym 82712 U$$2.picorv32.pcpi_rs1[20]
.sym 82716 U$$2.picorv32.cpu_state[4]
.sym 82717 U$$2.picorv32.cpu_state[6]
.sym 82719 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82720 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 82724 U$$2.picorv32.pcpi_rs1[5]
.sym 82725 U$$2.picorv32.pcpi_rs1[27]
.sym 82726 U$$2.picorv32.pcpi_rs1[19]
.sym 82727 U$$2.picorv32.pcpi_rs1[26]
.sym 82729 U$$2.picorv32.mem_rdata_q[14]
.sym 82730 U$$2.picorv32.mem_la_wdata[0]
.sym 82736 $abc$27913$new_n4623_
.sym 82739 $abc$27913$new_n2741_
.sym 82741 $abc$27913$new_n2820_
.sym 82742 $abc$27913$new_n2701_
.sym 82743 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 82744 U$$2.picorv32.pcpi_rs1[26]
.sym 82745 $abc$27913$new_n2740_
.sym 82746 $abc$27913$new_n4632_
.sym 82747 U$$2.picorv32.pcpi_rs1[14]
.sym 82749 $abc$27913$new_n2735_
.sym 82750 U$$2.picorv32.pcpi_rs1[25]
.sym 82751 $abc$27913$new_n2733_
.sym 82753 $abc$27913$new_n2717_
.sym 82754 U$$2.picorv32.cpu_state[4]
.sym 82755 $abc$27913$new_n2706_
.sym 82757 U$$2.picorv32.pcpi_rs1[31]
.sym 82758 $abc$27913$new_n2739_
.sym 82759 U$$2.picorv32.pcpi_rs1[27]
.sym 82761 $abc$27913$new_n4633_
.sym 82762 $abc$27913$new_n2745_
.sym 82763 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82764 $abc$27913$new_n2734_
.sym 82769 $abc$27913$new_n2739_
.sym 82771 $abc$27913$new_n2740_
.sym 82772 $abc$27913$new_n2741_
.sym 82775 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 82776 $abc$27913$new_n2701_
.sym 82777 U$$2.picorv32.pcpi_rs1[26]
.sym 82778 U$$2.picorv32.cpu_state[4]
.sym 82781 U$$2.picorv32.cpu_state[4]
.sym 82782 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 82783 $abc$27913$new_n2701_
.sym 82784 U$$2.picorv32.pcpi_rs1[25]
.sym 82787 U$$2.picorv32.pcpi_rs1[31]
.sym 82788 $abc$27913$new_n4623_
.sym 82789 $abc$27913$new_n2706_
.sym 82790 $abc$27913$new_n2701_
.sym 82793 U$$2.picorv32.cpu_state[4]
.sym 82794 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 82795 $abc$27913$new_n2701_
.sym 82796 U$$2.picorv32.pcpi_rs1[27]
.sym 82799 $abc$27913$new_n2717_
.sym 82800 U$$2.picorv32.pcpi_rs1[14]
.sym 82801 $abc$27913$new_n2820_
.sym 82802 $abc$27913$new_n2701_
.sym 82805 $abc$27913$new_n4633_
.sym 82806 $abc$27913$new_n2745_
.sym 82808 $abc$27913$new_n4632_
.sym 82812 $abc$27913$new_n2735_
.sym 82813 $abc$27913$new_n2734_
.sym 82814 $abc$27913$new_n2733_
.sym 82815 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82816 cd_sync_clk16_0__i_$glb_clk
.sym 82818 U$$2.picorv32.instr_or
.sym 82819 U$$2.picorv32.instr_ori
.sym 82820 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 82823 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 82824 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82825 U$$2.picorv32.instr_and
.sym 82827 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[14]
.sym 82831 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 82832 $PACKER_VCC_NET
.sym 82833 U$$2.picorv32.pcpi_rs1[14]
.sym 82834 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 82835 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[31]
.sym 82837 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 82841 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[13]
.sym 82842 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82843 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[11]
.sym 82846 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 82847 U$$2.picorv32.mem_rdata_q[13]
.sym 82848 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82849 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 82850 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 82851 U$$2.picorv32.instr_srai
.sym 82852 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 82853 U$$2.picorv32.mem_rdata_q[13]
.sym 82859 U$$2.picorv32.instr_lw
.sym 82860 $abc$27913$new_n2925_
.sym 82862 U$$2.picorv32.instr_and
.sym 82863 U$$2.picorv32.instr_bne
.sym 82864 U$$2.picorv32.instr_blt
.sym 82865 U$$2.picorv32.is_slti_blt_slt
.sym 82866 U$$2.picorv32.instr_bgeu
.sym 82867 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 82868 U$$2.picorv32.alu_lts
.sym 82870 U$$2.picorv32.is_alu_reg_imm
.sym 82871 U$$2.picorv32.instr_bne
.sym 82872 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 82873 U$$2.picorv32.is_slti_blt_slt
.sym 82874 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3303.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8664_Y_new_inv_
.sym 82875 U$$2.picorv32.instr_srai
.sym 82877 U$$2.picorv32.instr_bge
.sym 82878 $abc$27913$new_n2924_
.sym 82879 $abc$27913$new_n2926_
.sym 82882 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 82883 U$$2.picorv32.alu_eq
.sym 82885 U$$2.picorv32.instr_bge
.sym 82886 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 82888 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 82889 U$$2.picorv32.instr_sra
.sym 82890 U$$2.picorv32.cpu_state[4]
.sym 82892 U$$2.picorv32.cpu_state[4]
.sym 82893 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 82894 U$$2.picorv32.instr_srai
.sym 82895 U$$2.picorv32.instr_sra
.sym 82898 U$$2.picorv32.instr_blt
.sym 82899 U$$2.picorv32.instr_lw
.sym 82900 U$$2.picorv32.instr_and
.sym 82901 U$$2.picorv32.instr_bne
.sym 82906 U$$2.picorv32.is_alu_reg_imm
.sym 82910 U$$2.picorv32.instr_bne
.sym 82911 U$$2.picorv32.instr_bge
.sym 82912 U$$2.picorv32.alu_eq
.sym 82913 U$$2.picorv32.alu_lts
.sym 82916 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 82917 U$$2.picorv32.is_slti_blt_slt
.sym 82918 U$$2.picorv32.instr_bne
.sym 82919 U$$2.picorv32.alu_eq
.sym 82923 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 82924 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 82925 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 82928 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3303.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8664_Y_new_inv_
.sym 82929 U$$2.picorv32.instr_bgeu
.sym 82930 $abc$27913$new_n2926_
.sym 82931 U$$2.picorv32.instr_bge
.sym 82934 $abc$27913$new_n2924_
.sym 82935 U$$2.picorv32.alu_lts
.sym 82936 $abc$27913$new_n2925_
.sym 82937 U$$2.picorv32.is_slti_blt_slt
.sym 82939 cd_sync_clk16_0__i_$glb_clk
.sym 82940 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 82941 $abc$27913$new_n2589_
.sym 82942 U$$2.picorv32.instr_srl
.sym 82943 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 82944 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 82945 U$$2.picorv32.instr_andi
.sym 82946 U$$2.picorv32.instr_xor
.sym 82947 U$$2.picorv32.instr_sra
.sym 82948 U$$2.picorv32.instr_xori
.sym 82955 U$$2.picorv32.mem_rdata_q[12]
.sym 82958 U$$2.picorv32.mem_rdata_q[12]
.sym 82959 U$$2.picorv32.latched_rd[4]
.sym 82963 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[7]
.sym 82967 $abc$27913$new_n3272_
.sym 82970 U$$2.picorv32.mem_rdata_q[14]
.sym 82972 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 82973 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 82974 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 82975 U$$2.picorv32.mem_do_prefetch
.sym 82976 U$$2.picorv32.instr_sub
.sym 82983 $abc$27913$new_n2590_
.sym 82984 U$$2.picorv32.is_sb_sh_sw
.sym 82985 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 82992 U$$2.picorv32.is_sb_sh_sw
.sym 82997 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 82998 $abc$27913$new_n2589_
.sym 83005 U$$2.picorv32.mem_rdata_q[12]
.sym 83007 U$$2.picorv32.mem_rdata_q[13]
.sym 83008 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 83009 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 83012 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 83013 U$$2.picorv32.mem_rdata_q[14]
.sym 83015 U$$2.picorv32.mem_rdata_q[13]
.sym 83016 U$$2.picorv32.mem_rdata_q[12]
.sym 83017 U$$2.picorv32.mem_rdata_q[14]
.sym 83018 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 83021 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 83022 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 83027 U$$2.picorv32.mem_rdata_q[13]
.sym 83028 U$$2.picorv32.is_sb_sh_sw
.sym 83029 U$$2.picorv32.mem_rdata_q[14]
.sym 83030 U$$2.picorv32.mem_rdata_q[12]
.sym 83034 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 83036 U$$2.picorv32.is_sb_sh_sw
.sym 83039 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 83041 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 83045 $abc$27913$new_n2590_
.sym 83046 $abc$27913$new_n2589_
.sym 83052 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 83053 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 83057 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 83058 U$$2.picorv32.is_sb_sh_sw
.sym 83061 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 83062 cd_sync_clk16_0__i_$glb_clk
.sym 83064 U$$2.picorv32.mem_rdata_q[13]
.sym 83065 U$$2.picorv32.instr_srli
.sym 83066 $abc$27913$new_n2592_
.sym 83067 U$$2.picorv32.instr_slli
.sym 83068 U$$2.picorv32.instr_srai
.sym 83069 $abc$27913$new_n3292_
.sym 83076 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 83078 U$$2.picorv32.is_slti_blt_slt
.sym 83079 U$$2.picorv32.cpuregs_wrdata[12]
.sym 83083 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[15]
.sym 83084 $abc$27913$auto$rtlil.cc:1969:NotGate$27655
.sym 83087 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 83095 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 83098 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 83108 U$$2.picorv32.mem_rdata_q[13]
.sym 83110 $abc$27913$new_n2588_
.sym 83111 $abc$27913$new_n2591_
.sym 83112 U$$2.picorv32.instr_sb
.sym 83116 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 83117 U$$2.picorv32.instr_add
.sym 83118 U$$2.picorv32.instr_srai
.sym 83119 U$$2.picorv32.instr_lhu
.sym 83120 U$$2.picorv32.instr_xori
.sym 83121 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 83123 $abc$27913$new_n2592_
.sym 83125 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 83126 $abc$27913$new_n3292_
.sym 83128 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 83129 U$$2.picorv32.instr_sll
.sym 83130 U$$2.picorv32.mem_rdata_q[14]
.sym 83131 U$$2.picorv32.mem_rdata_q[12]
.sym 83132 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 83133 $abc$27913$new_n2586_
.sym 83134 U$$2.picorv32.instr_sub
.sym 83136 U$$2.picorv32.instr_addi
.sym 83140 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 83141 $abc$27913$new_n3292_
.sym 83145 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 83147 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 83150 $abc$27913$new_n2591_
.sym 83151 $abc$27913$new_n2586_
.sym 83152 $abc$27913$new_n2592_
.sym 83153 $abc$27913$new_n2588_
.sym 83156 U$$2.picorv32.instr_sb
.sym 83157 U$$2.picorv32.instr_addi
.sym 83158 U$$2.picorv32.instr_lhu
.sym 83159 U$$2.picorv32.instr_xori
.sym 83163 $abc$27913$new_n3292_
.sym 83165 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 83168 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 83171 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 83174 U$$2.picorv32.instr_srai
.sym 83175 U$$2.picorv32.instr_sll
.sym 83176 U$$2.picorv32.instr_sub
.sym 83177 U$$2.picorv32.instr_add
.sym 83180 U$$2.picorv32.mem_rdata_q[12]
.sym 83181 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 83182 U$$2.picorv32.mem_rdata_q[13]
.sym 83183 U$$2.picorv32.mem_rdata_q[14]
.sym 83184 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 83185 cd_sync_clk16_0__i_$glb_clk
.sym 83186 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 83191 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 83192 U$$2.picorv32.instr_sub
.sym 83194 U$$2.picorv32.instr_addi
.sym 83202 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 83203 U$$2.picorv32.is_alu_reg_imm
.sym 83205 U$$2.picorv32.latched_rd[1]
.sym 83208 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[6]
.sym 83219 U$$2.picorv32.is_alu_reg_reg
.sym 83228 U$$2.picorv32.mem_rdata_q[13]
.sym 83230 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 83232 $PACKER_VCC_NET
.sym 83233 cd_sync.timer[5]
.sym 83234 cd_sync.timer[6]
.sym 83235 U$$2.picorv32.mem_rdata_q[12]
.sym 83237 $abc$27913$new_n3272_
.sym 83238 cd_sync.timer[2]
.sym 83239 cd_sync.timer[3]
.sym 83240 cd_sync.timer[4]
.sym 83241 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 83242 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 83243 cd_sync.timer[7]
.sym 83244 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19673
.sym 83248 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 83250 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5561[0]_new_inv_
.sym 83255 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5561[1]_new_inv_
.sym 83257 cd_sync.timer[0]
.sym 83258 cd_sync.timer[1]
.sym 83261 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5561[1]_new_inv_
.sym 83263 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5561[0]_new_inv_
.sym 83268 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 83270 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 83273 cd_sync.timer[0]
.sym 83279 cd_sync.timer[4]
.sym 83280 cd_sync.timer[7]
.sym 83281 cd_sync.timer[5]
.sym 83282 cd_sync.timer[6]
.sym 83285 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19673
.sym 83292 $PACKER_VCC_NET
.sym 83294 cd_sync.timer[0]
.sym 83297 cd_sync.timer[0]
.sym 83298 cd_sync.timer[2]
.sym 83299 cd_sync.timer[3]
.sym 83300 cd_sync.timer[1]
.sym 83303 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 83304 U$$2.picorv32.mem_rdata_q[13]
.sym 83305 U$$2.picorv32.mem_rdata_q[12]
.sym 83306 $abc$27913$new_n3272_
.sym 83307 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 83308 cd_sync_clk16_0__i_$glb_clk
.sym 83313 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 83316 cd_sync.timer[1]
.sym 83326 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 83330 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 83353 cd_sync.timer[2]
.sym 83356 cd_sync.timer[0]
.sym 83362 cd_sync.timer[3]
.sym 83363 cd_sync.timer[4]
.sym 83373 cd_sync.timer[1]
.sym 83374 cd_sync.timer[7]
.sym 83378 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 83380 cd_sync.timer[5]
.sym 83381 cd_sync.timer[6]
.sym 83383 $nextpnr_ICESTORM_LC_4$O
.sym 83385 cd_sync.timer[0]
.sym 83389 $auto$alumacc.cc:474:replace_alu$4962.C[2]
.sym 83391 cd_sync.timer[1]
.sym 83395 $auto$alumacc.cc:474:replace_alu$4962.C[3]
.sym 83398 cd_sync.timer[2]
.sym 83399 $auto$alumacc.cc:474:replace_alu$4962.C[2]
.sym 83401 $auto$alumacc.cc:474:replace_alu$4962.C[4]
.sym 83403 cd_sync.timer[3]
.sym 83405 $auto$alumacc.cc:474:replace_alu$4962.C[3]
.sym 83407 $auto$alumacc.cc:474:replace_alu$4962.C[5]
.sym 83409 cd_sync.timer[4]
.sym 83411 $auto$alumacc.cc:474:replace_alu$4962.C[4]
.sym 83413 $auto$alumacc.cc:474:replace_alu$4962.C[6]
.sym 83415 cd_sync.timer[5]
.sym 83417 $auto$alumacc.cc:474:replace_alu$4962.C[5]
.sym 83419 $auto$alumacc.cc:474:replace_alu$4962.C[7]
.sym 83421 cd_sync.timer[6]
.sym 83423 $auto$alumacc.cc:474:replace_alu$4962.C[6]
.sym 83428 cd_sync.timer[7]
.sym 83429 $auto$alumacc.cc:474:replace_alu$4962.C[7]
.sym 83430 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 83431 cd_sync_clk16_0__i_$glb_clk
.sym 83448 U$$2.picorv32.latched_rd[1]
.sym 85009 U$$2.picorv32.pcpi_mul.next_rs1[58]
.sym 85012 U$$2.picorv32.pcpi_mul.next_rs1[55]
.sym 85014 U$$2.picorv32.pcpi_mul.next_rs1[56]
.sym 85015 U$$2.picorv32.pcpi_mul.next_rs1[57]
.sym 85019 U$$2.picorv32.pcpi_rs1[14]
.sym 85028 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 85032 U$$2.picorv32.instr_sub
.sym 85053 U$$2.picorv32.pcpi_mul.next_rs1[60]
.sym 85076 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85077 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85079 U$$2.picorv32.pcpi_mul.next_rs1[61]
.sym 85097 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85098 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85099 U$$2.picorv32.pcpi_mul.next_rs1[61]
.sym 85102 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85103 U$$2.picorv32.pcpi_mul.next_rs1[60]
.sym 85105 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85130 cd_sync.ready_$glb_ce
.sym 85131 cd_sync_clk16_0__i_$glb_clk
.sym 85137 U$$2.picorv32.pcpi_mul.next_rs1[53]
.sym 85141 U$$2.picorv32.pcpi_mul.next_rs1[52]
.sym 85142 U$$2.picorv32.pcpi_mul.next_rs1[54]
.sym 85144 U$$2.picorv32.pcpi_mul.next_rs1[51]
.sym 85228 U$$2.picorv32.pcpi_mul.next_rs1[50]
.sym 85229 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85234 U$$2.picorv32.pcpi_mul.next_rs1[34]
.sym 85235 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85237 U$$2.picorv32.pcpi_mul.next_rs1[51]
.sym 85243 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85244 U$$2.picorv32.pcpi_mul.next_rs1[35]
.sym 85259 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85260 U$$2.picorv32.pcpi_mul.next_rs1[50]
.sym 85261 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85271 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85273 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85274 U$$2.picorv32.pcpi_mul.next_rs1[35]
.sym 85283 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85284 U$$2.picorv32.pcpi_mul.next_rs1[51]
.sym 85285 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85290 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85291 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85292 U$$2.picorv32.pcpi_mul.next_rs1[34]
.sym 85293 cd_sync.ready_$glb_ce
.sym 85294 cd_sync_clk16_0__i_$glb_clk
.sym 85296 U$$2.picorv32.pcpi_mul.next_rs1[39]
.sym 85298 U$$2.picorv32.pcpi_mul.next_rs1[36]
.sym 85299 U$$2.picorv32.pcpi_mul.next_rs1[40]
.sym 85301 U$$2.picorv32.pcpi_mul.next_rs1[38]
.sym 85302 U$$2.picorv32.pcpi_mul.next_rs1[35]
.sym 85303 U$$2.picorv32.pcpi_mul.next_rs1[37]
.sym 85307 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 85319 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85328 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85331 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85339 U$$2.picorv32.pcpi_mul.next_rs1[49]
.sym 85346 U$$2.picorv32.pcpi_mul.next_rs1[46]
.sym 85353 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85354 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85360 U$$2.picorv32.pcpi_mul.next_rs1[43]
.sym 85361 U$$2.picorv32.pcpi_mul.next_rs1[48]
.sym 85363 U$$2.picorv32.pcpi_mul.next_rs1[42]
.sym 85364 U$$2.picorv32.pcpi_mul.next_rs1[44]
.sym 85366 U$$2.picorv32.pcpi_mul.next_rs1[47]
.sym 85367 U$$2.picorv32.pcpi_mul.next_rs1[45]
.sym 85370 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85372 U$$2.picorv32.pcpi_mul.next_rs1[49]
.sym 85373 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85377 U$$2.picorv32.pcpi_mul.next_rs1[47]
.sym 85378 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85379 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85382 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85383 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85385 U$$2.picorv32.pcpi_mul.next_rs1[43]
.sym 85388 U$$2.picorv32.pcpi_mul.next_rs1[45]
.sym 85389 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85390 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85395 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85396 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85397 U$$2.picorv32.pcpi_mul.next_rs1[42]
.sym 85400 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85402 U$$2.picorv32.pcpi_mul.next_rs1[48]
.sym 85403 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85406 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85407 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85408 U$$2.picorv32.pcpi_mul.next_rs1[46]
.sym 85412 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 85413 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85415 U$$2.picorv32.pcpi_mul.next_rs1[44]
.sym 85416 cd_sync.ready_$glb_ce
.sym 85417 cd_sync_clk16_0__i_$glb_clk
.sym 85430 U$$2.picorv32.pcpi_rs1[3]
.sym 85443 U$$2.picorv32.pcpi_rs1[31]
.sym 85573 U$$2.picorv32.pcpi_rs1[20]
.sym 85575 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 85577 U$$2.picorv32.pcpi_rs1[20]
.sym 85583 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85585 U$$2.picorv32.pcpi_rs1[17]
.sym 85587 U$$2.picorv32.pcpi_rs1[18]
.sym 85589 U$$2.picorv32.pcpi_mul.next_rs1[20]
.sym 85591 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85594 U$$2.picorv32.pcpi_mul.next_rs1[19]
.sym 85595 U$$2.picorv32.pcpi_mul.next_rs1[8]
.sym 85597 U$$2.picorv32.pcpi_rs1[20]
.sym 85601 U$$2.picorv32.pcpi_mul.next_rs1[18]
.sym 85602 U$$2.picorv32.pcpi_rs1[8]
.sym 85611 U$$2.picorv32.pcpi_mul.next_rs1[17]
.sym 85613 U$$2.picorv32.pcpi_rs1[19]
.sym 85617 U$$2.picorv32.pcpi_rs1[8]
.sym 85618 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85619 U$$2.picorv32.pcpi_mul.next_rs1[8]
.sym 85628 U$$2.picorv32.pcpi_mul.next_rs1[19]
.sym 85629 U$$2.picorv32.pcpi_rs1[19]
.sym 85631 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85634 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85636 U$$2.picorv32.pcpi_rs1[20]
.sym 85637 U$$2.picorv32.pcpi_mul.next_rs1[20]
.sym 85640 U$$2.picorv32.pcpi_rs1[18]
.sym 85641 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85642 U$$2.picorv32.pcpi_mul.next_rs1[18]
.sym 85653 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85654 U$$2.picorv32.pcpi_rs1[17]
.sym 85655 U$$2.picorv32.pcpi_mul.next_rs1[17]
.sym 85662 cd_sync.ready_$glb_ce
.sym 85663 cd_sync_clk16_0__i_$glb_clk
.sym 85683 U$$2.picorv32.pcpi_rs1[18]
.sym 85687 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85689 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 85706 U$$2.picorv32.pcpi_mul.next_rs1[13]
.sym 85711 U$$2.picorv32.pcpi_rs1[15]
.sym 85712 U$$2.picorv32.pcpi_mul.next_rs1[16]
.sym 85715 U$$2.picorv32.pcpi_mul.next_rs1[14]
.sym 85716 U$$2.picorv32.pcpi_mul.next_rs1[11]
.sym 85717 U$$2.picorv32.pcpi_mul.next_rs1[15]
.sym 85719 U$$2.picorv32.pcpi_mul.next_rs1[12]
.sym 85721 U$$2.picorv32.pcpi_mul.next_rs1[10]
.sym 85722 U$$2.picorv32.pcpi_rs1[11]
.sym 85723 U$$2.picorv32.pcpi_rs1[14]
.sym 85726 U$$2.picorv32.pcpi_rs1[16]
.sym 85727 U$$2.picorv32.pcpi_rs1[13]
.sym 85728 U$$2.picorv32.pcpi_mul.next_rs1[9]
.sym 85730 U$$2.picorv32.pcpi_rs1[9]
.sym 85732 U$$2.picorv32.pcpi_rs1[12]
.sym 85734 U$$2.picorv32.pcpi_rs1[10]
.sym 85736 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85740 U$$2.picorv32.pcpi_rs1[14]
.sym 85741 U$$2.picorv32.pcpi_mul.next_rs1[14]
.sym 85742 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85745 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85746 U$$2.picorv32.pcpi_mul.next_rs1[15]
.sym 85747 U$$2.picorv32.pcpi_rs1[15]
.sym 85752 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85753 U$$2.picorv32.pcpi_mul.next_rs1[12]
.sym 85754 U$$2.picorv32.pcpi_rs1[12]
.sym 85758 U$$2.picorv32.pcpi_mul.next_rs1[16]
.sym 85759 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85760 U$$2.picorv32.pcpi_rs1[16]
.sym 85763 U$$2.picorv32.pcpi_mul.next_rs1[9]
.sym 85764 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85766 U$$2.picorv32.pcpi_rs1[9]
.sym 85769 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85770 U$$2.picorv32.pcpi_mul.next_rs1[13]
.sym 85771 U$$2.picorv32.pcpi_rs1[13]
.sym 85775 U$$2.picorv32.pcpi_mul.next_rs1[10]
.sym 85776 U$$2.picorv32.pcpi_rs1[10]
.sym 85778 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85781 U$$2.picorv32.pcpi_mul.next_rs1[11]
.sym 85783 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 85784 U$$2.picorv32.pcpi_rs1[11]
.sym 85785 cd_sync.ready_$glb_ce
.sym 85786 cd_sync_clk16_0__i_$glb_clk
.sym 85798 U$$2.picorv32.pcpi_rs1[14]
.sym 85799 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 85812 U$$2.picorv32.pcpi_rs2[10]
.sym 85814 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85816 U$$2.picorv32.pcpi_rs1[9]
.sym 85818 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85820 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[28]_new_
.sym 85821 U$$2.picorv32.pcpi_rs1[3]
.sym 85822 U$$2.picorv32.pcpi_rs1[11]
.sym 85830 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 85831 U$$2.picorv32.pcpi_rs1[0]
.sym 85834 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[11]_new_
.sym 85835 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12834[0]_new_inv_
.sym 85836 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12834[1]_new_
.sym 85838 $PACKER_VCC_NET
.sym 85840 U$$2.picorv32.alu_add_sub[28]
.sym 85842 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 85844 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85847 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85850 U$$2.picorv32.pcpi_rs2[28]
.sym 85853 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[28]_new_
.sym 85854 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 85855 U$$2.picorv32.pcpi_rs1[28]
.sym 85857 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 85858 U$$2.picorv32.pcpi_rs2[28]
.sym 85862 U$$2.picorv32.pcpi_rs2[28]
.sym 85865 U$$2.picorv32.pcpi_rs1[28]
.sym 85874 U$$2.picorv32.alu_add_sub[28]
.sym 85875 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12834[1]_new_
.sym 85876 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12834[0]_new_inv_
.sym 85877 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 85882 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[11]_new_
.sym 85883 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85893 U$$2.picorv32.pcpi_rs1[0]
.sym 85894 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 85895 $PACKER_VCC_NET
.sym 85898 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 85899 U$$2.picorv32.pcpi_rs2[28]
.sym 85900 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 85901 U$$2.picorv32.pcpi_rs1[28]
.sym 85906 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[28]_new_
.sym 85907 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85909 cd_sync_clk16_0__i_$glb_clk
.sym 85922 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 85935 U$$2.picorv32.pcpi_rs2[17]
.sym 85937 U$$2.picorv32.pcpi_rs1[10]
.sym 85943 U$$2.picorv32.pcpi_rs1[11]
.sym 85944 U$$2.picorv32.pcpi_rs1[3]
.sym 85946 U$$2.picorv32.pcpi_rs1[31]
.sym 85952 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[10]_new_
.sym 85953 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[17]_new_
.sym 85955 U$$2.picorv32.pcpi_rs1[10]
.sym 85956 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 85957 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[11]_new_
.sym 85960 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[10]_new_
.sym 85961 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 85963 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[21]_new_
.sym 85964 U$$2.picorv32.pcpi_rs2[11]
.sym 85965 U$$2.picorv32.alu_add_sub[17]
.sym 85967 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12988[0]_new_inv_
.sym 85968 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12926[1]_new_
.sym 85969 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 85971 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12926[0]_new_inv_
.sym 85972 U$$2.picorv32.pcpi_rs2[10]
.sym 85973 U$$2.picorv32.pcpi_rs2[17]
.sym 85974 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85976 U$$2.picorv32.pcpi_rs1[17]
.sym 85980 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 85982 U$$2.picorv32.pcpi_rs1[11]
.sym 85985 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85986 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[17]_new_
.sym 85992 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12988[0]_new_inv_
.sym 85993 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[10]_new_
.sym 85994 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 85997 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[21]_new_
.sym 85998 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[17]_new_
.sym 85999 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[10]_new_
.sym 86000 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[11]_new_
.sym 86003 U$$2.picorv32.pcpi_rs2[17]
.sym 86004 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 86005 U$$2.picorv32.pcpi_rs1[17]
.sym 86006 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86009 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12926[1]_new_
.sym 86010 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 86011 U$$2.picorv32.alu_add_sub[17]
.sym 86012 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12926[0]_new_inv_
.sym 86015 U$$2.picorv32.pcpi_rs2[11]
.sym 86017 U$$2.picorv32.pcpi_rs1[11]
.sym 86027 U$$2.picorv32.pcpi_rs1[10]
.sym 86028 U$$2.picorv32.pcpi_rs2[10]
.sym 86029 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86030 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 86032 cd_sync_clk16_0__i_$glb_clk
.sym 86044 U$$2.picorv32.mem_rdata_q[12]
.sym 86058 U$$2.picorv32.pcpi_rs1[17]
.sym 86060 U$$2.picorv32.pcpi_rs1[14]
.sym 86062 U$$2.picorv32.pcpi_rs1[17]
.sym 86067 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86069 U$$2.picorv32.pcpi_rs1[20]
.sym 86076 U$$2.picorv32.pcpi_rs1[17]
.sym 86077 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[0]
.sym 86078 U$$2.picorv32.mem_la_wdata[0]
.sym 86082 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[25]_new_
.sym 86085 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 86086 $abc$27913$new_n3223_
.sym 86090 $abc$27913$new_n3216_
.sym 86092 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[28]_new_
.sym 86093 U$$2.picorv32.instr_sub
.sym 86094 U$$2.picorv32.pcpi_rs2[25]
.sym 86095 U$$2.picorv32.pcpi_rs2[17]
.sym 86096 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[0]
.sym 86097 U$$2.picorv32.pcpi_rs1[10]
.sym 86100 U$$2.picorv32.pcpi_rs1[0]
.sym 86101 U$$2.picorv32.pcpi_rs2[10]
.sym 86105 U$$2.picorv32.pcpi_rs1[25]
.sym 86110 U$$2.picorv32.pcpi_rs1[10]
.sym 86111 U$$2.picorv32.pcpi_rs2[10]
.sym 86116 U$$2.picorv32.pcpi_rs1[17]
.sym 86117 U$$2.picorv32.pcpi_rs2[17]
.sym 86126 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[0]
.sym 86127 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[0]
.sym 86129 U$$2.picorv32.instr_sub
.sym 86133 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 86135 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[25]_new_
.sym 86138 U$$2.picorv32.mem_la_wdata[0]
.sym 86139 U$$2.picorv32.pcpi_rs1[0]
.sym 86144 $abc$27913$new_n3223_
.sym 86145 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[25]_new_
.sym 86146 $abc$27913$new_n3216_
.sym 86147 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[28]_new_
.sym 86150 U$$2.picorv32.pcpi_rs1[25]
.sym 86152 U$$2.picorv32.pcpi_rs2[25]
.sym 86155 cd_sync_clk16_0__i_$glb_clk
.sym 86172 U$$2.picorv32.mem_la_wdata[0]
.sym 86181 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86183 U$$2.picorv32.pcpi_rs1[20]
.sym 86185 $PACKER_VCC_NET
.sym 86199 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$and$/usr/local/bin/../share/yosys/techmap.v:434$8669_Y[0]_new_
.sym 86200 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[13]_new_
.sym 86209 U$$2.picorv32.alu_add_sub[0]
.sym 86210 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 86212 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[2]_new_
.sym 86214 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 86217 U$$2.picorv32.mem_la_wdata[0]
.sym 86218 U$$2.picorv32.pcpi_rs1[0]
.sym 86222 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86224 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 86225 U$$2.picorv32.mem_la_wdata[0]
.sym 86226 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 86227 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13038[0]_new_inv_
.sym 86228 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[0]_new_
.sym 86237 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[0]_new_
.sym 86239 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 86243 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13038[0]_new_inv_
.sym 86244 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$and$/usr/local/bin/../share/yosys/techmap.v:434$8669_Y[0]_new_
.sym 86245 U$$2.picorv32.alu_add_sub[0]
.sym 86246 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 86261 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86262 U$$2.picorv32.mem_la_wdata[0]
.sym 86263 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 86264 U$$2.picorv32.pcpi_rs1[0]
.sym 86268 U$$2.picorv32.mem_la_wdata[0]
.sym 86269 U$$2.picorv32.pcpi_rs1[0]
.sym 86273 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[2]_new_
.sym 86274 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[13]_new_
.sym 86275 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[0]_new_
.sym 86276 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 86291 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 86300 U$$2.picorv32.cpuregs_wrdata[7]
.sym 86303 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[12]
.sym 86306 U$$2.picorv32.pcpi_rs1[11]
.sym 86307 U$$2.picorv32.instr_sub
.sym 86308 U$$2.picorv32.pcpi_rs1[3]
.sym 86309 U$$2.picorv32.cpuregs_wrdata[13]
.sym 86310 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 86311 U$$2.picorv32.pcpi_rs1[31]
.sym 86312 U$$2.picorv32.pcpi_rs1[9]
.sym 86314 $abc$27913$new_n2717_
.sym 86415 U$$2.picorv32.cpuregs_wrdata[11]
.sym 86416 U$$2.picorv32.cpuregs_wrdata[12]
.sym 86418 U$$2.picorv32.cpuregs_wrdata[21]
.sym 86420 U$$2.picorv32.cpuregs_wrdata[14]
.sym 86425 U$$2.picorv32.cpuregs_wrdata[24]
.sym 86426 U$$2.picorv32.cpuregs_wrdata[15]
.sym 86428 U$$2.picorv32.pcpi_rs1[10]
.sym 86429 $PACKER_VCC_NET
.sym 86430 U$$2.picorv32.pcpi_rs1[31]
.sym 86431 $abc$27913$new_n2703_
.sym 86433 $abc$27913$new_n2851_
.sym 86434 U$$2.picorv32.pcpi_rs1[11]
.sym 86436 U$$2.picorv32.pcpi_rs1[3]
.sym 86438 U$$2.picorv32.instr_sub
.sym 86444 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[2]
.sym 86448 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[1]
.sym 86449 $abc$27913$new_n2703_
.sym 86450 U$$2.picorv32.pcpi_rs1[17]
.sym 86451 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[1]
.sym 86452 U$$2.picorv32.pcpi_rs1[10]
.sym 86453 U$$2.picorv32.pcpi_rs1[16]
.sym 86454 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 86455 U$$2.picorv32.pcpi_rs1[19]
.sym 86457 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 86458 U$$2.picorv32.pcpi_rs1[17]
.sym 86459 $abc$27913$new_n2799_
.sym 86462 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[2]
.sym 86464 $abc$27913$new_n2794_
.sym 86465 U$$2.picorv32.pcpi_rs1[18]
.sym 86467 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 86468 $abc$27913$new_n2800_
.sym 86471 $abc$27913$new_n2793_
.sym 86473 U$$2.picorv32.pcpi_rs1[12]
.sym 86474 $abc$27913$new_n2717_
.sym 86475 $abc$27913$new_n2597_
.sym 86477 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[1]
.sym 86478 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[1]
.sym 86479 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 86480 $abc$27913$new_n2703_
.sym 86483 $abc$27913$new_n2717_
.sym 86484 U$$2.picorv32.pcpi_rs1[17]
.sym 86485 $abc$27913$new_n2800_
.sym 86486 $abc$27913$new_n2799_
.sym 86489 U$$2.picorv32.pcpi_rs1[12]
.sym 86490 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 86491 $abc$27913$new_n2597_
.sym 86492 U$$2.picorv32.pcpi_rs1[10]
.sym 86495 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 86496 $abc$27913$new_n2597_
.sym 86497 U$$2.picorv32.pcpi_rs1[17]
.sym 86498 U$$2.picorv32.pcpi_rs1[19]
.sym 86501 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[2]
.sym 86502 $abc$27913$new_n2703_
.sym 86503 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[2]
.sym 86504 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 86513 $abc$27913$new_n2793_
.sym 86514 $abc$27913$new_n2717_
.sym 86515 $abc$27913$new_n2794_
.sym 86516 U$$2.picorv32.pcpi_rs1[18]
.sym 86519 U$$2.picorv32.pcpi_rs1[18]
.sym 86520 $abc$27913$new_n2597_
.sym 86521 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 86522 U$$2.picorv32.pcpi_rs1[16]
.sym 86529 $abc$27913$new_n2702_
.sym 86533 $abc$27913$new_n2852_
.sym 86536 U$$2.picorv32.instr_sub
.sym 86539 U$$2.picorv32.cpuregs_wrdata[28]
.sym 86540 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 86541 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[8]
.sym 86542 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[13]
.sym 86543 U$$2.picorv32.cpuregs_wrdata[4]
.sym 86544 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[1]
.sym 86545 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 86547 U$$2.picorv32.cpuregs_wrdata[25]
.sym 86548 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[2]
.sym 86549 U$$2.picorv32.cpuregs_wrdata[28]
.sym 86551 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86552 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86553 U$$2.picorv32.pcpi_rs1[20]
.sym 86554 U$$2.picorv32.pcpi_rs1[17]
.sym 86555 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[7]
.sym 86556 U$$2.picorv32.pcpi_rs1[14]
.sym 86558 $abc$27913$new_n2890_
.sym 86559 $abc$27913$new_n2597_
.sym 86560 U$$2.picorv32.pcpi_rs1[11]
.sym 86567 $abc$27913$new_n2835_
.sym 86568 $abc$27913$new_n4647_
.sym 86569 $abc$27913$new_n2797_
.sym 86570 $abc$27913$new_n4654_
.sym 86571 U$$2.picorv32.pcpi_rs1[9]
.sym 86572 U$$2.picorv32.cpu_state[5]
.sym 86573 $abc$27913$new_n2889_
.sym 86574 $abc$27913$new_n2798_
.sym 86576 $abc$27913$new_n2796_
.sym 86577 $abc$27913$new_n2837_
.sym 86578 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 86579 $abc$27913$new_n2849_
.sym 86580 U$$2.picorv32.cpu_state[5]
.sym 86581 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[11]
.sym 86582 $abc$27913$new_n2886_
.sym 86583 $abc$27913$new_n2717_
.sym 86584 $abc$27913$new_n2890_
.sym 86585 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86586 $abc$27913$new_n2848_
.sym 86589 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[9]
.sym 86590 $abc$27913$new_n2852_
.sym 86591 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86593 $abc$27913$new_n2851_
.sym 86594 $abc$27913$new_n2839_
.sym 86596 $abc$27913$new_n2850_
.sym 86598 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[3]
.sym 86600 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86601 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[11]
.sym 86602 U$$2.picorv32.cpu_state[5]
.sym 86603 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86606 $abc$27913$new_n4647_
.sym 86607 $abc$27913$new_n2835_
.sym 86608 $abc$27913$new_n2837_
.sym 86609 $abc$27913$new_n2839_
.sym 86612 $abc$27913$new_n2886_
.sym 86613 $abc$27913$new_n2890_
.sym 86614 $abc$27913$new_n2889_
.sym 86615 $abc$27913$new_n4654_
.sym 86618 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86619 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86620 U$$2.picorv32.cpu_state[5]
.sym 86621 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[9]
.sym 86624 $abc$27913$new_n2850_
.sym 86625 $abc$27913$new_n2848_
.sym 86627 $abc$27913$new_n2849_
.sym 86630 $abc$27913$new_n2851_
.sym 86631 $abc$27913$new_n2717_
.sym 86632 $abc$27913$new_n2852_
.sym 86633 U$$2.picorv32.pcpi_rs1[9]
.sym 86636 $abc$27913$new_n2796_
.sym 86638 $abc$27913$new_n2797_
.sym 86639 $abc$27913$new_n2798_
.sym 86642 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86643 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[3]
.sym 86644 U$$2.picorv32.cpu_state[5]
.sym 86645 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86646 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 86647 cd_sync_clk16_0__i_$glb_clk
.sym 86653 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 86657 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[15]
.sym 86659 U$$2.picorv32.instr_ori
.sym 86661 U$$2.picorv32.cpuregs_wrdata[9]
.sym 86664 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[3]
.sym 86665 U$$2.picorv32.pcpi_rs1[11]
.sym 86668 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[11]
.sym 86669 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[11]
.sym 86670 U$$2.picorv32.cpuregs_wrdata[8]
.sym 86671 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[15]
.sym 86672 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 86673 $PACKER_VCC_NET
.sym 86674 U$$2.picorv32.pcpi_rs1[3]
.sym 86675 $abc$27913$new_n2702_
.sym 86677 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86678 U$$2.picorv32.pcpi_rs1[9]
.sym 86679 U$$2.picorv32.pcpi_rs1[20]
.sym 86680 $abc$27913$new_n2839_
.sym 86681 U$$2.picorv32.latched_rd[3]
.sym 86682 U$$2.picorv32.cpu_state[5]
.sym 86684 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 86690 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[20]
.sym 86692 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86696 $abc$27913$new_n2777_
.sym 86698 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86700 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86701 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 86702 $abc$27913$new_n2778_
.sym 86703 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[17]
.sym 86705 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[18]
.sym 86706 U$$2.picorv32.cpu_state[5]
.sym 86709 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[5]
.sym 86710 U$$2.picorv32.pcpi_rs1[8]
.sym 86711 U$$2.picorv32.pcpi_rs1[10]
.sym 86714 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 86715 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[7]
.sym 86716 $abc$27913$new_n2779_
.sym 86717 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[14]
.sym 86719 $abc$27913$new_n2597_
.sym 86723 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86724 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86725 U$$2.picorv32.cpu_state[5]
.sym 86726 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[5]
.sym 86729 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86730 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[17]
.sym 86731 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86732 U$$2.picorv32.cpu_state[5]
.sym 86735 U$$2.picorv32.cpu_state[5]
.sym 86736 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86737 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[18]
.sym 86738 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86741 U$$2.picorv32.pcpi_rs1[10]
.sym 86742 U$$2.picorv32.pcpi_rs1[8]
.sym 86743 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 86744 $abc$27913$new_n2597_
.sym 86747 U$$2.picorv32.cpu_state[5]
.sym 86748 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86749 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[20]
.sym 86750 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86753 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86754 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[14]
.sym 86755 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86756 U$$2.picorv32.cpu_state[5]
.sym 86759 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[7]
.sym 86760 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86761 U$$2.picorv32.cpu_state[5]
.sym 86762 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86765 $abc$27913$new_n2779_
.sym 86767 $abc$27913$new_n2778_
.sym 86768 $abc$27913$new_n2777_
.sym 86769 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 86770 cd_sync_clk16_0__i_$glb_clk
.sym 86774 $abc$27913$new_n2819_
.sym 86783 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 86785 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 86788 U$$2.picorv32.cpuregs_wrdata[22]
.sym 86791 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[17]
.sym 86793 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[18]
.sym 86794 U$$2.picorv32.cpuregs_wrdata[7]
.sym 86798 U$$2.picorv32.pcpi_rs1[31]
.sym 86800 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 86802 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 86806 U$$2.picorv32.instr_sub
.sym 86813 U$$2.picorv32.pcpi_rs1[15]
.sym 86814 $abc$27913$new_n2819_
.sym 86815 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[25]
.sym 86816 $abc$27913$new_n4624_
.sym 86817 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[26]
.sym 86818 $abc$27913$new_n4642_
.sym 86819 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[31]
.sym 86820 $abc$27913$new_n2692_
.sym 86821 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 86824 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[11]
.sym 86825 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[3]
.sym 86826 $abc$27913$new_n2815_
.sym 86828 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 86829 $abc$27913$new_n2817_
.sym 86831 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 86834 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[11]
.sym 86835 $abc$27913$new_n2702_
.sym 86836 $abc$27913$new_n2597_
.sym 86837 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86839 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86840 U$$2.picorv32.pcpi_rs1[13]
.sym 86841 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 86842 U$$2.picorv32.cpu_state[5]
.sym 86844 $abc$27913$new_n2703_
.sym 86846 U$$2.picorv32.pcpi_rs1[13]
.sym 86847 $abc$27913$new_n2597_
.sym 86848 U$$2.picorv32.pcpi_rs1[15]
.sym 86849 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 86852 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 86853 $abc$27913$new_n2703_
.sym 86854 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[11]
.sym 86855 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[11]
.sym 86858 U$$2.picorv32.cpu_state[5]
.sym 86859 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86860 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[25]
.sym 86861 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86864 $abc$27913$new_n4642_
.sym 86865 $abc$27913$new_n2815_
.sym 86866 $abc$27913$new_n2819_
.sym 86867 $abc$27913$new_n2817_
.sym 86870 $abc$27913$new_n2703_
.sym 86871 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[3]
.sym 86872 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 86873 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 86876 $abc$27913$new_n4624_
.sym 86877 $abc$27913$new_n2702_
.sym 86878 $abc$27913$new_n2692_
.sym 86882 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[26]
.sym 86883 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86884 U$$2.picorv32.cpu_state[5]
.sym 86885 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86888 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 86889 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[31]
.sym 86890 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 86891 U$$2.picorv32.cpu_state[5]
.sym 86892 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 86893 cd_sync_clk16_0__i_$glb_clk
.sym 86901 U$$2.picorv32.instr_sltiu
.sym 86903 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 86907 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 86910 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[11]
.sym 86911 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[25]
.sym 86913 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[14]
.sym 86914 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[7]
.sym 86916 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[5]
.sym 86918 $abc$27913$new_n2819_
.sym 86921 $PACKER_VCC_NET
.sym 86922 U$$2.picorv32.instr_sub
.sym 86926 U$$2.picorv32.pcpi_rs1[31]
.sym 86929 $abc$27913$new_n3292_
.sym 86930 $abc$27913$new_n2703_
.sym 86936 U$$2.picorv32.instr_or
.sym 86938 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 86940 U$$2.picorv32.instr_andi
.sym 86942 U$$2.picorv32.mem_rdata_q[14]
.sym 86943 U$$2.picorv32.instr_and
.sym 86948 U$$2.picorv32.is_alu_reg_imm
.sym 86951 U$$2.picorv32.mem_rdata_q[12]
.sym 86953 U$$2.picorv32.instr_ori
.sym 86955 $abc$27913$new_n3292_
.sym 86963 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 86964 U$$2.picorv32.mem_rdata_q[13]
.sym 86969 U$$2.picorv32.mem_rdata_q[12]
.sym 86970 U$$2.picorv32.mem_rdata_q[13]
.sym 86971 U$$2.picorv32.mem_rdata_q[14]
.sym 86972 $abc$27913$new_n3292_
.sym 86975 U$$2.picorv32.is_alu_reg_imm
.sym 86976 U$$2.picorv32.mem_rdata_q[12]
.sym 86977 U$$2.picorv32.mem_rdata_q[13]
.sym 86978 U$$2.picorv32.mem_rdata_q[14]
.sym 86982 U$$2.picorv32.instr_and
.sym 86983 U$$2.picorv32.instr_andi
.sym 87002 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 87007 U$$2.picorv32.instr_or
.sym 87008 U$$2.picorv32.instr_ori
.sym 87011 $abc$27913$new_n3292_
.sym 87012 U$$2.picorv32.mem_rdata_q[14]
.sym 87013 U$$2.picorv32.mem_rdata_q[13]
.sym 87014 U$$2.picorv32.mem_rdata_q[12]
.sym 87015 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 87016 cd_sync_clk16_0__i_$glb_clk
.sym 87017 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 87019 U$$2.picorv32.is_slti_blt_slt
.sym 87021 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 87022 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 87032 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[6]
.sym 87033 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[8]
.sym 87037 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[15]
.sym 87039 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 87040 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[3]
.sym 87041 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[12]
.sym 87043 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 87049 U$$2.picorv32.latched_rd[2]
.sym 87059 U$$2.picorv32.instr_or
.sym 87060 U$$2.picorv32.mem_rdata_q[13]
.sym 87063 U$$2.picorv32.instr_srai
.sym 87064 $abc$27913$new_n3292_
.sym 87068 U$$2.picorv32.instr_srli
.sym 87069 U$$2.picorv32.mem_rdata_q[14]
.sym 87074 U$$2.picorv32.mem_rdata_q[13]
.sym 87075 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 87076 U$$2.picorv32.instr_srl
.sym 87077 U$$2.picorv32.is_alu_reg_imm
.sym 87078 $abc$27913$new_n3272_
.sym 87080 U$$2.picorv32.instr_xor
.sym 87081 U$$2.picorv32.mem_rdata_q[12]
.sym 87082 U$$2.picorv32.instr_xori
.sym 87083 U$$2.picorv32.is_alu_reg_reg
.sym 87084 U$$2.picorv32.instr_srl
.sym 87085 U$$2.picorv32.is_alu_reg_imm
.sym 87086 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 87089 U$$2.picorv32.instr_sra
.sym 87092 U$$2.picorv32.instr_or
.sym 87093 U$$2.picorv32.instr_sra
.sym 87094 U$$2.picorv32.instr_srl
.sym 87095 U$$2.picorv32.instr_xor
.sym 87100 $abc$27913$new_n3292_
.sym 87101 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 87104 U$$2.picorv32.instr_srli
.sym 87105 U$$2.picorv32.instr_srl
.sym 87106 U$$2.picorv32.instr_srai
.sym 87107 U$$2.picorv32.instr_sra
.sym 87110 U$$2.picorv32.instr_xor
.sym 87112 U$$2.picorv32.instr_xori
.sym 87116 U$$2.picorv32.mem_rdata_q[12]
.sym 87117 U$$2.picorv32.mem_rdata_q[14]
.sym 87118 U$$2.picorv32.mem_rdata_q[13]
.sym 87119 U$$2.picorv32.is_alu_reg_imm
.sym 87122 U$$2.picorv32.mem_rdata_q[14]
.sym 87123 U$$2.picorv32.mem_rdata_q[12]
.sym 87124 $abc$27913$new_n3292_
.sym 87125 U$$2.picorv32.mem_rdata_q[13]
.sym 87129 $abc$27913$new_n3272_
.sym 87131 U$$2.picorv32.is_alu_reg_reg
.sym 87134 U$$2.picorv32.mem_rdata_q[13]
.sym 87135 U$$2.picorv32.mem_rdata_q[12]
.sym 87136 U$$2.picorv32.mem_rdata_q[14]
.sym 87137 U$$2.picorv32.is_alu_reg_imm
.sym 87138 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 87139 cd_sync_clk16_0__i_$glb_clk
.sym 87140 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 87144 U$$2.picorv32.instr_sltu
.sym 87145 U$$2.picorv32.instr_slt
.sym 87146 U$$2.picorv32.mem_rdata_q[13]
.sym 87148 U$$2.picorv32.instr_slti
.sym 87156 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[0]
.sym 87157 U$$2.picorv32.mem_rdata_q[14]
.sym 87159 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 87165 U$$2.picorv32.latched_rd[3]
.sym 87167 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 87169 U$$2.picorv32.cpu_state[5]
.sym 87172 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 87175 U$$2.picorv32.is_alu_reg_imm
.sym 87183 U$$2.picorv32.mem_rdata_q[13]
.sym 87185 U$$2.picorv32.instr_slli
.sym 87186 U$$2.picorv32.instr_andi
.sym 87189 U$$2.picorv32.is_alu_reg_imm
.sym 87194 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 87195 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 87199 $abc$27913$new_n3272_
.sym 87202 U$$2.picorv32.is_alu_reg_reg
.sym 87207 U$$2.picorv32.instr_srli
.sym 87211 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 87212 U$$2.picorv32.instr_ori
.sym 87216 U$$2.picorv32.mem_rdata_q[13]
.sym 87221 U$$2.picorv32.is_alu_reg_imm
.sym 87222 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 87223 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 87227 U$$2.picorv32.instr_andi
.sym 87228 U$$2.picorv32.instr_slli
.sym 87229 U$$2.picorv32.instr_srli
.sym 87230 U$$2.picorv32.instr_ori
.sym 87234 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 87235 U$$2.picorv32.is_alu_reg_imm
.sym 87236 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 87240 U$$2.picorv32.is_alu_reg_imm
.sym 87242 $abc$27913$new_n3272_
.sym 87246 U$$2.picorv32.is_alu_reg_reg
.sym 87248 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 87261 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511_$glb_ce
.sym 87262 cd_sync_clk16_0__i_$glb_clk
.sym 87277 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 87283 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 87290 U$$2.picorv32.instr_sub
.sym 87294 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 87318 U$$2.picorv32.mem_rdata_q[13]
.sym 87320 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 87323 U$$2.picorv32.mem_rdata_q[14]
.sym 87329 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 87330 U$$2.picorv32.is_alu_reg_reg
.sym 87331 U$$2.picorv32.mem_rdata_q[12]
.sym 87332 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 87335 U$$2.picorv32.is_alu_reg_imm
.sym 87362 U$$2.picorv32.mem_rdata_q[13]
.sym 87364 U$$2.picorv32.mem_rdata_q[14]
.sym 87365 U$$2.picorv32.mem_rdata_q[12]
.sym 87368 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 87369 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 87371 U$$2.picorv32.is_alu_reg_reg
.sym 87380 U$$2.picorv32.is_alu_reg_imm
.sym 87383 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 87384 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 87385 cd_sync_clk16_0__i_$glb_clk
.sym 87386 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 87402 U$$2.picorv32.latched_rd[0]
.sym 87409 U$$2.picorv32.latched_rd[0]
.sym 87418 U$$2.picorv32.instr_sub
.sym 87442 cd_sync.timer[1]
.sym 87446 cd_sync.timer[0]
.sym 87448 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 87482 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 87500 cd_sync.timer[1]
.sym 87507 cd_sync.timer[0]
.sym 87508 cd_sync_clk16_0__i_$glb_clk
.sym 89128 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89129 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89131 U$$2.picorv32.pcpi_mul.next_rs1[59]
.sym 89136 U$$2.picorv32.pcpi_mul.next_rs1[58]
.sym 89141 U$$2.picorv32.pcpi_mul.next_rs1[56]
.sym 89142 U$$2.picorv32.pcpi_mul.next_rs1[57]
.sym 89162 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89163 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89164 U$$2.picorv32.pcpi_mul.next_rs1[59]
.sym 89180 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89181 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89182 U$$2.picorv32.pcpi_mul.next_rs1[56]
.sym 89191 U$$2.picorv32.pcpi_mul.next_rs1[57]
.sym 89192 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89193 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89197 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89198 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89200 U$$2.picorv32.pcpi_mul.next_rs1[58]
.sym 89207 cd_sync.ready_$glb_ce
.sym 89208 cd_sync_clk16_0__i_$glb_clk
.sym 89226 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89256 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89294 U$$2.picorv32.pcpi_mul.next_rs1[55]
.sym 89295 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89299 U$$2.picorv32.pcpi_mul.next_rs1[53]
.sym 89303 U$$2.picorv32.pcpi_mul.next_rs1[52]
.sym 89311 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89312 U$$2.picorv32.pcpi_mul.next_rs1[54]
.sym 89324 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89325 U$$2.picorv32.pcpi_mul.next_rs1[54]
.sym 89326 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89348 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89349 U$$2.picorv32.pcpi_mul.next_rs1[53]
.sym 89350 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89355 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89356 U$$2.picorv32.pcpi_mul.next_rs1[55]
.sym 89357 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89366 U$$2.picorv32.pcpi_mul.next_rs1[52]
.sym 89367 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89369 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89370 cd_sync.ready_$glb_ce
.sym 89371 cd_sync_clk16_0__i_$glb_clk
.sym 89417 U$$2.picorv32.pcpi_mul.next_rs1[40]
.sym 89422 U$$2.picorv32.pcpi_mul.next_rs1[39]
.sym 89424 U$$2.picorv32.pcpi_mul.next_rs1[36]
.sym 89426 U$$2.picorv32.pcpi_mul.next_rs1[41]
.sym 89434 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89435 U$$2.picorv32.pcpi_mul.next_rs1[38]
.sym 89437 U$$2.picorv32.pcpi_mul.next_rs1[37]
.sym 89439 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89447 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89448 U$$2.picorv32.pcpi_mul.next_rs1[40]
.sym 89449 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89459 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89461 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89462 U$$2.picorv32.pcpi_mul.next_rs1[37]
.sym 89466 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89467 U$$2.picorv32.pcpi_mul.next_rs1[41]
.sym 89468 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89477 U$$2.picorv32.pcpi_mul.next_rs1[39]
.sym 89478 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89480 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89483 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89484 U$$2.picorv32.pcpi_mul.next_rs1[36]
.sym 89485 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89490 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 89491 U$$2.picorv32.pcpi_mul.next_rs1[38]
.sym 89492 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 89493 cd_sync.ready_$glb_ce
.sym 89494 cd_sync_clk16_0__i_$glb_clk
.sym 89506 $PACKER_VCC_NET
.sym 90247 U$$2.picorv32.cpuregs_wrdata[10]
.sym 90253 U$$2.picorv32.cpuregs_wrdata[10]
.sym 90254 U$$2.picorv32.cpuregs_wrdata[16]
.sym 90257 U$$2.picorv32.cpuregs_wrdata[6]
.sym 90494 U$$2.picorv32.cpuregs_wrdata[20]
.sym 90495 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[14]
.sym 90496 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[0]
.sym 90499 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 90501 U$$2.picorv32.cpuregs_wrdata[19]
.sym 90611 U$$2.picorv32.cpuregs_wrdata[23]
.sym 90616 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[5]
.sym 90618 $PACKER_VCC_NET
.sym 90619 U$$2.picorv32.latched_rd[3]
.sym 90620 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 90622 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[3]
.sym 90623 $PACKER_VCC_NET
.sym 90624 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[2]
.sym 90625 U$$2.picorv32.cpuregs_wrdata[30]
.sym 90626 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[7]
.sym 90627 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 90632 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[9]
.sym 90647 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[15]
.sym 90652 $abc$27913$new_n2703_
.sym 90653 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 90656 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[9]
.sym 90662 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 90675 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 90695 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[15]
.sym 90696 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 90697 $abc$27913$new_n2703_
.sym 90698 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 90719 $abc$27913$new_n2703_
.sym 90720 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 90721 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[9]
.sym 90722 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 90738 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 90743 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 90744 U$$2.picorv32.cpuregs_wrdata[13]
.sym 90747 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[10]
.sym 90748 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 90756 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[2]
.sym 90773 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 90826 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 90864 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[10]
.sym 90865 U$$2.picorv32.pcpi_rs1[3]
.sym 90866 $PACKER_VCC_NET
.sym 90872 $PACKER_VCC_NET
.sym 90895 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[14]
.sym 90902 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 90915 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 90921 $abc$27913$new_n2703_
.sym 90935 $abc$27913$new_n2703_
.sym 90936 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 90937 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 90938 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[14]
.sym 90987 U$$2.picorv32.latched_rd[2]
.sym 90989 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 90991 U$$2.picorv32.cpuregs_wrdata[1]
.sym 90996 U$$2.picorv32.mem_rdata_q[13]
.sym 90998 U$$2.picorv32.instr_bltu
.sym 91015 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 91020 U$$2.picorv32.is_alu_reg_imm
.sym 91022 U$$2.picorv32.mem_rdata_q[13]
.sym 91032 U$$2.picorv32.mem_rdata_q[12]
.sym 91038 U$$2.picorv32.mem_rdata_q[14]
.sym 91082 U$$2.picorv32.mem_rdata_q[13]
.sym 91083 U$$2.picorv32.is_alu_reg_imm
.sym 91084 U$$2.picorv32.mem_rdata_q[14]
.sym 91085 U$$2.picorv32.mem_rdata_q[12]
.sym 91092 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 91093 cd_sync_clk16_0__i_$glb_clk
.sym 91094 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 91108 $PACKER_VCC_NET
.sym 91109 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[12]
.sym 91112 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[4]
.sym 91114 U$$2.picorv32.is_alu_reg_imm
.sym 91115 U$$2.picorv32.latched_rd[3]
.sym 91116 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 91118 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[2]
.sym 91124 U$$2.picorv32.mem_rdata_q[14]
.sym 91142 U$$2.picorv32.instr_sltiu
.sym 91143 U$$2.picorv32.instr_slti
.sym 91147 U$$2.picorv32.instr_sltu
.sym 91148 U$$2.picorv32.instr_slt
.sym 91150 U$$2.picorv32.instr_sltiu
.sym 91158 U$$2.picorv32.instr_bltu
.sym 91167 U$$2.picorv32.instr_blt
.sym 91175 U$$2.picorv32.instr_slti
.sym 91176 U$$2.picorv32.instr_blt
.sym 91177 U$$2.picorv32.instr_slt
.sym 91188 U$$2.picorv32.instr_bltu
.sym 91189 U$$2.picorv32.instr_sltiu
.sym 91190 U$$2.picorv32.instr_sltu
.sym 91193 U$$2.picorv32.instr_sltu
.sym 91194 U$$2.picorv32.instr_slti
.sym 91195 U$$2.picorv32.instr_sltiu
.sym 91196 U$$2.picorv32.instr_slt
.sym 91216 cd_sync_clk16_0__i_$glb_clk
.sym 91226 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 91230 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 91240 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[1]
.sym 91241 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[9]
.sym 91250 U$$2.picorv32.mem_rdata_q[12]
.sym 91253 U$$2.picorv32.instr_blt
.sym 91269 U$$2.picorv32.mem_rdata_q[13]
.sym 91272 $abc$27913$new_n3292_
.sym 91276 U$$2.picorv32.mem_rdata_q[12]
.sym 91277 U$$2.picorv32.is_alu_reg_imm
.sym 91284 U$$2.picorv32.mem_rdata_q[14]
.sym 91286 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 91310 U$$2.picorv32.mem_rdata_q[13]
.sym 91311 U$$2.picorv32.mem_rdata_q[14]
.sym 91312 U$$2.picorv32.mem_rdata_q[12]
.sym 91313 $abc$27913$new_n3292_
.sym 91316 U$$2.picorv32.mem_rdata_q[14]
.sym 91317 U$$2.picorv32.mem_rdata_q[12]
.sym 91318 $abc$27913$new_n3292_
.sym 91319 U$$2.picorv32.mem_rdata_q[13]
.sym 91324 U$$2.picorv32.mem_rdata_q[13]
.sym 91334 U$$2.picorv32.mem_rdata_q[12]
.sym 91335 U$$2.picorv32.is_alu_reg_imm
.sym 91336 U$$2.picorv32.mem_rdata_q[13]
.sym 91337 U$$2.picorv32.mem_rdata_q[14]
.sym 91338 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23967
.sym 91339 cd_sync_clk16_0__i_$glb_clk
.sym 91340 $abc$27913$auto$rtlil.cc:1969:NotGate$27471_$glb_sr
.sym 91354 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[5]
.sym 91357 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 91358 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[4]
.sym 91360 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[3]
.sym 91361 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 91364 $PACKER_VCC_NET
.sym 91476 U$$2.picorv32.latched_rd[2]
.sym 91601 U$$2.picorv32.latched_rd[3]
.sym 91602 U$$2.picorv32.latched_rd[4]
.sym 93731 $PACKER_VCC_NET
.sym 93974 $PACKER_VCC_NET
.sym 94215 U$$2.picorv32.cpuregs_wrdata[27]
.sym 94219 $PACKER_VCC_NET
.sym 94439 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[4]
.sym 94459 $PACKER_VCC_NET
.sym 94557 U$$2.picorv32.cpuregs_wrdata[29]
.sym 94559 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 94565 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[9]
.sym 94572 U$$2.picorv32.cpuregs_wrdata[24]
.sym 94585 U$$2.picorv32.cpuregs_wrdata[16]
.sym 94688 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[1]
.sym 94689 U$$2.picorv32.latched_rd[0]
.sym 94695 U$$2.picorv32.latched_rd[2]
.sym 94702 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[7]
.sym 94809 U$$2.picorv32.latched_rd[4]
.sym 94811 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 94815 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[11]
.sym 94816 U$$2.picorv32.cpuregs_wrdata[26]
.sym 94831 U$$2.picorv32.latched_rd[1]
.sym 94832 U$$2.picorv32.latched_rd[4]
.sym 94940 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[6]
.sym 94941 U$$2.picorv32.cpuregs_wrdata[23]
.sym 95065 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[10]
.sym 95067 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[9]
.sym 95068 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 95077 U$$2.picorv32.cpuregs_wrdata[2]
.sym 95078 U$$2.picorv32.latched_rd[1]
.sym 95188 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[2]
.sym 95311 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[10]
.sym 95323 U$$2.picorv32.latched_rd[1]
.sym 97379 U$$2.picorv32.cpuregs_wrdata[27]
.sym 98398 U$$2.picorv32.cpuregs_wrdata[2]
.sym 98412 U$$2.picorv32.cpuregs_wrdata[25]
.sym 98416 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 98417 U$$2.picorv32.cpuregs_wrdata[29]
.sym 98418 U$$2.picorv32.cpuregs_wrdata[28]
.sym 98420 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[13]
.sym 98511 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[15]
.sym 98512 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[14]
.sym 98513 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[13]
.sym 98514 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[12]
.sym 98515 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[11]
.sym 98516 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[10]
.sym 98517 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[9]
.sym 98518 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[8]
.sym 98536 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[11]
.sym 98541 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 98543 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 98544 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[15]
.sym 98571 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[4]
.sym 98617 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[4]
.sym 98634 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[7]
.sym 98635 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[6]
.sym 98636 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[5]
.sym 98637 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[4]
.sym 98638 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[3]
.sym 98639 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[2]
.sym 98640 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[1]
.sym 98641 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[0]
.sym 98646 $PACKER_VCC_NET
.sym 98649 U$$2.picorv32.cpuregs_wrdata[26]
.sym 98654 $PACKER_VCC_NET
.sym 98656 U$$2.picorv32.cpuregs_wrdata[27]
.sym 98660 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[12]
.sym 98665 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 98668 U$$2.picorv32.cpuregs_wrdata[7]
.sym 98683 U$$2.picorv32.cpuregs_wrdata[29]
.sym 98701 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 98711 U$$2.picorv32.cpuregs_wrdata[29]
.sym 98723 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 98757 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[15]
.sym 98758 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[14]
.sym 98759 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[13]
.sym 98760 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[12]
.sym 98761 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[11]
.sym 98762 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[10]
.sym 98763 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[9]
.sym 98764 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[8]
.sym 98770 U$$2.picorv32.cpuregs_wrdata[22]
.sym 98771 U$$2.picorv32.latched_rd[1]
.sym 98775 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 98780 U$$2.picorv32.latched_rd[4]
.sym 98781 U$$2.picorv32.cpuregs_wrdata[12]
.sym 98782 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 98783 U$$2.picorv32.cpuregs_wrdata[14]
.sym 98784 U$$2.picorv32.cpuregs_wrdata[15]
.sym 98785 U$$2.picorv32.cpuregs_wrdata[11]
.sym 98786 U$$2.picorv32.cpuregs_wrdata[21]
.sym 98787 U$$2.picorv32.latched_rd[0]
.sym 98788 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 98790 U$$2.picorv32.cpuregs_wrdata[24]
.sym 98791 U$$2.picorv32.cpuregs_wrdata[18]
.sym 98880 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[7]
.sym 98881 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[6]
.sym 98882 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[5]
.sym 98883 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[4]
.sym 98884 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[3]
.sym 98885 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[2]
.sym 98886 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[1]
.sym 98887 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[0]
.sym 98892 $PACKER_VCC_NET
.sym 98893 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[9]
.sym 98895 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[12]
.sym 98902 U$$2.picorv32.cpuregs_wrdata[27]
.sym 98903 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[13]
.sym 98904 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 98905 U$$2.picorv32.cpuregs_wrdata[25]
.sym 98906 U$$2.picorv32.cpuregs_wrdata[4]
.sym 98907 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[2]
.sym 98908 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[15]
.sym 98909 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[1]
.sym 98912 U$$2.picorv32.cpuregs_wrdata[28]
.sym 98913 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 98914 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[8]
.sym 98949 U$$2.picorv32.latched_rd[4]
.sym 98991 U$$2.picorv32.latched_rd[4]
.sym 99003 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[15]
.sym 99004 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[14]
.sym 99005 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[13]
.sym 99006 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[12]
.sym 99007 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[11]
.sym 99008 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[10]
.sym 99009 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[9]
.sym 99010 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[8]
.sym 99018 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[4]
.sym 99022 U$$2.picorv32.cpuregs_wrdata[16]
.sym 99026 U$$2.picorv32.latched_rd[1]
.sym 99028 U$$2.picorv32.cpuregs_wrdata[9]
.sym 99031 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[3]
.sym 99033 U$$2.picorv32.cpuregs_wrdata[8]
.sym 99035 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 99126 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[7]
.sym 99127 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[6]
.sym 99128 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[5]
.sym 99129 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[4]
.sym 99130 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[3]
.sym 99131 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[2]
.sym 99132 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[1]
.sym 99133 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[0]
.sym 99149 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[13]
.sym 99150 U$$2.picorv32.cpuregs_wrdata[7]
.sym 99153 U$$2.picorv32.cpuregs_wrdata[7]
.sym 99154 U$$2.picorv32.cpuregs_wrdata[0]
.sym 99249 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[15]
.sym 99250 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[14]
.sym 99251 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[13]
.sym 99252 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[12]
.sym 99253 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[11]
.sym 99254 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[10]
.sym 99255 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[9]
.sym 99256 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[8]
.sym 99261 U$$2.picorv32.latched_rd[4]
.sym 99263 U$$2.picorv32.latched_rd[1]
.sym 99268 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[7]
.sym 99273 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[5]
.sym 99274 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 99275 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 99276 U$$2.picorv32.latched_rd[0]
.sym 99277 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[7]
.sym 99280 U$$2.picorv32.cpuregs_wrdata[14]
.sym 99282 U$$2.picorv32.cpuregs_wrdata[11]
.sym 99283 U$$2.picorv32.latched_rd[0]
.sym 99284 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[14]
.sym 99372 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[7]
.sym 99373 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[6]
.sym 99374 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[5]
.sym 99375 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[4]
.sym 99376 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[3]
.sym 99377 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[2]
.sym 99378 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[1]
.sym 99379 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[0]
.sym 99387 U$$2.picorv32.cpuregs_wrdata[12]
.sym 99391 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[15]
.sym 99392 $abc$27913$auto$rtlil.cc:1969:NotGate$27655
.sym 99398 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[12]
.sym 99403 U$$2.picorv32.cpuregs_wrdata[4]
.sym 99406 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[8]
.sym 99508 U$$2.picorv32.cpuregs_wrdata[6]
.sym 99513 U$$2.picorv32.latched_rd[1]
.sym 99514 U$$2.picorv32.cpuregs_wrdata[2]
.sym 99516 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[6]
.sym 99529 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[0]
.sym 101433 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[6]
.sym 101979 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102200 U$$2.picorv32.cpuregs_wrdata[31]
.sym 102286 U$$2.picorv32.cpuregs_wrdata[3]
.sym 102303 $PACKER_VCC_NET
.sym 102307 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 102308 U$$2.picorv32.cpuregs_wrdata[30]
.sym 102350 U$$2.picorv32.cpuregs_wrdata[18]
.sym 102401 U$$2.picorv32.cpuregs_wrdata[10]
.sym 102402 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 102404 U$$2.picorv32.cpuregs_wrdata[6]
.sym 102405 U$$2.picorv32.cpuregs_wrdata[10]
.sym 102408 U$$2.picorv32.cpuregs_wrdata[16]
.sym 102410 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 102417 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 102418 U$$2.picorv32.cpuregs_wrdata[29]
.sym 102419 U$$2.picorv32.cpuregs_wrdata[28]
.sym 102420 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 102422 U$$2.picorv32.cpuregs_wrdata[27]
.sym 102423 U$$2.picorv32.cpuregs_wrdata[26]
.sym 102427 U$$2.picorv32.cpuregs_wrdata[31]
.sym 102428 $PACKER_VCC_NET
.sym 102429 U$$2.picorv32.cpuregs_wrdata[25]
.sym 102430 $PACKER_VCC_NET
.sym 102435 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102441 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 102442 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 102443 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102444 U$$2.picorv32.cpuregs_wrdata[24]
.sym 102445 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 102446 U$$2.picorv32.cpuregs_wrdata[30]
.sym 102457 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102458 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102459 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102460 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102461 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102462 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102463 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102464 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102465 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 102466 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 102468 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 102469 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 102470 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 102476 cd_sync_clk16_0__i_$glb_clk
.sym 102477 $PACKER_VCC_NET
.sym 102478 $PACKER_VCC_NET
.sym 102479 U$$2.picorv32.cpuregs_wrdata[26]
.sym 102480 U$$2.picorv32.cpuregs_wrdata[27]
.sym 102481 U$$2.picorv32.cpuregs_wrdata[28]
.sym 102482 U$$2.picorv32.cpuregs_wrdata[29]
.sym 102483 U$$2.picorv32.cpuregs_wrdata[30]
.sym 102484 U$$2.picorv32.cpuregs_wrdata[31]
.sym 102485 U$$2.picorv32.cpuregs_wrdata[24]
.sym 102486 U$$2.picorv32.cpuregs_wrdata[25]
.sym 102494 U$$2.picorv32.cpuregs_wrdata[18]
.sym 102505 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102510 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[10]
.sym 102520 U$$2.picorv32.cpuregs_wrdata[17]
.sym 102521 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102523 U$$2.picorv32.cpuregs_wrdata[22]
.sym 102524 U$$2.picorv32.latched_rd[0]
.sym 102526 U$$2.picorv32.cpuregs_wrdata[23]
.sym 102528 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102529 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102530 U$$2.picorv32.cpuregs_wrdata[18]
.sym 102531 U$$2.picorv32.latched_rd[4]
.sym 102532 $PACKER_VCC_NET
.sym 102534 U$$2.picorv32.latched_rd[1]
.sym 102536 U$$2.picorv32.cpuregs_wrdata[21]
.sym 102538 U$$2.picorv32.latched_rd[2]
.sym 102541 U$$2.picorv32.cpuregs_wrdata[20]
.sym 102545 U$$2.picorv32.cpuregs_wrdata[19]
.sym 102546 U$$2.picorv32.cpuregs_wrdata[16]
.sym 102550 U$$2.picorv32.latched_rd[3]
.sym 102559 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102560 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102561 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102562 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102563 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102564 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102565 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102566 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102567 U$$2.picorv32.latched_rd[0]
.sym 102568 U$$2.picorv32.latched_rd[1]
.sym 102570 U$$2.picorv32.latched_rd[2]
.sym 102571 U$$2.picorv32.latched_rd[3]
.sym 102572 U$$2.picorv32.latched_rd[4]
.sym 102578 cd_sync_clk16_0__i_$glb_clk
.sym 102579 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102580 U$$2.picorv32.cpuregs_wrdata[16]
.sym 102581 U$$2.picorv32.cpuregs_wrdata[17]
.sym 102582 U$$2.picorv32.cpuregs_wrdata[18]
.sym 102583 U$$2.picorv32.cpuregs_wrdata[19]
.sym 102584 U$$2.picorv32.cpuregs_wrdata[20]
.sym 102585 U$$2.picorv32.cpuregs_wrdata[21]
.sym 102586 U$$2.picorv32.cpuregs_wrdata[22]
.sym 102587 U$$2.picorv32.cpuregs_wrdata[23]
.sym 102588 $PACKER_VCC_NET
.sym 102590 U$$2.picorv32.cpuregs_wrdata[17]
.sym 102591 U$$2.picorv32.cpuregs_wrdata[17]
.sym 102596 U$$2.picorv32.cpuregs_wrdata[29]
.sym 102606 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 102607 U$$2.picorv32.cpuregs_wrdata[20]
.sym 102608 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[0]
.sym 102609 U$$2.picorv32.latched_rd[2]
.sym 102611 U$$2.picorv32.cpuregs_wrdata[19]
.sym 102613 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 102615 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[14]
.sym 102626 U$$2.picorv32.cpuregs_wrdata[27]
.sym 102628 U$$2.picorv32.cpuregs_wrdata[31]
.sym 102629 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 102632 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 102633 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 102634 $PACKER_VCC_NET
.sym 102637 U$$2.picorv32.cpuregs_wrdata[24]
.sym 102638 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 102639 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102641 U$$2.picorv32.cpuregs_wrdata[28]
.sym 102642 U$$2.picorv32.cpuregs_wrdata[25]
.sym 102643 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 102645 U$$2.picorv32.cpuregs_wrdata[29]
.sym 102646 U$$2.picorv32.cpuregs_wrdata[26]
.sym 102647 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102648 $PACKER_VCC_NET
.sym 102650 U$$2.picorv32.cpuregs_wrdata[30]
.sym 102655 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 102661 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102662 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102663 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102664 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102665 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102666 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102667 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102668 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102669 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 102670 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 102672 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 102673 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 102674 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 102680 cd_sync_clk16_0__i_$glb_clk
.sym 102681 $PACKER_VCC_NET
.sym 102682 $PACKER_VCC_NET
.sym 102683 U$$2.picorv32.cpuregs_wrdata[26]
.sym 102684 U$$2.picorv32.cpuregs_wrdata[27]
.sym 102685 U$$2.picorv32.cpuregs_wrdata[28]
.sym 102686 U$$2.picorv32.cpuregs_wrdata[29]
.sym 102687 U$$2.picorv32.cpuregs_wrdata[30]
.sym 102688 U$$2.picorv32.cpuregs_wrdata[31]
.sym 102689 U$$2.picorv32.cpuregs_wrdata[24]
.sym 102690 U$$2.picorv32.cpuregs_wrdata[25]
.sym 102707 $PACKER_VCC_NET
.sym 102709 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 102713 U$$2.picorv32.latched_rd[3]
.sym 102714 $PACKER_VCC_NET
.sym 102715 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[7]
.sym 102716 U$$2.picorv32.cpuregs_wrdata[30]
.sym 102718 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[12]
.sym 102723 U$$2.picorv32.cpuregs_wrdata[16]
.sym 102724 U$$2.picorv32.cpuregs_wrdata[21]
.sym 102725 U$$2.picorv32.cpuregs_wrdata[22]
.sym 102727 U$$2.picorv32.latched_rd[1]
.sym 102728 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102729 U$$2.picorv32.cpuregs_wrdata[18]
.sym 102733 U$$2.picorv32.latched_rd[0]
.sym 102734 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102736 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102737 U$$2.picorv32.latched_rd[4]
.sym 102738 U$$2.picorv32.latched_rd[3]
.sym 102742 U$$2.picorv32.cpuregs_wrdata[23]
.sym 102743 $PACKER_VCC_NET
.sym 102744 U$$2.picorv32.cpuregs_wrdata[17]
.sym 102745 U$$2.picorv32.cpuregs_wrdata[20]
.sym 102747 U$$2.picorv32.latched_rd[2]
.sym 102749 U$$2.picorv32.cpuregs_wrdata[19]
.sym 102763 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102764 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102765 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102766 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102767 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102768 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102769 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102770 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102771 U$$2.picorv32.latched_rd[0]
.sym 102772 U$$2.picorv32.latched_rd[1]
.sym 102774 U$$2.picorv32.latched_rd[2]
.sym 102775 U$$2.picorv32.latched_rd[3]
.sym 102776 U$$2.picorv32.latched_rd[4]
.sym 102782 cd_sync_clk16_0__i_$glb_clk
.sym 102783 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102784 U$$2.picorv32.cpuregs_wrdata[16]
.sym 102785 U$$2.picorv32.cpuregs_wrdata[17]
.sym 102786 U$$2.picorv32.cpuregs_wrdata[18]
.sym 102787 U$$2.picorv32.cpuregs_wrdata[19]
.sym 102788 U$$2.picorv32.cpuregs_wrdata[20]
.sym 102789 U$$2.picorv32.cpuregs_wrdata[21]
.sym 102790 U$$2.picorv32.cpuregs_wrdata[22]
.sym 102791 U$$2.picorv32.cpuregs_wrdata[23]
.sym 102792 $PACKER_VCC_NET
.sym 102800 U$$2.picorv32.cpuregs_wrdata[0]
.sym 102801 U$$2.picorv32.cpuregs_wrdata[22]
.sym 102805 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 102811 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 102813 U$$2.picorv32.cpuregs_wrdata[10]
.sym 102814 U$$2.picorv32.cpuregs_wrdata[10]
.sym 102816 U$$2.picorv32.cpuregs_wrdata[15]
.sym 102817 U$$2.picorv32.cpuregs_wrdata[13]
.sym 102820 U$$2.picorv32.cpuregs_wrdata[6]
.sym 102827 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 102829 U$$2.picorv32.cpuregs_wrdata[10]
.sym 102830 U$$2.picorv32.cpuregs_wrdata[11]
.sym 102831 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102833 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 102834 U$$2.picorv32.cpuregs_wrdata[12]
.sym 102835 U$$2.picorv32.cpuregs_wrdata[15]
.sym 102836 U$$2.picorv32.cpuregs_wrdata[14]
.sym 102838 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 102839 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102842 U$$2.picorv32.cpuregs_wrdata[13]
.sym 102845 $PACKER_VCC_NET
.sym 102846 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 102849 U$$2.picorv32.cpuregs_wrdata[9]
.sym 102852 $PACKER_VCC_NET
.sym 102855 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 102856 U$$2.picorv32.cpuregs_wrdata[8]
.sym 102865 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102866 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102867 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102868 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102869 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102870 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102871 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102872 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102873 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 102874 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 102876 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 102877 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 102878 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 102884 cd_sync_clk16_0__i_$glb_clk
.sym 102885 $PACKER_VCC_NET
.sym 102886 $PACKER_VCC_NET
.sym 102887 U$$2.picorv32.cpuregs_wrdata[10]
.sym 102888 U$$2.picorv32.cpuregs_wrdata[11]
.sym 102889 U$$2.picorv32.cpuregs_wrdata[12]
.sym 102890 U$$2.picorv32.cpuregs_wrdata[13]
.sym 102891 U$$2.picorv32.cpuregs_wrdata[14]
.sym 102892 U$$2.picorv32.cpuregs_wrdata[15]
.sym 102893 U$$2.picorv32.cpuregs_wrdata[8]
.sym 102894 U$$2.picorv32.cpuregs_wrdata[9]
.sym 102898 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[13]
.sym 102907 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102909 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[11]
.sym 102912 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102914 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102916 U$$2.picorv32.cpuregs_wrdata[5]
.sym 102918 $PACKER_VCC_NET
.sym 102920 $PACKER_VCC_NET
.sym 102929 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102932 U$$2.picorv32.latched_rd[4]
.sym 102935 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102936 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102938 U$$2.picorv32.cpuregs_wrdata[4]
.sym 102939 U$$2.picorv32.cpuregs_wrdata[5]
.sym 102940 U$$2.picorv32.cpuregs_wrdata[2]
.sym 102942 U$$2.picorv32.latched_rd[1]
.sym 102944 U$$2.picorv32.cpuregs_wrdata[7]
.sym 102946 U$$2.picorv32.cpuregs_wrdata[3]
.sym 102947 $PACKER_VCC_NET
.sym 102948 U$$2.picorv32.latched_rd[2]
.sym 102951 U$$2.picorv32.cpuregs_wrdata[1]
.sym 102954 U$$2.picorv32.latched_rd[3]
.sym 102956 U$$2.picorv32.cpuregs_wrdata[0]
.sym 102957 U$$2.picorv32.latched_rd[0]
.sym 102958 U$$2.picorv32.cpuregs_wrdata[6]
.sym 102967 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102968 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102969 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102970 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102971 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102972 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102973 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102974 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 102975 U$$2.picorv32.latched_rd[0]
.sym 102976 U$$2.picorv32.latched_rd[1]
.sym 102978 U$$2.picorv32.latched_rd[2]
.sym 102979 U$$2.picorv32.latched_rd[3]
.sym 102980 U$$2.picorv32.latched_rd[4]
.sym 102986 cd_sync_clk16_0__i_$glb_clk
.sym 102987 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 102988 U$$2.picorv32.cpuregs_wrdata[0]
.sym 102989 U$$2.picorv32.cpuregs_wrdata[1]
.sym 102990 U$$2.picorv32.cpuregs_wrdata[2]
.sym 102991 U$$2.picorv32.cpuregs_wrdata[3]
.sym 102992 U$$2.picorv32.cpuregs_wrdata[4]
.sym 102993 U$$2.picorv32.cpuregs_wrdata[5]
.sym 102994 U$$2.picorv32.cpuregs_wrdata[6]
.sym 102995 U$$2.picorv32.cpuregs_wrdata[7]
.sym 102996 $PACKER_VCC_NET
.sym 103005 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[6]
.sym 103011 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[3]
.sym 103014 U$$2.picorv32.latched_rd[2]
.sym 103017 U$$2.picorv32.cpuregs_wrdata[1]
.sym 103035 U$$2.picorv32.cpuregs_wrdata[12]
.sym 103036 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 103037 U$$2.picorv32.cpuregs_wrdata[9]
.sym 103038 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 103040 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 103042 U$$2.picorv32.cpuregs_wrdata[10]
.sym 103043 U$$2.picorv32.cpuregs_wrdata[15]
.sym 103044 U$$2.picorv32.cpuregs_wrdata[8]
.sym 103045 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103046 U$$2.picorv32.cpuregs_wrdata[13]
.sym 103048 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103050 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 103051 U$$2.picorv32.cpuregs_wrdata[14]
.sym 103053 U$$2.picorv32.cpuregs_wrdata[11]
.sym 103056 $PACKER_VCC_NET
.sym 103058 $PACKER_VCC_NET
.sym 103059 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 103069 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103070 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103071 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103072 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103073 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103074 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103075 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103076 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103077 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 103078 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 103080 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 103081 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 103082 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 103088 cd_sync_clk16_0__i_$glb_clk
.sym 103089 $PACKER_VCC_NET
.sym 103090 $PACKER_VCC_NET
.sym 103091 U$$2.picorv32.cpuregs_wrdata[10]
.sym 103092 U$$2.picorv32.cpuregs_wrdata[11]
.sym 103093 U$$2.picorv32.cpuregs_wrdata[12]
.sym 103094 U$$2.picorv32.cpuregs_wrdata[13]
.sym 103095 U$$2.picorv32.cpuregs_wrdata[14]
.sym 103096 U$$2.picorv32.cpuregs_wrdata[15]
.sym 103097 U$$2.picorv32.cpuregs_wrdata[8]
.sym 103098 U$$2.picorv32.cpuregs_wrdata[9]
.sym 103117 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[2]
.sym 103119 U$$2.picorv32.latched_rd[4]
.sym 103120 U$$2.picorv32.latched_rd[3]
.sym 103125 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 103126 U$$2.picorv32.latched_rd[3]
.sym 103131 U$$2.picorv32.cpuregs_wrdata[2]
.sym 103135 U$$2.picorv32.cpuregs_wrdata[6]
.sym 103136 U$$2.picorv32.latched_rd[4]
.sym 103137 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103138 U$$2.picorv32.latched_rd[0]
.sym 103140 U$$2.picorv32.latched_rd[1]
.sym 103141 U$$2.picorv32.cpuregs_wrdata[7]
.sym 103143 U$$2.picorv32.cpuregs_wrdata[5]
.sym 103144 U$$2.picorv32.cpuregs_wrdata[0]
.sym 103145 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103149 U$$2.picorv32.latched_rd[3]
.sym 103151 $PACKER_VCC_NET
.sym 103152 U$$2.picorv32.latched_rd[2]
.sym 103153 U$$2.picorv32.cpuregs_wrdata[4]
.sym 103154 U$$2.picorv32.cpuregs_wrdata[3]
.sym 103155 U$$2.picorv32.cpuregs_wrdata[1]
.sym 103158 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 103171 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103172 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103173 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103174 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103175 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103176 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103177 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103178 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5459
.sym 103179 U$$2.picorv32.latched_rd[0]
.sym 103180 U$$2.picorv32.latched_rd[1]
.sym 103182 U$$2.picorv32.latched_rd[2]
.sym 103183 U$$2.picorv32.latched_rd[3]
.sym 103184 U$$2.picorv32.latched_rd[4]
.sym 103190 cd_sync_clk16_0__i_$glb_clk
.sym 103191 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 103192 U$$2.picorv32.cpuregs_wrdata[0]
.sym 103193 U$$2.picorv32.cpuregs_wrdata[1]
.sym 103194 U$$2.picorv32.cpuregs_wrdata[2]
.sym 103195 U$$2.picorv32.cpuregs_wrdata[3]
.sym 103196 U$$2.picorv32.cpuregs_wrdata[4]
.sym 103197 U$$2.picorv32.cpuregs_wrdata[5]
.sym 103198 U$$2.picorv32.cpuregs_wrdata[6]
.sym 103199 U$$2.picorv32.cpuregs_wrdata[7]
.sym 103200 $PACKER_VCC_NET
.sym 103226 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[1]
.sym 104860 U$$2.picorv32.cpuregs_wrdata[31]
.sym 106003 U$$2.picorv32.cpuregs_wrdata[5]
.sym 106045 U$$2.picorv32.cpuregs_wrdata[18]
.sym 106086 U$$2.picorv32.cpuregs_wrdata[18]
.sym 106126 U$$2.picorv32.cpuregs_wrdata[15]
.sym 106416 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 106450 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 106504 $PACKER_VCC_NET
.sym 106628 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 106747 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 106855 U$$2.picorv32.cpuregs_wrdata[6]
.sym 109957 U$$2.picorv32.cpuregs_wrdata[6]
.sym 111002 U$$2.picorv32.cpuregs_wrdata[6]
.sym 111018 U$$2.picorv32.cpuregs_wrdata[6]
.sym 115023 $abc$27913$auto$rtlil.cc:1969:NotGate$27655
.sym 123055 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 131806 $abc$27913$auto$rtlil.cc:1969:NotGate$27655
.sym 134681 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 134694 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 134711 $abc$27913$auto$rtlil.cc:1969:NotGate$27655
.sym 134726 $abc$27913$auto$rtlil.cc:1969:NotGate$27655
.sym 135174 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135175 U$$2.picorv32.pcpi_rs2[31]
.sym 135176 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 135177 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135178 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135179 U$$2.picorv32.pcpi_rs2[31]
.sym 135180 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 135181 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135186 U$$2.picorv32.pcpi_mul.rd[39]
.sym 135187 U$$2.picorv32.pcpi_mul.rdx[39]
.sym 135188 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135189 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 135190 $PACKER_GND_NET
.sym 135194 U$$2.picorv32.pcpi_mul.next_rs2[40]
.sym 135195 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135196 U$$2.picorv32.pcpi_mul.rd[39]
.sym 135197 U$$2.picorv32.pcpi_mul.rdx[39]
.sym 135202 U$$2.picorv32.pcpi_mul.rd[40]
.sym 135203 U$$2.picorv32.pcpi_mul.rdx[40]
.sym 135204 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135205 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 135206 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135207 U$$2.picorv32.pcpi_rs2[31]
.sym 135208 U$$2.picorv32.pcpi_mul.next_rs2[43]
.sym 135209 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135210 $PACKER_GND_NET
.sym 135214 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135215 U$$2.picorv32.pcpi_rs2[31]
.sym 135216 U$$2.picorv32.pcpi_mul.next_rs2[42]
.sym 135217 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135218 U$$2.picorv32.pcpi_mul.rd[41]
.sym 135219 U$$2.picorv32.pcpi_mul.rdx[41]
.sym 135220 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135221 U$$2.picorv32.pcpi_mul.next_rs2[42]
.sym 135222 U$$2.picorv32.pcpi_mul.next_rs2[42]
.sym 135223 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135224 U$$2.picorv32.pcpi_mul.rd[41]
.sym 135225 U$$2.picorv32.pcpi_mul.rdx[41]
.sym 135226 U$$2.picorv32.pcpi_mul.rd[42]
.sym 135227 U$$2.picorv32.pcpi_mul.rdx[42]
.sym 135228 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135229 U$$2.picorv32.pcpi_mul.next_rs2[43]
.sym 135230 $PACKER_GND_NET
.sym 135234 U$$2.picorv32.pcpi_mul.next_rs2[43]
.sym 135235 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135236 U$$2.picorv32.pcpi_mul.rd[42]
.sym 135237 U$$2.picorv32.pcpi_mul.rdx[42]
.sym 135239 $abc$27913$auto$maccmap.cc:111:fulladd$6603[1]
.sym 135240 $abc$27913$auto$maccmap.cc:112:fulladd$6604[0]
.sym 135243 $abc$27913$auto$maccmap.cc:111:fulladd$6603[2]
.sym 135244 $abc$27913$auto$maccmap.cc:112:fulladd$6604[1]
.sym 135245 $auto$maccmap.cc:240:synth$6606.C[2]
.sym 135247 $abc$27913$auto$maccmap.cc:111:fulladd$6603[3]
.sym 135248 $abc$27913$auto$maccmap.cc:112:fulladd$6604[2]
.sym 135249 $auto$maccmap.cc:240:synth$6606.C[3]
.sym 135252 $abc$27913$auto$maccmap.cc:112:fulladd$6604[3]
.sym 135253 $auto$maccmap.cc:240:synth$6606.C[4]
.sym 135255 $abc$27913$auto$maccmap.cc:111:fulladd$6667[0]
.sym 135258 U$$2.picorv32.pcpi_mul.next_rs2[45]
.sym 135259 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135260 U$$2.picorv32.pcpi_mul.rd[44]
.sym 135261 U$$2.picorv32.pcpi_mul.rdx[44]
.sym 135262 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 135263 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135264 U$$2.picorv32.pcpi_mul.rd[43]
.sym 135265 U$$2.picorv32.pcpi_mul.rdx[43]
.sym 135266 $abc$27913$auto$maccmap.cc:111:fulladd$6603[1]
.sym 135267 $abc$27913$auto$maccmap.cc:112:fulladd$6604[0]
.sym 135270 $PACKER_GND_NET
.sym 135274 $PACKER_GND_NET
.sym 135278 U$$2.picorv32.pcpi_mul.next_rs2[46]
.sym 135279 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135280 U$$2.picorv32.pcpi_mul.rd[45]
.sym 135281 U$$2.picorv32.pcpi_mul.rdx[45]
.sym 135282 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135283 U$$2.picorv32.pcpi_rs2[31]
.sym 135284 U$$2.picorv32.pcpi_mul.next_rs2[46]
.sym 135285 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135286 U$$2.picorv32.pcpi_mul.rd[45]
.sym 135287 U$$2.picorv32.pcpi_mul.rdx[45]
.sym 135288 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135289 U$$2.picorv32.pcpi_mul.next_rs2[46]
.sym 135290 U$$2.picorv32.pcpi_mul.rd[44]
.sym 135291 U$$2.picorv32.pcpi_mul.rdx[44]
.sym 135292 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135293 U$$2.picorv32.pcpi_mul.next_rs2[45]
.sym 135294 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135295 U$$2.picorv32.pcpi_rs2[31]
.sym 135296 U$$2.picorv32.pcpi_mul.next_rs2[45]
.sym 135297 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135298 $PACKER_GND_NET
.sym 135303 $abc$27913$auto$maccmap.cc:111:fulladd$6667[1]
.sym 135304 $abc$27913$auto$maccmap.cc:112:fulladd$6668[0]
.sym 135307 $abc$27913$auto$maccmap.cc:111:fulladd$6667[2]
.sym 135308 $abc$27913$auto$maccmap.cc:112:fulladd$6668[1]
.sym 135309 $auto$maccmap.cc:240:synth$6670.C[2]
.sym 135311 $abc$27913$auto$maccmap.cc:111:fulladd$6667[3]
.sym 135312 $abc$27913$auto$maccmap.cc:112:fulladd$6668[2]
.sym 135313 $auto$maccmap.cc:240:synth$6670.C[3]
.sym 135316 $abc$27913$auto$maccmap.cc:112:fulladd$6668[3]
.sym 135317 $auto$maccmap.cc:240:synth$6670.C[4]
.sym 135319 $abc$27913$auto$maccmap.cc:111:fulladd$6659[0]
.sym 135322 $abc$27913$auto$maccmap.cc:111:fulladd$6667[1]
.sym 135323 $abc$27913$auto$maccmap.cc:112:fulladd$6668[0]
.sym 135326 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 135327 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135328 U$$2.picorv32.pcpi_mul.rd[46]
.sym 135329 U$$2.picorv32.pcpi_mul.rdx[46]
.sym 135330 U$$2.picorv32.pcpi_mul.rd[46]
.sym 135331 U$$2.picorv32.pcpi_mul.rdx[46]
.sym 135332 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135333 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 135334 $PACKER_GND_NET
.sym 135338 U$$2.picorv32.pcpi_mul.rd[48]
.sym 135339 U$$2.picorv32.pcpi_mul.rdx[48]
.sym 135340 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135341 U$$2.picorv32.pcpi_mul.next_rs2[49]
.sym 135342 U$$2.picorv32.pcpi_mul.rd[47]
.sym 135343 U$$2.picorv32.pcpi_mul.rdx[47]
.sym 135344 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135345 U$$2.picorv32.pcpi_mul.next_rs2[48]
.sym 135346 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135347 U$$2.picorv32.pcpi_rs2[31]
.sym 135348 U$$2.picorv32.pcpi_mul.next_rs2[48]
.sym 135349 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135350 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135351 U$$2.picorv32.pcpi_rs2[31]
.sym 135352 U$$2.picorv32.pcpi_mul.next_rs2[49]
.sym 135353 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135354 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135355 U$$2.picorv32.pcpi_rs2[31]
.sym 135356 U$$2.picorv32.pcpi_mul.next_rs2[47]
.sym 135357 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135358 U$$2.picorv32.pcpi_mul.next_rs2[48]
.sym 135359 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135360 U$$2.picorv32.pcpi_mul.rd[47]
.sym 135361 U$$2.picorv32.pcpi_mul.rdx[47]
.sym 135362 U$$2.picorv32.pcpi_mul.next_rs2[49]
.sym 135363 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135364 U$$2.picorv32.pcpi_mul.rd[48]
.sym 135365 U$$2.picorv32.pcpi_mul.rdx[48]
.sym 135366 $PACKER_GND_NET
.sym 135370 $PACKER_GND_NET
.sym 135374 $PACKER_GND_NET
.sym 135378 U$$2.picorv32.pcpi_mul.next_rs2[57]
.sym 135379 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135380 U$$2.picorv32.pcpi_mul.rd[56]
.sym 135381 U$$2.picorv32.pcpi_mul.rdx[56]
.sym 135382 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135383 U$$2.picorv32.pcpi_rs2[31]
.sym 135384 U$$2.picorv32.pcpi_mul.next_rs2[57]
.sym 135385 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135386 $PACKER_GND_NET
.sym 135390 $PACKER_GND_NET
.sym 135394 U$$2.picorv32.pcpi_mul.rd[56]
.sym 135395 U$$2.picorv32.pcpi_mul.rdx[56]
.sym 135396 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135397 U$$2.picorv32.pcpi_mul.next_rs2[57]
.sym 135399 $abc$27913$auto$maccmap.cc:111:fulladd$6659[1]
.sym 135400 $abc$27913$auto$maccmap.cc:112:fulladd$6660[0]
.sym 135403 $abc$27913$auto$maccmap.cc:111:fulladd$6659[2]
.sym 135404 $abc$27913$auto$maccmap.cc:112:fulladd$6660[1]
.sym 135405 $auto$maccmap.cc:240:synth$6662.C[2]
.sym 135407 $abc$27913$auto$maccmap.cc:111:fulladd$6659[3]
.sym 135408 $abc$27913$auto$maccmap.cc:112:fulladd$6660[2]
.sym 135409 $auto$maccmap.cc:240:synth$6662.C[3]
.sym 135412 $abc$27913$auto$maccmap.cc:112:fulladd$6660[3]
.sym 135413 $auto$maccmap.cc:240:synth$6662.C[4]
.sym 135415 $abc$27913$auto$maccmap.cc:111:fulladd$6560[0]
.sym 135418 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 135419 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135420 U$$2.picorv32.pcpi_mul.rd[52]
.sym 135421 U$$2.picorv32.pcpi_mul.rdx[52]
.sym 135423 $abc$27913$auto$maccmap.cc:111:fulladd$6652[0]
.sym 135426 U$$2.picorv32.pcpi_mul.rd[52]
.sym 135427 U$$2.picorv32.pcpi_mul.rdx[52]
.sym 135428 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135429 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 135430 U$$2.picorv32.pcpi_mul.next_rs2[51]
.sym 135431 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135432 U$$2.picorv32.pcpi_mul.rd[50]
.sym 135433 U$$2.picorv32.pcpi_mul.rdx[50]
.sym 135434 U$$2.picorv32.pcpi_mul.rd[50]
.sym 135435 U$$2.picorv32.pcpi_mul.rdx[50]
.sym 135436 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135437 U$$2.picorv32.pcpi_mul.next_rs2[51]
.sym 135438 $PACKER_GND_NET
.sym 135442 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135443 U$$2.picorv32.pcpi_rs2[31]
.sym 135444 U$$2.picorv32.pcpi_mul.next_rs2[56]
.sym 135445 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135446 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135447 U$$2.picorv32.pcpi_rs2[31]
.sym 135448 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 135449 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135450 $PACKER_GND_NET
.sym 135454 U$$2.picorv32.pcpi_mul.rd[51]
.sym 135455 U$$2.picorv32.pcpi_mul.rdx[51]
.sym 135456 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135457 U$$2.picorv32.pcpi_mul.next_rs2[52]
.sym 135458 U$$2.picorv32.pcpi_mul.next_rs2[52]
.sym 135459 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 135460 U$$2.picorv32.pcpi_mul.rd[51]
.sym 135461 U$$2.picorv32.pcpi_mul.rdx[51]
.sym 135462 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135463 U$$2.picorv32.pcpi_rs2[31]
.sym 135464 U$$2.picorv32.pcpi_mul.next_rs2[52]
.sym 135465 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135466 $PACKER_GND_NET
.sym 135470 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 135471 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 135474 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 135475 U$$2.mem_w_en[3]
.sym 135478 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135479 U$$2.picorv32.pcpi_rs2[31]
.sym 135480 U$$2.picorv32.pcpi_mul.next_rs2[55]
.sym 135481 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135482 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135483 U$$2.picorv32.pcpi_rs2[31]
.sym 135484 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 135485 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135486 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135487 U$$2.picorv32.pcpi_rs2[31]
.sym 135488 U$$2.picorv32.pcpi_mul.next_rs2[51]
.sym 135489 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135490 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 135491 U$$2.picorv32.pcpi_rs2[31]
.sym 135492 U$$2.picorv32.pcpi_mul.next_rs2[53]
.sym 135493 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 135498 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 135499 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 135510 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 135511 U$$2.mem_w_en[3]
.sym 135522 $PACKER_GND_NET
.sym 135526 U$$2.mem_rdata[24]
.sym 135530 U$$2.mem_rdata[31]
.sym 135534 U$$2.mem_rdata[18]
.sym 135538 U$$2.mem_rdata[27]
.sym 135554 U$$2.mem_rdata[22]
.sym 135562 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 135569 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$20730
.sym 135574 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 135586 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 135587 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[13]
.sym 135588 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 135589 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[13]
.sym 135653 U$$2.picorv32.mem_wordsize[1]
.sym 135722 U$$2.picorv32.mem_rdata_q[5]
.sym 135726 U$$2.picorv32.pcpi_insn[0]
.sym 135727 U$$2.picorv32.pcpi_insn[1]
.sym 135728 U$$2.picorv32.pcpi_insn[4]
.sym 135729 U$$2.picorv32.pcpi_insn[5]
.sym 135734 U$$2.picorv32.mem_rdata_q[4]
.sym 135738 U$$2.picorv32.mem_rdata_q[0]
.sym 135774 U$$2.picorv32.mem_rdata_q[27]
.sym 136199 $abc$27913$auto$maccmap.cc:111:fulladd$6617[1]
.sym 136200 $abc$27913$auto$maccmap.cc:112:fulladd$6618[0]
.sym 136203 $abc$27913$auto$maccmap.cc:111:fulladd$6617[2]
.sym 136204 $abc$27913$auto$maccmap.cc:112:fulladd$6618[1]
.sym 136205 $auto$maccmap.cc:240:synth$6620.C[2]
.sym 136207 $abc$27913$auto$maccmap.cc:111:fulladd$6617[3]
.sym 136208 $abc$27913$auto$maccmap.cc:112:fulladd$6618[2]
.sym 136209 $auto$maccmap.cc:240:synth$6620.C[3]
.sym 136212 $abc$27913$auto$maccmap.cc:112:fulladd$6618[3]
.sym 136213 $auto$maccmap.cc:240:synth$6620.C[4]
.sym 136215 $abc$27913$auto$maccmap.cc:111:fulladd$6603[0]
.sym 136218 U$$2.picorv32.pcpi_mul.rd[38]
.sym 136219 U$$2.picorv32.pcpi_mul.rdx[38]
.sym 136220 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136221 U$$2.picorv32.pcpi_mul.next_rs2[39]
.sym 136222 U$$2.picorv32.pcpi_mul.next_rs2[41]
.sym 136223 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136224 U$$2.picorv32.pcpi_mul.rd[40]
.sym 136225 U$$2.picorv32.pcpi_mul.rdx[40]
.sym 136226 $abc$27913$auto$maccmap.cc:111:fulladd$6617[1]
.sym 136227 $abc$27913$auto$maccmap.cc:112:fulladd$6618[0]
.sym 136230 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 136231 U$$2.picorv32.pcpi_rs2[31]
.sym 136232 U$$2.picorv32.pcpi_mul.next_rs2[63]
.sym 136233 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136234 U$$2.picorv32.pcpi_mul.next_rs2[38]
.sym 136235 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136236 U$$2.picorv32.pcpi_mul.rd[37]
.sym 136237 U$$2.picorv32.pcpi_mul.rdx[37]
.sym 136238 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 136239 U$$2.picorv32.pcpi_rs2[31]
.sym 136240 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 136241 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136246 U$$2.picorv32.pcpi_mul.rd[37]
.sym 136247 U$$2.picorv32.pcpi_mul.rdx[37]
.sym 136248 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136249 U$$2.picorv32.pcpi_mul.next_rs2[38]
.sym 136250 $PACKER_GND_NET
.sym 136254 $PACKER_GND_NET
.sym 136258 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136259 U$$2.picorv32.pcpi_mul.rs2[63]
.sym 136260 U$$2.picorv32.pcpi_mul.rd[63]
.sym 136261 U$$2.picorv32.pcpi_mul.rdx[63]
.sym 136262 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 136263 U$$2.picorv32.pcpi_rs2[31]
.sym 136264 U$$2.picorv32.pcpi_mul.next_rs2[60]
.sym 136265 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136270 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 136271 U$$2.picorv32.pcpi_rs2[31]
.sym 136272 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 136273 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136274 $PACKER_GND_NET
.sym 136278 U$$2.picorv32.pcpi_mul.rd[58]
.sym 136279 U$$2.picorv32.pcpi_mul.rdx[58]
.sym 136280 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136281 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 136282 $PACKER_GND_NET
.sym 136286 U$$2.picorv32.pcpi_mul.rd[43]
.sym 136287 U$$2.picorv32.pcpi_mul.rdx[43]
.sym 136288 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136289 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 136290 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 136291 U$$2.picorv32.pcpi_rs2[31]
.sym 136292 U$$2.picorv32.pcpi_mul.next_rs2[44]
.sym 136293 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136295 $abc$27913$auto$maccmap.cc:111:fulladd$6560[1]
.sym 136296 $abc$27913$auto$maccmap.cc:112:fulladd$6561[0]
.sym 136299 $abc$27913$auto$maccmap.cc:111:fulladd$6560[2]
.sym 136300 $abc$27913$auto$maccmap.cc:112:fulladd$6561[1]
.sym 136301 $auto$maccmap.cc:240:synth$6563.C[2]
.sym 136303 $abc$27913$auto$maccmap.cc:111:fulladd$6560[3]
.sym 136304 $abc$27913$auto$maccmap.cc:112:fulladd$6561[2]
.sym 136305 $auto$maccmap.cc:240:synth$6563.C[3]
.sym 136308 $abc$27913$auto$maccmap.cc:112:fulladd$6561[3]
.sym 136309 $auto$maccmap.cc:240:synth$6563.C[4]
.sym 136310 U$$2.picorv32.pcpi_mul.next_rs2[60]
.sym 136311 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136312 U$$2.picorv32.pcpi_mul.rd[59]
.sym 136313 U$$2.picorv32.pcpi_mul.rdx[59]
.sym 136314 U$$2.picorv32.pcpi_mul.rd[59]
.sym 136315 U$$2.picorv32.pcpi_mul.rdx[59]
.sym 136316 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136317 U$$2.picorv32.pcpi_mul.next_rs2[60]
.sym 136318 $abc$27913$auto$maccmap.cc:111:fulladd$6560[1]
.sym 136319 $abc$27913$auto$maccmap.cc:112:fulladd$6561[0]
.sym 136322 U$$2.picorv32.pcpi_mul.next_rs2[59]
.sym 136323 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136324 U$$2.picorv32.pcpi_mul.rd[58]
.sym 136325 U$$2.picorv32.pcpi_mul.rdx[58]
.sym 136326 U$$2.picorv32.pcpi_mul.next_rs2[15]
.sym 136327 U$$2.picorv32.pcpi_rs2[15]
.sym 136328 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136330 $PACKER_GND_NET
.sym 136334 U$$2.picorv32.pcpi_mul.next_rs2[58]
.sym 136335 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136336 U$$2.picorv32.pcpi_mul.rd[57]
.sym 136337 U$$2.picorv32.pcpi_mul.rdx[57]
.sym 136338 U$$2.picorv32.pcpi_mul.next_rs2[14]
.sym 136339 U$$2.picorv32.pcpi_rs2[14]
.sym 136340 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136342 $PACKER_GND_NET
.sym 136346 U$$2.picorv32.pcpi_mul.next_rs2[13]
.sym 136347 U$$2.picorv32.pcpi_rs2[13]
.sym 136348 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136350 U$$2.picorv32.pcpi_mul.rd[57]
.sym 136351 U$$2.picorv32.pcpi_mul.rdx[57]
.sym 136352 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136353 U$$2.picorv32.pcpi_mul.next_rs2[58]
.sym 136354 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 136355 U$$2.picorv32.pcpi_rs2[31]
.sym 136356 U$$2.picorv32.pcpi_mul.next_rs2[58]
.sym 136357 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136358 U$$2.picorv32.pcpi_mul.next_rs2[12]
.sym 136359 U$$2.picorv32.pcpi_rs2[12]
.sym 136360 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136362 $auto$wreduce.cc:455:run$4831[5]
.sym 136363 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 136364 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136366 U$$2.picorv32.pcpi_mul.next_rs2[12]
.sym 136367 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136368 U$$2.picorv32.pcpi_mul.rd[11]
.sym 136369 U$$2.picorv32.pcpi_mul.rdx[11]
.sym 136370 U$$2.picorv32.pcpi_mul.next_rs2[16]
.sym 136371 U$$2.picorv32.pcpi_rs2[16]
.sym 136372 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136374 U$$2.picorv32.pcpi_mul.rd[11]
.sym 136375 U$$2.picorv32.pcpi_mul.rdx[11]
.sym 136376 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136377 U$$2.picorv32.pcpi_mul.next_rs2[12]
.sym 136378 $PACKER_GND_NET
.sym 136382 $PACKER_GND_NET
.sym 136386 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 136387 U$$2.picorv32.pcpi_rs2[11]
.sym 136388 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 136391 $abc$27913$auto$maccmap.cc:111:fulladd$6631[1]
.sym 136392 $abc$27913$auto$maccmap.cc:112:fulladd$6632[0]
.sym 136395 $abc$27913$auto$maccmap.cc:111:fulladd$6631[2]
.sym 136396 $abc$27913$auto$maccmap.cc:112:fulladd$6632[1]
.sym 136397 $auto$maccmap.cc:240:synth$6634.C[2]
.sym 136399 $abc$27913$auto$maccmap.cc:111:fulladd$6631[3]
.sym 136400 $abc$27913$auto$maccmap.cc:112:fulladd$6632[2]
.sym 136401 $auto$maccmap.cc:240:synth$6634.C[3]
.sym 136404 $abc$27913$auto$maccmap.cc:112:fulladd$6632[3]
.sym 136405 $auto$maccmap.cc:240:synth$6634.C[4]
.sym 136406 U$$2.picorv32.pcpi_mul.rd[10]
.sym 136407 U$$2.picorv32.pcpi_mul.rdx[10]
.sym 136408 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136409 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 136410 $abc$27913$auto$maccmap.cc:111:fulladd$6631[1]
.sym 136411 $abc$27913$auto$maccmap.cc:112:fulladd$6632[0]
.sym 136414 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 136415 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136416 U$$2.picorv32.pcpi_mul.rd[9]
.sym 136417 U$$2.picorv32.pcpi_mul.rdx[9]
.sym 136418 U$$2.picorv32.pcpi_mul.next_rs2[11]
.sym 136419 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136420 U$$2.picorv32.pcpi_mul.rd[10]
.sym 136421 U$$2.picorv32.pcpi_mul.rdx[10]
.sym 136422 U$$2.picorv32.pcpi_mul.rd[53]
.sym 136423 U$$2.picorv32.pcpi_mul.rdx[53]
.sym 136424 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136425 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 136426 $abc$27913$auto$maccmap.cc:111:fulladd$6652[1]
.sym 136427 $abc$27913$auto$maccmap.cc:112:fulladd$6653[0]
.sym 136430 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 136431 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136432 U$$2.picorv32.pcpi_mul.rd[49]
.sym 136433 U$$2.picorv32.pcpi_mul.rdx[49]
.sym 136434 U$$2.picorv32.pcpi_mul.rd[49]
.sym 136435 U$$2.picorv32.pcpi_mul.rdx[49]
.sym 136436 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136437 U$$2.picorv32.pcpi_mul.next_rs2[50]
.sym 136438 U$$2.picorv32.pcpi_mul.next_rs2[54]
.sym 136439 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136440 U$$2.picorv32.pcpi_mul.rd[53]
.sym 136441 U$$2.picorv32.pcpi_mul.rdx[53]
.sym 136447 $abc$27913$auto$maccmap.cc:111:fulladd$6631[0]
.sym 136450 $abc$27913$auto$maccmap.cc:111:fulladd$6659[1]
.sym 136451 $abc$27913$auto$maccmap.cc:112:fulladd$6660[0]
.sym 136455 $abc$27913$auto$maccmap.cc:111:fulladd$6652[1]
.sym 136456 $abc$27913$auto$maccmap.cc:112:fulladd$6653[0]
.sym 136459 $abc$27913$auto$maccmap.cc:111:fulladd$6652[2]
.sym 136460 $abc$27913$auto$maccmap.cc:112:fulladd$6653[1]
.sym 136461 $auto$maccmap.cc:240:synth$6655.C[2]
.sym 136463 $abc$27913$auto$maccmap.cc:111:fulladd$6652[3]
.sym 136464 $abc$27913$auto$maccmap.cc:112:fulladd$6653[2]
.sym 136465 $auto$maccmap.cc:240:synth$6655.C[3]
.sym 136468 $abc$27913$auto$maccmap.cc:112:fulladd$6653[3]
.sym 136469 $auto$maccmap.cc:240:synth$6655.C[4]
.sym 136470 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 136471 U$$2.mem_w_en[2]
.sym 136474 U$$2.picorv32.pcpi_mul.next_rs2[56]
.sym 136475 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136476 U$$2.picorv32.pcpi_mul.rd[55]
.sym 136477 U$$2.picorv32.pcpi_mul.rdx[55]
.sym 136478 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 136479 U$$2.mem_w_en[3]
.sym 136482 U$$2.picorv32.pcpi_mul.rd[55]
.sym 136483 U$$2.picorv32.pcpi_mul.rdx[55]
.sym 136484 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136485 U$$2.picorv32.pcpi_mul.next_rs2[56]
.sym 136486 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 136487 U$$2.mem_w_en[2]
.sym 136490 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 136491 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 136494 U$$2.picorv32.pcpi_mul.rd[54]
.sym 136495 U$$2.picorv32.pcpi_mul.rdx[54]
.sym 136496 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136497 U$$2.picorv32.pcpi_mul.next_rs2[55]
.sym 136498 U$$2.mem_w_data[21]
.sym 136502 U$$2.picorv32.pcpi_mul.next_rs2[55]
.sym 136503 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 136504 U$$2.picorv32.pcpi_mul.rd[54]
.sym 136505 U$$2.picorv32.pcpi_mul.rdx[54]
.sym 136506 U$$2.mem_w_data[5]
.sym 136510 U$$2.mem_w_data[29]
.sym 136514 U$$2.mem_w_data[22]
.sym 136518 U$$0_phase_step[6]
.sym 136519 $abc$27913$new_n2463_
.sym 136520 $abc$27913$new_n2512_
.sym 136522 U$$0_phase_step[3]
.sym 136523 $abc$27913$new_n2463_
.sym 136524 $abc$27913$new_n2551_
.sym 136526 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 136527 U$$2.mem_w_en[2]
.sym 136530 $abc$27913$new_n2469_
.sym 136531 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 136532 $abc$27913$new_n2507_
.sym 136534 U$$2.mem_w_data[27]
.sym 136538 U$$2.mem_w_data[18]
.sym 136542 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 136543 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[4]
.sym 136544 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 136545 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[4]
.sym 136546 U$$2.mem_rdata[19]
.sym 136547 $abc$27913$U$$2.picorv32.mem_rdata[3]_new_inv_
.sym 136548 U$$2.picorv32.mem_la_secondword
.sym 136550 U$$2.mem_rdata[23]
.sym 136554 U$$2.mem_rdata[25]
.sym 136558 U$$2.mem_rdata[19]
.sym 136562 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 136563 U$$2.mem_rdata[22]
.sym 136564 U$$2.picorv32.mem_la_secondword
.sym 136566 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[13]
.sym 136567 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 136568 $abc$27913$new_n3088_
.sym 136569 $abc$27913$new_n3087_
.sym 136570 U$$2.mem_rdata[26]
.sym 136574 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 136575 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[15]
.sym 136576 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 136577 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[15]
.sym 136578 U$$2.mem_rdata[28]
.sym 136582 U$$2.mem_rdata[20]
.sym 136586 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 136587 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 136588 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 136589 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 136590 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 136591 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[13]
.sym 136592 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 136593 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[13]
.sym 136594 U$$2.mem_rdata[29]
.sym 136598 $abc$27913$new_n4662_
.sym 136599 U$$2.picorv32.mem_xfer
.sym 136600 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 136601 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 136602 U$$2.mem_rdata[21]
.sym 136606 U$$2.mem_rdata[17]
.sym 136610 U$$2.mem_rdata[30]
.sym 136614 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 136618 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 136622 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 136623 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[5]
.sym 136624 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 136625 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[5]
.sym 136626 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 136627 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[0]
.sym 136628 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 136629 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[0]
.sym 136630 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 136631 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[5]
.sym 136632 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 136633 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[5]
.sym 136634 $abc$27913$new_n2463_
.sym 136635 U$$0_phase_step[21]
.sym 136636 $abc$27913$new_n2529_
.sym 136638 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[5]
.sym 136639 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 136640 $abc$27913$new_n2532_
.sym 136641 $abc$27913$new_n2531_
.sym 136642 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 136643 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 136650 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 136651 U$$2.mem_w_en[2]
.sym 136654 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 136655 U$$2.mem_w_en[2]
.sym 136658 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 136659 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 136662 U$$2.mem_w_data[6]
.sym 136682 U$$2.mem_w_en[2]
.sym 136683 U$$2.mem_w_en[3]
.sym 136686 U$$2.picorv32.mem_rdata_q[1]
.sym 136690 U$$2.mem_addr[12]
.sym 136691 U$$2.mem_addr[10]
.sym 136692 U$$2.mem_addr[11]
.sym 136694 U$$2.picorv32.pcpi_rs1[0]
.sym 136695 U$$2.picorv32.pcpi_rs1[1]
.sym 136696 U$$2.picorv32.mem_wordsize[0]
.sym 136697 U$$2.picorv32.mem_wordsize[1]
.sym 136698 U$$2.picorv32.pcpi_rs1[0]
.sym 136699 U$$2.picorv32.pcpi_rs1[1]
.sym 136700 U$$2.picorv32.mem_wordsize[0]
.sym 136701 U$$2.picorv32.mem_wordsize[1]
.sym 136702 U$$2.mem_addr[12]
.sym 136703 U$$2.mem_addr[11]
.sym 136704 U$$2.mem_addr[10]
.sym 136710 U$$2.picorv32.pcpi_rs1[0]
.sym 136711 U$$2.picorv32.pcpi_rs1[1]
.sym 136712 $abc$27913$new_n3685_
.sym 136713 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 136714 $abc$27913$U$$2.picorv32.mem_la_wstrb[3]_new_inv_
.sym 136715 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 136718 U$$2.picorv32.pcpi_rs1[1]
.sym 136719 U$$2.picorv32.pcpi_rs1[0]
.sym 136720 $abc$27913$new_n3685_
.sym 136721 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 136722 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 136723 U$$2.mem_w_en[0]
.sym 136726 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 136727 U$$2.mem_w_en[3]
.sym 136728 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[3]_new_
.sym 136729 $abc$27913$new_n2625_
.sym 136730 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 136731 U$$2.mem_w_en[1]
.sym 136734 U$$2.mem_w_en[0]
.sym 136735 U$$2.mem_w_en[1]
.sym 136736 U$$2.mem_w_en[2]
.sym 136737 U$$2.mem_w_en[3]
.sym 136738 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 136739 U$$2.mem_w_en[0]
.sym 136740 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[0]_new_
.sym 136741 $abc$27913$new_n2625_
.sym 136742 U$$2.mem_addr[12]
.sym 136743 U$$2.mem_addr[10]
.sym 136744 U$$2.mem_addr[11]
.sym 136746 U$$2.mem_w_en[0]
.sym 136747 U$$2.mem_w_en[1]
.sym 136748 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6044[1]_new_inv_
.sym 136758 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 136759 U$$2.mem_w_en[1]
.sym 136760 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[1]_new_
.sym 136761 $abc$27913$new_n2625_
.sym 136762 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 136763 U$$2.mem_w_en[2]
.sym 136764 $abc$27913$techmap\U$$2.picorv32.$and$picorv32.v:576$1027_Y[2]_new_
.sym 136765 $abc$27913$new_n2625_
.sym 136766 $abc$27913$U$$2.picorv32.mem_la_wstrb[2]_new_inv_
.sym 136767 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 136770 U$$2.mem_addr[10]
.sym 136771 U$$2.mem_addr[11]
.sym 136772 U$$2.mem_addr[12]
.sym 136774 $abc$27913$new_n2435_
.sym 136775 $abc$27913$new_n2436_
.sym 136776 $abc$27913$new_n2437_
.sym 136777 $abc$27913$new_n2438_
.sym 136778 U$$2.picorv32.mem_rdata_q[28]
.sym 136782 U$$2.picorv32.mem_rdata_q[6]
.sym 136786 U$$2.picorv32.mem_rdata_q[26]
.sym 136790 U$$2.picorv32.pcpi_insn[26]
.sym 136791 U$$2.picorv32.pcpi_insn[27]
.sym 136792 U$$2.picorv32.pcpi_insn[28]
.sym 136793 cd_sync.ready
.sym 136797 U$$2.picorv32.mem_rdata_q[0]
.sym 136798 U$$2.picorv32.mem_rdata_q[25]
.sym 136802 U$$2.picorv32.pcpi_insn[3]
.sym 136803 U$$2.picorv32.pcpi_insn[6]
.sym 136804 U$$2.picorv32.pcpi_valid
.sym 136805 U$$2.picorv32.pcpi_insn[25]
.sym 136806 U$$2.picorv32.mem_rdata_q[31]
.sym 136810 U$$2.picorv32.mem_rdata_q[3]
.sym 136814 U$$2.picorv32.mem_rdata_q[2]
.sym 136818 U$$2.picorv32.mem_rdata_q[30]
.sym 136822 U$$2.picorv32.pcpi_insn[29]
.sym 136823 U$$2.picorv32.pcpi_insn[30]
.sym 136824 U$$2.picorv32.pcpi_insn[31]
.sym 136825 U$$2.picorv32.pcpi_insn[2]
.sym 136830 U$$2.picorv32.mem_rdata_q[29]
.sym 137222 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 137223 U$$2.picorv32.pcpi_rs2[31]
.sym 137224 U$$2.picorv32.pcpi_mul.next_rs2[38]
.sym 137225 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 137226 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 137227 U$$2.picorv32.pcpi_rs2[31]
.sym 137228 U$$2.picorv32.pcpi_mul.next_rs2[37]
.sym 137229 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 137230 U$$2.picorv32.pcpi_mul.rd[36]
.sym 137231 U$$2.picorv32.pcpi_mul.rdx[36]
.sym 137232 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137233 U$$2.picorv32.pcpi_mul.next_rs2[37]
.sym 137234 U$$2.picorv32.pcpi_mul.next_rs2[39]
.sym 137235 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137236 U$$2.picorv32.pcpi_mul.rd[38]
.sym 137237 U$$2.picorv32.pcpi_mul.rdx[38]
.sym 137238 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 137239 U$$2.picorv32.pcpi_rs2[31]
.sym 137240 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 137241 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 137242 U$$2.picorv32.pcpi_mul.next_rs2[37]
.sym 137243 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137244 U$$2.picorv32.pcpi_mul.rd[36]
.sym 137245 U$$2.picorv32.pcpi_mul.rdx[36]
.sym 137246 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 137247 U$$2.picorv32.pcpi_rs2[31]
.sym 137248 U$$2.picorv32.pcpi_mul.next_rs2[39]
.sym 137249 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 137250 $PACKER_GND_NET
.sym 137255 $abc$27913$auto$maccmap.cc:111:fulladd$6624[1]
.sym 137256 $abc$27913$auto$maccmap.cc:112:fulladd$6625[0]
.sym 137259 $abc$27913$auto$maccmap.cc:111:fulladd$6624[2]
.sym 137260 $abc$27913$auto$maccmap.cc:112:fulladd$6625[1]
.sym 137261 $auto$maccmap.cc:240:synth$6627.C[2]
.sym 137263 $abc$27913$auto$maccmap.cc:111:fulladd$6624[3]
.sym 137264 $abc$27913$auto$maccmap.cc:112:fulladd$6625[2]
.sym 137265 $auto$maccmap.cc:240:synth$6627.C[3]
.sym 137266 U$$2.picorv32.pcpi_mul.next_rs2[63]
.sym 137267 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137268 U$$2.picorv32.pcpi_mul.rd[62]
.sym 137269 U$$2.picorv32.pcpi_mul.rdx[62]
.sym 137271 $abc$27913$auto$maccmap.cc:111:fulladd$6617[0]
.sym 137274 $abc$27913$auto$maccmap.cc:111:fulladd$6624[1]
.sym 137275 $abc$27913$auto$maccmap.cc:112:fulladd$6625[0]
.sym 137278 U$$2.picorv32.pcpi_mul.rd[62]
.sym 137279 U$$2.picorv32.pcpi_mul.rdx[62]
.sym 137280 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137281 U$$2.picorv32.pcpi_mul.next_rs2[63]
.sym 137282 U$$2.picorv32.pcpi_mul.rd[61]
.sym 137283 U$$2.picorv32.pcpi_mul.rdx[61]
.sym 137284 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137285 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 137286 $PACKER_GND_NET
.sym 137290 U$$2.picorv32.pcpi_mul.next_rs2[62]
.sym 137291 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137292 U$$2.picorv32.pcpi_mul.rd[61]
.sym 137293 U$$2.picorv32.pcpi_mul.rdx[61]
.sym 137294 $PACKER_GND_NET
.sym 137302 U$$2.picorv32.pcpi_mul.rd[60]
.sym 137303 U$$2.picorv32.pcpi_mul.rdx[60]
.sym 137304 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137305 U$$2.picorv32.pcpi_mul.next_rs2[61]
.sym 137306 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 137307 U$$2.picorv32.pcpi_rs2[31]
.sym 137308 U$$2.picorv32.pcpi_mul.next_rs2[61]
.sym 137309 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 137310 $PACKER_GND_NET
.sym 137314 $PACKER_GND_NET
.sym 137319 $abc$27913$auto$maccmap.cc:111:fulladd$6610[0]
.sym 137322 U$$2.picorv32.pcpi_mul.rd[15]
.sym 137323 U$$2.picorv32.pcpi_mul.rdx[15]
.sym 137324 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137325 U$$2.picorv32.pcpi_mul.next_rs2[16]
.sym 137327 $abc$27913$auto$maccmap.cc:111:fulladd$6624[0]
.sym 137330 $abc$27913$auto$maccmap.cc:111:fulladd$6610[1]
.sym 137331 $abc$27913$auto$maccmap.cc:112:fulladd$6611[0]
.sym 137334 U$$2.picorv32.pcpi_mul.next_rs2[16]
.sym 137335 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137336 U$$2.picorv32.pcpi_mul.rd[15]
.sym 137337 U$$2.picorv32.pcpi_mul.rdx[15]
.sym 137338 U$$2.picorv32.pcpi_mul.next_rs2[15]
.sym 137339 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137340 U$$2.picorv32.pcpi_mul.rd[14]
.sym 137341 U$$2.picorv32.pcpi_mul.rdx[14]
.sym 137342 U$$2.picorv32.pcpi_mul.rd[14]
.sym 137343 U$$2.picorv32.pcpi_mul.rdx[14]
.sym 137344 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137345 U$$2.picorv32.pcpi_mul.next_rs2[15]
.sym 137346 U$$2.picorv32.pcpi_mul.next_rs2[61]
.sym 137347 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137348 U$$2.picorv32.pcpi_mul.rd[60]
.sym 137349 U$$2.picorv32.pcpi_mul.rdx[60]
.sym 137350 U$$0.phase_acc[20]
.sym 137351 U$$0.phase_acc[30]
.sym 137354 U$$2.picorv32.pcpi_mul.next_rs2[14]
.sym 137355 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137356 U$$2.picorv32.pcpi_mul.rd[13]
.sym 137357 U$$2.picorv32.pcpi_mul.rdx[13]
.sym 137358 U$$2.picorv32.pcpi_mul.instr_mul
.sym 137359 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 137362 U$$2.picorv32.pcpi_mul.rd[13]
.sym 137363 U$$2.picorv32.pcpi_mul.rdx[13]
.sym 137364 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137365 U$$2.picorv32.pcpi_mul.next_rs2[14]
.sym 137366 U$$2.picorv32.pcpi_mul.next_rs2[13]
.sym 137367 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137368 U$$2.picorv32.pcpi_mul.rd[12]
.sym 137369 U$$2.picorv32.pcpi_mul.rdx[12]
.sym 137370 U$$0.phase_acc[30]
.sym 137371 U$$0.phase_acc[25]
.sym 137374 U$$2.picorv32.pcpi_mul.rd[12]
.sym 137375 U$$2.picorv32.pcpi_mul.rdx[12]
.sym 137376 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 137377 U$$2.picorv32.pcpi_mul.next_rs2[13]
.sym 137378 U$$2.picorv32.pcpi_int_wait
.sym 137383 U$$2.picorv32.pcpi_mul.mul_counter[0]
.sym 137387 U$$2.picorv32.pcpi_mul.mul_counter[1]
.sym 137388 $PACKER_VCC_NET
.sym 137391 U$$2.picorv32.pcpi_mul.mul_counter[2]
.sym 137392 $PACKER_VCC_NET
.sym 137393 $auto$alumacc.cc:474:replace_alu$4965.C[2]
.sym 137395 U$$2.picorv32.pcpi_mul.mul_counter[3]
.sym 137396 $PACKER_VCC_NET
.sym 137397 $auto$alumacc.cc:474:replace_alu$4965.C[3]
.sym 137399 U$$2.picorv32.pcpi_mul.mul_counter[4]
.sym 137400 $PACKER_VCC_NET
.sym 137401 $auto$alumacc.cc:474:replace_alu$4965.C[4]
.sym 137403 U$$2.picorv32.pcpi_mul.mul_counter[5]
.sym 137404 $PACKER_VCC_NET
.sym 137405 $auto$alumacc.cc:474:replace_alu$4965.C[5]
.sym 137407 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 137408 $PACKER_VCC_NET
.sym 137409 $auto$alumacc.cc:474:replace_alu$4965.C[6]
.sym 137411 U$$2.picorv32.pcpi_mul.mul_counter[0]
.sym 137413 $PACKER_VCC_NET
.sym 137415 U$$0_phase_step[0]
.sym 137416 U$$0.phase_acc[0]
.sym 137419 U$$0_phase_step[1]
.sym 137420 U$$0.phase_acc[1]
.sym 137421 $auto$alumacc.cc:474:replace_alu$4912.C[1]
.sym 137423 U$$0_phase_step[2]
.sym 137424 U$$0.phase_acc[2]
.sym 137425 $auto$alumacc.cc:474:replace_alu$4912.C[2]
.sym 137427 U$$0_phase_step[3]
.sym 137428 U$$0.phase_acc[3]
.sym 137429 $auto$alumacc.cc:474:replace_alu$4912.C[3]
.sym 137431 U$$0_phase_step[4]
.sym 137432 U$$0.phase_acc[4]
.sym 137433 $auto$alumacc.cc:474:replace_alu$4912.C[4]
.sym 137435 U$$0_phase_step[5]
.sym 137436 U$$0.phase_acc[5]
.sym 137437 $auto$alumacc.cc:474:replace_alu$4912.C[5]
.sym 137439 U$$0_phase_step[6]
.sym 137440 U$$0.phase_acc[6]
.sym 137441 $auto$alumacc.cc:474:replace_alu$4912.C[6]
.sym 137443 U$$0_phase_step[7]
.sym 137444 U$$0.phase_acc[7]
.sym 137445 $auto$alumacc.cc:474:replace_alu$4912.C[7]
.sym 137447 U$$0_phase_step[8]
.sym 137448 U$$0.phase_acc[8]
.sym 137449 $auto$alumacc.cc:474:replace_alu$4912.C[8]
.sym 137451 U$$0_phase_step[9]
.sym 137452 U$$0.phase_acc[9]
.sym 137453 $auto$alumacc.cc:474:replace_alu$4912.C[9]
.sym 137455 U$$0_phase_step[10]
.sym 137456 U$$0.phase_acc[10]
.sym 137457 $auto$alumacc.cc:474:replace_alu$4912.C[10]
.sym 137459 U$$0_phase_step[11]
.sym 137460 U$$0.phase_acc[11]
.sym 137461 $auto$alumacc.cc:474:replace_alu$4912.C[11]
.sym 137463 U$$0_phase_step[12]
.sym 137464 U$$0.phase_acc[12]
.sym 137465 $auto$alumacc.cc:474:replace_alu$4912.C[12]
.sym 137467 U$$0_phase_step[13]
.sym 137468 U$$0.phase_acc[13]
.sym 137469 $auto$alumacc.cc:474:replace_alu$4912.C[13]
.sym 137471 U$$0_phase_step[14]
.sym 137472 U$$0.phase_acc[14]
.sym 137473 $auto$alumacc.cc:474:replace_alu$4912.C[14]
.sym 137475 U$$0_phase_step[15]
.sym 137476 U$$0.phase_acc[15]
.sym 137477 $auto$alumacc.cc:474:replace_alu$4912.C[15]
.sym 137479 U$$0_phase_step[16]
.sym 137480 U$$0.phase_acc[16]
.sym 137481 $auto$alumacc.cc:474:replace_alu$4912.C[16]
.sym 137483 U$$0_phase_step[17]
.sym 137484 U$$0.phase_acc[17]
.sym 137485 $auto$alumacc.cc:474:replace_alu$4912.C[17]
.sym 137487 U$$0_phase_step[18]
.sym 137488 U$$0.phase_acc[18]
.sym 137489 $auto$alumacc.cc:474:replace_alu$4912.C[18]
.sym 137491 U$$0_phase_step[19]
.sym 137492 U$$0.phase_acc[19]
.sym 137493 $auto$alumacc.cc:474:replace_alu$4912.C[19]
.sym 137495 U$$0_phase_step[20]
.sym 137496 U$$0.phase_acc[20]
.sym 137497 $auto$alumacc.cc:474:replace_alu$4912.C[20]
.sym 137499 U$$0_phase_step[21]
.sym 137500 U$$0.phase_acc[21]
.sym 137501 $auto$alumacc.cc:474:replace_alu$4912.C[21]
.sym 137503 U$$0_phase_step[22]
.sym 137504 U$$0.phase_acc[22]
.sym 137505 $auto$alumacc.cc:474:replace_alu$4912.C[22]
.sym 137507 U$$0_phase_step[23]
.sym 137508 U$$0.phase_acc[23]
.sym 137509 $auto$alumacc.cc:474:replace_alu$4912.C[23]
.sym 137511 U$$0_phase_step[24]
.sym 137512 U$$0.phase_acc[24]
.sym 137513 $auto$alumacc.cc:474:replace_alu$4912.C[24]
.sym 137515 U$$0_phase_step[25]
.sym 137516 U$$0.phase_acc[25]
.sym 137517 $auto$alumacc.cc:474:replace_alu$4912.C[25]
.sym 137519 U$$0_phase_step[26]
.sym 137520 U$$0.phase_acc[26]
.sym 137521 $auto$alumacc.cc:474:replace_alu$4912.C[26]
.sym 137523 U$$0_phase_step[27]
.sym 137524 U$$0.phase_acc[27]
.sym 137525 $auto$alumacc.cc:474:replace_alu$4912.C[27]
.sym 137527 U$$0_phase_step[28]
.sym 137528 U$$0.phase_acc[28]
.sym 137529 $auto$alumacc.cc:474:replace_alu$4912.C[28]
.sym 137531 U$$0_phase_step[29]
.sym 137532 U$$0.phase_acc[29]
.sym 137533 $auto$alumacc.cc:474:replace_alu$4912.C[29]
.sym 137535 U$$0_phase_step[30]
.sym 137536 U$$0.phase_acc[30]
.sym 137537 $auto$alumacc.cc:474:replace_alu$4912.C[30]
.sym 137539 U$$0_phase_step[31]
.sym 137540 U$$0.phase_acc[31]
.sym 137541 $auto$alumacc.cc:474:replace_alu$4912.C[31]
.sym 137542 $abc$27913$new_n2463_
.sym 137543 U$$0_phase_step[24]
.sym 137547 U$$0_phase_step[0]
.sym 137548 U$$0.phase_acc[0]
.sym 137550 $abc$27913$new_n2463_
.sym 137551 U$$0_phase_step[31]
.sym 137554 $abc$27913$new_n2463_
.sym 137555 U$$0_phase_step[18]
.sym 137558 $abc$27913$new_n2463_
.sym 137559 U$$0_phase_step[5]
.sym 137562 $abc$27913$new_n2463_
.sym 137563 U$$0_phase_step[22]
.sym 137566 $abc$27913$new_n2463_
.sym 137567 U$$0_phase_step[29]
.sym 137570 $abc$27913$new_n2463_
.sym 137571 U$$0_phase_step[20]
.sym 137574 $abc$27913$new_n2463_
.sym 137575 U$$0_phase_step[19]
.sym 137578 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[3]
.sym 137579 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137580 $abc$27913$new_n2559_
.sym 137581 $abc$27913$new_n2558_
.sym 137582 $abc$27913$new_n2469_
.sym 137583 $abc$27913$U$$2.mem_r_data[19]_new_inv_
.sym 137584 $abc$27913$new_n2556_
.sym 137586 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[15]
.sym 137587 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137588 $abc$27913$new_n3104_
.sym 137589 $abc$27913$new_n3103_
.sym 137590 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 137591 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[3]
.sym 137592 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 137593 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[3]
.sym 137594 $abc$27913$new_n2463_
.sym 137595 U$$0_phase_step[17]
.sym 137596 $abc$27913$new_n2442_
.sym 137598 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[4]
.sym 137599 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137600 $abc$27913$new_n2526_
.sym 137601 $abc$27913$new_n2525_
.sym 137602 $abc$27913$new_n2463_
.sym 137603 U$$0_phase_step[3]
.sym 137604 $abc$27913$new_n2551_
.sym 137605 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 137606 U$$2.mem_rdata[16]
.sym 137610 $abc$27913$new_n2463_
.sym 137611 U$$0_phase_step[21]
.sym 137612 $abc$27913$new_n2529_
.sym 137613 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 137614 $abc$27913$new_n2463_
.sym 137615 U$$0_phase_step[4]
.sym 137616 $abc$27913$new_n2518_
.sym 137617 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 137618 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 137619 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[15]
.sym 137620 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 137621 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[15]
.sym 137622 $abc$27913$new_n2463_
.sym 137623 U$$0_phase_step[0]
.sym 137626 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 137627 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[3]
.sym 137628 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 137629 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[3]
.sym 137630 $abc$27913$new_n2463_
.sym 137631 U$$0_phase_step[16]
.sym 137632 $abc$27913$new_n2573_
.sym 137634 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 137635 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[4]
.sym 137636 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 137637 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[4]
.sym 137638 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[0]
.sym 137639 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137640 $abc$27913$new_n2576_
.sym 137641 $abc$27913$new_n2575_
.sym 137642 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 137643 $abc$27913$new_n2443_
.sym 137644 $abc$27913$U$$2.mem_r_data[16]_new_inv_
.sym 137646 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 137647 $abc$27913$new_n2443_
.sym 137648 $abc$27913$U$$2.mem_r_data[21]_new_inv_
.sym 137650 $abc$27913$new_n2463_
.sym 137651 U$$0_phase_step[6]
.sym 137652 $abc$27913$new_n2512_
.sym 137653 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 137654 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 137655 $abc$27913$new_n2443_
.sym 137656 $abc$27913$U$$2.mem_r_data[17]_new_inv_
.sym 137658 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 137659 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[0]
.sym 137660 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 137661 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[0]
.sym 137662 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[1]
.sym 137663 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137664 $abc$27913$new_n2462_
.sym 137665 $abc$27913$new_n2461_
.sym 137666 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 137667 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[1]
.sym 137668 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 137669 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[1]
.sym 137670 U$$2.picorv32.mem_rdata_latched[1]
.sym 137674 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 137675 $abc$27913$new_n2443_
.sym 137676 $abc$27913$U$$2.mem_r_data[15]_new_inv_
.sym 137678 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 137679 U$$2.mem_w_en[3]
.sym 137682 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 137683 $abc$27913$new_n2443_
.sym 137684 $abc$27913$U$$2.mem_r_data[6]_new_inv_
.sym 137686 $abc$27913$new_n2570_
.sym 137687 $abc$27913$new_n2443_
.sym 137688 enable
.sym 137689 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 137690 U$$2.mem_r_en
.sym 137691 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 137694 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 137695 U$$2.mem_w_en[3]
.sym 137698 U$$2.mem_r_en
.sym 137699 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 137702 U$$2.mem_addr[12]
.sym 137703 U$$2.mem_addr[10]
.sym 137704 U$$2.mem_addr[11]
.sym 137706 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 137707 $abc$27913$new_n2443_
.sym 137708 $abc$27913$U$$2.mem_r_data[12]_new_inv_
.sym 137710 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[0]
.sym 137711 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137712 $abc$27913$new_n2566_
.sym 137714 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 137718 U$$2.picorv32.mem_rdata_q[27]
.sym 137719 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 137720 U$$2.picorv32.mem_xfer
.sym 137722 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[15]
.sym 137723 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137724 $abc$27913$new_n3099_
.sym 137725 $abc$27913$new_n3098_
.sym 137726 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[6]
.sym 137727 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137728 $abc$27913$new_n2515_
.sym 137729 $abc$27913$new_n2514_
.sym 137730 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 137731 $abc$27913$new_n2443_
.sym 137732 $abc$27913$U$$2.mem_r_data[3]_new_inv_
.sym 137734 U$$2.mem_w_data[0]
.sym 137738 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 137739 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[3]
.sym 137740 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 137741 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[3]
.sym 137742 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 137743 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[15]
.sym 137744 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 137745 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[15]
.sym 137746 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 137747 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[6]
.sym 137748 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 137749 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[6]
.sym 137750 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 137751 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[2]_new_inv_
.sym 137752 $abc$27913$new_n3894_
.sym 137754 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[3]
.sym 137755 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137756 $abc$27913$new_n2554_
.sym 137757 $abc$27913$new_n2553_
.sym 137758 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 137759 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[12]
.sym 137760 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 137761 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[12]
.sym 137762 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[12]
.sym 137763 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137764 $abc$27913$new_n2493_
.sym 137765 $abc$27913$new_n2492_
.sym 137766 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 137770 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 137771 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[3]
.sym 137772 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 137773 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[3]
.sym 137774 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 137775 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[12]
.sym 137776 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 137777 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[12]
.sym 137778 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[1]
.sym 137779 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 137780 $abc$27913$new_n2473_
.sym 137781 $abc$27913$new_n2472_
.sym 137782 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 137783 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[3]_new_inv_
.sym 137784 $abc$27913$new_n3894_
.sym 137786 U$$2.picorv32.mem_rdata_q[28]
.sym 137787 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 137788 U$$2.picorv32.mem_xfer
.sym 137790 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 137791 $abc$27913$techmap\U$$2.picorv32.$procmux$4202_Y_new_inv_
.sym 137792 $abc$27913$new_n3894_
.sym 137793 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 137794 U$$2.picorv32.mem_rdata_q[31]
.sym 137795 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 137796 U$$2.picorv32.mem_xfer
.sym 137798 U$$2.picorv32.mem_rdata_latched[6]
.sym 137802 U$$2.picorv32.mem_rdata_q[29]
.sym 137803 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 137804 U$$2.picorv32.mem_xfer
.sym 137806 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 137807 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[1]
.sym 137808 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 137809 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[1]
.sym 137810 U$$2.picorv32.mem_rdata_latched[5]
.sym 137814 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 137815 $abc$27913$new_n2960_
.sym 137816 cd_sync.ready
.sym 137818 U$$2.picorv32.mem_rdata_latched[2]
.sym 137822 U$$2.picorv32.mem_rdata_latched[4]
.sym 137826 U$$2.picorv32.mem_rdata_q[11]
.sym 137827 U$$2.picorv32.mem_rdata_q[5]
.sym 137828 U$$2.picorv32.mem_rdata_q[6]
.sym 137829 U$$2.picorv32.mem_rdata_q[0]
.sym 137838 U$$2.picorv32.mem_rdata_q[9]
.sym 137839 U$$2.picorv32.mem_rdata_q[10]
.sym 137840 U$$2.picorv32.mem_rdata_q[2]
.sym 137841 U$$2.picorv32.mem_rdata_q[3]
.sym 137842 U$$2.picorv32.mem_rdata_latched[3]
.sym 138247 $abc$27913$auto$maccmap.cc:111:fulladd$6674[1]
.sym 138248 $abc$27913$auto$maccmap.cc:112:fulladd$6675[0]
.sym 138251 $abc$27913$auto$maccmap.cc:111:fulladd$6674[2]
.sym 138252 $abc$27913$auto$maccmap.cc:112:fulladd$6675[1]
.sym 138253 $auto$maccmap.cc:240:synth$6677.C[2]
.sym 138255 $abc$27913$auto$maccmap.cc:111:fulladd$6674[3]
.sym 138256 $abc$27913$auto$maccmap.cc:112:fulladd$6675[2]
.sym 138257 $auto$maccmap.cc:240:synth$6677.C[3]
.sym 138260 $abc$27913$auto$maccmap.cc:112:fulladd$6675[3]
.sym 138261 $auto$maccmap.cc:240:synth$6677.C[4]
.sym 138262 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 138263 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138264 U$$2.picorv32.pcpi_mul.rd[35]
.sym 138265 U$$2.picorv32.pcpi_mul.rdx[35]
.sym 138266 U$$2.picorv32.pcpi_mul.next_rs2[35]
.sym 138267 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138268 U$$2.picorv32.pcpi_mul.rd[34]
.sym 138269 U$$2.picorv32.pcpi_mul.rdx[34]
.sym 138270 U$$2.picorv32.pcpi_mul.rd[34]
.sym 138271 U$$2.picorv32.pcpi_mul.rdx[34]
.sym 138272 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138273 U$$2.picorv32.pcpi_mul.next_rs2[35]
.sym 138274 U$$2.picorv32.pcpi_mul.rd[35]
.sym 138275 U$$2.picorv32.pcpi_mul.rdx[35]
.sym 138276 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138277 U$$2.picorv32.pcpi_mul.next_rs2[36]
.sym 138278 $PACKER_GND_NET
.sym 138285 U$$2.picorv32.pcpi_rs2[31]
.sym 138286 U$$2.picorv32.pcpi_mul.rd[18]
.sym 138287 U$$2.picorv32.pcpi_mul.rdx[18]
.sym 138288 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138289 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 138290 $PACKER_GND_NET
.sym 138294 $PACKER_GND_NET
.sym 138298 $PACKER_GND_NET
.sym 138302 $PACKER_GND_NET
.sym 138306 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 138307 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138308 U$$2.picorv32.pcpi_mul.rd[18]
.sym 138309 U$$2.picorv32.pcpi_mul.rdx[18]
.sym 138311 $abc$27913$auto$maccmap.cc:111:fulladd$6689[1]
.sym 138312 $abc$27913$auto$maccmap.cc:112:fulladd$6690[0]
.sym 138315 $abc$27913$auto$maccmap.cc:111:fulladd$6689[2]
.sym 138316 $abc$27913$auto$maccmap.cc:112:fulladd$6690[1]
.sym 138317 $auto$maccmap.cc:240:synth$6692.C[2]
.sym 138319 $abc$27913$auto$maccmap.cc:111:fulladd$6689[3]
.sym 138320 $abc$27913$auto$maccmap.cc:112:fulladd$6690[2]
.sym 138321 $auto$maccmap.cc:240:synth$6692.C[3]
.sym 138324 $abc$27913$auto$maccmap.cc:112:fulladd$6690[3]
.sym 138325 $auto$maccmap.cc:240:synth$6692.C[4]
.sym 138326 U$$2.picorv32.pcpi_mul.rd[19]
.sym 138327 U$$2.picorv32.pcpi_mul.rdx[19]
.sym 138328 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138329 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 138330 U$$2.picorv32.pcpi_mul.rd[17]
.sym 138331 U$$2.picorv32.pcpi_mul.rdx[17]
.sym 138332 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138333 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 138334 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 138335 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138336 U$$2.picorv32.pcpi_mul.rd[17]
.sym 138337 U$$2.picorv32.pcpi_mul.rdx[17]
.sym 138338 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 138339 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138340 U$$2.picorv32.pcpi_mul.rd[19]
.sym 138341 U$$2.picorv32.pcpi_mul.rdx[19]
.sym 138343 $abc$27913$auto$maccmap.cc:111:fulladd$6610[1]
.sym 138344 $abc$27913$auto$maccmap.cc:112:fulladd$6611[0]
.sym 138347 $abc$27913$auto$maccmap.cc:111:fulladd$6610[2]
.sym 138348 $abc$27913$auto$maccmap.cc:112:fulladd$6611[1]
.sym 138349 $auto$maccmap.cc:240:synth$6613.C[2]
.sym 138351 $abc$27913$auto$maccmap.cc:111:fulladd$6610[3]
.sym 138352 $abc$27913$auto$maccmap.cc:112:fulladd$6611[2]
.sym 138353 $auto$maccmap.cc:240:synth$6613.C[3]
.sym 138356 $abc$27913$auto$maccmap.cc:112:fulladd$6611[3]
.sym 138357 $auto$maccmap.cc:240:synth$6613.C[4]
.sym 138358 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 138359 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138360 U$$2.picorv32.pcpi_mul.rd[16]
.sym 138361 U$$2.picorv32.pcpi_mul.rdx[16]
.sym 138362 U$$2.picorv32.pcpi_mul.rd[16]
.sym 138363 U$$2.picorv32.pcpi_mul.rdx[16]
.sym 138364 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138365 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 138367 $abc$27913$auto$maccmap.cc:111:fulladd$6689[0]
.sym 138370 $abc$27913$auto$maccmap.cc:111:fulladd$6689[1]
.sym 138371 $abc$27913$auto$maccmap.cc:112:fulladd$6690[0]
.sym 138374 U$$0.phase_acc[30]
.sym 138375 U$$0.phase_acc[29]
.sym 138378 U$$2.picorv32.pcpi_mul.rd[45]
.sym 138379 U$$2.picorv32.pcpi_mul.rd[13]
.sym 138380 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138382 U$$2.picorv32.pcpi_mul.rd[47]
.sym 138383 U$$2.picorv32.pcpi_mul.rd[15]
.sym 138384 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138386 U$$0.phase_acc[30]
.sym 138387 U$$0.phase_acc[23]
.sym 138390 U$$2.picorv32.pcpi_mul.rd[44]
.sym 138391 U$$2.picorv32.pcpi_mul.rd[12]
.sym 138392 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138394 U$$2.picorv32.pcpi_mul.rd[43]
.sym 138395 U$$2.picorv32.pcpi_mul.rd[11]
.sym 138396 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138398 U$$2.picorv32.pcpi_mul.rd[39]
.sym 138399 U$$2.picorv32.pcpi_mul.rd[7]
.sym 138400 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138402 U$$2.picorv32.pcpi_mul.rd[48]
.sym 138403 U$$2.picorv32.pcpi_mul.rd[16]
.sym 138404 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138407 $abc$27913$auto$maccmap.cc:111:fulladd$6569[1]
.sym 138408 $abc$27913$auto$maccmap.cc:112:fulladd$6570[0]
.sym 138411 $abc$27913$auto$maccmap.cc:111:fulladd$6569[2]
.sym 138412 $abc$27913$auto$maccmap.cc:112:fulladd$6570[1]
.sym 138413 $auto$maccmap.cc:240:synth$6572.C[2]
.sym 138415 $abc$27913$auto$maccmap.cc:111:fulladd$6569[3]
.sym 138416 $abc$27913$auto$maccmap.cc:112:fulladd$6570[2]
.sym 138417 $auto$maccmap.cc:240:synth$6572.C[3]
.sym 138420 $abc$27913$auto$maccmap.cc:112:fulladd$6570[3]
.sym 138421 $auto$maccmap.cc:240:synth$6572.C[4]
.sym 138422 U$$2.picorv32.pcpi_mul.next_rs2[8]
.sym 138423 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138424 U$$2.picorv32.pcpi_mul.rd[7]
.sym 138425 U$$2.picorv32.pcpi_mul.rdx[7]
.sym 138426 $abc$27913$auto$maccmap.cc:111:fulladd$6569[1]
.sym 138427 $abc$27913$auto$maccmap.cc:112:fulladd$6570[0]
.sym 138430 U$$2.picorv32.pcpi_mul.rd[7]
.sym 138431 U$$2.picorv32.pcpi_mul.rdx[7]
.sym 138432 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138433 U$$2.picorv32.pcpi_mul.next_rs2[8]
.sym 138434 U$$2.picorv32.pcpi_mul.rd[6]
.sym 138435 U$$2.picorv32.pcpi_mul.rdx[6]
.sym 138436 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138437 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 138438 U$$2.picorv32.pcpi_mul.rd[8]
.sym 138439 U$$2.picorv32.pcpi_mul.rdx[8]
.sym 138440 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138441 U$$2.picorv32.pcpi_mul.next_rs2[9]
.sym 138442 U$$2.picorv32.pcpi_mul.next_rs2[9]
.sym 138443 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138444 U$$2.picorv32.pcpi_mul.rd[8]
.sym 138445 U$$2.picorv32.pcpi_mul.rdx[8]
.sym 138446 U$$2.picorv32.pcpi_mul.mul_counter[1]
.sym 138453 U$$0_phase_step[12]
.sym 138454 U$$2.picorv32.pcpi_mul.mul_counter[0]
.sym 138455 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 138456 cd_sync.ready
.sym 138460 U$$0_phase_step[13]
.sym 138462 U$$2.picorv32.pcpi_mul.rd[9]
.sym 138463 U$$2.picorv32.pcpi_mul.rdx[9]
.sym 138464 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138465 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 138466 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 138467 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 138468 U$$2.picorv32.pcpi_mul.rd[6]
.sym 138469 U$$2.picorv32.pcpi_mul.rdx[6]
.sym 138470 U$$2.picorv32.pcpi_mul.rd[40]
.sym 138471 U$$2.picorv32.pcpi_mul.rd[8]
.sym 138472 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138474 U$$0_phase_step[13]
.sym 138475 $abc$27913$new_n2463_
.sym 138476 $abc$27913$new_n3090_
.sym 138478 U$$0.phase_acc[30]
.sym 138479 U$$0.phase_acc[26]
.sym 138482 U$$2.picorv32.pcpi_mul.rd[51]
.sym 138483 U$$2.picorv32.pcpi_mul.rd[19]
.sym 138484 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138486 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 138487 U$$2.mem_rdata[30]
.sym 138488 U$$2.picorv32.mem_la_secondword
.sym 138490 U$$2.picorv32.pcpi_mul.rd[50]
.sym 138491 U$$2.picorv32.pcpi_mul.rd[18]
.sym 138492 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138494 U$$2.picorv32.pcpi_mul.rd[42]
.sym 138495 U$$2.picorv32.pcpi_mul.rd[10]
.sym 138496 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138498 U$$2.picorv32.pcpi_mul.rd[41]
.sym 138499 U$$2.picorv32.pcpi_mul.rd[9]
.sym 138500 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 138502 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 138503 U$$2.mem_rdata[29]
.sym 138504 U$$2.picorv32.mem_la_secondword
.sym 138506 U$$2.mem_w_data[19]
.sym 138510 U$$0_phase_step[14]
.sym 138511 $abc$27913$new_n2463_
.sym 138512 $abc$27913$new_n3079_
.sym 138514 U$$2.mem_w_data[17]
.sym 138518 U$$2.mem_w_data[31]
.sym 138522 U$$2.mem_w_data[16]
.sym 138526 U$$2.mem_w_data[0]
.sym 138530 U$$2.picorv32.pcpi_rs1[1]
.sym 138531 U$$2.picorv32.pcpi_rs1[0]
.sym 138532 $abc$27913$new_n3685_
.sym 138533 $abc$27913$U$$2.picorv32.mem_rdata[3]_new_inv_
.sym 138534 $abc$27913$new_n2469_
.sym 138535 $abc$27913$U$$2.mem_r_data[18]_new_inv_
.sym 138536 $abc$27913$new_n2540_
.sym 138537 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138538 U$$2.mem_w_data[30]
.sym 138542 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 138543 $abc$27913$new_n2443_
.sym 138544 $abc$27913$U$$2.mem_r_data[9]_new_inv_
.sym 138546 $abc$27913$new_n2469_
.sym 138547 $abc$27913$U$$2.mem_r_data[5]_new_inv_
.sym 138548 $abc$27913$new_n2534_
.sym 138549 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138550 $abc$27913$new_n2469_
.sym 138551 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 138552 $abc$27913$new_n3085_
.sym 138554 $abc$27913$U$$2.mem_r_data[5]_new_inv_
.sym 138555 $abc$27913$new_n2469_
.sym 138556 $abc$27913$new_n2534_
.sym 138558 $abc$27913$new_n2469_
.sym 138559 $abc$27913$U$$2.mem_r_data[18]_new_inv_
.sym 138560 $abc$27913$new_n2540_
.sym 138562 $abc$27913$new_n2469_
.sym 138563 $abc$27913$U$$2.mem_r_data[24]_new_inv_
.sym 138564 $abc$27913$new_n3059_
.sym 138566 $abc$27913$new_n2463_
.sym 138567 U$$0_phase_step[27]
.sym 138570 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 138571 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[8]
.sym 138572 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 138573 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[8]
.sym 138574 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[8]
.sym 138575 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 138576 $abc$27913$new_n3062_
.sym 138577 $abc$27913$new_n3061_
.sym 138578 $abc$27913$new_n2463_
.sym 138579 U$$0_phase_step[2]
.sym 138582 $abc$27913$new_n2463_
.sym 138583 U$$0_phase_step[9]
.sym 138584 $abc$27913$new_n3029_
.sym 138585 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138586 $abc$27913$new_n2469_
.sym 138587 $abc$27913$U$$2.mem_r_data[20]_new_inv_
.sym 138588 $abc$27913$new_n2523_
.sym 138590 $abc$27913$new_n2469_
.sym 138591 $abc$27913$U$$2.mem_r_data[31]_new_inv_
.sym 138592 $abc$27913$new_n3101_
.sym 138594 $abc$27913$new_n2463_
.sym 138595 U$$0_phase_step[1]
.sym 138598 $abc$27913$new_n2469_
.sym 138599 $abc$27913$U$$2.mem_r_data[20]_new_inv_
.sym 138600 $abc$27913$new_n2523_
.sym 138601 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138602 $abc$27913$new_n2469_
.sym 138603 $abc$27913$U$$2.mem_r_data[19]_new_inv_
.sym 138604 $abc$27913$new_n2556_
.sym 138605 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138606 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 138607 U$$2.picorv32.mem_la_secondword
.sym 138610 $abc$27913$new_n2469_
.sym 138611 $abc$27913$U$$2.mem_r_data[31]_new_inv_
.sym 138612 $abc$27913$new_n3101_
.sym 138613 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138614 $abc$27913$new_n2469_
.sym 138615 $abc$27913$U$$2.mem_r_data[24]_new_inv_
.sym 138616 $abc$27913$new_n3059_
.sym 138617 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138618 $abc$27913$new_n2469_
.sym 138619 $abc$27913$U$$2.mem_r_data[22]_new_inv_
.sym 138620 $abc$27913$new_n2507_
.sym 138621 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138622 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 138623 $abc$27913$new_n2444_
.sym 138624 $abc$27913$new_n2449_
.sym 138625 U$$2.mem_r_en
.sym 138626 $abc$27913$new_n2469_
.sym 138627 $abc$27913$U$$2.mem_r_data[29]_new_inv_
.sym 138628 $abc$27913$new_n3085_
.sym 138629 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138630 $abc$27913$new_n2463_
.sym 138631 U$$0_phase_step[14]
.sym 138632 $abc$27913$new_n3079_
.sym 138633 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138634 $abc$27913$new_n2522_
.sym 138635 $abc$27913$new_n2517_
.sym 138636 U$$2.picorv32.mem_16bit_buffer[4]
.sym 138637 $abc$27913$new_n2474_
.sym 138638 $abc$27913$new_n2555_
.sym 138639 $abc$27913$new_n2550_
.sym 138640 U$$2.picorv32.mem_16bit_buffer[3]
.sym 138641 $abc$27913$new_n2474_
.sym 138642 $abc$27913$new_n3063_
.sym 138643 $abc$27913$new_n3058_
.sym 138644 U$$2.picorv32.mem_16bit_buffer[8]
.sym 138645 $abc$27913$new_n2474_
.sym 138646 $abc$27913$new_n2533_
.sym 138647 $abc$27913$new_n2528_
.sym 138648 U$$2.picorv32.mem_16bit_buffer[5]
.sym 138649 $abc$27913$new_n2474_
.sym 138650 $abc$27913$new_n2463_
.sym 138651 U$$0_phase_step[17]
.sym 138652 $abc$27913$new_n2442_
.sym 138653 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138654 $abc$27913$new_n2463_
.sym 138655 U$$0_phase_step[16]
.sym 138656 $abc$27913$new_n2573_
.sym 138657 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138658 $abc$27913$new_n2511_
.sym 138659 $abc$27913$new_n2506_
.sym 138660 U$$2.picorv32.mem_16bit_buffer[6]
.sym 138661 $abc$27913$new_n2474_
.sym 138662 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 138663 $abc$27913$new_n2443_
.sym 138664 $abc$27913$U$$2.mem_r_data[14]_new_inv_
.sym 138666 U$$2.mem_rdata[16]
.sym 138667 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 138668 U$$2.picorv32.mem_la_secondword
.sym 138670 $abc$27913$new_n2463_
.sym 138671 U$$0_phase_step[13]
.sym 138672 $abc$27913$new_n3090_
.sym 138673 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138674 U$$2.picorv32.mem_la_wdata[6]
.sym 138678 $abc$27913$new_n2564_
.sym 138679 $abc$27913$new_n2568_
.sym 138680 $abc$27913$new_n2569_
.sym 138682 $abc$27913$new_n2564_
.sym 138683 $abc$27913$new_n2568_
.sym 138684 $abc$27913$new_n2569_
.sym 138685 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 138686 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 138687 $abc$27913$new_n2443_
.sym 138688 $abc$27913$U$$2.mem_r_data[13]_new_inv_
.sym 138690 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 138691 $abc$27913$new_n2443_
.sym 138692 $abc$27913$U$$2.mem_r_data[4]_new_inv_
.sym 138694 U$$2.picorv32.mem_rdata_latched[12]
.sym 138695 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 138696 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3459.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7458_Y_new_inv_
.sym 138697 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 138698 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 138699 cd_sync.ready
.sym 138702 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 138703 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 138706 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 138707 $abc$27913$new_n2449_
.sym 138708 $abc$27913$new_n2444_
.sym 138709 U$$2.mem_r_en
.sym 138710 $abc$27913$new_n2565_
.sym 138711 $abc$27913$new_n2567_
.sym 138712 $abc$27913$new_n2443_
.sym 138713 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 138714 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 138715 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 138718 U$$2.picorv32.mem_rdata_q[25]
.sym 138719 $abc$27913$U$$2.picorv32.mem_rdata_latched[25]_new_inv_
.sym 138720 U$$2.picorv32.mem_xfer
.sym 138722 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 138723 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 138724 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 138726 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 138727 U$$2.picorv32.mem_rdata_latched[6]
.sym 138730 $abc$27913$new_n3918_
.sym 138731 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 138732 $abc$27913$new_n3917_
.sym 138733 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[2]_new_inv_
.sym 138734 $abc$27913$new_n3126_
.sym 138735 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 138736 U$$2.picorv32.mem_rdata_latched[2]
.sym 138737 $abc$27913$new_n3893_
.sym 138738 U$$2.picorv32.mem_rdata_latched[3]
.sym 138739 $abc$27913$new_n3126_
.sym 138740 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[2]_new_
.sym 138741 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[2]_new_
.sym 138742 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[9]
.sym 138743 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 138744 $abc$27913$auto$memory_bram.cc:983:replace_cell$5226.Y_B[9]_new_inv_
.sym 138746 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 138747 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 138748 $abc$27913$new_n3894_
.sym 138749 $abc$27913$new_n3896_
.sym 138750 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 138751 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[2]_new_inv_
.sym 138752 $abc$27913$new_n3927_
.sym 138754 $abc$27913$new_n3889_
.sym 138755 $abc$27913$new_n3919_
.sym 138756 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 138757 $abc$27913$new_n3924_
.sym 138758 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 138762 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 138763 $abc$27913$new_n3895_
.sym 138766 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 138767 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[0]
.sym 138768 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 138769 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[0]
.sym 138770 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 138774 $abc$27913$new_n3892_
.sym 138775 $abc$27913$new_n3889_
.sym 138776 $abc$27913$new_n3897_
.sym 138778 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 138779 $abc$27913$new_n3890_
.sym 138780 U$$2.picorv32.mem_rdata_latched[12]
.sym 138782 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 138783 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 138784 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 138785 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 138786 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 138787 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[15]
.sym 138788 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 138789 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[15]
.sym 138790 U$$2.picorv32.mem_rdata_latched[4]
.sym 138791 $abc$27913$new_n3126_
.sym 138792 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[5]_new_
.sym 138793 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[3]_new_
.sym 138794 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[3]_new_inv_
.sym 138795 $abc$27913$new_n3929_
.sym 138796 $abc$27913$new_n3936_
.sym 138797 $abc$27913$new_n3930_
.sym 138798 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 138799 $abc$27913$new_n3126_
.sym 138800 U$$2.picorv32.mem_rdata_latched[5]
.sym 138802 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7869_Y_new_inv_
.sym 138803 $abc$27913$new_n3897_
.sym 138804 $abc$27913$new_n3929_
.sym 138805 $abc$27913$techmap\U$$2.picorv32.$procmux$4202_Y_new_inv_
.sym 138806 $abc$27913$new_n3889_
.sym 138807 $abc$27913$new_n3908_
.sym 138808 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7623_Y[1]_new_
.sym 138809 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 138810 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 138811 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[1]
.sym 138812 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 138813 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[1]
.sym 138814 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 138815 U$$2.picorv32.mem_rdata_latched[12]
.sym 138818 $abc$27913$new_n3931_
.sym 138819 $abc$27913$new_n3889_
.sym 138820 $abc$27913$new_n3897_
.sym 138822 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 138823 U$$2.picorv32.mem_rdata_latched[12]
.sym 138826 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[5]_new_inv_
.sym 138827 $abc$27913$new_n3895_
.sym 138828 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 138829 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 138830 U$$2.picorv32.mem_rdata_q[30]
.sym 138831 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 138832 U$$2.picorv32.mem_xfer
.sym 138834 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 138835 $abc$27913$new_n3897_
.sym 138836 $abc$27913$new_n3947_
.sym 138838 $abc$27913$new_n3890_
.sym 138839 U$$2.picorv32.mem_rdata_latched[4]
.sym 138840 $abc$27913$new_n3949_
.sym 138841 $abc$27913$new_n4695_
.sym 138842 $abc$27913$new_n3941_
.sym 138843 $abc$27913$new_n3894_
.sym 138844 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4219.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 138845 $abc$27913$new_n3897_
.sym 138846 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 138847 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 138848 U$$2.picorv32.mem_rdata_latched[12]
.sym 138850 $abc$27913$new_n3929_
.sym 138851 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[2]_new_inv_
.sym 138852 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12015[1]_new_
.sym 138853 $abc$27913$new_n3897_
.sym 138854 U$$2.picorv32.mem_rdata_latched[12]
.sym 138855 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10628[0]_new_
.sym 138856 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[2]_new_inv_
.sym 138857 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 138858 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 138859 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[4]_new_inv_
.sym 138862 U$$2.picorv32.mem_rdata_q[12]
.sym 138863 U$$2.picorv32.mem_rdata_latched[12]
.sym 138864 U$$2.picorv32.mem_xfer
.sym 138866 $abc$27913$new_n3929_
.sym 138867 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[0]_new_
.sym 138868 $abc$27913$new_n4693_
.sym 138870 U$$2.picorv32.mem_rdata_q[14]
.sym 138871 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 138872 U$$2.picorv32.mem_xfer
.sym 138874 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 138875 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 138878 $abc$27913$new_n3929_
.sym 138879 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[5]_new_inv_
.sym 138880 $abc$27913$new_n3946_
.sym 138882 $abc$27913$new_n3929_
.sym 138883 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[4]_new_inv_
.sym 138884 $abc$27913$new_n3939_
.sym 139270 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 139271 U$$2.picorv32.pcpi_rs2[31]
.sym 139272 U$$2.picorv32.pcpi_mul.next_rs2[34]
.sym 139273 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139274 $PACKER_GND_NET
.sym 139282 U$$2.picorv32.pcpi_mul.next_rs2[34]
.sym 139283 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 139284 U$$2.picorv32.pcpi_mul.rd[33]
.sym 139285 U$$2.picorv32.pcpi_mul.rdx[33]
.sym 139286 U$$2.picorv32.pcpi_mul.rd[33]
.sym 139287 U$$2.picorv32.pcpi_mul.rdx[33]
.sym 139288 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 139289 U$$2.picorv32.pcpi_mul.next_rs2[34]
.sym 139294 $PACKER_GND_NET
.sym 139298 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 139299 U$$2.picorv32.pcpi_rs2[31]
.sym 139300 U$$2.picorv32.pcpi_mul.next_rs2[35]
.sym 139301 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139302 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 139303 U$$2.picorv32.pcpi_rs2[31]
.sym 139304 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139310 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 139311 U$$2.picorv32.pcpi_rs2[31]
.sym 139312 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 139313 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139318 $PACKER_GND_NET
.sym 139322 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 139323 U$$2.picorv32.pcpi_rs2[31]
.sym 139324 U$$2.picorv32.pcpi_mul.next_rs2[33]
.sym 139325 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139326 $PACKER_GND_NET
.sym 139334 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 139335 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 139336 U$$2.picorv32.pcpi_mul.rd[4]
.sym 139337 U$$2.picorv32.pcpi_mul.rdx[4]
.sym 139346 U$$2.picorv32.pcpi_mul.rd[4]
.sym 139347 U$$2.picorv32.pcpi_mul.rdx[4]
.sym 139348 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 139349 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 139361 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 139363 $abc$27913$auto$maccmap.cc:111:fulladd$6569[0]
.sym 139374 U$$2.picorv32.pcpi_mul.rd[62]
.sym 139375 U$$2.picorv32.pcpi_mul.rd[30]
.sym 139376 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 139378 U$$2.picorv32.pcpi_mul.rd[37]
.sym 139379 U$$2.picorv32.pcpi_mul.rd[5]
.sym 139380 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 139386 U$$2.picorv32.pcpi_mul.rd[61]
.sym 139387 U$$2.picorv32.pcpi_mul.rd[29]
.sym 139388 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 139390 U$$2.picorv32.pcpi_mul.rd[36]
.sym 139391 U$$2.picorv32.pcpi_mul.rd[4]
.sym 139392 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 139394 U$$2.picorv32.pcpi_mul.rd[63]
.sym 139395 U$$2.picorv32.pcpi_mul.rd[31]
.sym 139396 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 139402 U$$0.phase_acc[30]
.sym 139403 U$$0.phase_acc[21]
.sym 139406 U$$2.picorv32.pcpi_mul.pcpi_wait_q
.sym 139407 U$$2.picorv32.pcpi_int_wait
.sym 139408 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 139409 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139410 U$$0.phase_acc[30]
.sym 139411 U$$0.phase_acc[27]
.sym 139418 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139419 U$$2.picorv32.pcpi_mul.mul_counter[6]
.sym 139426 cd_sync.ready
.sym 139427 U$$2.picorv32.pcpi_mul.mul_finish
.sym 139430 U$$2.picorv32.pcpi_mul.next_rs2[6]
.sym 139431 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 139432 U$$2.picorv32.pcpi_mul.rd[5]
.sym 139433 U$$2.picorv32.pcpi_mul.rdx[5]
.sym 139434 U$$2.picorv32.pcpi_mul.next_rs2[7]
.sym 139435 U$$2.picorv32.mem_la_wdata[7]
.sym 139436 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139438 U$$2.picorv32.pcpi_mul.next_rs2[10]
.sym 139439 U$$2.picorv32.pcpi_rs2[10]
.sym 139440 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139442 U$$2.picorv32.pcpi_mul.rd[5]
.sym 139443 U$$2.picorv32.pcpi_mul.rdx[5]
.sym 139444 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 139445 U$$2.picorv32.pcpi_mul.next_rs2[6]
.sym 139446 U$$2.picorv32.pcpi_mul.next_rs2[5]
.sym 139447 U$$2.picorv32.mem_la_wdata[5]
.sym 139448 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139450 U$$2.picorv32.pcpi_mul.next_rs2[6]
.sym 139451 U$$2.picorv32.mem_la_wdata[6]
.sym 139452 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139454 U$$2.picorv32.pcpi_mul.next_rs2[8]
.sym 139455 U$$2.picorv32.pcpi_rs2[8]
.sym 139456 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139458 U$$2.picorv32.pcpi_mul.next_rs2[9]
.sym 139459 U$$2.picorv32.pcpi_rs2[9]
.sym 139460 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 139462 U$$2.mem_w_data[1]
.sym 139466 U$$2.mem_w_data[12]
.sym 139470 U$$2.mem_w_data[2]
.sym 139474 U$$2.mem_w_data[7]
.sym 139478 U$$2.mem_w_data[15]
.sym 139482 U$$2.mem_w_data[13]
.sym 139486 U$$2.mem_w_data[3]
.sym 139490 U$$2.picorv32.pcpi_rs1[0]
.sym 139491 U$$2.picorv32.pcpi_rs1[1]
.sym 139492 $abc$27913$new_n3685_
.sym 139493 $abc$27913$U$$2.picorv32.mem_rdata[4]_new_inv_
.sym 139494 U$$2.mem_w_data[24]
.sym 139498 U$$0_phase_step[12]
.sym 139499 $abc$27913$new_n2463_
.sym 139500 $abc$27913$new_n2490_
.sym 139502 $abc$27913$new_n2469_
.sym 139503 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 139504 $abc$27913$new_n3074_
.sym 139506 U$$0_phase_step[15]
.sym 139507 $abc$27913$new_n2463_
.sym 139508 $abc$27913$new_n3096_
.sym 139510 U$$2.mem_w_data[9]
.sym 139514 U$$2.mem_w_data[26]
.sym 139518 U$$2.mem_w_data[14]
.sym 139522 U$$2.mem_w_data[10]
.sym 139526 U$$2.picorv32.mem_la_wdata[5]
.sym 139530 $abc$27913$U$$2.picorv32.mem_rdata[2]_new_inv_
.sym 139531 U$$2.mem_rdata[18]
.sym 139532 U$$2.picorv32.mem_la_secondword
.sym 139534 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 139535 U$$2.mem_rdata[25]
.sym 139536 U$$2.picorv32.mem_la_secondword
.sym 139538 $abc$27913$new_n2463_
.sym 139539 U$$0_phase_step[10]
.sym 139542 $abc$27913$new_n2463_
.sym 139543 U$$0_phase_step[7]
.sym 139546 $abc$27913$new_n2463_
.sym 139547 U$$0_phase_step[26]
.sym 139550 U$$0_phase_step[9]
.sym 139551 $abc$27913$new_n2463_
.sym 139552 $abc$27913$new_n3029_
.sym 139554 $abc$27913$new_n2469_
.sym 139555 $abc$27913$U$$2.mem_r_data[26]_new_inv_
.sym 139556 $abc$27913$new_n3036_
.sym 139558 $abc$27913$new_n2463_
.sym 139559 U$$0_phase_step[23]
.sym 139560 $abc$27913$new_n2501_
.sym 139561 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139562 $abc$27913$new_n2469_
.sym 139563 $abc$27913$U$$2.mem_r_data[27]_new_inv_
.sym 139564 $abc$27913$new_n3053_
.sym 139566 $abc$27913$new_n2469_
.sym 139567 $abc$27913$U$$2.mem_r_data[27]_new_inv_
.sym 139568 $abc$27913$new_n3053_
.sym 139569 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139570 $abc$27913$new_n2469_
.sym 139571 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 139572 $abc$27913$new_n3041_
.sym 139573 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139574 $abc$27913$new_n2469_
.sym 139575 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 139576 $abc$27913$new_n2545_
.sym 139577 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139578 $abc$27913$new_n2469_
.sym 139579 $abc$27913$U$$2.mem_r_data[26]_new_inv_
.sym 139580 $abc$27913$new_n3036_
.sym 139581 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139582 U$$0_phase_step[4]
.sym 139583 $abc$27913$new_n2463_
.sym 139584 $abc$27913$new_n2518_
.sym 139586 $abc$27913$U$$2.mem_r_data[2]_new_inv_
.sym 139587 $abc$27913$new_n2469_
.sym 139588 $abc$27913$new_n2545_
.sym 139590 $abc$27913$new_n2463_
.sym 139591 U$$0_phase_step[11]
.sym 139594 $abc$27913$new_n2500_
.sym 139595 $abc$27913$new_n2495_
.sym 139596 U$$2.picorv32.mem_16bit_buffer[7]
.sym 139597 $abc$27913$new_n2474_
.sym 139598 $abc$27913$new_n2443_
.sym 139599 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 139602 $abc$27913$new_n2544_
.sym 139603 $abc$27913$new_n2539_
.sym 139604 U$$2.picorv32.mem_16bit_buffer[2]
.sym 139605 $abc$27913$new_n2474_
.sym 139606 $abc$27913$new_n2463_
.sym 139607 U$$0_phase_step[30]
.sym 139610 $abc$27913$U$$2.picorv32.next_pc[1]_new_inv_
.sym 139611 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 139612 U$$2.picorv32.mem_la_secondword
.sym 139614 $abc$27913$new_n3028_
.sym 139615 $abc$27913$new_n3023_
.sym 139616 U$$2.picorv32.mem_16bit_buffer[9]
.sym 139617 $abc$27913$new_n2474_
.sym 139618 $abc$27913$new_n3040_
.sym 139619 $abc$27913$new_n3035_
.sym 139620 U$$2.picorv32.mem_16bit_buffer[10]
.sym 139621 $abc$27913$new_n2474_
.sym 139622 $abc$27913$new_n2463_
.sym 139623 U$$0_phase_step[12]
.sym 139624 $abc$27913$new_n2490_
.sym 139625 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139626 $abc$27913$new_n2463_
.sym 139627 U$$0_phase_step[15]
.sym 139628 $abc$27913$new_n3096_
.sym 139629 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139630 $abc$27913$new_n2469_
.sym 139631 $abc$27913$U$$2.mem_r_data[8]_new_inv_
.sym 139632 $abc$27913$new_n3064_
.sym 139633 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139634 $abc$27913$new_n2469_
.sym 139635 $abc$27913$U$$2.mem_r_data[30]_new_inv_
.sym 139636 $abc$27913$new_n3074_
.sym 139637 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139638 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 139639 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 139642 $abc$27913$U$$2.mem_r_data[1]_new_inv_
.sym 139643 $abc$27913$new_n2469_
.sym 139644 $abc$27913$new_n2468_
.sym 139646 U$$2.picorv32.mem_rdata_latched[12]
.sym 139647 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 139648 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 139650 $abc$27913$new_n2469_
.sym 139651 $abc$27913$U$$2.mem_r_data[1]_new_inv_
.sym 139652 $abc$27913$new_n2468_
.sym 139653 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 139654 $abc$27913$new_n2572_
.sym 139655 $abc$27913$new_n2563_
.sym 139656 U$$2.picorv32.mem_16bit_buffer[0]
.sym 139657 $abc$27913$new_n2474_
.sym 139658 $abc$27913$new_n2467_
.sym 139659 $abc$27913$new_n2441_
.sym 139660 U$$2.picorv32.mem_16bit_buffer[1]
.sym 139661 $abc$27913$new_n2474_
.sym 139662 $abc$27913$new_n2489_
.sym 139663 $abc$27913$new_n2484_
.sym 139664 U$$2.picorv32.mem_16bit_buffer[12]
.sym 139665 $abc$27913$new_n2474_
.sym 139666 $abc$27913$new_n3078_
.sym 139667 $abc$27913$new_n3073_
.sym 139668 U$$2.picorv32.mem_16bit_buffer[14]
.sym 139669 $abc$27913$new_n2474_
.sym 139670 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 139671 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 139674 $abc$27913$new_n3052_
.sym 139675 $abc$27913$new_n3047_
.sym 139676 U$$2.picorv32.mem_16bit_buffer[11]
.sym 139677 $abc$27913$new_n2474_
.sym 139678 $abc$27913$new_n3089_
.sym 139679 $abc$27913$new_n3084_
.sym 139680 U$$2.picorv32.mem_16bit_buffer[13]
.sym 139681 $abc$27913$new_n2474_
.sym 139682 $abc$27913$new_n3100_
.sym 139683 $abc$27913$new_n3095_
.sym 139684 U$$2.picorv32.mem_16bit_buffer[15]
.sym 139685 $abc$27913$new_n2474_
.sym 139686 $abc$27913$new_n3913_
.sym 139687 U$$2.picorv32.mem_rdata_latched[4]
.sym 139688 $abc$27913$new_n4021_
.sym 139689 $abc$27913$new_n4698_
.sym 139690 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 139691 U$$2.picorv32.mem_rdata_latched[5]
.sym 139694 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 139695 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 139698 U$$2.picorv32.mem_rdata_latched[4]
.sym 139699 U$$2.picorv32.mem_rdata_latched[2]
.sym 139700 U$$2.picorv32.mem_rdata_latched[3]
.sym 139702 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 139703 U$$2.picorv32.mem_rdata_latched[6]
.sym 139706 U$$2.picorv32.mem_rdata_latched[6]
.sym 139707 U$$2.picorv32.mem_rdata_latched[5]
.sym 139710 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 139711 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 139714 U$$2.picorv32.mem_rdata_latched[1]
.sym 139715 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 139718 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 139719 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3459.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7458_Y_new_inv_
.sym 139720 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4410.$and$/usr/local/bin/../share/yosys/techmap.v:434$7562_Y[1]_new_
.sym 139721 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 139722 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4376.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7621_Y[0]_new_inv_
.sym 139723 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 139724 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4389.$and$/usr/local/bin/../share/yosys/techmap.v:434$7636_Y[0]_new_
.sym 139725 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 139726 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 139727 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 139728 $abc$27913$new_n3881_
.sym 139729 U$$2.picorv32.mem_rdata_latched[12]
.sym 139730 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 139731 $abc$27913$new_n3018_
.sym 139732 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 139733 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 139734 $abc$27913$new_n3018_
.sym 139735 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 139736 U$$2.picorv32.mem_rdata_latched[12]
.sym 139738 $abc$27913$new_n4011_
.sym 139739 U$$2.picorv32.mem_rdata_latched[4]
.sym 139740 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 139741 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 139742 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 139743 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 139744 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 139746 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 139747 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 139750 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 139751 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[0]
.sym 139752 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 139753 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[0]
.sym 139754 $abc$27913$new_n4011_
.sym 139755 U$$2.picorv32.mem_rdata_latched[5]
.sym 139756 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 139757 $abc$27913$new_n3897_
.sym 139758 U$$2.picorv32.mem_rdata_latched[7]
.sym 139759 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 139760 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 139762 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[0]_new_inv_
.sym 139763 $abc$27913$new_n3898_
.sym 139764 $abc$27913$new_n3879_
.sym 139765 $abc$27913$new_n3888_
.sym 139766 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 139767 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 139770 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 139771 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 139772 U$$2.picorv32.mem_rdata_latched[12]
.sym 139774 U$$2.picorv32.mem_rdata_q[26]
.sym 139775 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 139776 U$$2.picorv32.mem_xfer
.sym 139778 U$$2.picorv32.mem_rdata_latched[3]
.sym 139779 $abc$27913$new_n3913_
.sym 139780 $abc$27913$new_n3926_
.sym 139781 $abc$27913$new_n3925_
.sym 139782 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 139783 U$$2.picorv32.mem_rdata_latched[2]
.sym 139784 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 139785 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 139786 $abc$27913$new_n3135_
.sym 139787 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 139790 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 139791 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 139792 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 139793 $abc$27913$new_n3021_
.sym 139794 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 139795 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 139796 $abc$27913$new_n3021_
.sym 139798 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 139799 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 139800 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 139802 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[9]
.sym 139803 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 139804 $abc$27913$auto$memory_bram.cc:983:replace_cell$5226.B_AND_S[41]_new_
.sym 139805 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$15690[0]_new_inv_
.sym 139806 $abc$27913$new_n3901_
.sym 139807 $abc$27913$new_n3903_
.sym 139810 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 139811 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 139812 $abc$27913$new_n3894_
.sym 139814 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 139815 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[9]
.sym 139818 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[5]
.sym 139819 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 139820 $abc$27913$new_n2537_
.sym 139821 $abc$27913$new_n2536_
.sym 139822 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 139823 $abc$27913$new_n3902_
.sym 139824 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 139826 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 139827 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 139830 $abc$27913$new_n3135_
.sym 139831 U$$2.picorv32.mem_rdata_latched[7]
.sym 139834 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 139835 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 139838 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 139839 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[5]
.sym 139840 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 139841 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[5]
.sym 139842 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 139843 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 139844 $abc$27913$new_n3937_
.sym 139846 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 139847 $abc$27913$new_n3927_
.sym 139848 $abc$27913$new_n3901_
.sym 139849 $abc$27913$new_n3903_
.sym 139850 $abc$27913$new_n3950_
.sym 139851 $abc$27913$new_n3949_
.sym 139852 $abc$27913$new_n3948_
.sym 139853 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 139854 $abc$27913$new_n3907_
.sym 139855 $abc$27913$new_n3910_
.sym 139856 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 139857 $abc$27913$new_n3900_
.sym 139858 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[1]_new_inv_
.sym 139859 $abc$27913$new_n3895_
.sym 139860 $abc$27913$new_n3970_
.sym 139861 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 139862 U$$2.picorv32.mem_rdata_latched[2]
.sym 139863 $abc$27913$new_n3913_
.sym 139864 $abc$27913$new_n3915_
.sym 139865 $abc$27913$new_n3911_
.sym 139866 $abc$27913$new_n3897_
.sym 139867 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4391.$and$/usr/local/bin/../share/yosys/techmap.v:434$7622_Y[5]_new_
.sym 139868 $abc$27913$new_n4036_
.sym 139870 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 139871 U$$2.picorv32.mem_rdata_latched[6]
.sym 139874 $abc$27913$new_n3903_
.sym 139875 $abc$27913$new_n3901_
.sym 139876 $abc$27913$techmap\U$$2.picorv32.$procmux$4374_Y[1]_new_inv_
.sym 139878 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 139879 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 139880 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 139881 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 139882 $abc$27913$new_n4692_
.sym 139883 $abc$27913$new_n4691_
.sym 139884 $abc$27913$new_n3969_
.sym 139885 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 139886 $abc$27913$new_n3970_
.sym 139887 U$$2.picorv32.mem_rdata_latched[5]
.sym 139888 $abc$27913$new_n3971_
.sym 139889 $abc$27913$new_n3948_
.sym 139890 U$$2.picorv32.mem_rdata_q[11]
.sym 139891 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 139892 $abc$27913$new_n3955_
.sym 139893 U$$2.picorv32.mem_xfer
.sym 139894 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 139895 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 139896 $abc$27913$new_n3937_
.sym 139897 $abc$27913$new_n3940_
.sym 139898 U$$2.picorv32.mem_xfer
.sym 139899 U$$2.picorv32.mem_rdata_q[12]
.sym 139900 U$$2.picorv32.mem_rdata_latched[12]
.sym 139901 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10628[0]_new_
.sym 139902 U$$2.picorv32.mem_rdata_q[7]
.sym 139903 U$$2.picorv32.mem_rdata_latched[7]
.sym 139904 $abc$27913$new_n3955_
.sym 139905 U$$2.picorv32.mem_xfer
.sym 139906 U$$2.picorv32.mem_rdata_q[10]
.sym 139907 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 139908 $abc$27913$new_n3955_
.sym 139909 U$$2.picorv32.mem_xfer
.sym 140295 $abc$27913$auto$maccmap.cc:111:fulladd$6501[1]
.sym 140296 $abc$27913$auto$maccmap.cc:112:fulladd$6502[0]
.sym 140299 $abc$27913$auto$maccmap.cc:111:fulladd$6501[2]
.sym 140300 $abc$27913$auto$maccmap.cc:112:fulladd$6502[1]
.sym 140301 $auto$maccmap.cc:240:synth$6504.C[2]
.sym 140303 $abc$27913$auto$maccmap.cc:111:fulladd$6501[3]
.sym 140304 $abc$27913$auto$maccmap.cc:112:fulladd$6502[2]
.sym 140305 $auto$maccmap.cc:240:synth$6504.C[3]
.sym 140308 $abc$27913$auto$maccmap.cc:112:fulladd$6502[3]
.sym 140309 $auto$maccmap.cc:240:synth$6504.C[4]
.sym 140310 U$$2.picorv32.pcpi_mul.rd[30]
.sym 140311 U$$2.picorv32.pcpi_mul.rdx[30]
.sym 140312 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 140313 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 140314 $abc$27913$auto$maccmap.cc:111:fulladd$6501[1]
.sym 140315 $abc$27913$auto$maccmap.cc:112:fulladd$6502[0]
.sym 140318 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 140319 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 140320 U$$2.picorv32.pcpi_mul.rd[30]
.sym 140321 U$$2.picorv32.pcpi_mul.rdx[30]
.sym 140322 $abc$27913$auto$maccmap.cc:111:fulladd$6674[1]
.sym 140323 $abc$27913$auto$maccmap.cc:112:fulladd$6675[0]
.sym 140326 U$$2.picorv32.pcpi_mul.rd[32]
.sym 140327 U$$2.picorv32.pcpi_mul.rdx[32]
.sym 140328 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 140329 U$$2.picorv32.pcpi_mul.next_rs2[33]
.sym 140330 U$$2.picorv32.pcpi_mul.next_rs2[33]
.sym 140331 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 140332 U$$2.picorv32.pcpi_mul.rd[32]
.sym 140333 U$$2.picorv32.pcpi_mul.rdx[32]
.sym 140337 U$$2.picorv32.pcpi_mul.next_rs2[31]
.sym 140339 $abc$27913$auto$maccmap.cc:111:fulladd$6645[0]
.sym 140342 U$$2.picorv32.pcpi_mul.rd[31]
.sym 140343 U$$2.picorv32.pcpi_mul.rdx[31]
.sym 140344 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 140345 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 140347 $abc$27913$auto$maccmap.cc:111:fulladd$6674[0]
.sym 140350 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 140351 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 140352 U$$2.picorv32.pcpi_mul.rd[20]
.sym 140353 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 140354 U$$2.picorv32.pcpi_mul.next_rs2[32]
.sym 140355 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 140356 U$$2.picorv32.pcpi_mul.rd[31]
.sym 140357 U$$2.picorv32.pcpi_mul.rdx[31]
.sym 140358 U$$0.phase_acc[31]
.sym 140359 U$$0.sincos_lookup.quarter_sin_mem_r_data[5]
.sym 140366 U$$0.phase_acc[31]
.sym 140367 U$$0.sincos_lookup.quarter_sin_mem_r_data[8]
.sym 140370 U$$2.picorv32.pcpi_mul.next_rs2[18]
.sym 140371 U$$2.picorv32.pcpi_rs2[18]
.sym 140372 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 140378 U$$0.phase_acc[31]
.sym 140379 U$$0.sincos_lookup.quarter_sin_mem_r_data[6]
.sym 140382 U$$2.picorv32.pcpi_mul.next_rs2[20]
.sym 140383 U$$2.picorv32.pcpi_rs2[20]
.sym 140384 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 140386 U$$2.picorv32.pcpi_mul.next_rs2[19]
.sym 140387 U$$2.picorv32.pcpi_rs2[19]
.sym 140388 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 140391 U$$0_sin[0]
.sym 140392 U$$1.acc[0]
.sym 140395 U$$0_sin[1]
.sym 140396 U$$1.acc[1]
.sym 140397 $auto$alumacc.cc:474:replace_alu$4915.C[1]
.sym 140399 U$$0_sin[2]
.sym 140400 U$$1.acc[2]
.sym 140401 $auto$alumacc.cc:474:replace_alu$4915.C[2]
.sym 140403 U$$0_sin[3]
.sym 140404 U$$1.acc[3]
.sym 140405 $auto$alumacc.cc:474:replace_alu$4915.C[3]
.sym 140407 U$$0_sin[4]
.sym 140408 U$$1.acc[4]
.sym 140409 $auto$alumacc.cc:474:replace_alu$4915.C[4]
.sym 140411 U$$0_sin[5]
.sym 140412 U$$1.acc[5]
.sym 140413 $auto$alumacc.cc:474:replace_alu$4915.C[5]
.sym 140415 U$$0_sin[6]
.sym 140416 U$$1.acc[6]
.sym 140417 $auto$alumacc.cc:474:replace_alu$4915.C[6]
.sym 140419 U$$0_sin[7]
.sym 140420 U$$1.acc[7]
.sym 140421 $auto$alumacc.cc:474:replace_alu$4915.C[7]
.sym 140423 U$$0_sin[8]
.sym 140424 U$$1.acc[8]
.sym 140425 $auto$alumacc.cc:474:replace_alu$4915.C[8]
.sym 140427 U$$0_sin[9]
.sym 140428 U$$1.acc[9]
.sym 140429 $auto$alumacc.cc:474:replace_alu$4915.C[9]
.sym 140431 U$$0_sin[10]
.sym 140432 U$$1.acc[10]
.sym 140433 $auto$alumacc.cc:474:replace_alu$4915.C[10]
.sym 140435 U$$0_sin[11]
.sym 140436 U$$1.acc[11]
.sym 140437 $auto$alumacc.cc:474:replace_alu$4915.C[11]
.sym 140441 $auto$alumacc.cc:474:replace_alu$4915.C[12]
.sym 140443 U$$0_sin[0]
.sym 140444 U$$1.acc[0]
.sym 140446 U$$0.phase_acc[31]
.sym 140447 U$$0.sincos_lookup.quarter_sin_mem_r_data[1]
.sym 140450 U$$0.phase_acc[31]
.sym 140454 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 140455 $abc$27913$new_n3719_
.sym 140456 $abc$27913$new_n3721_
.sym 140458 U$$0.phase_acc[30]
.sym 140459 U$$0.phase_acc[22]
.sym 140465 U$$2.mem_w_data[15]
.sym 140466 U$$2.picorv32.mem_la_wdata[14]
.sym 140467 U$$2.picorv32.pcpi_rs2[30]
.sym 140468 U$$2.picorv32.mem_wordsize[0]
.sym 140469 U$$2.picorv32.mem_wordsize[1]
.sym 140470 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 140471 U$$2.mem_rdata[28]
.sym 140472 U$$2.picorv32.pcpi_rs1[1]
.sym 140473 U$$2.picorv32.pcpi_rs1[0]
.sym 140474 U$$0.phase_acc[30]
.sym 140475 U$$0.phase_acc[28]
.sym 140478 U$$2.picorv32.pcpi_rs2[14]
.sym 140479 U$$2.picorv32.mem_la_wdata[6]
.sym 140480 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 140482 U$$2.picorv32.mem_la_wdata[14]
.sym 140486 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 140487 U$$2.mem_rdata[23]
.sym 140488 $abc$27913$new_n3743_
.sym 140489 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 140490 U$$2.picorv32.mem_la_wdata[7]
.sym 140494 U$$2.mem_rdata[31]
.sym 140495 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 140496 U$$2.picorv32.pcpi_rs1[1]
.sym 140497 U$$2.picorv32.pcpi_rs1[0]
.sym 140498 $abc$27913$new_n3745_
.sym 140499 $abc$27913$new_n3742_
.sym 140506 U$$2.picorv32.pcpi_rs2[13]
.sym 140507 U$$2.picorv32.mem_la_wdata[5]
.sym 140508 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 140510 U$$2.picorv32.mem_la_wdata[13]
.sym 140514 U$$2.picorv32.pcpi_rs1[0]
.sym 140515 U$$2.picorv32.pcpi_rs1[1]
.sym 140516 $abc$27913$new_n3685_
.sym 140517 $abc$27913$U$$2.picorv32.mem_rdata[7]_new_inv_
.sym 140518 U$$2.picorv32.pcpi_rs1[0]
.sym 140519 U$$2.picorv32.mem_wordsize[0]
.sym 140520 U$$2.picorv32.mem_wordsize[1]
.sym 140521 U$$2.picorv32.pcpi_rs1[1]
.sym 140522 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 140523 U$$2.mem_rdata[28]
.sym 140524 U$$2.picorv32.mem_la_secondword
.sym 140526 U$$2.picorv32.pcpi_mul.next_rs2[17]
.sym 140527 U$$2.picorv32.pcpi_rs2[17]
.sym 140528 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 140530 U$$0.phase_acc[30]
.sym 140531 U$$0.phase_acc[24]
.sym 140538 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 140539 $abc$27913$new_n2469_
.sym 140540 $abc$27913$new_n2496_
.sym 140542 $abc$27913$new_n2463_
.sym 140543 U$$0_phase_step[23]
.sym 140544 $abc$27913$new_n2501_
.sym 140546 U$$2.mem_rdata[31]
.sym 140547 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 140548 U$$2.picorv32.mem_la_secondword
.sym 140550 U$$2.mem_rdata[27]
.sym 140551 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 140552 U$$2.picorv32.mem_la_secondword
.sym 140554 $abc$27913$new_n2463_
.sym 140555 U$$0_phase_step[25]
.sym 140558 $abc$27913$new_n2469_
.sym 140559 $abc$27913$U$$2.mem_r_data[28]_new_inv_
.sym 140560 $abc$27913$new_n2485_
.sym 140562 $abc$27913$new_n2463_
.sym 140563 U$$0_phase_step[28]
.sym 140566 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 140567 U$$2.mem_rdata[26]
.sym 140568 U$$2.picorv32.mem_la_secondword
.sym 140570 U$$2.mem_w_data[4]
.sym 140574 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[10]
.sym 140575 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 140576 $abc$27913$new_n3039_
.sym 140577 $abc$27913$new_n3038_
.sym 140578 U$$2.mem_w_data[20]
.sym 140582 $abc$27913$U$$2.mem_r_data[10]_new_inv_
.sym 140583 $abc$27913$new_n2469_
.sym 140584 $abc$27913$new_n3041_
.sym 140586 $abc$27913$U$$2.mem_r_data[11]_new_inv_
.sym 140587 $abc$27913$new_n2469_
.sym 140588 $abc$27913$new_n3048_
.sym 140590 $abc$27913$new_n2469_
.sym 140591 $abc$27913$U$$2.mem_r_data[25]_new_inv_
.sym 140592 $abc$27913$new_n3024_
.sym 140594 $abc$27913$new_n2469_
.sym 140595 $abc$27913$U$$2.mem_r_data[7]_new_inv_
.sym 140596 $abc$27913$new_n2496_
.sym 140597 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 140598 U$$2.picorv32.mem_rdata_latched[2]
.sym 140599 $abc$27913$U$$2.picorv32.mem_rdata_latched[25]_new_inv_
.sym 140600 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 140602 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 140603 $abc$27913$U$$2.picorv32.mem_rdata_latched[28]_new_inv_
.sym 140604 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 140606 $abc$27913$new_n2469_
.sym 140607 $abc$27913$U$$2.mem_r_data[28]_new_inv_
.sym 140608 $abc$27913$new_n2485_
.sym 140609 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 140610 $abc$27913$new_n2469_
.sym 140611 $abc$27913$U$$2.mem_r_data[25]_new_inv_
.sym 140612 $abc$27913$new_n3024_
.sym 140613 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 140614 $abc$27913$new_n2463_
.sym 140615 U$$0_phase_step[8]
.sym 140618 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[11]
.sym 140619 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 140620 $abc$27913$new_n3056_
.sym 140621 $abc$27913$new_n3055_
.sym 140622 $abc$27913$new_n3983_
.sym 140623 U$$2.picorv32.mem_rdata_latched[12]
.sym 140626 U$$2.picorv32.mem_rdata_q[20]
.sym 140627 $abc$27913$U$$2.picorv32.mem_rdata_latched[20]_new_inv_
.sym 140628 U$$2.picorv32.mem_xfer
.sym 140630 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 140631 $abc$27913$new_n2443_
.sym 140632 $abc$27913$U$$2.mem_r_data[23]_new_inv_
.sym 140634 U$$2.picorv32.mem_rdata_latched[2]
.sym 140635 $abc$27913$new_n4010_
.sym 140636 $abc$27913$new_n3995_
.sym 140637 $abc$27913$new_n4001_
.sym 140638 $abc$27913$U$$2.mem_r_data[8]_new_inv_
.sym 140639 $abc$27913$new_n2469_
.sym 140640 $abc$27913$new_n3064_
.sym 140642 U$$2.mem_rdata[20]
.sym 140643 $abc$27913$U$$2.picorv32.mem_rdata[4]_new_inv_
.sym 140644 U$$2.picorv32.mem_la_secondword
.sym 140646 $abc$27913$new_n4011_
.sym 140647 $abc$27913$new_n3897_
.sym 140650 U$$2.picorv32.mem_rdata_q[22]
.sym 140651 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 140652 U$$2.picorv32.mem_xfer
.sym 140654 $abc$27913$new_n2469_
.sym 140655 $abc$27913$U$$2.mem_r_data[11]_new_inv_
.sym 140656 $abc$27913$new_n3048_
.sym 140657 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 140658 U$$2.picorv32.mem_rdata_latched[12]
.sym 140659 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 140660 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 140662 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 140663 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 140664 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 140666 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 140667 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 140668 U$$2.picorv32.mem_rdata_latched[12]
.sym 140670 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 140671 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 140672 U$$2.picorv32.mem_la_secondword
.sym 140674 $abc$27913$new_n4002_
.sym 140675 $abc$27913$new_n4007_
.sym 140676 $abc$27913$new_n3898_
.sym 140677 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[0]_new_
.sym 140678 $abc$27913$new_n4016_
.sym 140679 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[2]_new_
.sym 140680 $abc$27913$new_n4699_
.sym 140681 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 140682 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 140683 U$$2.picorv32.mem_rdata_latched[12]
.sym 140684 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 140685 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140686 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 140687 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 140688 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 140690 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 140691 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 140692 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 140694 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 140695 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 140696 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 140697 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 140698 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 140699 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 140700 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 140701 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140702 $abc$27913$techmap\U$$2.picorv32.$procmux$3448_Y[3]_new_inv_
.sym 140703 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 140704 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 140705 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140706 $abc$27913$new_n3904_
.sym 140707 $abc$27913$new_n3927_
.sym 140708 $abc$27913$new_n4008_
.sym 140710 U$$2.picorv32.mem_rdata_latched[1]
.sym 140711 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 140714 U$$2.picorv32.mem_rdata_latched[12]
.sym 140715 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 140716 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140717 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 140718 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 140719 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 140720 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 140722 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 140723 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 140726 U$$2.picorv32.mem_rdata_latched[12]
.sym 140727 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 140730 $abc$27913$new_n3020_
.sym 140731 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 140732 U$$2.picorv32.mem_rdata_latched[12]
.sym 140734 U$$2.picorv32.mem_rdata_latched[1]
.sym 140735 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 140738 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 140739 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 140740 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140742 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 140743 $abc$27913$new_n3020_
.sym 140746 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 140747 $abc$27913$new_n3020_
.sym 140748 $abc$27913$new_n3021_
.sym 140749 $abc$27913$new_n3045_
.sym 140750 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 140751 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 140754 $abc$27913$new_n3914_
.sym 140755 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4410.$and$/usr/local/bin/../share/yosys/techmap.v:434$7562_Y[1]_new_
.sym 140756 $abc$27913$new_n4028_
.sym 140757 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 140758 $abc$27913$new_n4025_
.sym 140759 $abc$27913$new_n4027_
.sym 140760 $abc$27913$new_n4029_
.sym 140762 $abc$27913$new_n3021_
.sym 140763 $abc$27913$new_n3045_
.sym 140766 $abc$27913$new_n3914_
.sym 140767 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 140770 U$$2.picorv32.mem_rdata_latched[12]
.sym 140771 $abc$27913$new_n3020_
.sym 140772 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 140774 U$$2.picorv32.mem_rdata_latched[12]
.sym 140775 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 140776 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10636_new_
.sym 140777 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 140778 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 140779 $abc$27913$new_n3126_
.sym 140780 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140782 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 140783 U$$2.picorv32.mem_rdata_latched[5]
.sym 140784 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 140785 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 140786 U$$2.picorv32.mem_rdata_latched[2]
.sym 140787 U$$2.picorv32.mem_rdata_latched[3]
.sym 140788 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 140790 $abc$27913$new_n4064_
.sym 140791 $abc$27913$techmap\U$$2.picorv32.$procmux$3452_Y[1]_new_
.sym 140792 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 140793 $abc$27913$new_n4701_
.sym 140794 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4275.$and$/usr/local/bin/../share/yosys/techmap.v:434$7836_Y[3]_new_
.sym 140795 $abc$27913$new_n4033_
.sym 140796 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140797 $abc$27913$new_n4032_
.sym 140798 $abc$27913$new_n4011_
.sym 140799 $abc$27913$new_n3126_
.sym 140800 U$$2.picorv32.mem_rdata_latched[6]
.sym 140802 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 140803 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 140804 $abc$27913$new_n3913_
.sym 140805 U$$2.picorv32.mem_rdata_latched[6]
.sym 140806 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 140807 $abc$27913$new_n3890_
.sym 140808 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140810 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 140811 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10047_new_
.sym 140814 $abc$27913$new_n3897_
.sym 140815 $abc$27913$new_n3890_
.sym 140818 U$$2.picorv32.mem_rdata_latched[6]
.sym 140819 U$$2.picorv32.mem_rdata_latched[4]
.sym 140820 U$$2.picorv32.mem_rdata_latched[5]
.sym 140822 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 140823 U$$2.picorv32.mem_rdata_latched[2]
.sym 140826 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 140827 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[9]
.sym 140828 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 140829 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[9]
.sym 140830 $abc$27913$auto$rtlil.cc:1874:Eq$5096
.sym 140834 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 140835 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 140838 $abc$27913$new_n3904_
.sym 140839 $abc$27913$new_n3898_
.sym 140842 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 140843 cd_sync.ready
.sym 140846 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 140847 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 140850 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[8]
.sym 140851 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 140852 $abc$27913$new_n3067_
.sym 140853 $abc$27913$new_n3066_
.sym 140854 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 140855 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 140856 U$$2.picorv32.mem_rdata_latched[6]
.sym 140857 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 140858 U$$2.picorv32.mem_rdata_latched[3]
.sym 140859 $abc$27913$new_n3983_
.sym 140860 $abc$27913$new_n3977_
.sym 140861 $abc$27913$new_n3980_
.sym 140862 $abc$27913$new_n3978_
.sym 140863 $abc$27913$new_n3901_
.sym 140864 $abc$27913$new_n3903_
.sym 140865 $abc$27913$techmap\U$$2.picorv32.$procmux$4308_Y[1]_new_inv_
.sym 140866 $abc$27913$new_n4064_
.sym 140867 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4767_new_
.sym 140868 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140869 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 140870 U$$2.picorv32.mem_rdata_q[13]
.sym 140871 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 140872 U$$2.picorv32.mem_xfer
.sym 140874 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140875 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 140878 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 140879 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 140880 $abc$27913$new_n3957_
.sym 140882 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 140883 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 140884 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 140885 cd_sync.ready
.sym 140886 $abc$27913$techmap\U$$2.picorv32.$procmux$4342_Y[1]_new_inv_
.sym 140887 $abc$27913$new_n3948_
.sym 140888 $abc$27913$new_n3982_
.sym 140889 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 140890 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[14]
.sym 140891 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 140892 $abc$27913$new_n3082_
.sym 140893 $abc$27913$new_n3081_
.sym 140894 $abc$27913$auto$opt_reduce.cc:132:opt_mux$4759_new_
.sym 140895 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140896 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 140897 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 140898 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 140899 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 140902 $abc$27913$new_n3956_
.sym 140903 $abc$27913$techmap\U$$2.picorv32.$procmux$4359_Y[1]_new_inv_
.sym 140904 $abc$27913$new_n3898_
.sym 140905 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 140906 U$$2.picorv32.mem_rdata_q[8]
.sym 140907 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 140908 $abc$27913$new_n3955_
.sym 140909 U$$2.picorv32.mem_xfer
.sym 140910 $abc$27913$new_n4688_
.sym 140911 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 140912 $abc$27913$new_n4689_
.sym 140914 U$$2.picorv32.mem_rdata_latched[4]
.sym 140915 $abc$27913$new_n3957_
.sym 140916 $abc$27913$new_n4687_
.sym 140917 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 140918 U$$2.picorv32.mem_rdata_latched[3]
.sym 140919 $abc$27913$new_n3957_
.sym 140920 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 140921 $abc$27913$new_n3954_
.sym 140922 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 140923 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 140926 $abc$27913$new_n3956_
.sym 140927 $abc$27913$new_n3898_
.sym 140930 U$$2.picorv32.mem_rdata_q[9]
.sym 140931 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 140932 U$$2.picorv32.mem_xfer
.sym 140934 U$$2.mem_r_en
.sym 140935 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 140942 U$$2.mem_r_en
.sym 140943 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 140946 U$$2.mem_r_en
.sym 140947 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 141318 $PACKER_GND_NET
.sym 141322 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 141323 U$$2.picorv32.pcpi_rs2[21]
.sym 141324 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 141326 U$$2.picorv32.pcpi_mul.next_rs2[22]
.sym 141327 U$$2.picorv32.pcpi_rs2[22]
.sym 141328 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 141330 $PACKER_GND_NET
.sym 141334 U$$2.picorv32.pcpi_mul.next_rs2[30]
.sym 141335 U$$2.picorv32.pcpi_rs2[30]
.sym 141336 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 141338 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 141339 U$$2.picorv32.pcpi_rs2[29]
.sym 141340 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 141342 U$$2.picorv32.pcpi_mul.rd[29]
.sym 141343 U$$2.picorv32.pcpi_mul.rdx[29]
.sym 141344 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 141345 U$$2.picorv32.pcpi_mul.next_rs2[30]
.sym 141346 U$$2.picorv32.pcpi_mul.next_rs2[30]
.sym 141347 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 141348 U$$2.picorv32.pcpi_mul.rd[29]
.sym 141349 U$$2.picorv32.pcpi_mul.rdx[29]
.sym 141350 U$$2.picorv32.pcpi_mul.next_rs2[22]
.sym 141351 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 141352 U$$2.picorv32.pcpi_mul.rd[21]
.sym 141353 U$$2.picorv32.pcpi_mul.rdx[21]
.sym 141354 U$$2.picorv32.pcpi_mul.rd[21]
.sym 141355 U$$2.picorv32.pcpi_mul.rdx[21]
.sym 141356 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 141357 U$$2.picorv32.pcpi_mul.next_rs2[22]
.sym 141362 $abc$27913$auto$maccmap.cc:111:fulladd$6645[1]
.sym 141363 $abc$27913$auto$maccmap.cc:112:fulladd$6646[0]
.sym 141370 U$$2.picorv32.pcpi_mul.rd[20]
.sym 141371 U$$2.picorv32.pcpi_mul.rdx[20]
.sym 141372 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 141373 U$$2.picorv32.pcpi_mul.next_rs2[21]
.sym 141386 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 141387 U$$2.picorv32.pcpi_mul.instr_mulhsu
.sym 141388 U$$2.picorv32.pcpi_mul.instr_mulhu
.sym 141394 U$$2.picorv32.pcpi_insn[12]
.sym 141395 U$$2.picorv32.pcpi_insn[13]
.sym 141396 U$$2.picorv32.pcpi_insn[14]
.sym 141398 U$$2.picorv32.pcpi_insn[12]
.sym 141399 U$$2.picorv32.pcpi_insn[14]
.sym 141400 U$$2.picorv32.pcpi_insn[13]
.sym 141406 U$$2.picorv32.pcpi_insn[14]
.sym 141407 U$$2.picorv32.pcpi_insn[13]
.sym 141408 U$$2.picorv32.pcpi_insn[12]
.sym 141410 U$$2.picorv32.pcpi_insn[13]
.sym 141411 U$$2.picorv32.pcpi_insn[14]
.sym 141412 U$$2.picorv32.pcpi_insn[12]
.sym 141414 U$$0.phase_acc[31]
.sym 141415 U$$0.sincos_lookup.quarter_sin_mem_r_data[10]
.sym 141418 U$$0.phase_acc[31]
.sym 141419 U$$0.sincos_lookup.quarter_sin_mem_r_data[7]
.sym 141422 U$$2.picorv32.mem_rdata_q[14]
.sym 141426 U$$0.phase_acc[31]
.sym 141427 U$$0.sincos_lookup.quarter_sin_mem_r_data[4]
.sym 141430 U$$0.phase_acc[31]
.sym 141431 U$$0.sincos_lookup.quarter_sin_mem_r_data[3]
.sym 141434 U$$2.picorv32.mem_rdata_q[13]
.sym 141441 U$$2.picorv32.mem_wordsize[0]
.sym 141442 U$$2.picorv32.mem_rdata_q[12]
.sym 141446 U$$2.picorv32.pcpi_rs2[15]
.sym 141447 U$$2.picorv32.mem_la_wdata[7]
.sym 141448 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 141450 U$$2.picorv32.mem_la_wdata[15]
.sym 141451 U$$2.picorv32.pcpi_rs2[31]
.sym 141452 U$$2.picorv32.mem_wordsize[0]
.sym 141453 U$$2.picorv32.mem_wordsize[1]
.sym 141454 U$$0.phase_acc[31]
.sym 141455 U$$0.sincos_lookup.quarter_sin_mem_r_data[9]
.sym 141458 U$$2.picorv32.mem_la_wdata[15]
.sym 141465 U$$2.picorv32.pcpi_rs1[0]
.sym 141466 U$$0.phase_acc[31]
.sym 141467 U$$0.sincos_lookup.quarter_sin_mem_r_data[2]
.sym 141470 U$$0.sincos_lookup.quarter_sin_mem_r_data[0]
.sym 141471 U$$0.phase_acc[31]
.sym 141482 U$$2.picorv32.pcpi_mul.rd[49]
.sym 141483 U$$2.picorv32.pcpi_mul.rd[17]
.sym 141484 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 141493 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22267
.sym 141494 U$$2.picorv32.pcpi_mul.rd[53]
.sym 141495 U$$2.picorv32.pcpi_mul.rd[21]
.sym 141496 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 141502 U$$2.picorv32.pcpi_mul.rd[55]
.sym 141503 U$$2.picorv32.pcpi_mul.rd[23]
.sym 141504 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 141510 U$$2.picorv32.mem_la_wdata[3]
.sym 141514 U$$2.picorv32.mem_la_wdata[2]
.sym 141515 U$$2.picorv32.pcpi_rs2[18]
.sym 141516 U$$2.picorv32.mem_wordsize[0]
.sym 141517 U$$2.picorv32.mem_wordsize[1]
.sym 141518 U$$2.picorv32.pcpi_rs2[16]
.sym 141519 U$$2.picorv32.mem_la_wdata[0]
.sym 141520 U$$2.picorv32.mem_wordsize[0]
.sym 141521 U$$2.picorv32.mem_wordsize[1]
.sym 141522 U$$2.picorv32.mem_la_wdata[3]
.sym 141523 U$$2.picorv32.pcpi_rs2[19]
.sym 141524 U$$2.picorv32.mem_wordsize[0]
.sym 141525 U$$2.picorv32.mem_wordsize[1]
.sym 141526 U$$2.picorv32.mem_la_wdata[13]
.sym 141527 U$$2.picorv32.pcpi_rs2[29]
.sym 141528 U$$2.picorv32.mem_wordsize[0]
.sym 141529 U$$2.picorv32.mem_wordsize[1]
.sym 141530 U$$2.picorv32.mem_la_wdata[1]
.sym 141531 U$$2.picorv32.pcpi_rs2[17]
.sym 141532 U$$2.picorv32.mem_wordsize[0]
.sym 141533 U$$2.picorv32.mem_wordsize[1]
.sym 141534 U$$2.picorv32.mem_la_wdata[2]
.sym 141538 U$$2.picorv32.mem_la_wdata[5]
.sym 141539 U$$2.picorv32.pcpi_rs2[21]
.sym 141540 U$$2.picorv32.mem_wordsize[0]
.sym 141541 U$$2.picorv32.mem_wordsize[1]
.sym 141542 U$$2.mem_rdata[23]
.sym 141543 $abc$27913$U$$2.picorv32.mem_rdata[7]_new_inv_
.sym 141544 U$$2.picorv32.mem_la_secondword
.sym 141546 U$$2.picorv32.pcpi_rs1[0]
.sym 141547 U$$2.picorv32.pcpi_rs1[1]
.sym 141548 $abc$27913$new_n3685_
.sym 141549 $abc$27913$U$$2.picorv32.mem_rdata[2]_new_inv_
.sym 141550 U$$2.mem_w_data[25]
.sym 141554 U$$2.mem_w_data[8]
.sym 141558 U$$2.mem_w_data[23]
.sym 141562 U$$2.mem_w_data[11]
.sym 141566 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[14]
.sym 141567 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141568 $abc$27913$new_n3077_
.sym 141569 $abc$27913$new_n3076_
.sym 141570 U$$2.mem_w_data[28]
.sym 141574 U$$2.picorv32.mem_la_wdata[0]
.sym 141578 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141579 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[10]
.sym 141580 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 141581 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[10]
.sym 141582 U$$2.picorv32.mem_la_wdata[4]
.sym 141583 U$$2.picorv32.pcpi_rs2[20]
.sym 141584 U$$2.picorv32.mem_wordsize[0]
.sym 141585 U$$2.picorv32.mem_wordsize[1]
.sym 141586 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 141587 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[14]
.sym 141588 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 141589 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[14]
.sym 141590 U$$2.picorv32.mem_la_wdata[4]
.sym 141594 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[12]
.sym 141595 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141596 $abc$27913$new_n2488_
.sym 141597 $abc$27913$new_n2487_
.sym 141598 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 141599 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[2]
.sym 141600 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 141601 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[2]
.sym 141602 U$$2.picorv32.mem_la_wdata[6]
.sym 141603 U$$2.picorv32.pcpi_rs2[22]
.sym 141604 U$$2.picorv32.mem_wordsize[0]
.sym 141605 U$$2.picorv32.mem_wordsize[1]
.sym 141606 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141607 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[11]
.sym 141608 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 141609 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[11]
.sym 141610 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141611 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[6]
.sym 141612 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 141613 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[6]
.sym 141614 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141615 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[7]
.sym 141616 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 141617 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[7]
.sym 141618 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[9]
.sym 141619 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141620 $abc$27913$new_n3027_
.sym 141621 $abc$27913$new_n3026_
.sym 141622 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141623 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[1]
.sym 141624 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 141625 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[1]
.sym 141626 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141627 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[12]
.sym 141628 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 141629 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[12]
.sym 141630 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141631 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[9]
.sym 141632 $abc$27913$auto$memory_bram.cc:960:replace_cell$5178
.sym 141633 $abc$27913$auto$memory_bram.cc:922:replace_cell$5177[9]
.sym 141634 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[2]
.sym 141635 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141636 $abc$27913$new_n2543_
.sym 141637 $abc$27913$new_n2542_
.sym 141638 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[7]
.sym 141639 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141640 $abc$27913$new_n2504_
.sym 141641 $abc$27913$new_n2503_
.sym 141642 $abc$27913$auto$memory_bram.cc:922:replace_cell$5216[6]
.sym 141643 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5225.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141644 $abc$27913$new_n2510_
.sym 141645 $abc$27913$new_n2509_
.sym 141646 U$$2.picorv32.mem_rdata_q[17]
.sym 141647 $abc$27913$U$$2.picorv32.mem_rdata_latched[17]_new_inv_
.sym 141648 $abc$27913$new_n3983_
.sym 141649 U$$2.picorv32.mem_xfer
.sym 141650 U$$2.picorv32.mem_rdata_q[18]
.sym 141651 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 141652 $abc$27913$new_n3983_
.sym 141653 U$$2.picorv32.mem_xfer
.sym 141654 $abc$27913$new_n3995_
.sym 141655 $abc$27913$new_n3997_
.sym 141658 $abc$27913$new_n3994_
.sym 141659 $abc$27913$new_n3995_
.sym 141662 U$$2.picorv32.mem_rdata_q[24]
.sym 141663 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 141664 U$$2.picorv32.mem_xfer
.sym 141666 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141667 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[2]
.sym 141668 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 141669 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[2]
.sym 141670 $abc$27913$new_n3995_
.sym 141671 $abc$27913$new_n3999_
.sym 141674 $abc$27913$new_n4002_
.sym 141675 $abc$27913$new_n4007_
.sym 141676 $abc$27913$new_n3898_
.sym 141677 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[1]_new_
.sym 141678 U$$2.picorv32.mem_rdata_q[19]
.sym 141679 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 141680 $abc$27913$new_n3983_
.sym 141681 U$$2.picorv32.mem_xfer
.sym 141682 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141683 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[14]
.sym 141684 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 141685 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[14]
.sym 141686 U$$2.picorv32.mem_rdata_latched[3]
.sym 141687 $abc$27913$new_n4010_
.sym 141688 $abc$27913$new_n3995_
.sym 141689 $abc$27913$new_n4013_
.sym 141690 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 141691 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[11]
.sym 141692 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 141693 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[11]
.sym 141694 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 141695 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[7]
.sym 141696 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 141697 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[7]
.sym 141698 $abc$27913$auto$memory_bram.cc:960:replace_cell$5191
.sym 141699 $abc$27913$auto$memory_bram.cc:922:replace_cell$5190[8]
.sym 141700 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 141701 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[8]
.sym 141702 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 141703 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[6]
.sym 141704 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 141705 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[6]
.sym 141706 $abc$27913$new_n4003_
.sym 141707 $abc$27913$new_n4005_
.sym 141708 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13783_new_inv_
.sym 141709 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 141710 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 141711 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 141712 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10631_new_
.sym 141714 $abc$27913$new_n4002_
.sym 141715 $abc$27913$new_n3898_
.sym 141716 $abc$27913$new_n4007_
.sym 141718 $abc$27913$new_n4031_
.sym 141719 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 141720 $abc$27913$new_n4016_
.sym 141721 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[4]_new_
.sym 141722 U$$2.picorv32.mem_rdata_q[16]
.sym 141723 $abc$27913$U$$2.picorv32.mem_rdata_latched[16]_new_inv_
.sym 141724 U$$2.picorv32.mem_xfer
.sym 141726 $abc$27913$techmap\U$$2.picorv32.$procmux$4291_Y[1]_new_inv_
.sym 141727 U$$2.picorv32.mem_rdata_latched[6]
.sym 141728 $abc$27913$new_n3983_
.sym 141730 $abc$27913$U$$2.picorv32.mem_rdata_latched[16]_new_inv_
.sym 141731 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 141734 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 141735 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[10]
.sym 141736 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 141737 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[10]
.sym 141738 $abc$27913$new_n4002_
.sym 141739 $abc$27913$new_n4007_
.sym 141740 $abc$27913$new_n3898_
.sym 141741 $abc$27913$techmap\U$$2.picorv32.$procmux$4259_Y[3]_new_
.sym 141742 $abc$27913$new_n3131_
.sym 141743 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 141744 $abc$27913$new_n3132_
.sym 141745 $abc$27913$new_n3135_
.sym 141746 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 141747 $abc$27913$auto$simplemap.cc:168:logic_reduce$8649_new_inv_
.sym 141750 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 141751 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[9]
.sym 141752 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 141753 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[9]
.sym 141754 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 141755 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 141758 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1006$1120_Y_new_
.sym 141759 $abc$27913$new_n3018_
.sym 141760 $abc$27913$new_n3069_
.sym 141761 $abc$27913$new_n3105_
.sym 141762 $abc$27913$auto$memory_bram.cc:960:replace_cell$5204
.sym 141763 $abc$27913$auto$memory_bram.cc:922:replace_cell$5203[12]
.sym 141764 $abc$27913$auto$memory_bram.cc:960:replace_cell$5165
.sym 141765 $abc$27913$auto$memory_bram.cc:922:replace_cell$5164[12]
.sym 141766 $abc$27913$new_n3148_
.sym 141767 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 141770 U$$2.picorv32.mem_rdata_latched[7]
.sym 141771 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 141772 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 141773 $abc$27913$new_n4005_
.sym 141774 $abc$27913$new_n4003_
.sym 141775 $abc$27913$new_n3069_
.sym 141776 $abc$27913$new_n4058_
.sym 141778 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 141779 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 141782 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1006$1120_Y_new_
.sym 141783 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 141784 $abc$27913$new_n3148_
.sym 141785 $abc$27913$new_n3149_
.sym 141786 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 141787 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 141790 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 141791 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 141794 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:519$999_Y_new_
.sym 141795 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 141798 U$$2.picorv32.mem_rdata_latched[4]
.sym 141799 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 141800 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 141801 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7884_Y_new_
.sym 141802 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 141803 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 141804 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:874$1075_Y_new_
.sym 141806 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10474[0]_new_inv_
.sym 141807 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 141808 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 141810 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7882_Y_new_
.sym 141811 $abc$27913$new_n3913_
.sym 141812 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 141814 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 141815 $abc$27913$new_n4702_
.sym 141816 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3498.$and$/usr/local/bin/../share/yosys/techmap.v:434$7882_Y_new_
.sym 141817 $abc$27913$new_n4098_
.sym 141818 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 141819 $abc$27913$new_n3069_
.sym 141822 U$$2.picorv32.mem_rdata_latched[6]
.sym 141823 U$$2.picorv32.mem_rdata_latched[4]
.sym 141824 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 141825 U$$2.picorv32.mem_rdata_latched[5]
.sym 141826 U$$2.picorv32.mem_rdata_latched[12]
.sym 141827 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 141828 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 141829 $abc$27913$new_n3937_
.sym 141830 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[13]
.sym 141831 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141832 $abc$27913$new_n3093_
.sym 141833 $abc$27913$new_n3092_
.sym 141834 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 141835 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[13]
.sym 141836 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 141837 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[13]
.sym 141838 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 141839 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[8]
.sym 141840 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 141841 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[8]
.sym 141842 U$$2.picorv32.mem_rdata_latched[3]
.sym 141843 $abc$27913$new_n3268_
.sym 141846 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[1]
.sym 141847 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5469[0]
.sym 141850 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[1]_new_inv_
.sym 141851 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[0]_new_inv_
.sym 141852 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7867_Y_new_
.sym 141853 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 141854 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10474[0]_new_inv_
.sym 141855 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 141856 U$$2.picorv32.mem_rdata_latched[4]
.sym 141858 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10474[0]_new_inv_
.sym 141859 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10358[1]_new_inv_
.sym 141860 $abc$27913$new_n4053_
.sym 141862 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 141863 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[11]
.sym 141864 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 141865 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[11]
.sym 141866 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 141867 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[14]
.sym 141868 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 141869 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[14]
.sym 141870 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[10]
.sym 141871 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141872 $abc$27913$new_n3044_
.sym 141873 $abc$27913$new_n3043_
.sym 141874 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 141875 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[4]
.sym 141876 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 141877 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[4]
.sym 141878 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 141879 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[7]
.sym 141880 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 141881 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[7]
.sym 141882 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 141883 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[10]
.sym 141884 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 141885 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[10]
.sym 141886 $abc$27913$techmap\U$$2.picorv32.$procmux$4291_Y[0]_new_inv_
.sym 141887 U$$2.picorv32.mem_rdata_latched[5]
.sym 141888 $abc$27913$new_n3983_
.sym 141890 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 141891 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[2]
.sym 141892 $abc$27913$auto$memory_bram.cc:960:replace_cell$5100
.sym 141893 $abc$27913$auto$memory_bram.cc:922:replace_cell$5099[2]
.sym 141894 $abc$27913$new_n4063_
.sym 141895 $abc$27913$new_n4066_
.sym 141896 $abc$27913$new_n4070_
.sym 141898 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 141899 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[8]
.sym 141900 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 141901 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[8]
.sym 141902 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[7]
.sym 141903 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141904 $abc$27913$new_n2499_
.sym 141905 $abc$27913$new_n2498_
.sym 141906 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[11]
.sym 141907 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141908 $abc$27913$new_n3051_
.sym 141909 $abc$27913$new_n3050_
.sym 141910 $abc$27913$techmap\U$$2.picorv32.$procmux$3448_Y[3]_new_inv_
.sym 141911 $abc$27913$new_n3948_
.sym 141914 $abc$27913$new_n4063_
.sym 141915 $abc$27913$new_n4070_
.sym 141918 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 141919 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:436$985_Y_new_
.sym 141922 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[4]
.sym 141923 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141924 $abc$27913$new_n2521_
.sym 141925 $abc$27913$new_n2520_
.sym 141926 U$$2.picorv32.mem_rdata_latched[3]
.sym 141927 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 141928 $abc$27913$new_n4069_
.sym 141929 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 141930 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 141931 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[13]
.sym 141932 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 141933 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[13]
.sym 141934 $abc$27913$new_n4075_
.sym 141935 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 141938 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 141939 $abc$27913$new_n4075_
.sym 141940 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 141941 $abc$27913$new_n4066_
.sym 141942 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 141943 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[4]
.sym 141944 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 141945 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[4]
.sym 141946 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 141947 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[14]
.sym 141948 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 141949 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[14]
.sym 141950 U$$2.picorv32.mem_rdata_latched[4]
.sym 141951 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 141952 $abc$27913$new_n4069_
.sym 141953 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 141954 $abc$27913$auto$memory_bram.cc:960:replace_cell$5139
.sym 141955 $abc$27913$auto$memory_bram.cc:922:replace_cell$5138[11]
.sym 141956 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 141957 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[11]
.sym 141958 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 141959 U$$2.mem_w_en[0]
.sym 141962 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 141963 U$$2.mem_w_en[1]
.sym 141966 $abc$27913$auto$rtlil.cc:1874:Eq$5135
.sym 141967 U$$2.mem_w_en[0]
.sym 141970 $abc$27913$auto$rtlil.cc:1874:Eq$5109
.sym 141971 U$$2.mem_w_en[1]
.sym 141974 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[1]
.sym 141975 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5481[0]
.sym 141978 U$$2.mem_w_data[0]
.sym 141982 $abc$27913$auto$memory_bram.cc:922:replace_cell$5151[2]
.sym 141983 $abc$27913$techmap$auto$memory_bram.cc:983:replace_cell$5226.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$6462_Y_new_inv_
.sym 141984 $abc$27913$new_n2548_
.sym 141985 $abc$27913$new_n2547_
.sym 141986 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[1]
.sym 141987 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5475[0]
.sym 141990 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 141991 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[5]
.sym 141992 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 141993 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[5]
.sym 141994 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 141995 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[2]
.sym 141996 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 141997 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[2]
.sym 142006 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 142007 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[6]
.sym 142008 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 142009 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[6]
.sym 142010 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 142011 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[10]
.sym 142012 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 142013 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[10]
.sym 142018 $abc$27913$auto$memory_bram.cc:960:replace_cell$5126
.sym 142019 $abc$27913$auto$memory_bram.cc:922:replace_cell$5125[7]
.sym 142020 $abc$27913$auto$memory_bram.cc:960:replace_cell$5113
.sym 142021 $abc$27913$auto$memory_bram.cc:922:replace_cell$5112[7]
.sym 142022 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 142023 U$$2.mem_w_en[1]
.sym 142029 U$$2.mem_w_data[3]
.sym 142030 $abc$27913$auto$rtlil.cc:1874:Eq$5122
.sym 142031 U$$2.mem_w_en[0]
.sym 142037 $abc$27913$techmap$techmap5429\U$$2.mem.0.2.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5428_Y
.sym 142038 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 142039 U$$2.mem_w_en[0]
.sym 142046 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[1]
.sym 142047 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5473[0]
.sym 142050 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6763_new_inv_
.sym 142051 U$$2.mem_w_en[1]
.sym 142086 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[1]
.sym 142087 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5471[0]
.sym 142093 U$$2.mem_w_data[3]
.sym 142097 $abc$27913$techmap$techmap5398\U$$2.mem.0.4.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$5397_Y
.sym 142125 U$$2.mem_w_data[3]
.sym 142343 $abc$27913$auto$maccmap.cc:111:fulladd$6576[1]
.sym 142344 $abc$27913$auto$maccmap.cc:112:fulladd$6577[0]
.sym 142347 $abc$27913$auto$maccmap.cc:111:fulladd$6576[2]
.sym 142348 $abc$27913$auto$maccmap.cc:112:fulladd$6577[1]
.sym 142349 $auto$maccmap.cc:240:synth$6579.C[2]
.sym 142351 $abc$27913$auto$maccmap.cc:111:fulladd$6576[3]
.sym 142352 $abc$27913$auto$maccmap.cc:112:fulladd$6577[2]
.sym 142353 $auto$maccmap.cc:240:synth$6579.C[3]
.sym 142356 $abc$27913$auto$maccmap.cc:112:fulladd$6577[3]
.sym 142357 $auto$maccmap.cc:240:synth$6579.C[4]
.sym 142358 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 142359 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 142360 U$$2.picorv32.pcpi_mul.rd[2]
.sym 142361 U$$2.picorv32.pcpi_mul.rdx[2]
.sym 142362 U$$2.picorv32.pcpi_mul.rd[2]
.sym 142363 U$$2.picorv32.pcpi_mul.rdx[2]
.sym 142364 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 142365 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 142366 $abc$27913$auto$maccmap.cc:111:fulladd$6576[1]
.sym 142367 $abc$27913$auto$maccmap.cc:112:fulladd$6577[0]
.sym 142371 $abc$27913$auto$maccmap.cc:111:fulladd$6501[0]
.sym 142375 $abc$27913$auto$maccmap.cc:111:fulladd$6645[1]
.sym 142376 $abc$27913$auto$maccmap.cc:112:fulladd$6646[0]
.sym 142379 $abc$27913$auto$maccmap.cc:111:fulladd$6645[2]
.sym 142380 $abc$27913$auto$maccmap.cc:112:fulladd$6646[1]
.sym 142381 $auto$maccmap.cc:240:synth$6648.C[2]
.sym 142383 $abc$27913$auto$maccmap.cc:111:fulladd$6645[3]
.sym 142384 $abc$27913$auto$maccmap.cc:112:fulladd$6646[2]
.sym 142385 $auto$maccmap.cc:240:synth$6648.C[3]
.sym 142388 $abc$27913$auto$maccmap.cc:112:fulladd$6646[3]
.sym 142389 $auto$maccmap.cc:240:synth$6648.C[4]
.sym 142390 U$$2.picorv32.pcpi_mul.rd[3]
.sym 142391 U$$2.picorv32.pcpi_mul.rdx[3]
.sym 142392 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 142393 U$$2.picorv32.pcpi_mul.next_rs2[4]
.sym 142394 U$$2.picorv32.pcpi_mul.next_rs2[4]
.sym 142395 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 142396 U$$2.picorv32.pcpi_mul.rd[3]
.sym 142397 U$$2.picorv32.pcpi_mul.rdx[3]
.sym 142398 U$$2.picorv32.pcpi_mul.rd[22]
.sym 142399 U$$2.picorv32.pcpi_mul.rdx[22]
.sym 142400 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 142401 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 142402 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 142403 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 142404 U$$2.picorv32.pcpi_mul.rd[22]
.sym 142405 U$$2.picorv32.pcpi_mul.rdx[22]
.sym 142406 U$$2.picorv32.pcpi_mul.rd[34]
.sym 142407 U$$2.picorv32.pcpi_mul.rd[2]
.sym 142408 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 142410 U$$2.picorv32.pcpi_mul.rd[23]
.sym 142411 U$$2.picorv32.pcpi_mul.rdx[23]
.sym 142412 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 142413 U$$2.picorv32.pcpi_mul.next_rs2[24]
.sym 142414 U$$2.picorv32.pcpi_mul.next_rs2[24]
.sym 142415 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 142416 U$$2.picorv32.pcpi_mul.rd[23]
.sym 142417 U$$2.picorv32.pcpi_mul.rdx[23]
.sym 142418 U$$2.picorv32.pcpi_mul.rd[32]
.sym 142419 U$$2.picorv32.pcpi_mul.rd[0]
.sym 142420 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 142426 U$$2.picorv32.pcpi_mul.rd[0]
.sym 142427 U$$2.picorv32.pcpi_mul.rdx[0]
.sym 142428 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 142429 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 142430 U$$2.picorv32.pcpi_mul.rd[33]
.sym 142431 U$$2.picorv32.pcpi_mul.rd[1]
.sym 142432 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 142434 U$$2.picorv32.pcpi_mul.rd[35]
.sym 142435 U$$2.picorv32.pcpi_mul.rd[3]
.sym 142436 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 142438 U$$2.picorv32.pcpi_rs2[8]
.sym 142439 U$$2.picorv32.mem_la_wdata[0]
.sym 142440 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142442 U$$2.picorv32.pcpi_rs2[9]
.sym 142443 U$$2.picorv32.mem_la_wdata[1]
.sym 142444 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142449 U$$2.picorv32.mem_wordsize[0]
.sym 142462 U$$2.picorv32.mem_la_wdata[8]
.sym 142466 U$$2.picorv32.mem_la_wdata[1]
.sym 142470 U$$2.picorv32.mem_la_wdata[9]
.sym 142474 U$$2.picorv32.mem_la_wdata[11]
.sym 142475 U$$2.picorv32.pcpi_rs2[27]
.sym 142476 U$$2.picorv32.mem_wordsize[0]
.sym 142477 U$$2.picorv32.mem_wordsize[1]
.sym 142478 U$$2.picorv32.mem_la_wdata[9]
.sym 142479 U$$2.picorv32.pcpi_rs2[25]
.sym 142480 U$$2.picorv32.mem_wordsize[0]
.sym 142481 U$$2.picorv32.mem_wordsize[1]
.sym 142482 U$$2.picorv32.pcpi_rs2[12]
.sym 142483 U$$2.picorv32.mem_la_wdata[4]
.sym 142484 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142486 U$$2.picorv32.mem_la_wdata[8]
.sym 142487 U$$2.picorv32.pcpi_rs2[24]
.sym 142488 U$$2.picorv32.mem_wordsize[0]
.sym 142489 U$$2.picorv32.mem_wordsize[1]
.sym 142490 U$$2.picorv32.mem_la_wdata[11]
.sym 142494 U$$2.picorv32.mem_la_wdata[12]
.sym 142498 U$$2.picorv32.mem_la_wdata[12]
.sym 142499 U$$2.picorv32.pcpi_rs2[28]
.sym 142500 U$$2.picorv32.mem_wordsize[0]
.sym 142501 U$$2.picorv32.mem_wordsize[1]
.sym 142502 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 142503 U$$2.picorv32.pcpi_int_rd[7]
.sym 142506 U$$2.picorv32.pcpi_int_rd[15]
.sym 142507 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 142508 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[15]_new_
.sym 142509 $abc$27913$new_n3781_
.sym 142510 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 142511 U$$2.mem_rdata[20]
.sym 142512 $abc$27913$new_n3718_
.sym 142514 U$$2.mem_rdata[31]
.sym 142515 $abc$27913$new_n3785_
.sym 142516 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 142517 U$$2.picorv32.cpu_state[6]
.sym 142518 U$$2.picorv32.pcpi_rs2[11]
.sym 142519 U$$2.picorv32.mem_la_wdata[3]
.sym 142520 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142522 U$$2.mem_rdata[23]
.sym 142523 $abc$27913$new_n3785_
.sym 142524 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 142525 U$$2.picorv32.cpu_state[6]
.sym 142526 U$$2.picorv32.pcpi_int_rd[23]
.sym 142527 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 142528 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[23]_new_
.sym 142529 $abc$27913$new_n3807_
.sym 142530 $abc$27913$U$$2.picorv32.mem_rdata_word[15]_new_inv_
.sym 142531 $abc$27913$new_n3752_
.sym 142532 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 142533 U$$2.picorv32.cpu_state[6]
.sym 142534 U$$2.picorv32.mem_la_wdata[7]
.sym 142535 U$$2.picorv32.pcpi_rs2[23]
.sym 142536 U$$2.picorv32.mem_wordsize[0]
.sym 142537 U$$2.picorv32.mem_wordsize[1]
.sym 142538 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142539 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 142542 U$$2.picorv32.mem_la_wdata[10]
.sym 142543 U$$2.picorv32.pcpi_rs2[26]
.sym 142544 U$$2.picorv32.mem_wordsize[0]
.sym 142545 U$$2.picorv32.mem_wordsize[1]
.sym 142546 U$$2.picorv32.pcpi_rs2[10]
.sym 142547 U$$2.picorv32.mem_la_wdata[2]
.sym 142548 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142550 U$$2.mem_rdata[19]
.sym 142551 $abc$27913$new_n3785_
.sym 142552 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 142553 U$$2.picorv32.cpu_state[6]
.sym 142554 U$$2.picorv32.mem_la_wdata[10]
.sym 142558 $abc$27913$U$$2.picorv32.mem_rdata[12]_new_inv_
.sym 142559 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142560 U$$2.mem_rdata[28]
.sym 142561 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 142562 $abc$27913$U$$2.picorv32.mem_rdata[15]_new_inv_
.sym 142563 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142564 U$$2.mem_rdata[31]
.sym 142565 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 142570 U$$2.picorv32.pcpi_int_rd[8]
.sym 142571 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 142572 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[8]_new_
.sym 142573 $abc$27913$new_n3753_
.sym 142574 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 142575 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142576 U$$2.mem_rdata[25]
.sym 142577 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 142578 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 142579 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142580 U$$2.mem_rdata[27]
.sym 142581 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 142582 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 142583 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142584 U$$2.mem_rdata[24]
.sym 142585 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 142590 $abc$27913$U$$2.picorv32.mem_rdata_word[8]_new_inv_
.sym 142591 $abc$27913$new_n3752_
.sym 142592 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 142593 U$$2.picorv32.cpu_state[6]
.sym 142594 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 142595 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142596 U$$2.mem_rdata[26]
.sym 142597 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 142598 U$$2.picorv32.pcpi_int_rd[3]
.sym 142599 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 142600 $abc$27913$new_n3715_
.sym 142606 $abc$27913$U$$2.picorv32.mem_rdata[9]_new_inv_
.sym 142607 U$$2.mem_rdata[25]
.sym 142608 U$$2.picorv32.pcpi_rs1[1]
.sym 142609 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142610 $abc$27913$new_n4676_
.sym 142611 $abc$27913$new_n4677_
.sym 142612 U$$2.picorv32.cpu_state[6]
.sym 142613 $abc$27913$new_n3714_
.sym 142614 $abc$27913$U$$2.picorv32.mem_rdata[11]_new_inv_
.sym 142615 U$$2.mem_rdata[27]
.sym 142616 U$$2.picorv32.pcpi_rs1[1]
.sym 142617 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142618 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 142619 U$$2.mem_rdata[19]
.sym 142620 U$$2.picorv32.pcpi_rs1[0]
.sym 142621 $abc$27913$new_n4675_
.sym 142622 $abc$27913$U$$2.picorv32.mem_rdata[10]_new_inv_
.sym 142623 U$$2.mem_rdata[26]
.sym 142624 U$$2.picorv32.pcpi_rs1[1]
.sym 142625 U$$2.picorv32.pcpi_rs1[0]
.sym 142626 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142627 $abc$27913$new_n3703_
.sym 142628 $abc$27913$new_n3705_
.sym 142630 U$$2.picorv32.pcpi_rs1[1]
.sym 142631 U$$2.picorv32.pcpi_rs1[0]
.sym 142632 $abc$27913$new_n3685_
.sym 142633 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 142634 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 142635 $abc$27913$U$$2.picorv32.mem_rdata_latched[30]_new_inv_
.sym 142636 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142638 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 142639 U$$2.mem_rdata[24]
.sym 142640 U$$2.picorv32.pcpi_rs1[1]
.sym 142641 U$$2.picorv32.pcpi_rs1[0]
.sym 142642 U$$2.picorv32.mem_rdata_latched[7]
.sym 142643 $abc$27913$U$$2.picorv32.mem_rdata_latched[26]_new_inv_
.sym 142644 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142646 U$$2.picorv32.mem_rdata_latched[12]
.sym 142647 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 142648 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142650 U$$2.picorv32.pcpi_rs1[1]
.sym 142651 U$$2.picorv32.pcpi_rs1[0]
.sym 142652 $abc$27913$new_n3685_
.sym 142653 $abc$27913$U$$2.picorv32.mem_rdata[6]_new_inv_
.sym 142654 U$$2.picorv32.mem_rdata_latched[6]
.sym 142655 $abc$27913$U$$2.picorv32.mem_rdata_latched[27]_new_inv_
.sym 142656 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142658 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 142659 $abc$27913$new_n3683_
.sym 142660 $abc$27913$new_n3684_
.sym 142662 $abc$27913$U$$2.picorv32.mem_rdata_latched[20]_new_inv_
.sym 142663 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142666 U$$2.picorv32.pcpi_rs1[0]
.sym 142667 U$$2.picorv32.pcpi_rs1[1]
.sym 142668 $abc$27913$new_n3685_
.sym 142669 $abc$27913$U$$2.picorv32.mem_rdata[0]_new_inv_
.sym 142670 $abc$27913$U$$2.picorv32.mem_rdata_latched[18]_new_inv_
.sym 142671 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142674 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 142675 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142678 $abc$27913$U$$2.picorv32.mem_rdata[5]_new_inv_
.sym 142679 U$$2.mem_rdata[21]
.sym 142680 U$$2.picorv32.mem_la_secondword
.sym 142682 U$$2.picorv32.instr_lui
.sym 142683 U$$2.picorv32.instr_auipc
.sym 142684 U$$2.picorv32.mem_rdata_q[16]
.sym 142685 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 142686 $abc$27913$U$$2.picorv32.mem_rdata[8]_new_inv_
.sym 142687 U$$2.mem_rdata[24]
.sym 142688 U$$2.picorv32.mem_la_secondword
.sym 142690 U$$2.picorv32.decoded_imm_j[16]
.sym 142691 U$$2.picorv32.instr_jal
.sym 142692 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 142693 $abc$27913$new_n2655_
.sym 142694 U$$2.mem_rdata[17]
.sym 142695 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 142696 U$$2.picorv32.mem_la_secondword
.sym 142698 $abc$27913$new_n3181_
.sym 142699 $abc$27913$new_n3163_
.sym 142700 U$$2.picorv32.mem_rdata_latched[2]
.sym 142701 $abc$27913$new_n3189_
.sym 142702 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 142703 $abc$27913$auto$simplemap.cc:309:simplemap_lut$9414_new_
.sym 142706 $abc$27913$new_n3181_
.sym 142707 $abc$27913$new_n3163_
.sym 142708 U$$2.picorv32.mem_rdata_latched[6]
.sym 142709 $abc$27913$new_n3182_
.sym 142710 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 142711 U$$2.picorv32.mem_rdata_latched[1]
.sym 142714 U$$2.picorv32.mem_rdata_latched[5]
.sym 142715 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 142716 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142718 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 142719 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142720 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 142721 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 142722 U$$2.picorv32.mem_rdata_q[21]
.sym 142723 $abc$27913$U$$2.picorv32.mem_rdata_latched[21]_new_inv_
.sym 142724 U$$2.picorv32.mem_xfer
.sym 142726 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 142727 $abc$27913$new_n3161_
.sym 142728 $abc$27913$new_n3163_
.sym 142729 U$$2.picorv32.mem_rdata_latched[3]
.sym 142730 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 142731 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13248[0]_new_
.sym 142732 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 142734 $abc$27913$new_n3166_
.sym 142735 $abc$27913$new_n3163_
.sym 142736 $abc$27913$new_n3181_
.sym 142737 U$$2.picorv32.mem_rdata_latched[5]
.sym 142738 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 142739 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3477.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 142740 $abc$27913$auto$wreduce.cc:455:run$4819[0]
.sym 142741 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 142742 $abc$27913$U$$2.picorv32.mem_rdata_latched[19]_new_inv_
.sym 142743 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142746 U$$2.picorv32.mem_rdata_latched[12]
.sym 142747 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7578_new_
.sym 142748 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5628_new_
.sym 142749 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 142750 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 142751 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5620[2]_new_
.sym 142754 $abc$27913$new_n3166_
.sym 142755 $abc$27913$new_n3163_
.sym 142756 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 142757 $abc$27913$new_n3161_
.sym 142759 U$$2.picorv32.mem_rdata_latched[2]
.sym 142762 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13248[0]_new_
.sym 142763 $abc$27913$new_n3020_
.sym 142764 $abc$27913$techmap\U$$2.picorv32.$procmux$4340_Y[2]_new_inv_
.sym 142766 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 142767 U$$2.picorv32.mem_rdata_latched[1]
.sym 142768 U$$2.picorv32.mem_xfer
.sym 142769 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 142770 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 142771 $abc$27913$new_n3112_
.sym 142774 $abc$27913$new_n3108_
.sym 142775 $abc$27913$new_n3017_
.sym 142776 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[1]_new_inv_
.sym 142778 $abc$27913$new_n3112_
.sym 142779 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 142780 $abc$27913$auto$wreduce.cc:455:run$4820[0]
.sym 142782 U$$2.picorv32.mem_rdata_q[23]
.sym 142783 $abc$27913$U$$2.picorv32.mem_rdata_latched[23]_new_inv_
.sym 142784 U$$2.picorv32.mem_xfer
.sym 142786 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 142787 $abc$27913$new_n3142_
.sym 142788 $abc$27913$new_n3112_
.sym 142789 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 142791 U$$2.picorv32.mem_rdata_latched[7]
.sym 142794 $abc$27913$new_n4062_
.sym 142795 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3630.$and$/usr/local/bin/../share/yosys/techmap.v:434$7835_Y[0]_new_
.sym 142796 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5639_new_
.sym 142798 U$$2.picorv32.mem_rdata_latched[1]
.sym 142802 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 142803 $abc$27913$new_n3904_
.sym 142804 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7837_Y[3]_new_
.sym 142805 $abc$27913$auto$wreduce.cc:455:run$4819[0]
.sym 142806 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 142807 $abc$27913$auto$simplemap.cc:168:logic_reduce$8631_new_inv_
.sym 142810 $abc$27913$auto$simplemap.cc:309:simplemap_lut$5636[1]
.sym 142814 $abc$27913$new_n3125_
.sym 142815 $abc$27913$new_n3129_
.sym 142816 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 142818 $abc$27913$auto$simplemap.cc:309:simplemap_lut$7615[0]_new_
.sym 142819 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:868$1063_Y_new_
.sym 142820 U$$2.picorv32.mem_rdata_latched[7]
.sym 142821 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 142822 $abc$27913$auto$wreduce.cc:455:run$4822[1]_new_inv_
.sym 142823 $abc$27913$new_n3913_
.sym 142824 $abc$27913$new_n4089_
.sym 142826 $abc$27913$auto$wreduce.cc:455:run$4820[0]
.sym 142827 $abc$27913$new_n4066_
.sym 142828 $abc$27913$new_n4067_
.sym 142830 U$$2.picorv32.mem_rdata_latched[7]
.sym 142831 $abc$27913$new_n4063_
.sym 142832 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3638.$and$/usr/local/bin/../share/yosys/techmap.v:434$7835_Y[0]_new_
.sym 142833 $abc$27913$new_n4065_
.sym 142834 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3439.$and$/usr/local/bin/../share/yosys/techmap.v:434$7701_Y[3]_new_
.sym 142835 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 142836 $abc$27913$techmap\U$$2.picorv32.$procmux$3473_Y_new_inv_
.sym 142837 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142838 U$$2.picorv32.mem_rdata_q[1]
.sym 142839 U$$2.picorv32.mem_rdata_q[16]
.sym 142840 U$$2.picorv32.mem_rdata_q[0]
.sym 142841 U$$2.picorv32.mem_rdata_q[15]
.sym 142842 U$$2.picorv32.mem_rdata_latched[4]
.sym 142843 U$$2.picorv32.mem_rdata_latched[6]
.sym 142844 U$$2.picorv32.mem_rdata_latched[5]
.sym 142846 $PACKER_GND_NET
.sym 142850 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 142851 $abc$27913$new_n2962_
.sym 142852 cd_sync.ready
.sym 142854 U$$2.picorv32.mem_do_rdata
.sym 142855 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 142856 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 142857 U$$2.picorv32.mem_la_read
.sym 142858 U$$2.picorv32.trap
.sym 142859 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 142862 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 142863 $abc$27913$new_n2570_
.sym 142866 U$$2.picorv32.mem_rdata_latched[3]
.sym 142867 $abc$27913$new_n3268_
.sym 142868 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10446[1]_new_inv_
.sym 142869 $abc$27913$new_n3904_
.sym 142870 U$$2.picorv32.mem_la_read
.sym 142871 $abc$27913$U$$2.picorv32.mem_la_write_new_
.sym 142874 U$$2.picorv32.clear_prefetched_high_word
.sym 142875 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 142876 U$$2.picorv32.prefetched_high_word
.sym 142882 U$$2.picorv32.mem_la_secondword
.sym 142883 U$$2.picorv32.mem_la_firstword_xfer
.sym 142884 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 142886 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 142887 $abc$27913$new_n4666_
.sym 142888 U$$2.picorv32.mem_rdata_q[0]
.sym 142889 U$$2.picorv32.mem_rdata_q[4]
.sym 142890 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 142891 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6037[0]_new_inv_
.sym 142892 $abc$27913$new_n2444_
.sym 142894 U$$2.mem_valid
.sym 142895 U$$2.mem_ready
.sym 142896 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 142897 U$$2.picorv32.mem_do_rinst
.sym 142898 U$$2.picorv32.mem_rdata_q[15]
.sym 142899 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 142900 U$$2.picorv32.mem_xfer
.sym 142902 $abc$27913$new_n2947_
.sym 142903 $abc$27913$new_n2962_
.sym 142904 $abc$27913$auto$rtlil.cc:1863:Or$4910_new_inv_
.sym 142905 $abc$27913$new_n2960_
.sym 142906 $abc$27913$new_n2443_
.sym 142907 $abc$27913$new_n3865_
.sym 142908 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$19742[1]_new_
.sym 142910 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 142911 $abc$27913$new_n2625_
.sym 142912 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:381$958_Y_new_
.sym 142913 cd_sync.ready
.sym 142914 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 142915 cd_sync.ready
.sym 142916 U$$2.picorv32.mem_do_wdata
.sym 142918 $abc$27913$new_n4667_
.sym 142919 $abc$27913$new_n4668_
.sym 142920 $abc$27913$new_n4669_
.sym 142922 U$$2.picorv32.mem_do_wdata
.sym 142923 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 142924 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4126.$and$/usr/local/bin/../share/yosys/techmap.v:434$8059_Y[1]_new_
.sym 142925 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13663[0]_new_inv_
.sym 142926 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 142927 U$$2.picorv32.mem_la_read
.sym 142928 U$$2.picorv32.mem_xfer
.sym 142929 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 142930 $abc$27913$new_n2972_
.sym 142931 U$$2.picorv32.mem_la_read
.sym 142932 U$$2.picorv32.clear_prefetched_high_word
.sym 142933 U$$2.picorv32.trap
.sym 142934 U$$2.picorv32.mem_la_read
.sym 142935 U$$2.picorv32.mem_xfer
.sym 142936 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 142937 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 142938 U$$2.picorv32.mem_do_rdata
.sym 142939 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 142940 U$$2.picorv32.mem_xfer
.sym 142942 U$$2.picorv32.mem_do_wdata
.sym 142943 $abc$27913$new_n2625_
.sym 142944 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13668[0]_new_
.sym 142945 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4126.$and$/usr/local/bin/../share/yosys/techmap.v:434$8059_Y[0]_new_
.sym 142946 U$$2.picorv32.mem_do_rdata
.sym 142947 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 142948 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 142954 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[0]_new_inv_
.sym 142955 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 142966 cd_sync.ready
.sym 142967 U$$2.picorv32.trap
.sym 142970 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 142971 $abc$27913$new_n2947_
.sym 142972 cd_sync.ready
.sym 142974 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 142975 U$$2.picorv32.mem_xfer
.sym 142976 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 142978 U$$2.picorv32.mem_do_rinst
.sym 142979 U$$2.picorv32.mem_xfer
.sym 142980 U$$2.picorv32.mem_state[0]
.sym 142981 U$$2.picorv32.mem_state[1]
.sym 142994 U$$2.picorv32.mem_la_read
.sym 143021 U$$2.mem_w_data[8]
.sym 143033 U$$2.mem_w_data[12]
.sym 143037 U$$2.mem_w_data[11]
.sym 143049 U$$2.mem_w_data[1]
.sym 143366 U$$2.picorv32.pcpi_mul.rd[28]
.sym 143367 U$$2.picorv32.pcpi_mul.rdx[28]
.sym 143368 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 143369 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 143370 U$$2.picorv32.pcpi_mul.next_rs2[29]
.sym 143371 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 143372 U$$2.picorv32.pcpi_mul.rd[28]
.sym 143373 U$$2.picorv32.pcpi_mul.rdx[28]
.sym 143374 $PACKER_GND_NET
.sym 143378 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 143379 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 143380 U$$2.picorv32.pcpi_mul.rd[1]
.sym 143381 U$$2.picorv32.pcpi_mul.rdx[1]
.sym 143382 U$$2.picorv32.pcpi_mul.next_rs2[28]
.sym 143383 U$$2.picorv32.pcpi_rs2[28]
.sym 143384 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143386 $PACKER_GND_NET
.sym 143394 U$$2.picorv32.pcpi_mul.rd[1]
.sym 143395 U$$2.picorv32.pcpi_mul.rdx[1]
.sym 143396 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 143397 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 143398 $PACKER_GND_NET
.sym 143402 U$$2.picorv32.pcpi_mul.next_rs2[26]
.sym 143403 U$$2.picorv32.pcpi_rs2[26]
.sym 143404 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143406 U$$2.picorv32.pcpi_mul.rd[26]
.sym 143407 U$$2.picorv32.pcpi_mul.rdx[26]
.sym 143408 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 143409 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 143418 U$$2.picorv32.pcpi_mul.next_rs2[3]
.sym 143419 U$$2.picorv32.mem_la_wdata[3]
.sym 143420 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143422 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 143423 U$$2.picorv32.pcpi_rs2[27]
.sym 143424 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143426 $PACKER_GND_NET
.sym 143430 U$$2.picorv32.pcpi_mul.next_rs2[24]
.sym 143431 U$$2.picorv32.pcpi_rs2[24]
.sym 143432 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143434 U$$2.picorv32.pcpi_mul.next_rs2[23]
.sym 143435 U$$2.picorv32.pcpi_rs2[23]
.sym 143436 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143438 U$$2.picorv32.pcpi_mul.next_rs2[25]
.sym 143439 U$$2.picorv32.pcpi_rs2[25]
.sym 143440 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143442 U$$2.picorv32.pcpi_mul.next_rs2[2]
.sym 143443 U$$2.picorv32.mem_la_wdata[2]
.sym 143444 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143446 U$$2.picorv32.pcpi_mul.next_rs2[4]
.sym 143447 U$$2.picorv32.mem_la_wdata[4]
.sym 143448 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143450 $PACKER_GND_NET
.sym 143454 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 143455 U$$2.picorv32.mem_la_wdata[1]
.sym 143456 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 143458 $PACKER_GND_NET
.sym 143462 U$$2.picorv32.pcpi_mul.rd[59]
.sym 143463 U$$2.picorv32.pcpi_mul.rd[27]
.sym 143464 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 143466 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 143467 U$$2.picorv32.pcpi_int_rd[4]
.sym 143470 U$$2.picorv32.pcpi_mul.rd[57]
.sym 143471 U$$2.picorv32.pcpi_mul.rd[25]
.sym 143472 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 143474 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 143475 U$$2.picorv32.pcpi_int_rd[0]
.sym 143482 U$$2.picorv32.pcpi_mul.rd[58]
.sym 143483 U$$2.picorv32.pcpi_mul.rd[26]
.sym 143484 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 143490 U$$2.picorv32.pcpi_mul.rd[60]
.sym 143491 U$$2.picorv32.pcpi_mul.rd[28]
.sym 143492 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 143494 U$$2.mem_rdata[27]
.sym 143495 $abc$27913$new_n3785_
.sym 143496 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143497 U$$2.picorv32.cpu_state[6]
.sym 143498 U$$2.picorv32.pcpi_mul.rd[38]
.sym 143499 U$$2.picorv32.pcpi_mul.rd[6]
.sym 143500 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 143502 U$$2.picorv32.pcpi_mul.rd[52]
.sym 143503 U$$2.picorv32.pcpi_mul.rd[20]
.sym 143504 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 143506 U$$2.picorv32.pcpi_mul.rd[56]
.sym 143507 U$$2.picorv32.pcpi_mul.rd[24]
.sym 143508 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 143510 U$$2.mem_rdata[30]
.sym 143511 $abc$27913$new_n3785_
.sym 143512 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143513 U$$2.picorv32.cpu_state[6]
.sym 143514 U$$2.mem_rdata[29]
.sym 143515 $abc$27913$new_n3785_
.sym 143516 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143517 U$$2.picorv32.cpu_state[6]
.sym 143518 U$$2.picorv32.pcpi_mul.rd[54]
.sym 143519 U$$2.picorv32.pcpi_mul.rd[22]
.sym 143520 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 143522 U$$2.picorv32.pcpi_mul.rd[46]
.sym 143523 U$$2.picorv32.pcpi_mul.rd[14]
.sym 143524 $abc$27913$U$$2.picorv32.pcpi_mul.instr_any_mulh_new_inv_
.sym 143526 U$$2.mem_rdata[28]
.sym 143527 $abc$27913$new_n3785_
.sym 143528 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143529 U$$2.picorv32.cpu_state[6]
.sym 143530 U$$2.picorv32.pcpi_int_rd[31]
.sym 143531 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 143532 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[31]_new_
.sym 143533 $abc$27913$new_n3831_
.sym 143534 U$$2.mem_rdata[24]
.sym 143535 $abc$27913$new_n3785_
.sym 143536 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143537 U$$2.picorv32.cpu_state[6]
.sym 143538 U$$2.picorv32.latched_is_lh
.sym 143539 $abc$27913$U$$2.picorv32.mem_rdata_word[15]_new_inv_
.sym 143540 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 143542 U$$2.mem_rdata[26]
.sym 143543 $abc$27913$new_n3785_
.sym 143544 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143545 U$$2.picorv32.cpu_state[6]
.sym 143546 U$$2.mem_rdata[20]
.sym 143547 $abc$27913$new_n3785_
.sym 143548 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143549 U$$2.picorv32.cpu_state[6]
.sym 143550 U$$2.picorv32.cpu_state[6]
.sym 143551 $abc$27913$U$$2.picorv32.mem_rdata_word[4]_new_inv_
.sym 143552 $abc$27913$new_n3722_
.sym 143553 $abc$27913$new_n3723_
.sym 143554 $abc$27913$U$$2.picorv32.mem_rdata_word[12]_new_inv_
.sym 143555 $abc$27913$new_n3752_
.sym 143556 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 143557 U$$2.picorv32.cpu_state[6]
.sym 143558 U$$2.mem_rdata[18]
.sym 143559 $abc$27913$new_n3785_
.sym 143560 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143561 U$$2.picorv32.cpu_state[6]
.sym 143562 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 143563 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 143564 U$$2.mem_rdata[30]
.sym 143565 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 143566 U$$2.mem_rdata[25]
.sym 143567 $abc$27913$new_n3785_
.sym 143568 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143569 U$$2.picorv32.cpu_state[6]
.sym 143570 U$$2.picorv32.cpu_state[6]
.sym 143571 $abc$27913$U$$2.picorv32.mem_rdata_word[7]_new_inv_
.sym 143572 $abc$27913$new_n3746_
.sym 143573 $abc$27913$new_n3747_
.sym 143574 U$$2.mem_rdata[21]
.sym 143575 $abc$27913$new_n3785_
.sym 143576 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143577 U$$2.picorv32.cpu_state[6]
.sym 143578 U$$2.picorv32.pcpi_int_rd[19]
.sym 143579 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 143580 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[19]_new_
.sym 143581 $abc$27913$new_n3795_
.sym 143582 $abc$27913$U$$2.picorv32.mem_rdata_word[7]_new_inv_
.sym 143583 U$$2.picorv32.latched_is_lb
.sym 143586 U$$2.mem_rdata[17]
.sym 143587 $abc$27913$new_n3785_
.sym 143588 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 143589 U$$2.picorv32.cpu_state[6]
.sym 143590 U$$2.picorv32.mem_wordsize[1]
.sym 143591 U$$2.picorv32.mem_wordsize[0]
.sym 143592 U$$2.picorv32.pcpi_rs1[1]
.sym 143594 U$$2.picorv32.mem_rdata_latched[12]
.sym 143598 $abc$27913$U$$2.picorv32.mem_rdata_word[10]_new_inv_
.sym 143599 $abc$27913$new_n3752_
.sym 143600 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 143601 U$$2.picorv32.cpu_state[6]
.sym 143602 $abc$27913$U$$2.picorv32.mem_rdata_word[9]_new_inv_
.sym 143603 $abc$27913$new_n3752_
.sym 143604 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 143605 U$$2.picorv32.cpu_state[6]
.sym 143606 U$$2.picorv32.mem_wordsize[0]
.sym 143607 U$$2.picorv32.mem_wordsize[1]
.sym 143610 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 143611 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 143612 U$$2.mem_rdata[29]
.sym 143613 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$and$/usr/local/bin/../share/yosys/techmap.v:434$7461_Y[3]_new_
.sym 143614 U$$2.picorv32.pcpi_int_rd[5]
.sym 143615 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 143616 $abc$27913$new_n3731_
.sym 143618 $abc$27913$U$$2.picorv32.mem_rdata_word[11]_new_inv_
.sym 143619 $abc$27913$new_n3752_
.sym 143620 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 143621 U$$2.picorv32.cpu_state[6]
.sym 143622 $abc$27913$U$$2.picorv32.mem_rdata[13]_new_inv_
.sym 143623 U$$2.mem_rdata[29]
.sym 143624 U$$2.picorv32.pcpi_rs1[1]
.sym 143625 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 143626 U$$2.picorv32.instr_lui
.sym 143627 U$$2.picorv32.instr_auipc
.sym 143628 U$$2.picorv32.mem_rdata_q[12]
.sym 143629 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 143634 U$$2.picorv32.instr_lui
.sym 143635 U$$2.picorv32.instr_auipc
.sym 143636 U$$2.picorv32.mem_rdata_q[20]
.sym 143637 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 143638 $abc$27913$U$$2.picorv32.mem_rdata[14]_new_inv_
.sym 143639 U$$2.mem_rdata[30]
.sym 143640 U$$2.picorv32.pcpi_rs1[1]
.sym 143641 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10902_new_
.sym 143642 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 143643 U$$2.mem_rdata[18]
.sym 143644 $abc$27913$new_n3702_
.sym 143646 U$$2.picorv32.decoded_imm_j[12]
.sym 143647 U$$2.picorv32.instr_jal
.sym 143648 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 143649 $abc$27913$new_n2663_
.sym 143650 U$$2.picorv32.pcpi_int_rd[6]
.sym 143651 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 143652 $abc$27913$new_n3739_
.sym 143654 $abc$27913$new_n4680_
.sym 143655 $abc$27913$new_n4681_
.sym 143656 U$$2.picorv32.cpu_state[6]
.sym 143657 $abc$27913$new_n3730_
.sym 143658 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 143659 U$$2.mem_rdata[22]
.sym 143660 U$$2.picorv32.pcpi_rs1[0]
.sym 143661 $abc$27913$new_n4683_
.sym 143662 $abc$27913$new_n4684_
.sym 143663 $abc$27913$new_n4685_
.sym 143664 U$$2.picorv32.cpu_state[6]
.sym 143665 $abc$27913$new_n3738_
.sym 143666 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 143667 U$$2.mem_rdata[16]
.sym 143668 $abc$27913$new_n3682_
.sym 143670 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 143671 U$$2.mem_rdata[17]
.sym 143672 U$$2.picorv32.pcpi_rs1[0]
.sym 143673 $abc$27913$new_n4671_
.sym 143674 U$$2.picorv32.cpu_state[6]
.sym 143675 $abc$27913$U$$2.picorv32.mem_rdata_word[0]_new_inv_
.sym 143676 $abc$27913$new_n3689_
.sym 143677 $abc$27913$new_n3691_
.sym 143678 U$$2.picorv32.instr_lui
.sym 143679 U$$2.picorv32.instr_auipc
.sym 143680 U$$2.picorv32.mem_rdata_q[13]
.sym 143681 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 143682 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7464_Y_new_inv_
.sym 143683 U$$2.mem_rdata[21]
.sym 143684 U$$2.picorv32.pcpi_rs1[0]
.sym 143685 $abc$27913$new_n4679_
.sym 143686 $abc$27913$new_n3189_
.sym 143687 $abc$27913$new_n4080_
.sym 143690 $abc$27913$new_n3142_
.sym 143691 $abc$27913$new_n4080_
.sym 143694 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 143695 $abc$27913$U$$2.picorv32.mem_rdata_latched[24]_new_inv_
.sym 143696 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143698 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143699 U$$2.picorv32.mem_rdata_latched[12]
.sym 143702 $abc$27913$new_n3115_
.sym 143703 $abc$27913$new_n4080_
.sym 143706 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 143707 $abc$27913$U$$2.picorv32.mem_rdata_latched[29]_new_inv_
.sym 143708 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143710 $abc$27913$new_n3132_
.sym 143711 $abc$27913$new_n4080_
.sym 143714 $abc$27913$new_n3121_
.sym 143715 $abc$27913$new_n4080_
.sym 143718 $abc$27913$U$$2.picorv32.mem_rdata_latched[17]_new_inv_
.sym 143719 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143722 U$$2.picorv32.mem_rdata_latched[4]
.sym 143723 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 143724 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143726 $abc$27913$new_n3193_
.sym 143727 $abc$27913$new_n3188_
.sym 143728 $abc$27913$new_n3187_
.sym 143730 $abc$27913$new_n3188_
.sym 143731 $abc$27913$new_n3193_
.sym 143732 $abc$27913$new_n3187_
.sym 143733 U$$2.picorv32.latched_rd[0]
.sym 143734 U$$2.picorv32.mem_rdata_latched[3]
.sym 143735 $abc$27913$U$$2.picorv32.mem_rdata_latched[21]_new_inv_
.sym 143736 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143738 U$$2.picorv32.mem_rdata_latched[12]
.sym 143739 $abc$27913$U$$2.picorv32.mem_rdata_latched[14]_new_inv_
.sym 143740 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143742 $abc$27913$U$$2.picorv32.mem_rdata_latched[21]_new_inv_
.sym 143743 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143746 $abc$27913$new_n3152_
.sym 143747 $abc$27913$new_n4080_
.sym 143750 $abc$27913$new_n3197_
.sym 143751 $abc$27913$new_n3198_
.sym 143752 U$$2.picorv32.decoded_rs2[3]
.sym 143753 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143754 U$$2.picorv32.decoded_rs2[4]
.sym 143755 $abc$27913$techmap\U$$2.picorv32.$procmux$3614_Y[4]_new_inv_
.sym 143756 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143758 $abc$27913$U$$2.picorv32.mem_rdata_latched[22]_new_inv_
.sym 143759 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143760 U$$2.picorv32.decoded_rs2[2]
.sym 143761 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143762 $abc$27913$new_n3108_
.sym 143763 $abc$27913$new_n3017_
.sym 143764 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[2]_new_inv_
.sym 143765 $abc$27913$new_n3115_
.sym 143766 $abc$27913$new_n3159_
.sym 143767 U$$2.picorv32.mem_rdata_latched[4]
.sym 143768 $abc$27913$new_n4664_
.sym 143769 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143770 $abc$27913$techmap\U$$2.picorv32.$procmux$3614_Y[4]_new_inv_
.sym 143771 U$$2.picorv32.decoded_rs2[4]
.sym 143772 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143773 U$$2.picorv32.latched_rd[4]
.sym 143774 $abc$27913$new_n3175_
.sym 143775 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3599.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$7834_Y[1]_new_
.sym 143776 U$$2.picorv32.decoded_rs2[1]
.sym 143777 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143778 $abc$27913$U$$2.picorv32.mem_rdata_latched[15]_new_inv_
.sym 143779 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 143782 U$$2.picorv32.mem_rdata_latched[7]
.sym 143783 $abc$27913$new_n3017_
.sym 143784 $abc$27913$new_n3121_
.sym 143785 $abc$27913$new_n3120_
.sym 143786 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[1]
.sym 143790 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 143791 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 143792 cd_sync.ready
.sym 143793 U$$2.picorv32.mem_do_rinst
.sym 143794 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 143798 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143799 U$$2.picorv32.decoded_rs1[3]
.sym 143802 U$$2.picorv32.instr_jal
.sym 143803 U$$2.picorv32.decoded_imm_j[2]
.sym 143804 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 143805 U$$2.picorv32.mem_rdata_q[22]
.sym 143806 $abc$27913$techmap\U$$2.picorv32.$procmux$3632_Y[4]_new_inv_
.sym 143807 $abc$27913$new_n3151_
.sym 143808 $abc$27913$new_n3152_
.sym 143809 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143810 $abc$27913$new_n3017_
.sym 143811 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10633[1]_new_
.sym 143812 $abc$27913$new_n3141_
.sym 143813 $abc$27913$new_n3140_
.sym 143814 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143815 U$$2.picorv32.decoded_rs1[4]
.sym 143816 $abc$27913$new_n3147_
.sym 143817 $abc$27913$new_n3150_
.sym 143818 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 143819 U$$2.picorv32.decoded_rs1[1]
.sym 143822 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 143823 U$$2.picorv32.mem_rdata_q[20]
.sym 143824 $abc$27913$new_n2682_
.sym 143826 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 143827 U$$2.picorv32.mem_rdata_q[31]
.sym 143830 U$$2.picorv32.instr_jal
.sym 143831 U$$2.picorv32.decoded_imm_j[4]
.sym 143832 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 143833 U$$2.picorv32.mem_rdata_q[24]
.sym 143834 $abc$27913$new_n3123_
.sym 143835 $abc$27913$new_n3124_
.sym 143836 $abc$27913$new_n3137_
.sym 143837 U$$2.picorv32.latched_rd[1]
.sym 143838 U$$2.picorv32.instr_lui
.sym 143839 U$$2.picorv32.instr_auipc
.sym 143840 U$$2.picorv32.mem_rdata_q[15]
.sym 143841 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 143842 $abc$27913$new_n3124_
.sym 143843 $abc$27913$new_n3123_
.sym 143844 $abc$27913$new_n3137_
.sym 143846 U$$2.picorv32.instr_jal
.sym 143847 U$$2.picorv32.decoded_imm_j[11]
.sym 143848 U$$2.picorv32.mem_rdata_q[7]
.sym 143849 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 143850 U$$2.picorv32.instr_jalr
.sym 143851 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 143852 U$$2.picorv32.is_alu_reg_imm
.sym 143854 U$$2.mem_addr[3]
.sym 143855 U$$2.mem_addr[0]
.sym 143856 U$$2.mem_addr[1]
.sym 143857 U$$2.mem_addr[2]
.sym 143858 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 143859 U$$2.picorv32.is_sb_sh_sw
.sym 143860 U$$2.picorv32.mem_rdata_q[11]
.sym 143861 $abc$27913$new_n2673_
.sym 143862 U$$2.picorv32.instr_jal
.sym 143863 U$$2.picorv32.decoded_imm_j[0]
.sym 143864 U$$2.picorv32.mem_rdata_q[7]
.sym 143865 U$$2.picorv32.is_sb_sh_sw
.sym 143866 U$$2.picorv32.is_sb_sh_sw
.sym 143867 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 143868 U$$2.picorv32.mem_rdata_q[31]
.sym 143870 U$$2.mem_addr[3]
.sym 143871 U$$2.mem_addr[0]
.sym 143872 U$$2.mem_addr[1]
.sym 143873 U$$2.mem_addr[2]
.sym 143874 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 143875 U$$2.picorv32.is_sb_sh_sw
.sym 143876 U$$2.picorv32.mem_rdata_q[9]
.sym 143877 $abc$27913$new_n2677_
.sym 143878 U$$2.picorv32.mem_la_firstword_reg
.sym 143879 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:377$936_Y_new_inv_
.sym 143880 U$$2.picorv32.last_mem_valid
.sym 143882 $abc$27913$new_n2450_
.sym 143883 $abc$27913$new_n2451_
.sym 143884 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[1]_new_inv_
.sym 143885 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[0]_new_inv_
.sym 143886 $abc$27913$techmap\U$$2.picorv32.$procmux$4452_Y
.sym 143890 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 143898 $abc$27913$new_n2450_
.sym 143899 $abc$27913$new_n2451_
.sym 143900 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[1]_new_inv_
.sym 143901 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6023[0]_new_inv_
.sym 143902 U$$2.picorv32.mem_xfer
.sym 143903 $abc$27913$techmap\U$$2.picorv32.$procmux$4452_Y
.sym 143906 $abc$27913$new_n2444_
.sym 143907 $abc$27913$new_n2449_
.sym 143910 U$$2.picorv32.is_sb_sh_sw
.sym 143911 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 143912 U$$2.picorv32.mem_rdata_q[8]
.sym 143914 U$$2.picorv32.mem_do_rinst
.sym 143915 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 143916 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:376$931_Y_new_
.sym 143918 $abc$27913$techmap\U$$2.$100_new_inv_
.sym 143919 $abc$27913$new_n2948_
.sym 143920 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6023[0]_new_inv_
.sym 143921 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[6]_new_inv_
.sym 143922 $abc$27913$techmap\U$$2.picorv32.$1\clear_prefetched_high_word[0:0]
.sym 143930 U$$2.mem_ready
.sym 143931 U$$2.mem_valid
.sym 143934 $abc$27913$techmap\U$$2.picorv32.$1\clear_prefetched_high_word[0:0]
.sym 143935 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1294$1351_Y
.sym 143938 U$$2.mem_ready
.sym 143939 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 143940 U$$2.picorv32.trap
.sym 143941 cd_sync.ready
.sym 143942 U$$2.picorv32.mem_do_wdata
.sym 143943 $abc$27913$auto$wreduce.cc:455:run$4826[1]_new_
.sym 143944 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 143945 U$$2.picorv32.mem_xfer
.sym 143946 U$$2.picorv32.mem_do_rinst
.sym 143947 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 143948 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:397$976_Y
.sym 143950 U$$2.mem_valid
.sym 143951 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 143952 U$$2.picorv32.mem_do_wdata
.sym 143954 U$$2.picorv32.mem_la_read
.sym 143955 $abc$27913$techmap\U$$2.picorv32.$procmux$4182_Y_new_
.sym 143956 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$20652[5]_new_inv_
.sym 143957 $abc$27913$new_n2627_
.sym 143958 $abc$27913$new_n2630_
.sym 143959 $abc$27913$auto$simplemap.cc:168:logic_reduce$10803_new_inv_
.sym 143960 $abc$27913$techmap\U$$2.picorv32.$logic_not$picorv32.v:380$945_Y_new_inv_
.sym 143961 $abc$27913$new_n2625_
.sym 143962 U$$2.picorv32.mem_do_rdata
.sym 143963 U$$2.picorv32.mem_do_rinst
.sym 143966 U$$2.picorv32.prefetched_high_word
.sym 143967 U$$2.picorv32.clear_prefetched_high_word_q
.sym 143970 U$$2.picorv32.mem_state[0]
.sym 143971 U$$2.picorv32.mem_state[1]
.sym 143972 $abc$27913$techmap\U$$2.picorv32.$procmux$4182_Y_new_
.sym 143973 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$4184.$and$/usr/local/bin/../share/yosys/techmap.v:434$7884_Y_new_inv_
.sym 143978 U$$2.picorv32.mem_state[1]
.sym 143979 U$$2.picorv32.mem_state[0]
.sym 143982 U$$2.picorv32.mem_do_rinst
.sym 143983 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$23470[0]_new_inv_
.sym 143989 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 143990 U$$2.picorv32.mem_state[1]
.sym 143991 U$$2.picorv32.mem_state[0]
.sym 143994 U$$2.picorv32.mem_state[1]
.sym 143995 U$$2.picorv32.mem_state[0]
.sym 143998 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 144002 $abc$27913$new_n4670_
.sym 144003 U$$2.picorv32.mem_rdata_q[7]
.sym 144004 U$$2.picorv32.mem_rdata_q[8]
.sym 144005 $abc$27913$new_n3290_
.sym 144394 $PACKER_GND_NET
.sym 144398 U$$2.picorv32.pcpi_mul.rd[27]
.sym 144399 U$$2.picorv32.pcpi_mul.rdx[27]
.sym 144400 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 144401 U$$2.picorv32.pcpi_mul.next_rs2[28]
.sym 144406 $PACKER_GND_NET
.sym 144410 $PACKER_GND_NET
.sym 144418 U$$2.picorv32.pcpi_mul.next_rs2[28]
.sym 144419 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 144420 U$$2.picorv32.pcpi_mul.rd[27]
.sym 144421 U$$2.picorv32.pcpi_mul.rdx[27]
.sym 144423 $abc$27913$auto$maccmap.cc:111:fulladd$6638[1]
.sym 144424 $abc$27913$auto$maccmap.cc:112:fulladd$6639[0]
.sym 144427 $abc$27913$auto$maccmap.cc:111:fulladd$6638[2]
.sym 144428 $abc$27913$auto$maccmap.cc:112:fulladd$6639[1]
.sym 144429 $auto$maccmap.cc:240:synth$6641.C[2]
.sym 144431 $abc$27913$auto$maccmap.cc:111:fulladd$6638[3]
.sym 144432 $abc$27913$auto$maccmap.cc:112:fulladd$6639[2]
.sym 144433 $auto$maccmap.cc:240:synth$6641.C[3]
.sym 144436 $abc$27913$auto$maccmap.cc:112:fulladd$6639[3]
.sym 144437 $auto$maccmap.cc:240:synth$6641.C[4]
.sym 144438 U$$2.picorv32.pcpi_mul.next_rs2[26]
.sym 144439 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 144440 U$$2.picorv32.pcpi_mul.rd[25]
.sym 144441 U$$2.picorv32.pcpi_mul.rdx[25]
.sym 144442 $abc$27913$auto$maccmap.cc:111:fulladd$6638[1]
.sym 144443 $abc$27913$auto$maccmap.cc:112:fulladd$6639[0]
.sym 144446 U$$2.picorv32.pcpi_mul.rd[25]
.sym 144447 U$$2.picorv32.pcpi_mul.rdx[25]
.sym 144448 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 144449 U$$2.picorv32.pcpi_mul.next_rs2[26]
.sym 144450 U$$2.picorv32.pcpi_mul.next_rs2[27]
.sym 144451 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 144452 U$$2.picorv32.pcpi_mul.rd[26]
.sym 144453 U$$2.picorv32.pcpi_mul.rdx[26]
.sym 144454 U$$2.picorv32.pcpi_mul.next_rs2[25]
.sym 144455 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 144456 U$$2.picorv32.pcpi_mul.rd[24]
.sym 144457 U$$2.picorv32.pcpi_mul.rdx[24]
.sym 144458 U$$2.picorv32.pcpi_mul.instr_mulhsu
.sym 144459 U$$2.picorv32.pcpi_mul.instr_mulh
.sym 144460 U$$2.picorv32.pcpi_rs1[31]
.sym 144462 U$$2.picorv32.pcpi_mul.next_rs2[1]
.sym 144463 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 144464 U$$2.picorv32.pcpi_mul.rd[0]
.sym 144465 U$$2.picorv32.pcpi_mul.rdx[0]
.sym 144466 U$$2.picorv32.pcpi_mul.rd[24]
.sym 144467 U$$2.picorv32.pcpi_mul.rdx[24]
.sym 144468 U$$2.picorv32.pcpi_mul.rs1[0]
.sym 144469 U$$2.picorv32.pcpi_mul.next_rs2[25]
.sym 144471 $abc$27913$auto$maccmap.cc:111:fulladd$6638[0]
.sym 144483 $abc$27913$auto$maccmap.cc:111:fulladd$6576[0]
.sym 144486 U$$2.picorv32.pcpi_int_rd[29]
.sym 144487 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144488 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[29]_new_
.sym 144489 $abc$27913$new_n3825_
.sym 144494 U$$2.picorv32.pcpi_int_rd[27]
.sym 144495 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144496 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[27]_new_
.sym 144497 $abc$27913$new_n3819_
.sym 144498 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144499 U$$2.picorv32.pcpi_int_rd[2]
.sym 144510 U$$2.picorv32.pcpi_int_rd[30]
.sym 144511 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144512 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[30]_new_
.sym 144513 $abc$27913$new_n3828_
.sym 144517 $PACKER_VCC_NET
.sym 144518 U$$2.picorv32.pcpi_int_rd[26]
.sym 144519 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144520 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[26]_new_
.sym 144521 $abc$27913$new_n3816_
.sym 144522 U$$2.picorv32.pcpi_int_rd[14]
.sym 144523 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144524 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[14]_new_
.sym 144525 $abc$27913$new_n3777_
.sym 144526 U$$2.picorv32.pcpi_int_rd[22]
.sym 144527 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144528 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[22]_new_
.sym 144529 $abc$27913$new_n3804_
.sym 144530 U$$2.picorv32.pcpi_int_rd[28]
.sym 144531 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144532 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[28]_new_
.sym 144533 $abc$27913$new_n3822_
.sym 144537 U$$2.picorv32.pcpi_rs1[4]
.sym 144542 U$$2.picorv32.pcpi_int_rd[12]
.sym 144543 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144544 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[12]_new_
.sym 144545 $abc$27913$new_n3769_
.sym 144546 U$$2.picorv32.pcpi_int_rd[24]
.sym 144547 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144548 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[24]_new_
.sym 144549 $abc$27913$new_n3810_
.sym 144554 U$$2.picorv32.pcpi_int_rd[25]
.sym 144555 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144556 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[25]_new_
.sym 144557 $abc$27913$new_n3813_
.sym 144558 $abc$27913$U$$2.picorv32.mem_rdata_word[14]_new_inv_
.sym 144559 $abc$27913$new_n3752_
.sym 144560 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 144561 U$$2.picorv32.cpu_state[6]
.sym 144562 U$$2.picorv32.pcpi_int_rd[21]
.sym 144563 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144564 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[21]_new_
.sym 144565 $abc$27913$new_n3801_
.sym 144566 U$$2.picorv32.pcpi_int_rd[20]
.sym 144567 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144568 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[20]_new_
.sym 144569 $abc$27913$new_n3798_
.sym 144570 U$$2.mem_rdata[22]
.sym 144571 $abc$27913$new_n3785_
.sym 144572 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 144573 U$$2.picorv32.cpu_state[6]
.sym 144574 U$$2.picorv32.cpu_state[3]
.sym 144575 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[15]
.sym 144576 U$$2.picorv32.cpu_state[4]
.sym 144577 U$$2.picorv32.pcpi_rs1[15]
.sym 144578 U$$2.picorv32.cpu_state[3]
.sym 144579 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[31]
.sym 144580 U$$2.picorv32.cpu_state[4]
.sym 144581 U$$2.picorv32.pcpi_rs1[31]
.sym 144582 U$$2.picorv32.cpu_state[4]
.sym 144583 U$$2.picorv32.cpu_state[6]
.sym 144584 U$$2.picorv32.cpu_state[3]
.sym 144586 U$$2.picorv32.pcpi_int_rd[17]
.sym 144587 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144588 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[17]_new_
.sym 144589 $abc$27913$new_n3789_
.sym 144590 U$$2.mem_rdata[16]
.sym 144591 $abc$27913$new_n3785_
.sym 144592 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7396_Y_new_inv_
.sym 144593 U$$2.picorv32.cpu_state[6]
.sym 144594 U$$2.picorv32.pcpi_int_rd[18]
.sym 144595 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144596 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[18]_new_
.sym 144597 $abc$27913$new_n3792_
.sym 144598 U$$2.picorv32.pcpi_int_rd[16]
.sym 144599 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144600 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[16]_new_
.sym 144601 $abc$27913$new_n3786_
.sym 144602 U$$2.picorv32.latched_is_lb
.sym 144603 U$$2.picorv32.latched_is_lh
.sym 144604 U$$2.picorv32.mem_wordsize[0]
.sym 144605 U$$2.picorv32.mem_wordsize[1]
.sym 144606 U$$2.picorv32.mem_rdata_latched[12]
.sym 144607 $abc$27913$U$$2.picorv32.mem_rdata_latched[31]_new_inv_
.sym 144608 $abc$27913$auto$simplemap.cc:309:simplemap_lut$6749_new_inv_
.sym 144610 U$$2.picorv32.pcpi_int_rd[11]
.sym 144611 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144612 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[11]_new_
.sym 144613 $abc$27913$new_n3765_
.sym 144614 U$$2.picorv32.pcpi_int_rd[9]
.sym 144615 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144616 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[9]_new_
.sym 144617 $abc$27913$new_n3757_
.sym 144618 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19481
.sym 144622 U$$2.picorv32.pcpi_int_rd[13]
.sym 144623 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144624 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[13]_new_
.sym 144625 $abc$27913$new_n3773_
.sym 144630 U$$2.picorv32.latched_is_lh
.sym 144631 U$$2.picorv32.latched_is_lb
.sym 144634 U$$2.picorv32.pcpi_int_rd[10]
.sym 144635 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144636 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9296_Y[10]_new_
.sym 144637 $abc$27913$new_n3761_
.sym 144638 $abc$27913$U$$2.picorv32.mem_rdata_word[13]_new_inv_
.sym 144639 $abc$27913$new_n3752_
.sym 144640 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2347.$and$/usr/local/bin/../share/yosys/techmap.v:434$7387_Y[23]_new_
.sym 144641 U$$2.picorv32.cpu_state[6]
.sym 144642 U$$2.picorv32.cpu_state[3]
.sym 144643 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[19]
.sym 144644 U$$2.picorv32.cpu_state[4]
.sym 144645 U$$2.picorv32.pcpi_rs1[19]
.sym 144646 U$$2.picorv32.cpu_state[3]
.sym 144647 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[9]
.sym 144648 U$$2.picorv32.cpu_state[4]
.sym 144649 U$$2.picorv32.pcpi_rs1[9]
.sym 144650 U$$2.picorv32.cpu_state[3]
.sym 144651 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[6]
.sym 144652 U$$2.picorv32.cpu_state[4]
.sym 144653 U$$2.picorv32.pcpi_rs1[6]
.sym 144654 U$$2.picorv32.cpu_state[3]
.sym 144655 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[2]
.sym 144656 U$$2.picorv32.cpu_state[4]
.sym 144657 U$$2.picorv32.pcpi_rs1[2]
.sym 144658 U$$2.picorv32.cpu_state[3]
.sym 144659 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[3]
.sym 144660 U$$2.picorv32.cpu_state[4]
.sym 144661 U$$2.picorv32.pcpi_rs1[3]
.sym 144665 U$$2.picorv32.mem_rdata_q[26]
.sym 144666 U$$2.picorv32.instr_lui
.sym 144667 U$$2.picorv32.instr_auipc
.sym 144668 U$$2.picorv32.mem_rdata_q[27]
.sym 144669 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 144670 U$$2.picorv32.cpu_state[6]
.sym 144671 $abc$27913$U$$2.picorv32.mem_rdata_word[2]_new_inv_
.sym 144672 $abc$27913$new_n3706_
.sym 144673 $abc$27913$new_n3707_
.sym 144674 U$$2.picorv32.instr_lui
.sym 144675 U$$2.picorv32.instr_auipc
.sym 144676 U$$2.picorv32.mem_rdata_q[26]
.sym 144677 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 144678 U$$2.picorv32.decoded_imm_j[24]
.sym 144679 U$$2.picorv32.instr_jal
.sym 144680 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 144681 $abc$27913$new_n2641_
.sym 144682 U$$2.picorv32.instr_jal
.sym 144683 U$$2.picorv32.decoded_imm_j[10]
.sym 144684 $abc$27913$new_n2480_
.sym 144685 U$$2.picorv32.mem_rdata_q[30]
.sym 144686 U$$2.picorv32.decoded_imm_j[15]
.sym 144687 U$$2.picorv32.instr_jal
.sym 144688 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 144689 $abc$27913$new_n2657_
.sym 144690 U$$2.picorv32.instr_jal
.sym 144691 U$$2.picorv32.decoded_imm_j[6]
.sym 144692 $abc$27913$new_n2480_
.sym 144693 U$$2.picorv32.mem_rdata_q[26]
.sym 144694 U$$2.picorv32.instr_lui
.sym 144695 U$$2.picorv32.instr_auipc
.sym 144696 U$$2.picorv32.mem_rdata_q[25]
.sym 144697 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 144698 U$$2.picorv32.instr_lui
.sym 144699 U$$2.picorv32.instr_auipc
.sym 144700 U$$2.picorv32.mem_rdata_q[24]
.sym 144701 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 144702 U$$2.picorv32.instr_jal
.sym 144703 U$$2.picorv32.decoded_imm_j[5]
.sym 144704 $abc$27913$new_n2480_
.sym 144705 U$$2.picorv32.mem_rdata_q[25]
.sym 144706 U$$2.picorv32.decoded_imm_j[13]
.sym 144707 U$$2.picorv32.instr_jal
.sym 144708 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 144709 $abc$27913$new_n2661_
.sym 144714 U$$2.picorv32.instr_lui
.sym 144715 U$$2.picorv32.instr_auipc
.sym 144716 U$$2.picorv32.mem_rdata_q[17]
.sym 144717 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 144722 U$$2.picorv32.cpu_state[3]
.sym 144723 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[0]
.sym 144724 U$$2.picorv32.cpu_state[4]
.sym 144725 U$$2.picorv32.pcpi_rs1[0]
.sym 144727 U$$2.picorv32.decoded_imm[0]
.sym 144730 U$$2.picorv32.instr_lui
.sym 144731 U$$2.picorv32.instr_auipc
.sym 144732 U$$2.picorv32.mem_rdata_q[18]
.sym 144733 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 144734 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[0]
.sym 144738 U$$2.picorv32.pcpi_int_rd[1]
.sym 144739 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14432[0]_new_inv_
.sym 144740 $abc$27913$new_n3699_
.sym 144742 U$$2.picorv32.pcpi_rs1[1]
.sym 144743 U$$2.picorv32.pcpi_rs1[0]
.sym 144744 $abc$27913$new_n3685_
.sym 144745 $abc$27913$U$$2.picorv32.mem_rdata[1]_new_inv_
.sym 144746 U$$2.picorv32.instr_lui
.sym 144747 U$$2.picorv32.instr_auipc
.sym 144748 U$$2.picorv32.mem_rdata_q[19]
.sym 144749 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 144750 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[0]_new_
.sym 144751 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 144752 U$$2.picorv32.latched_rd[1]
.sym 144753 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[4]_new_inv_
.sym 144754 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 144755 U$$2.picorv32.latched_rd[2]
.sym 144758 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6359[2]_new_
.sym 144759 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 144760 U$$2.picorv32.latched_rd[3]
.sym 144761 $abc$27913$new_n3172_
.sym 144762 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 144766 U$$2.picorv32.instr_lui
.sym 144767 U$$2.picorv32.instr_auipc
.sym 144768 U$$2.picorv32.mem_rdata_q[21]
.sym 144769 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 144770 U$$2.picorv32.mem_rdata_q[18]
.sym 144771 U$$2.picorv32.mem_rdata_q[19]
.sym 144772 U$$2.picorv32.mem_rdata_q[21]
.sym 144773 U$$2.picorv32.mem_rdata_q[22]
.sym 144774 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 144778 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[4]
.sym 144782 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[1]
.sym 144786 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 144787 U$$2.picorv32.decoded_rs2[0]
.sym 144790 U$$2.picorv32.decoded_rs1[2]
.sym 144791 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[2]_new_inv_
.sym 144792 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 144794 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[3]
.sym 144798 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[2]
.sym 144802 $abc$27913$techmap5402\U$$2.picorv32.cpuregs.1.0.0.A1ADDR_11[2]
.sym 144806 U$$2.picorv32.decoded_imm_j[14]
.sym 144807 U$$2.picorv32.instr_jal
.sym 144808 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 144809 $abc$27913$new_n2659_
.sym 144810 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[2]_new_inv_
.sym 144811 U$$2.picorv32.decoded_rs1[2]
.sym 144812 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 144813 U$$2.picorv32.latched_rd[2]
.sym 144814 U$$2.picorv32.decoded_rs1[0]
.sym 144815 U$$2.picorv32.decoded_rs1[1]
.sym 144816 U$$2.picorv32.decoded_rs1[2]
.sym 144817 U$$2.picorv32.decoded_rs1[4]
.sym 144818 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 144819 U$$2.picorv32.mem_rdata_q[21]
.sym 144820 $abc$27913$new_n2679_
.sym 144822 U$$2.picorv32.decoded_imm_j[19]
.sym 144823 U$$2.picorv32.instr_jal
.sym 144824 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 144825 $abc$27913$new_n2649_
.sym 144826 U$$2.picorv32.decoded_imm_j[23]
.sym 144827 U$$2.picorv32.instr_jal
.sym 144828 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 144829 $abc$27913$new_n2639_
.sym 144830 U$$2.picorv32.instr_lui
.sym 144831 U$$2.picorv32.instr_auipc
.sym 144832 U$$2.picorv32.mem_rdata_q[23]
.sym 144833 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 144834 U$$2.picorv32.decoded_imm_j[22]
.sym 144835 U$$2.picorv32.instr_jal
.sym 144836 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 144837 $abc$27913$new_n2643_
.sym 144838 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 144839 U$$2.picorv32.latched_rd[3]
.sym 144840 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[4]
.sym 144841 U$$2.picorv32.latched_rd[4]
.sym 144842 U$$2.picorv32.instr_jal
.sym 144843 U$$2.picorv32.decoded_imm_j[3]
.sym 144844 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 144845 U$$2.picorv32.mem_rdata_q[23]
.sym 144846 U$$2.picorv32.instr_jal
.sym 144847 U$$2.picorv32.decoded_imm_j[31]
.sym 144848 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12228_new_
.sym 144850 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[2]_new_
.sym 144851 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[0]_new_
.sym 144852 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$6293[1]_new_
.sym 144853 $abc$27913$new_n3138_
.sym 144854 U$$2.picorv32.mem_rdata_q[23]
.sym 144855 U$$2.picorv32.mem_rdata_q[24]
.sym 144856 $abc$27913$new_n3283_
.sym 144857 U$$2.picorv32.mem_rdata_q[1]
.sym 144858 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[0]_new_inv_
.sym 144859 U$$2.picorv32.decoded_rs1[0]
.sym 144860 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 144861 U$$2.picorv32.latched_rd[0]
.sym 144862 U$$2.picorv32.decoded_rs1[0]
.sym 144863 $abc$27913$techmap\U$$2.picorv32.$procmux$3464_Y[0]_new_inv_
.sym 144864 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 144866 U$$2.picorv32.is_sb_sh_sw
.sym 144867 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 144868 U$$2.picorv32.mem_rdata_q[31]
.sym 144869 $abc$27913$new_n2665_
.sym 144870 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 144871 U$$2.picorv32.is_sb_sh_sw
.sym 144872 $abc$27913$techmap\U$$2.picorv32.$procmux$3584_CMP_new_inv_
.sym 144874 $PACKER_GND_NET
.sym 144879 U$$2.picorv32.mem_la_firstword_xfer
.sym 144880 U$$2.picorv32.next_pc[2]
.sym 144882 $PACKER_GND_NET
.sym 144886 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[4]
.sym 144887 U$$2.picorv32.pcpi_rs1[6]
.sym 144888 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 144890 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[1]
.sym 144891 U$$2.picorv32.pcpi_rs1[3]
.sym 144892 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 144894 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[0]
.sym 144895 U$$2.picorv32.pcpi_rs1[2]
.sym 144896 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 144898 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[7]
.sym 144899 U$$2.picorv32.pcpi_rs1[9]
.sym 144900 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 144906 U$$2.mem_addr[14]
.sym 144907 U$$2.mem_addr[15]
.sym 144908 U$$2.mem_addr[10]
.sym 144909 U$$2.mem_addr[11]
.sym 144910 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 144911 U$$2.picorv32.is_sb_sh_sw
.sym 144912 U$$2.picorv32.mem_rdata_q[10]
.sym 144913 $abc$27913$new_n2675_
.sym 144918 U$$2.mem_addr[8]
.sym 144919 U$$2.mem_addr[9]
.sym 144920 U$$2.mem_addr[12]
.sym 144921 U$$2.mem_addr[13]
.sym 144922 U$$2.mem_addr[4]
.sym 144923 U$$2.mem_addr[5]
.sym 144924 U$$2.mem_addr[6]
.sym 144925 U$$2.mem_addr[7]
.sym 144926 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:377$940_Y_new_inv_
.sym 144927 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:376$934_Y_new_inv_
.sym 144928 cd_sync.ready
.sym 144930 U$$2.picorv32.mem_rdata_q[13]
.sym 144931 U$$2.picorv32.mem_rdata_q[14]
.sym 144932 U$$2.picorv32.mem_rdata_q[12]
.sym 144938 U$$2.mem_addr[5]
.sym 144939 U$$2.mem_addr[6]
.sym 144940 U$$2.mem_addr[8]
.sym 144941 U$$2.mem_addr[12]
.sym 144942 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[2]_new_
.sym 144943 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[3]_new_
.sym 144944 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 144945 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5945[7]_new_inv_
.sym 144946 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[3]_new_inv_
.sym 144947 $abc$27913$new_n2951_
.sym 144950 U$$2.mem_addr[14]
.sym 144951 U$$2.mem_addr[13]
.sym 144952 U$$2.mem_addr[12]
.sym 144953 U$$2.mem_addr[15]
.sym 144954 U$$2.mem_addr[6]
.sym 144955 U$$2.mem_addr[8]
.sym 144956 U$$2.mem_addr[4]
.sym 144957 U$$2.mem_addr[5]
.sym 144958 U$$2.picorv32.latched_branch
.sym 144959 cd_sync.ready
.sym 144962 U$$2.picorv32.mem_rdata_q[17]
.sym 144963 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 144964 $abc$27913$new_n3282_
.sym 144965 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 144966 U$$2.picorv32.alu_wait
.sym 144967 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 144968 U$$2.picorv32.cpu_state[3]
.sym 144969 U$$2.picorv32.latched_rd[2]
.sym 144978 U$$2.picorv32.alu_wait
.sym 144979 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 144980 U$$2.picorv32.cpu_state[3]
.sym 144981 U$$2.picorv32.latched_rd[0]
.sym 144982 U$$2.picorv32.trap
.sym 144983 cd_sync.ready
.sym 144986 U$$2.picorv32.cpu_state[1]
.sym 144987 U$$2.picorv32.decoded_rd[0]
.sym 144988 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[0]_new_
.sym 144990 U$$2.picorv32.cpu_state[1]
.sym 144991 U$$2.picorv32.decoded_rd[2]
.sym 144992 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[2]_new_
.sym 144994 U$$2.picorv32.mem_rdata_q[25]
.sym 144995 U$$2.picorv32.mem_rdata_q[26]
.sym 144996 U$$2.picorv32.mem_rdata_q[27]
.sym 144997 U$$2.picorv32.mem_rdata_q[28]
.sym 145005 $PACKER_VCC_NET
.sym 145006 U$$2.picorv32.cpu_state[1]
.sym 145007 U$$2.picorv32.decoded_rd[4]
.sym 145008 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[4]_new_
.sym 145010 U$$2.picorv32.cpu_state[1]
.sym 145011 U$$2.picorv32.decoded_rd[3]
.sym 145012 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[3]_new_
.sym 145014 U$$2.picorv32.cpu_state[1]
.sym 145015 U$$2.picorv32.decoded_rd[1]
.sym 145016 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2459.$and$/usr/local/bin/../share/yosys/techmap.v:434$7822_Y[1]_new_
.sym 145018 U$$2.picorv32.alu_wait
.sym 145019 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 145020 U$$2.picorv32.cpu_state[3]
.sym 145021 U$$2.picorv32.latched_rd[3]
.sym 145022 U$$2.picorv32.alu_wait
.sym 145023 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 145024 U$$2.picorv32.cpu_state[3]
.sym 145025 U$$2.picorv32.latched_rd[4]
.sym 145026 U$$2.picorv32.alu_wait
.sym 145027 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 145028 U$$2.picorv32.cpu_state[3]
.sym 145029 U$$2.picorv32.latched_rd[1]
.sym 145478 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 145486 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 145498 U$$2.picorv32.decoder_trigger
.sym 145499 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 145500 $abc$27913$new_n4321_
.sym 145502 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[14]
.sym 145503 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[14]
.sym 145504 U$$2.picorv32.instr_jal
.sym 145505 U$$2.picorv32.decoder_trigger
.sym 145506 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 145510 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 145511 U$$2.picorv32.reg_next_pc[14]
.sym 145512 U$$2.picorv32.latched_branch
.sym 145513 U$$2.picorv32.latched_store
.sym 145514 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 145518 U$$2.picorv32.cpu_state[3]
.sym 145519 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[29]
.sym 145520 U$$2.picorv32.cpu_state[4]
.sym 145521 U$$2.picorv32.pcpi_rs1[29]
.sym 145522 U$$2.picorv32.alu_out_q[14]
.sym 145523 U$$2.picorv32.reg_out[14]
.sym 145524 U$$2.picorv32.latched_stalu
.sym 145526 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 145530 U$$2.picorv32.decoder_trigger
.sym 145531 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 145532 $abc$27913$new_n4331_
.sym 145534 U$$2.picorv32.cpu_state[3]
.sym 145535 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[30]
.sym 145536 U$$2.picorv32.cpu_state[4]
.sym 145537 U$$2.picorv32.pcpi_rs1[30]
.sym 145538 U$$2.picorv32.reg_out[14]
.sym 145539 U$$2.picorv32.reg_next_pc[14]
.sym 145540 U$$2.picorv32.latched_branch
.sym 145541 U$$2.picorv32.latched_store
.sym 145542 U$$2.picorv32.cpu_state[3]
.sym 145543 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[12]
.sym 145544 U$$2.picorv32.cpu_state[4]
.sym 145545 U$$2.picorv32.pcpi_rs1[12]
.sym 145546 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145550 U$$2.picorv32.cpu_state[3]
.sym 145551 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[24]
.sym 145552 U$$2.picorv32.cpu_state[4]
.sym 145553 U$$2.picorv32.pcpi_rs1[24]
.sym 145554 U$$2.picorv32.cpu_state[3]
.sym 145555 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[27]
.sym 145556 U$$2.picorv32.cpu_state[4]
.sym 145557 U$$2.picorv32.pcpi_rs1[27]
.sym 145558 U$$2.picorv32.cpu_state[3]
.sym 145559 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[22]
.sym 145560 U$$2.picorv32.cpu_state[4]
.sym 145561 U$$2.picorv32.pcpi_rs1[22]
.sym 145562 U$$2.picorv32.cpu_state[3]
.sym 145563 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[14]
.sym 145564 U$$2.picorv32.cpu_state[4]
.sym 145565 U$$2.picorv32.pcpi_rs1[14]
.sym 145566 U$$2.picorv32.cpu_state[3]
.sym 145567 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[28]
.sym 145568 U$$2.picorv32.cpu_state[4]
.sym 145569 U$$2.picorv32.pcpi_rs1[28]
.sym 145570 U$$2.picorv32.cpu_state[3]
.sym 145571 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[26]
.sym 145572 U$$2.picorv32.cpu_state[4]
.sym 145573 U$$2.picorv32.pcpi_rs1[26]
.sym 145574 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145578 U$$2.picorv32.cpu_state[3]
.sym 145579 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[20]
.sym 145580 U$$2.picorv32.cpu_state[4]
.sym 145581 U$$2.picorv32.pcpi_rs1[20]
.sym 145582 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145586 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145590 U$$2.picorv32.cpu_state[3]
.sym 145591 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[21]
.sym 145592 U$$2.picorv32.cpu_state[4]
.sym 145593 U$$2.picorv32.pcpi_rs1[21]
.sym 145594 U$$2.picorv32.cpu_state[3]
.sym 145595 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[4]
.sym 145596 U$$2.picorv32.cpu_state[4]
.sym 145597 U$$2.picorv32.pcpi_rs1[4]
.sym 145598 U$$2.picorv32.cpu_state[3]
.sym 145599 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[23]
.sym 145600 U$$2.picorv32.cpu_state[4]
.sym 145601 U$$2.picorv32.pcpi_rs1[23]
.sym 145602 U$$2.picorv32.cpu_state[3]
.sym 145603 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[25]
.sym 145604 U$$2.picorv32.cpu_state[4]
.sym 145605 U$$2.picorv32.pcpi_rs1[25]
.sym 145606 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145610 U$$2.picorv32.cpu_state[3]
.sym 145611 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[16]
.sym 145612 U$$2.picorv32.cpu_state[4]
.sym 145613 U$$2.picorv32.pcpi_rs1[16]
.sym 145614 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145618 U$$2.picorv32.cpu_state[3]
.sym 145619 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[7]
.sym 145620 U$$2.picorv32.cpu_state[4]
.sym 145621 U$$2.picorv32.pcpi_rs1[7]
.sym 145622 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145626 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145630 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145634 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 145638 U$$2.picorv32.cpu_state[3]
.sym 145639 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[10]
.sym 145640 U$$2.picorv32.cpu_state[4]
.sym 145641 U$$2.picorv32.pcpi_rs1[10]
.sym 145642 U$$2.picorv32.cpu_state[3]
.sym 145643 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[5]
.sym 145644 U$$2.picorv32.cpu_state[4]
.sym 145645 U$$2.picorv32.pcpi_rs1[5]
.sym 145646 U$$2.picorv32.cpu_state[3]
.sym 145647 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[18]
.sym 145648 U$$2.picorv32.cpu_state[4]
.sym 145649 U$$2.picorv32.pcpi_rs1[18]
.sym 145650 U$$2.picorv32.cpu_state[3]
.sym 145651 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[13]
.sym 145652 U$$2.picorv32.cpu_state[4]
.sym 145653 U$$2.picorv32.pcpi_rs1[13]
.sym 145654 U$$2.picorv32.cpu_state[3]
.sym 145655 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[11]
.sym 145656 U$$2.picorv32.cpu_state[4]
.sym 145657 U$$2.picorv32.pcpi_rs1[11]
.sym 145658 U$$2.picorv32.decoded_imm_j[27]
.sym 145659 U$$2.picorv32.instr_jal
.sym 145660 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 145661 $abc$27913$new_n2633_
.sym 145662 U$$2.picorv32.cpu_state[3]
.sym 145663 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[8]
.sym 145664 U$$2.picorv32.cpu_state[4]
.sym 145665 U$$2.picorv32.pcpi_rs1[8]
.sym 145666 U$$2.picorv32.cpu_state[3]
.sym 145667 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1801$1485_Y[17]
.sym 145668 U$$2.picorv32.cpu_state[4]
.sym 145669 U$$2.picorv32.pcpi_rs1[17]
.sym 145671 U$$2.picorv32.decoded_imm[1]
.sym 145672 U$$2.picorv32.reg_pc[1]
.sym 145675 U$$2.picorv32.decoded_imm[2]
.sym 145676 U$$2.picorv32.reg_pc[2]
.sym 145677 $auto$alumacc.cc:474:replace_alu$4927.C[2]
.sym 145679 U$$2.picorv32.decoded_imm[3]
.sym 145680 U$$2.picorv32.reg_pc[3]
.sym 145681 $auto$alumacc.cc:474:replace_alu$4927.C[3]
.sym 145683 U$$2.picorv32.decoded_imm[4]
.sym 145684 U$$2.picorv32.reg_pc[4]
.sym 145685 $auto$alumacc.cc:474:replace_alu$4927.C[4]
.sym 145687 U$$2.picorv32.decoded_imm[5]
.sym 145688 U$$2.picorv32.reg_pc[5]
.sym 145689 $auto$alumacc.cc:474:replace_alu$4927.C[5]
.sym 145691 U$$2.picorv32.decoded_imm[6]
.sym 145692 U$$2.picorv32.reg_pc[6]
.sym 145693 $auto$alumacc.cc:474:replace_alu$4927.C[6]
.sym 145695 U$$2.picorv32.decoded_imm[7]
.sym 145696 U$$2.picorv32.reg_pc[7]
.sym 145697 $auto$alumacc.cc:474:replace_alu$4927.C[7]
.sym 145699 U$$2.picorv32.decoded_imm[8]
.sym 145700 U$$2.picorv32.reg_pc[8]
.sym 145701 $auto$alumacc.cc:474:replace_alu$4927.C[8]
.sym 145703 U$$2.picorv32.decoded_imm[9]
.sym 145704 U$$2.picorv32.reg_pc[9]
.sym 145705 $auto$alumacc.cc:474:replace_alu$4927.C[9]
.sym 145707 U$$2.picorv32.decoded_imm[10]
.sym 145708 U$$2.picorv32.reg_pc[10]
.sym 145709 $auto$alumacc.cc:474:replace_alu$4927.C[10]
.sym 145711 U$$2.picorv32.decoded_imm[11]
.sym 145712 U$$2.picorv32.reg_pc[11]
.sym 145713 $auto$alumacc.cc:474:replace_alu$4927.C[11]
.sym 145715 U$$2.picorv32.decoded_imm[12]
.sym 145716 U$$2.picorv32.reg_pc[12]
.sym 145717 $auto$alumacc.cc:474:replace_alu$4927.C[12]
.sym 145719 U$$2.picorv32.decoded_imm[13]
.sym 145720 U$$2.picorv32.reg_pc[13]
.sym 145721 $auto$alumacc.cc:474:replace_alu$4927.C[13]
.sym 145723 U$$2.picorv32.decoded_imm[14]
.sym 145724 U$$2.picorv32.reg_pc[14]
.sym 145725 $auto$alumacc.cc:474:replace_alu$4927.C[14]
.sym 145727 U$$2.picorv32.decoded_imm[15]
.sym 145728 U$$2.picorv32.reg_pc[15]
.sym 145729 $auto$alumacc.cc:474:replace_alu$4927.C[15]
.sym 145731 U$$2.picorv32.decoded_imm[16]
.sym 145732 U$$2.picorv32.reg_pc[16]
.sym 145733 $auto$alumacc.cc:474:replace_alu$4927.C[16]
.sym 145735 U$$2.picorv32.decoded_imm[17]
.sym 145736 U$$2.picorv32.reg_pc[17]
.sym 145737 $auto$alumacc.cc:474:replace_alu$4927.C[17]
.sym 145739 U$$2.picorv32.decoded_imm[18]
.sym 145740 U$$2.picorv32.reg_pc[18]
.sym 145741 $auto$alumacc.cc:474:replace_alu$4927.C[18]
.sym 145743 U$$2.picorv32.decoded_imm[19]
.sym 145744 U$$2.picorv32.reg_pc[19]
.sym 145745 $auto$alumacc.cc:474:replace_alu$4927.C[19]
.sym 145747 U$$2.picorv32.decoded_imm[20]
.sym 145748 U$$2.picorv32.reg_pc[20]
.sym 145749 $auto$alumacc.cc:474:replace_alu$4927.C[20]
.sym 145751 U$$2.picorv32.decoded_imm[21]
.sym 145752 U$$2.picorv32.reg_pc[21]
.sym 145753 $auto$alumacc.cc:474:replace_alu$4927.C[21]
.sym 145755 U$$2.picorv32.decoded_imm[22]
.sym 145756 U$$2.picorv32.reg_pc[22]
.sym 145757 $auto$alumacc.cc:474:replace_alu$4927.C[22]
.sym 145759 U$$2.picorv32.decoded_imm[23]
.sym 145760 U$$2.picorv32.reg_pc[23]
.sym 145761 $auto$alumacc.cc:474:replace_alu$4927.C[23]
.sym 145763 U$$2.picorv32.decoded_imm[24]
.sym 145764 U$$2.picorv32.reg_pc[24]
.sym 145765 $auto$alumacc.cc:474:replace_alu$4927.C[24]
.sym 145767 U$$2.picorv32.decoded_imm[25]
.sym 145768 U$$2.picorv32.reg_pc[25]
.sym 145769 $auto$alumacc.cc:474:replace_alu$4927.C[25]
.sym 145771 U$$2.picorv32.decoded_imm[26]
.sym 145772 U$$2.picorv32.reg_pc[26]
.sym 145773 $auto$alumacc.cc:474:replace_alu$4927.C[26]
.sym 145775 U$$2.picorv32.decoded_imm[27]
.sym 145776 U$$2.picorv32.reg_pc[27]
.sym 145777 $auto$alumacc.cc:474:replace_alu$4927.C[27]
.sym 145779 U$$2.picorv32.decoded_imm[28]
.sym 145780 U$$2.picorv32.reg_pc[28]
.sym 145781 $auto$alumacc.cc:474:replace_alu$4927.C[28]
.sym 145783 U$$2.picorv32.decoded_imm[29]
.sym 145784 U$$2.picorv32.reg_pc[29]
.sym 145785 $auto$alumacc.cc:474:replace_alu$4927.C[29]
.sym 145787 U$$2.picorv32.decoded_imm[30]
.sym 145788 U$$2.picorv32.reg_pc[30]
.sym 145789 $auto$alumacc.cc:474:replace_alu$4927.C[30]
.sym 145791 U$$2.picorv32.decoded_imm[31]
.sym 145792 U$$2.picorv32.reg_pc[31]
.sym 145793 $auto$alumacc.cc:474:replace_alu$4927.C[31]
.sym 145794 $abc$27913$new_n4672_
.sym 145795 $abc$27913$new_n4673_
.sym 145796 U$$2.picorv32.cpu_state[6]
.sym 145797 $abc$27913$new_n3698_
.sym 145798 $abc$27913$U$$2.picorv32.cpuregs_rs2[28]_new_
.sym 145799 U$$2.picorv32.decoded_imm[28]
.sym 145800 U$$2.picorv32.is_lui_auipc_jal
.sym 145801 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 145802 $abc$27913$U$$2.picorv32.cpuregs_rs2[8]_new_
.sym 145803 U$$2.picorv32.decoded_imm[8]
.sym 145804 U$$2.picorv32.is_lui_auipc_jal
.sym 145805 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 145806 U$$2.picorv32.cpu_state[3]
.sym 145807 U$$2.picorv32.decoded_imm[1]
.sym 145808 U$$2.picorv32.reg_pc[1]
.sym 145809 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 145810 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[12]
.sym 145811 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[12]
.sym 145812 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 145813 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 145814 $abc$27913$U$$2.picorv32.cpuregs_rs2[31]_new_
.sym 145815 U$$2.picorv32.decoded_imm[31]
.sym 145816 U$$2.picorv32.is_lui_auipc_jal
.sym 145817 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 145818 $abc$27913$U$$2.picorv32.cpuregs_rs2[27]_new_
.sym 145819 U$$2.picorv32.decoded_imm[27]
.sym 145820 U$$2.picorv32.is_lui_auipc_jal
.sym 145821 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 145822 $abc$27913$U$$2.picorv32.cpuregs_rs2[22]_new_
.sym 145823 U$$2.picorv32.decoded_imm[22]
.sym 145824 U$$2.picorv32.is_lui_auipc_jal
.sym 145825 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 145830 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[0]
.sym 145834 U$$2.picorv32.instr_lui
.sym 145835 U$$2.picorv32.instr_auipc
.sym 145836 U$$2.picorv32.mem_rdata_q[22]
.sym 145837 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 145838 U$$2.picorv32.decoded_rs2[0]
.sym 145839 U$$2.picorv32.decoded_rs2[1]
.sym 145840 $abc$27913$new_n4183_
.sym 145842 U$$2.picorv32.instr_lui
.sym 145843 U$$2.picorv32.instr_auipc
.sym 145844 U$$2.picorv32.mem_rdata_q[14]
.sym 145845 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 145846 U$$2.picorv32.decoded_rs2[2]
.sym 145847 U$$2.picorv32.decoded_rs2[3]
.sym 145848 U$$2.picorv32.decoded_rs2[4]
.sym 145850 U$$2.picorv32.decoded_rs1[3]
.sym 145851 $abc$27913$new_n2704_
.sym 145852 U$$2.picorv32.is_lui_auipc_jal
.sym 145853 U$$2.picorv32.cpu_state[2]
.sym 145857 $abc$27913$new_n2659_
.sym 145858 U$$2.picorv32.decoded_imm_j[1]
.sym 145859 U$$2.picorv32.instr_jal
.sym 145860 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12460[0]_new_
.sym 145865 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[4]
.sym 145866 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 145878 U$$2.picorv32.cpu_state[4]
.sym 145879 U$$2.picorv32.pcpi_rs1[1]
.sym 145885 $abc$27913$auto$simplemap.cc:256:simplemap_eqne$6300
.sym 145886 U$$2.picorv32.instr_lui
.sym 145887 U$$2.picorv32.instr_auipc
.sym 145888 $abc$27913$new_n2480_
.sym 145889 U$$2.picorv32.mem_rdata_q[31]
.sym 145894 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[12]
.sym 145895 U$$2.picorv32.pcpi_rs1[14]
.sym 145896 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145898 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[3]
.sym 145899 U$$2.picorv32.pcpi_rs1[5]
.sym 145900 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145902 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[6]
.sym 145903 U$$2.picorv32.pcpi_rs1[8]
.sym 145904 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145906 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[9]
.sym 145907 U$$2.picorv32.pcpi_rs1[11]
.sym 145908 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145910 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[8]
.sym 145911 U$$2.picorv32.pcpi_rs1[10]
.sym 145912 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145914 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[5]
.sym 145915 U$$2.picorv32.pcpi_rs1[7]
.sym 145916 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145918 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[10]
.sym 145919 U$$2.picorv32.pcpi_rs1[12]
.sym 145920 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145922 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[2]
.sym 145923 U$$2.picorv32.pcpi_rs1[4]
.sym 145924 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145926 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[11]
.sym 145927 U$$2.picorv32.pcpi_rs1[13]
.sym 145928 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145930 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$22862[0]_new_inv_
.sym 145931 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$20724
.sym 145937 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$22875
.sym 145938 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 145939 $abc$27913$new_n2480_
.sym 145950 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[13]
.sym 145951 U$$2.picorv32.pcpi_rs1[15]
.sym 145952 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 145954 U$$2.picorv32.instr_lui
.sym 145955 U$$2.picorv32.instr_auipc
.sym 145956 U$$2.picorv32.instr_jal
.sym 145958 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 145959 $abc$27913$new_n2450_
.sym 145960 $abc$27913$new_n3871_
.sym 145961 $abc$27913$new_n3872_
.sym 145962 U$$2.mem_addr[16]
.sym 145963 U$$2.mem_addr[17]
.sym 145964 U$$2.mem_addr[18]
.sym 145965 U$$2.mem_addr[19]
.sym 145966 U$$2.mem_addr[24]
.sym 145967 U$$2.mem_addr[25]
.sym 145968 U$$2.mem_addr[26]
.sym 145969 U$$2.mem_addr[27]
.sym 145970 U$$2.mem_addr[28]
.sym 145971 U$$2.mem_addr[29]
.sym 145972 U$$2.mem_addr[30]
.sym 145973 U$$2.mem_addr[31]
.sym 145974 U$$2.mem_addr[20]
.sym 145975 U$$2.mem_addr[21]
.sym 145976 U$$2.mem_addr[22]
.sym 145977 U$$2.mem_addr[23]
.sym 145978 U$$2.mem_addr[13]
.sym 145979 U$$2.mem_addr[30]
.sym 145980 U$$2.mem_addr[31]
.sym 145981 U$$2.mem_addr[2]
.sym 145982 $abc$27913$new_n3870_
.sym 145983 $abc$27913$new_n3867_
.sym 145984 $abc$27913$auto$alumacc.cc:491:replace_alu$4903[29]
.sym 145986 U$$2.mem_addr[24]
.sym 145987 U$$2.mem_addr[26]
.sym 145988 U$$2.mem_addr[25]
.sym 145989 U$$2.mem_addr[27]
.sym 145990 $PACKER_VCC_NET
.sym 145994 U$$2.mem_addr[10]
.sym 145995 U$$2.mem_addr[9]
.sym 145996 U$$2.mem_addr[7]
.sym 145997 U$$2.mem_addr[11]
.sym 146002 U$$2.mem_addr[28]
.sym 146003 U$$2.mem_addr[29]
.sym 146004 U$$2.mem_addr[30]
.sym 146005 U$$2.mem_addr[31]
.sym 146006 $abc$27913$new_n3868_
.sym 146007 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[2]_new_
.sym 146008 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6712[3]_new_
.sym 146010 U$$2.picorv32.mem_rdata_q[29]
.sym 146011 U$$2.picorv32.mem_rdata_q[31]
.sym 146012 U$$2.picorv32.mem_rdata_q[30]
.sym 146013 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 146014 U$$2.picorv32.mem_rdata_q[29]
.sym 146015 U$$2.picorv32.mem_rdata_q[31]
.sym 146016 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10201[0]_new_inv_
.sym 146017 U$$2.picorv32.mem_rdata_q[30]
.sym 146018 $abc$27913$new_n2949_
.sym 146019 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6123[2]_new_inv_
.sym 146020 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[7]_new_inv_
.sym 146021 $abc$27913$new_n2956_
.sym 146033 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24372
.sym 146034 U$$2.mem_addr[28]
.sym 146035 U$$2.mem_addr[29]
.sym 146036 U$$2.mem_addr[3]
.sym 146037 U$$2.mem_addr[4]
.sym 146038 $abc$27913$new_n3869_
.sym 146039 U$$2.mem_addr[7]
.sym 146040 U$$2.mem_addr[9]
.sym 146446 U$$2.picorv32.decoder_trigger
.sym 146447 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 146448 $abc$27913$new_n4351_
.sym 146462 U$$2.picorv32.decoder_trigger
.sym 146463 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 146464 $abc$27913$new_n4355_
.sym 146470 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[6]
.sym 146471 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[6]
.sym 146472 U$$2.picorv32.instr_jal
.sym 146473 U$$2.picorv32.decoder_trigger
.sym 146474 U$$2.picorv32.decoder_trigger
.sym 146475 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 146476 $abc$27913$new_n4305_
.sym 146478 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[4]
.sym 146479 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[4]
.sym 146480 U$$2.picorv32.instr_jal
.sym 146481 U$$2.picorv32.decoder_trigger
.sym 146482 U$$2.picorv32.decoder_trigger
.sym 146483 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 146484 $abc$27913$new_n4353_
.sym 146486 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[5]
.sym 146487 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[5]
.sym 146488 U$$2.picorv32.instr_jal
.sym 146489 U$$2.picorv32.decoder_trigger
.sym 146490 U$$2.picorv32.reg_out[30]
.sym 146491 U$$2.picorv32.reg_next_pc[30]
.sym 146492 U$$2.picorv32.latched_branch
.sym 146493 U$$2.picorv32.latched_store
.sym 146494 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[29]
.sym 146495 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[29]
.sym 146496 U$$2.picorv32.instr_jal
.sym 146497 U$$2.picorv32.decoder_trigger
.sym 146498 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[31]
.sym 146499 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[31]
.sym 146500 U$$2.picorv32.instr_jal
.sym 146501 U$$2.picorv32.decoder_trigger
.sym 146502 U$$2.picorv32.decoder_trigger
.sym 146503 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 146504 $abc$27913$new_n4325_
.sym 146506 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[11]
.sym 146507 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[11]
.sym 146508 U$$2.picorv32.instr_jal
.sym 146509 U$$2.picorv32.decoder_trigger
.sym 146510 U$$2.picorv32.decoder_trigger
.sym 146511 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 146512 $abc$27913$new_n4319_
.sym 146514 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[2]
.sym 146515 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[2]
.sym 146516 U$$2.picorv32.instr_jal
.sym 146517 U$$2.picorv32.decoder_trigger
.sym 146518 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[20]
.sym 146519 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[20]
.sym 146520 U$$2.picorv32.instr_jal
.sym 146521 U$$2.picorv32.decoder_trigger
.sym 146522 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[13]
.sym 146523 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[13]
.sym 146524 U$$2.picorv32.instr_jal
.sym 146525 U$$2.picorv32.decoder_trigger
.sym 146526 U$$2.picorv32.decoder_trigger
.sym 146527 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 146528 $abc$27913$new_n4315_
.sym 146530 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[16]
.sym 146531 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[16]
.sym 146532 U$$2.picorv32.instr_jal
.sym 146533 U$$2.picorv32.decoder_trigger
.sym 146534 U$$2.picorv32.decoder_trigger
.sym 146535 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 146536 $abc$27913$new_n4329_
.sym 146538 U$$2.picorv32.decoder_trigger
.sym 146539 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 146540 $abc$27913$new_n4343_
.sym 146542 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[19]
.sym 146543 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[19]
.sym 146544 U$$2.picorv32.instr_jal
.sym 146545 U$$2.picorv32.decoder_trigger
.sym 146546 U$$2.picorv32.decoder_trigger
.sym 146547 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 146548 $abc$27913$new_n4327_
.sym 146550 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[30]
.sym 146551 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[30]
.sym 146552 U$$2.picorv32.instr_jal
.sym 146553 U$$2.picorv32.decoder_trigger
.sym 146554 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[17]
.sym 146555 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[17]
.sym 146556 U$$2.picorv32.instr_jal
.sym 146557 U$$2.picorv32.decoder_trigger
.sym 146558 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[25]
.sym 146559 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[25]
.sym 146560 U$$2.picorv32.instr_jal
.sym 146561 U$$2.picorv32.decoder_trigger
.sym 146562 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[18]
.sym 146563 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[18]
.sym 146564 U$$2.picorv32.instr_jal
.sym 146565 U$$2.picorv32.decoder_trigger
.sym 146567 U$$2.picorv32.decoded_imm_j[1]
.sym 146568 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 146571 U$$2.picorv32.decoded_imm_j[2]
.sym 146572 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 146573 $auto$alumacc.cc:474:replace_alu$4924.C[2]
.sym 146575 U$$2.picorv32.decoded_imm_j[3]
.sym 146576 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 146577 $auto$alumacc.cc:474:replace_alu$4924.C[3]
.sym 146579 U$$2.picorv32.decoded_imm_j[4]
.sym 146580 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 146581 $auto$alumacc.cc:474:replace_alu$4924.C[4]
.sym 146583 U$$2.picorv32.decoded_imm_j[5]
.sym 146584 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 146585 $auto$alumacc.cc:474:replace_alu$4924.C[5]
.sym 146587 U$$2.picorv32.decoded_imm_j[6]
.sym 146588 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 146589 $auto$alumacc.cc:474:replace_alu$4924.C[6]
.sym 146591 U$$2.picorv32.decoded_imm_j[7]
.sym 146592 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 146593 $auto$alumacc.cc:474:replace_alu$4924.C[7]
.sym 146595 U$$2.picorv32.decoded_imm_j[8]
.sym 146596 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 146597 $auto$alumacc.cc:474:replace_alu$4924.C[8]
.sym 146599 U$$2.picorv32.decoded_imm_j[9]
.sym 146600 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 146601 $auto$alumacc.cc:474:replace_alu$4924.C[9]
.sym 146603 U$$2.picorv32.decoded_imm_j[10]
.sym 146604 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 146605 $auto$alumacc.cc:474:replace_alu$4924.C[10]
.sym 146607 U$$2.picorv32.decoded_imm_j[11]
.sym 146608 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 146609 $auto$alumacc.cc:474:replace_alu$4924.C[11]
.sym 146611 U$$2.picorv32.decoded_imm_j[12]
.sym 146612 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 146613 $auto$alumacc.cc:474:replace_alu$4924.C[12]
.sym 146615 U$$2.picorv32.decoded_imm_j[13]
.sym 146616 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 146617 $auto$alumacc.cc:474:replace_alu$4924.C[13]
.sym 146619 U$$2.picorv32.decoded_imm_j[14]
.sym 146620 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 146621 $auto$alumacc.cc:474:replace_alu$4924.C[14]
.sym 146623 U$$2.picorv32.decoded_imm_j[15]
.sym 146624 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 146625 $auto$alumacc.cc:474:replace_alu$4924.C[15]
.sym 146627 U$$2.picorv32.decoded_imm_j[16]
.sym 146628 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 146629 $auto$alumacc.cc:474:replace_alu$4924.C[16]
.sym 146631 U$$2.picorv32.decoded_imm_j[17]
.sym 146632 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 146633 $auto$alumacc.cc:474:replace_alu$4924.C[17]
.sym 146635 U$$2.picorv32.decoded_imm_j[18]
.sym 146636 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 146637 $auto$alumacc.cc:474:replace_alu$4924.C[18]
.sym 146639 U$$2.picorv32.decoded_imm_j[19]
.sym 146640 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 146641 $auto$alumacc.cc:474:replace_alu$4924.C[19]
.sym 146643 U$$2.picorv32.decoded_imm_j[20]
.sym 146644 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 146645 $auto$alumacc.cc:474:replace_alu$4924.C[20]
.sym 146647 U$$2.picorv32.decoded_imm_j[21]
.sym 146648 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 146649 $auto$alumacc.cc:474:replace_alu$4924.C[21]
.sym 146651 U$$2.picorv32.decoded_imm_j[22]
.sym 146652 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 146653 $auto$alumacc.cc:474:replace_alu$4924.C[22]
.sym 146655 U$$2.picorv32.decoded_imm_j[23]
.sym 146656 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 146657 $auto$alumacc.cc:474:replace_alu$4924.C[23]
.sym 146659 U$$2.picorv32.decoded_imm_j[24]
.sym 146660 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 146661 $auto$alumacc.cc:474:replace_alu$4924.C[24]
.sym 146663 U$$2.picorv32.decoded_imm_j[25]
.sym 146664 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 146665 $auto$alumacc.cc:474:replace_alu$4924.C[25]
.sym 146667 U$$2.picorv32.decoded_imm_j[26]
.sym 146668 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 146669 $auto$alumacc.cc:474:replace_alu$4924.C[26]
.sym 146671 U$$2.picorv32.decoded_imm_j[27]
.sym 146672 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 146673 $auto$alumacc.cc:474:replace_alu$4924.C[27]
.sym 146675 U$$2.picorv32.decoded_imm_j[28]
.sym 146676 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 146677 $auto$alumacc.cc:474:replace_alu$4924.C[28]
.sym 146679 U$$2.picorv32.decoded_imm_j[29]
.sym 146680 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 146681 $auto$alumacc.cc:474:replace_alu$4924.C[29]
.sym 146683 U$$2.picorv32.decoded_imm_j[30]
.sym 146684 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 146685 $auto$alumacc.cc:474:replace_alu$4924.C[30]
.sym 146687 U$$2.picorv32.decoded_imm_j[31]
.sym 146688 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 146689 $auto$alumacc.cc:474:replace_alu$4924.C[31]
.sym 146690 U$$2.picorv32.decoded_imm_j[30]
.sym 146691 U$$2.picorv32.instr_jal
.sym 146692 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 146693 $abc$27913$new_n2611_
.sym 146694 U$$2.picorv32.instr_lui
.sym 146695 U$$2.picorv32.instr_auipc
.sym 146696 U$$2.picorv32.mem_rdata_q[30]
.sym 146697 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 146698 U$$2.picorv32.decoded_imm_j[28]
.sym 146699 U$$2.picorv32.instr_jal
.sym 146700 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 146701 $abc$27913$new_n2616_
.sym 146702 U$$2.picorv32.decoded_imm_j[26]
.sym 146703 U$$2.picorv32.instr_jal
.sym 146704 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 146705 $abc$27913$new_n2635_
.sym 146706 U$$2.picorv32.instr_jal
.sym 146707 U$$2.picorv32.decoded_imm_j[8]
.sym 146708 $abc$27913$new_n2480_
.sym 146709 U$$2.picorv32.mem_rdata_q[28]
.sym 146710 U$$2.picorv32.instr_jal
.sym 146711 U$$2.picorv32.decoded_imm_j[7]
.sym 146712 $abc$27913$new_n2480_
.sym 146713 U$$2.picorv32.mem_rdata_q[27]
.sym 146714 U$$2.picorv32.decoded_imm_j[20]
.sym 146715 U$$2.picorv32.instr_jal
.sym 146716 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 146717 $abc$27913$new_n2647_
.sym 146718 U$$2.picorv32.decoded_imm_j[25]
.sym 146719 U$$2.picorv32.instr_jal
.sym 146720 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 146721 $abc$27913$new_n2637_
.sym 146722 U$$2.picorv32.instr_lui
.sym 146723 U$$2.picorv32.instr_auipc
.sym 146724 U$$2.picorv32.mem_rdata_q[28]
.sym 146725 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 146726 U$$2.picorv32.compressed_instr
.sym 146727 U$$2.picorv32.decoded_imm_j[1]
.sym 146728 U$$2.picorv32.instr_jal
.sym 146730 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[0]_new_inv_
.sym 146731 U$$2.picorv32.reg_next_pc[1]
.sym 146732 U$$2.picorv32.latched_branch
.sym 146733 U$$2.picorv32.latched_store
.sym 146734 $abc$27913$U$$2.picorv32.cpuregs_rs2[7]_new_
.sym 146735 U$$2.picorv32.decoded_imm[7]
.sym 146736 U$$2.picorv32.is_lui_auipc_jal
.sym 146737 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146738 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 146739 U$$2.picorv32.decoded_imm[2]
.sym 146740 U$$2.picorv32.is_lui_auipc_jal
.sym 146741 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146742 $abc$27913$U$$2.picorv32.cpuregs_rs2[16]_new_
.sym 146743 U$$2.picorv32.decoded_imm[16]
.sym 146744 U$$2.picorv32.is_lui_auipc_jal
.sym 146745 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146746 $abc$27913$U$$2.picorv32.cpuregs_rs2[23]_new_
.sym 146747 U$$2.picorv32.decoded_imm[23]
.sym 146748 U$$2.picorv32.is_lui_auipc_jal
.sym 146749 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146750 $abc$27913$U$$2.picorv32.cpuregs_rs2[30]_new_
.sym 146751 U$$2.picorv32.decoded_imm[30]
.sym 146752 U$$2.picorv32.is_lui_auipc_jal
.sym 146753 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146754 $abc$27913$U$$2.picorv32.cpuregs_rs2[25]_new_
.sym 146755 U$$2.picorv32.decoded_imm[25]
.sym 146756 U$$2.picorv32.is_lui_auipc_jal
.sym 146757 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146758 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[9]
.sym 146759 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[9]
.sym 146760 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 146761 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 146762 U$$2.picorv32.decoded_imm_j[17]
.sym 146763 U$$2.picorv32.instr_jal
.sym 146764 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 146765 $abc$27913$new_n2653_
.sym 146766 U$$2.picorv32.instr_lui
.sym 146767 U$$2.picorv32.instr_auipc
.sym 146768 U$$2.picorv32.mem_rdata_q[29]
.sym 146769 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12225[0]_new_
.sym 146770 U$$2.picorv32.instr_jal
.sym 146771 U$$2.picorv32.decoded_imm_j[9]
.sym 146772 $abc$27913$new_n2480_
.sym 146773 U$$2.picorv32.mem_rdata_q[29]
.sym 146774 U$$2.picorv32.reg_out[1]
.sym 146775 U$$2.picorv32.reg_next_pc[1]
.sym 146776 U$$2.picorv32.latched_branch
.sym 146777 U$$2.picorv32.latched_store
.sym 146778 U$$2.picorv32.decoded_imm_j[21]
.sym 146779 U$$2.picorv32.instr_jal
.sym 146780 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 146781 $abc$27913$new_n2645_
.sym 146782 U$$2.picorv32.decoded_imm_j[29]
.sym 146783 U$$2.picorv32.instr_jal
.sym 146784 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 146785 $abc$27913$new_n2614_
.sym 146786 U$$2.picorv32.decoded_imm_j[18]
.sym 146787 U$$2.picorv32.instr_jal
.sym 146788 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12386[1]_new_
.sym 146789 $abc$27913$new_n2651_
.sym 146790 $abc$27913$U$$2.picorv32.cpuregs_rs2[21]_new_
.sym 146791 U$$2.picorv32.decoded_imm[21]
.sym 146792 U$$2.picorv32.is_lui_auipc_jal
.sym 146793 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146794 $abc$27913$U$$2.picorv32.cpuregs_rs2[17]_new_
.sym 146795 U$$2.picorv32.decoded_imm[17]
.sym 146796 U$$2.picorv32.is_lui_auipc_jal
.sym 146797 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146798 $abc$27913$U$$2.picorv32.cpuregs_rs2[9]_new_
.sym 146799 U$$2.picorv32.decoded_imm[9]
.sym 146800 U$$2.picorv32.is_lui_auipc_jal
.sym 146801 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146802 $abc$27913$new_n2709_
.sym 146803 U$$2.picorv32.reg_pc[14]
.sym 146806 $abc$27913$U$$2.picorv32.cpuregs_rs2[24]_new_
.sym 146807 U$$2.picorv32.decoded_imm[24]
.sym 146808 U$$2.picorv32.is_lui_auipc_jal
.sym 146809 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146810 $abc$27913$U$$2.picorv32.cpuregs_rs2[29]_new_
.sym 146811 U$$2.picorv32.decoded_imm[29]
.sym 146812 U$$2.picorv32.is_lui_auipc_jal
.sym 146813 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146814 $abc$27913$U$$2.picorv32.cpuregs_rs2[19]_new_
.sym 146815 U$$2.picorv32.decoded_imm[19]
.sym 146816 U$$2.picorv32.is_lui_auipc_jal
.sym 146817 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146818 $abc$27913$U$$2.picorv32.cpuregs_rs2[5]_new_
.sym 146819 U$$2.picorv32.decoded_imm[5]
.sym 146820 U$$2.picorv32.is_lui_auipc_jal
.sym 146821 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146822 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[9]
.sym 146823 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[9]
.sym 146824 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 146825 $abc$27913$new_n2703_
.sym 146826 U$$2.picorv32.cpuregs_wrdata[25]
.sym 146830 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[15]
.sym 146831 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 146832 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 146833 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 146834 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[11]
.sym 146835 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 146836 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 146837 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 146838 $abc$27913$new_n2709_
.sym 146839 U$$2.picorv32.reg_pc[25]
.sym 146840 $abc$27913$new_n2747_
.sym 146841 $abc$27913$new_n2749_
.sym 146845 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 146846 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[6]
.sym 146847 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[6]
.sym 146848 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 146849 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 146850 U$$2.picorv32.pcpi_rs1[26]
.sym 146851 U$$2.picorv32.pcpi_rs1[24]
.sym 146852 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 146853 $abc$27913$new_n2597_
.sym 146854 $abc$27913$U$$2.picorv32.cpuregs_rs2[4]_new_
.sym 146855 U$$2.picorv32.decoded_imm[4]
.sym 146856 U$$2.picorv32.is_lui_auipc_jal
.sym 146857 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146858 U$$2.picorv32.reg_pc[5]
.sym 146859 $abc$27913$new_n2709_
.sym 146860 $abc$27913$new_n2877_
.sym 146861 $abc$27913$new_n2878_
.sym 146862 $abc$27913$U$$2.picorv32.cpuregs_rs2[14]_new_
.sym 146863 U$$2.picorv32.decoded_imm[14]
.sym 146864 U$$2.picorv32.is_lui_auipc_jal
.sym 146865 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146869 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 146870 $abc$27913$U$$2.picorv32.cpuregs_rs2[26]_new_
.sym 146871 U$$2.picorv32.decoded_imm[26]
.sym 146872 U$$2.picorv32.is_lui_auipc_jal
.sym 146873 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 146878 U$$2.picorv32.pcpi_rs1[6]
.sym 146879 U$$2.picorv32.pcpi_rs1[4]
.sym 146880 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 146881 $abc$27913$new_n2597_
.sym 146882 U$$2.picorv32.instr_lui
.sym 146883 U$$2.picorv32.cpu_state[2]
.sym 146884 U$$2.picorv32.is_lui_auipc_jal
.sym 146886 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[5]
.sym 146887 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[5]
.sym 146888 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 146889 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 146894 U$$2.picorv32.cpuregs_wrdata[7]
.sym 146898 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[5]
.sym 146899 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[5]
.sym 146900 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 146901 $abc$27913$new_n2703_
.sym 146902 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[4]
.sym 146903 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[4]
.sym 146904 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 146905 $abc$27913$new_n2703_
.sym 146906 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[7]
.sym 146907 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[7]
.sym 146908 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 146909 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 146910 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[14]
.sym 146911 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 146912 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 146913 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 146914 U$$2.picorv32.cpuregs_wrdata[5]
.sym 146921 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[2]
.sym 146925 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[3]
.sym 146926 U$$2.picorv32.decoded_rs2[2]
.sym 146927 $abc$27913$U$$2.picorv32.cpuregs_rs2[2]_new_
.sym 146928 U$$2.picorv32.is_slli_srli_srai
.sym 146930 U$$2.picorv32.decoded_rs2[4]
.sym 146931 $abc$27913$U$$2.picorv32.cpuregs_rs2[4]_new_
.sym 146932 U$$2.picorv32.is_slli_srli_srai
.sym 146934 U$$2.picorv32.cpuregs_wrdata[4]
.sym 146941 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[13]
.sym 146945 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[5]
.sym 146946 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[4]
.sym 146947 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[4]
.sym 146948 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 146949 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 146950 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[20]
.sym 146951 U$$2.picorv32.pcpi_rs1[22]
.sym 146952 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146954 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[23]
.sym 146955 U$$2.picorv32.pcpi_rs1[25]
.sym 146956 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146958 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[21]
.sym 146959 U$$2.picorv32.pcpi_rs1[23]
.sym 146960 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146962 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[17]
.sym 146963 U$$2.picorv32.pcpi_rs1[19]
.sym 146964 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146966 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[19]
.sym 146967 U$$2.picorv32.pcpi_rs1[21]
.sym 146968 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146970 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[22]
.sym 146971 U$$2.picorv32.pcpi_rs1[24]
.sym 146972 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146974 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[14]
.sym 146975 U$$2.picorv32.pcpi_rs1[16]
.sym 146976 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146978 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[15]
.sym 146979 U$$2.picorv32.pcpi_rs1[17]
.sym 146980 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146982 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[16]
.sym 146983 U$$2.picorv32.pcpi_rs1[18]
.sym 146984 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146986 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[28]
.sym 146987 U$$2.picorv32.pcpi_rs1[30]
.sym 146988 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146990 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[27]
.sym 146991 U$$2.picorv32.pcpi_rs1[29]
.sym 146992 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146994 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[25]
.sym 146995 U$$2.picorv32.pcpi_rs1[27]
.sym 146996 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 146998 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[26]
.sym 146999 U$$2.picorv32.pcpi_rs1[28]
.sym 147000 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 147002 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[24]
.sym 147003 U$$2.picorv32.pcpi_rs1[26]
.sym 147004 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 147006 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[29]
.sym 147007 U$$2.picorv32.pcpi_rs1[31]
.sym 147008 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 147010 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:382$962_Y[18]
.sym 147011 U$$2.picorv32.pcpi_rs1[20]
.sym 147012 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:362$911_Y_new_inv_
.sym 147018 U$$2.mem_addr[20]
.sym 147019 U$$2.mem_addr[21]
.sym 147020 U$$2.mem_addr[22]
.sym 147021 U$$2.mem_addr[23]
.sym 147022 U$$2.mem_addr[16]
.sym 147023 U$$2.mem_addr[17]
.sym 147024 U$$2.mem_addr[18]
.sym 147025 U$$2.mem_addr[19]
.sym 147026 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[5]_new_inv_
.sym 147027 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$6114[4]_new_inv_
.sym 147030 U$$2.picorv32.cpu_state[0]
.sym 147038 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24363
.sym 147039 cd_sync.ready
.sym 147462 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[30]_new_inv_
.sym 147463 U$$2.picorv32.reg_next_pc[31]
.sym 147464 U$$2.picorv32.latched_branch
.sym 147465 U$$2.picorv32.latched_store
.sym 147466 U$$2.picorv32.reg_out[29]
.sym 147467 U$$2.picorv32.reg_next_pc[29]
.sym 147468 U$$2.picorv32.latched_branch
.sym 147469 U$$2.picorv32.latched_store
.sym 147470 U$$2.picorv32.decoder_trigger
.sym 147471 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 147472 $abc$27913$new_n4347_
.sym 147474 U$$2.picorv32.alu_out_q[31]
.sym 147475 U$$2.picorv32.reg_out[31]
.sym 147476 U$$2.picorv32.latched_stalu
.sym 147478 U$$2.picorv32.reg_out[31]
.sym 147479 U$$2.picorv32.reg_next_pc[31]
.sym 147480 U$$2.picorv32.latched_branch
.sym 147481 U$$2.picorv32.latched_store
.sym 147482 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 147483 U$$2.picorv32.reg_next_pc[27]
.sym 147484 U$$2.picorv32.latched_branch
.sym 147485 U$$2.picorv32.latched_store
.sym 147486 U$$2.picorv32.reg_out[27]
.sym 147487 U$$2.picorv32.reg_next_pc[27]
.sym 147488 U$$2.picorv32.latched_branch
.sym 147489 U$$2.picorv32.latched_store
.sym 147490 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[27]
.sym 147491 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[27]
.sym 147492 U$$2.picorv32.instr_jal
.sym 147493 U$$2.picorv32.decoder_trigger
.sym 147495 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 147496 U$$2.picorv32.compressed_instr
.sym 147499 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 147500 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.BB[2]
.sym 147501 $auto$alumacc.cc:474:replace_alu$4921.C[2]
.sym 147503 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 147505 $auto$alumacc.cc:474:replace_alu$4921.C[3]
.sym 147507 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 147509 $auto$alumacc.cc:474:replace_alu$4921.C[4]
.sym 147511 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 147513 $auto$alumacc.cc:474:replace_alu$4921.C[5]
.sym 147515 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 147517 $auto$alumacc.cc:474:replace_alu$4921.C[6]
.sym 147519 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 147521 $auto$alumacc.cc:474:replace_alu$4921.C[7]
.sym 147523 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 147525 $auto$alumacc.cc:474:replace_alu$4921.C[8]
.sym 147527 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 147529 $auto$alumacc.cc:474:replace_alu$4921.C[9]
.sym 147531 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 147533 $auto$alumacc.cc:474:replace_alu$4921.C[10]
.sym 147535 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 147537 $auto$alumacc.cc:474:replace_alu$4921.C[11]
.sym 147539 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 147541 $auto$alumacc.cc:474:replace_alu$4921.C[12]
.sym 147543 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 147545 $auto$alumacc.cc:474:replace_alu$4921.C[13]
.sym 147547 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[14]
.sym 147549 $auto$alumacc.cc:474:replace_alu$4921.C[14]
.sym 147551 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 147553 $auto$alumacc.cc:474:replace_alu$4921.C[15]
.sym 147555 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[16]
.sym 147557 $auto$alumacc.cc:474:replace_alu$4921.C[16]
.sym 147559 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 147561 $auto$alumacc.cc:474:replace_alu$4921.C[17]
.sym 147563 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 147565 $auto$alumacc.cc:474:replace_alu$4921.C[18]
.sym 147567 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 147569 $auto$alumacc.cc:474:replace_alu$4921.C[19]
.sym 147571 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 147573 $auto$alumacc.cc:474:replace_alu$4921.C[20]
.sym 147575 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 147577 $auto$alumacc.cc:474:replace_alu$4921.C[21]
.sym 147579 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 147581 $auto$alumacc.cc:474:replace_alu$4921.C[22]
.sym 147583 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 147585 $auto$alumacc.cc:474:replace_alu$4921.C[23]
.sym 147587 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 147589 $auto$alumacc.cc:474:replace_alu$4921.C[24]
.sym 147591 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 147593 $auto$alumacc.cc:474:replace_alu$4921.C[25]
.sym 147595 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 147597 $auto$alumacc.cc:474:replace_alu$4921.C[26]
.sym 147599 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[27]
.sym 147601 $auto$alumacc.cc:474:replace_alu$4921.C[27]
.sym 147603 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 147605 $auto$alumacc.cc:474:replace_alu$4921.C[28]
.sym 147607 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 147609 $auto$alumacc.cc:474:replace_alu$4921.C[29]
.sym 147611 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 147613 $auto$alumacc.cc:474:replace_alu$4921.C[30]
.sym 147615 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[31]
.sym 147617 $auto$alumacc.cc:474:replace_alu$4921.C[31]
.sym 147618 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[3]
.sym 147619 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[3]
.sym 147620 U$$2.picorv32.instr_jal
.sym 147621 U$$2.picorv32.decoder_trigger
.sym 147622 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[10]
.sym 147623 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[10]
.sym 147624 U$$2.picorv32.instr_jal
.sym 147625 U$$2.picorv32.decoder_trigger
.sym 147626 U$$2.picorv32.decoder_trigger
.sym 147627 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 147628 $abc$27913$new_n4303_
.sym 147630 U$$2.picorv32.reg_out[19]
.sym 147631 U$$2.picorv32.reg_next_pc[19]
.sym 147632 U$$2.picorv32.latched_branch
.sym 147633 U$$2.picorv32.latched_store
.sym 147634 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[9]
.sym 147635 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[9]
.sym 147636 U$$2.picorv32.instr_jal
.sym 147637 U$$2.picorv32.decoder_trigger
.sym 147638 U$$2.picorv32.alu_out_q[25]
.sym 147639 U$$2.picorv32.reg_out[25]
.sym 147640 U$$2.picorv32.latched_stalu
.sym 147642 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[24]_new_inv_
.sym 147643 U$$2.picorv32.reg_next_pc[25]
.sym 147644 U$$2.picorv32.latched_branch
.sym 147645 U$$2.picorv32.latched_store
.sym 147646 U$$2.picorv32.reg_out[25]
.sym 147647 U$$2.picorv32.reg_next_pc[25]
.sym 147648 U$$2.picorv32.latched_branch
.sym 147649 U$$2.picorv32.latched_store
.sym 147650 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[15]_new_inv_
.sym 147651 U$$2.picorv32.reg_next_pc[16]
.sym 147652 U$$2.picorv32.latched_branch
.sym 147653 U$$2.picorv32.latched_store
.sym 147654 U$$2.picorv32.reg_out[18]
.sym 147655 U$$2.picorv32.reg_next_pc[18]
.sym 147656 U$$2.picorv32.latched_branch
.sym 147657 U$$2.picorv32.latched_store
.sym 147658 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[10]_new_inv_
.sym 147659 U$$2.picorv32.reg_next_pc[11]
.sym 147660 U$$2.picorv32.latched_branch
.sym 147661 U$$2.picorv32.latched_store
.sym 147662 U$$2.picorv32.reg_out[11]
.sym 147663 U$$2.picorv32.reg_next_pc[11]
.sym 147664 U$$2.picorv32.latched_branch
.sym 147665 U$$2.picorv32.latched_store
.sym 147666 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 147670 U$$2.picorv32.reg_out[17]
.sym 147671 U$$2.picorv32.reg_next_pc[17]
.sym 147672 U$$2.picorv32.latched_branch
.sym 147673 U$$2.picorv32.latched_store
.sym 147674 U$$2.picorv32.reg_out[16]
.sym 147675 U$$2.picorv32.reg_next_pc[16]
.sym 147676 U$$2.picorv32.latched_branch
.sym 147677 U$$2.picorv32.latched_store
.sym 147678 $abc$27913$techmap\U$$2.picorv32.$0\decoded_imm_j[31:0][31]
.sym 147682 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[12]_new_inv_
.sym 147683 U$$2.picorv32.reg_next_pc[13]
.sym 147684 U$$2.picorv32.latched_branch
.sym 147685 U$$2.picorv32.latched_store
.sym 147686 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[25]
.sym 147690 U$$2.picorv32.alu_out_q[7]
.sym 147691 U$$2.picorv32.reg_out[7]
.sym 147692 U$$2.picorv32.latched_stalu
.sym 147694 U$$2.picorv32.decoder_trigger
.sym 147695 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 147696 $abc$27913$new_n4297_
.sym 147698 U$$2.picorv32.reg_out[13]
.sym 147699 U$$2.picorv32.reg_next_pc[13]
.sym 147700 U$$2.picorv32.latched_branch
.sym 147701 U$$2.picorv32.latched_store
.sym 147702 U$$2.picorv32.reg_out[7]
.sym 147703 U$$2.picorv32.reg_next_pc[7]
.sym 147704 U$$2.picorv32.latched_branch
.sym 147705 U$$2.picorv32.latched_store
.sym 147706 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[13]
.sym 147710 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[5]_new_inv_
.sym 147711 U$$2.picorv32.reg_next_pc[6]
.sym 147712 U$$2.picorv32.latched_branch
.sym 147713 U$$2.picorv32.latched_store
.sym 147714 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[6]_new_inv_
.sym 147715 U$$2.picorv32.reg_next_pc[7]
.sym 147716 U$$2.picorv32.latched_branch
.sym 147717 U$$2.picorv32.latched_store
.sym 147718 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 147722 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 147726 U$$2.picorv32.reg_out[3]
.sym 147727 U$$2.picorv32.reg_next_pc[3]
.sym 147728 U$$2.picorv32.latched_branch
.sym 147729 U$$2.picorv32.latched_store
.sym 147730 U$$2.picorv32.reg_out[2]
.sym 147731 U$$2.picorv32.reg_next_pc[2]
.sym 147732 U$$2.picorv32.latched_branch
.sym 147733 U$$2.picorv32.latched_store
.sym 147734 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[4]_new_inv_
.sym 147735 U$$2.picorv32.reg_next_pc[5]
.sym 147736 U$$2.picorv32.latched_branch
.sym 147737 U$$2.picorv32.latched_store
.sym 147738 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[6]
.sym 147742 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[5]
.sym 147746 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[1]_new_inv_
.sym 147747 U$$2.picorv32.reg_next_pc[2]
.sym 147748 U$$2.picorv32.latched_branch
.sym 147749 U$$2.picorv32.latched_store
.sym 147750 U$$2.picorv32.reg_out[5]
.sym 147751 U$$2.picorv32.reg_next_pc[5]
.sym 147752 U$$2.picorv32.latched_branch
.sym 147753 U$$2.picorv32.latched_store
.sym 147754 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[6]_new_inv_
.sym 147755 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[7]
.sym 147756 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 147758 U$$2.picorv32.alu_out_q[5]
.sym 147759 U$$2.picorv32.reg_out[5]
.sym 147760 U$$2.picorv32.latched_stalu
.sym 147762 U$$2.picorv32.alu_out_q[1]
.sym 147763 U$$2.picorv32.reg_out[1]
.sym 147764 U$$2.picorv32.latched_stalu
.sym 147766 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[4]_new_inv_
.sym 147767 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[5]
.sym 147768 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 147770 U$$2.picorv32.reg_out[6]
.sym 147771 U$$2.picorv32.reg_next_pc[6]
.sym 147772 U$$2.picorv32.latched_branch
.sym 147773 U$$2.picorv32.latched_store
.sym 147774 $abc$27913$new_n4295_
.sym 147775 U$$2.picorv32.decoder_trigger
.sym 147776 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[1]
.sym 147778 U$$2.picorv32.latched_compr
.sym 147782 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[0]
.sym 147783 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[0]
.sym 147784 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 147785 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 147786 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[13]_new_inv_
.sym 147787 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[14]
.sym 147788 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 147790 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[10]_new_inv_
.sym 147791 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[11]
.sym 147792 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 147794 U$$2.picorv32.cpuregs_wrdata[21]
.sym 147798 U$$2.picorv32.cpuregs_wrdata[16]
.sym 147802 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[14]
.sym 147803 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[14]
.sym 147804 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 147805 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 147806 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[5]
.sym 147807 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[5]
.sym 147808 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 147809 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 147810 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[7]
.sym 147811 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[7]
.sym 147812 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 147813 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 147814 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[22]_new_inv_
.sym 147815 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[23]
.sym 147816 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 147818 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[24]_new_inv_
.sym 147819 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[25]
.sym 147820 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 147822 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[13]
.sym 147823 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[13]
.sym 147824 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 147825 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 147826 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[3]
.sym 147827 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 147828 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 147829 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 147830 U$$2.picorv32.cpuregs_wrdata[23]
.sym 147834 U$$2.picorv32.cpuregs_wrdata[31]
.sym 147838 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[0]_new_inv_
.sym 147839 U$$2.picorv32.reg_pc[1]
.sym 147840 U$$2.picorv32.latched_compr
.sym 147841 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 147842 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[1]
.sym 147843 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[1]
.sym 147844 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 147845 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 147846 $abc$27913$U$$2.picorv32.cpuregs_rs2[11]_new_
.sym 147847 U$$2.picorv32.decoded_imm[11]
.sym 147848 U$$2.picorv32.is_lui_auipc_jal
.sym 147849 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 147850 U$$2.picorv32.pcpi_rs1[29]
.sym 147851 U$$2.picorv32.pcpi_rs1[27]
.sym 147852 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 147853 $abc$27913$new_n2597_
.sym 147854 $abc$27913$U$$2.picorv32.cpuregs_rs2[10]_new_
.sym 147855 U$$2.picorv32.decoded_imm[10]
.sym 147856 U$$2.picorv32.is_lui_auipc_jal
.sym 147857 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 147858 $abc$27913$U$$2.picorv32.cpuregs_rs2[12]_new_
.sym 147859 U$$2.picorv32.decoded_imm[12]
.sym 147860 U$$2.picorv32.is_lui_auipc_jal
.sym 147861 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 147862 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[30]_new_inv_
.sym 147863 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[31]
.sym 147864 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 147866 $abc$27913$U$$2.picorv32.cpuregs_rs2[13]_new_
.sym 147867 U$$2.picorv32.decoded_imm[13]
.sym 147868 U$$2.picorv32.is_lui_auipc_jal
.sym 147869 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 147870 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[9]
.sym 147871 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 147872 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 147873 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 147874 $abc$27913$U$$2.picorv32.cpuregs_rs2[6]_new_
.sym 147875 U$$2.picorv32.decoded_imm[6]
.sym 147876 U$$2.picorv32.is_lui_auipc_jal
.sym 147877 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 147878 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[10]
.sym 147879 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[10]
.sym 147880 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 147881 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 147882 U$$2.picorv32.pcpi_rs1[5]
.sym 147883 U$$2.picorv32.pcpi_rs1[3]
.sym 147884 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 147885 $abc$27913$new_n2597_
.sym 147886 U$$2.picorv32.pcpi_rs1[27]
.sym 147887 U$$2.picorv32.pcpi_rs1[25]
.sym 147888 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 147889 $abc$27913$new_n2597_
.sym 147890 U$$2.picorv32.reg_pc[26]
.sym 147891 $abc$27913$new_n2709_
.sym 147892 $abc$27913$new_n2742_
.sym 147893 $abc$27913$new_n2743_
.sym 147894 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[10]
.sym 147895 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[10]
.sym 147896 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 147897 $abc$27913$new_n2703_
.sym 147898 $abc$27913$new_n2709_
.sym 147899 U$$2.picorv32.reg_pc[6]
.sym 147902 U$$2.picorv32.reg_pc[4]
.sym 147903 $abc$27913$new_n2709_
.sym 147904 $abc$27913$new_n2883_
.sym 147905 $abc$27913$new_n2884_
.sym 147906 U$$2.picorv32.cpuregs_wrdata[14]
.sym 147911 U$$2.picorv32.mem_la_firstword_xfer
.sym 147912 U$$2.picorv32.next_pc[2]
.sym 147916 U$$2.picorv32.next_pc[3]
.sym 147917 $auto$alumacc.cc:474:replace_alu$4933.C[1]
.sym 147920 U$$2.picorv32.next_pc[4]
.sym 147921 $auto$alumacc.cc:474:replace_alu$4933.C[2]
.sym 147924 U$$2.picorv32.next_pc[5]
.sym 147925 $auto$alumacc.cc:474:replace_alu$4933.C[3]
.sym 147928 U$$2.picorv32.next_pc[6]
.sym 147929 $auto$alumacc.cc:474:replace_alu$4933.C[4]
.sym 147932 U$$2.picorv32.next_pc[7]
.sym 147933 $auto$alumacc.cc:474:replace_alu$4933.C[5]
.sym 147936 U$$2.picorv32.next_pc[8]
.sym 147937 $auto$alumacc.cc:474:replace_alu$4933.C[6]
.sym 147940 U$$2.picorv32.next_pc[9]
.sym 147941 $auto$alumacc.cc:474:replace_alu$4933.C[7]
.sym 147944 U$$2.picorv32.next_pc[10]
.sym 147945 $auto$alumacc.cc:474:replace_alu$4933.C[8]
.sym 147948 U$$2.picorv32.next_pc[11]
.sym 147949 $auto$alumacc.cc:474:replace_alu$4933.C[9]
.sym 147952 U$$2.picorv32.next_pc[12]
.sym 147953 $auto$alumacc.cc:474:replace_alu$4933.C[10]
.sym 147956 U$$2.picorv32.next_pc[13]
.sym 147957 $auto$alumacc.cc:474:replace_alu$4933.C[11]
.sym 147960 U$$2.picorv32.next_pc[14]
.sym 147961 $auto$alumacc.cc:474:replace_alu$4933.C[12]
.sym 147964 U$$2.picorv32.next_pc[15]
.sym 147965 $auto$alumacc.cc:474:replace_alu$4933.C[13]
.sym 147968 U$$2.picorv32.next_pc[16]
.sym 147969 $auto$alumacc.cc:474:replace_alu$4933.C[14]
.sym 147972 U$$2.picorv32.next_pc[17]
.sym 147973 $auto$alumacc.cc:474:replace_alu$4933.C[15]
.sym 147976 U$$2.picorv32.next_pc[18]
.sym 147977 $auto$alumacc.cc:474:replace_alu$4933.C[16]
.sym 147980 U$$2.picorv32.next_pc[19]
.sym 147981 $auto$alumacc.cc:474:replace_alu$4933.C[17]
.sym 147984 U$$2.picorv32.next_pc[20]
.sym 147985 $auto$alumacc.cc:474:replace_alu$4933.C[18]
.sym 147988 U$$2.picorv32.next_pc[21]
.sym 147989 $auto$alumacc.cc:474:replace_alu$4933.C[19]
.sym 147992 U$$2.picorv32.next_pc[22]
.sym 147993 $auto$alumacc.cc:474:replace_alu$4933.C[20]
.sym 147996 U$$2.picorv32.next_pc[23]
.sym 147997 $auto$alumacc.cc:474:replace_alu$4933.C[21]
.sym 148000 U$$2.picorv32.next_pc[24]
.sym 148001 $auto$alumacc.cc:474:replace_alu$4933.C[22]
.sym 148004 U$$2.picorv32.next_pc[25]
.sym 148005 $auto$alumacc.cc:474:replace_alu$4933.C[23]
.sym 148008 U$$2.picorv32.next_pc[26]
.sym 148009 $auto$alumacc.cc:474:replace_alu$4933.C[24]
.sym 148012 U$$2.picorv32.next_pc[27]
.sym 148013 $auto$alumacc.cc:474:replace_alu$4933.C[25]
.sym 148016 U$$2.picorv32.next_pc[28]
.sym 148017 $auto$alumacc.cc:474:replace_alu$4933.C[26]
.sym 148020 U$$2.picorv32.next_pc[29]
.sym 148021 $auto$alumacc.cc:474:replace_alu$4933.C[27]
.sym 148024 U$$2.picorv32.next_pc[30]
.sym 148025 $auto$alumacc.cc:474:replace_alu$4933.C[28]
.sym 148028 U$$2.picorv32.next_pc[31]
.sym 148029 $auto$alumacc.cc:474:replace_alu$4933.C[29]
.sym 148030 U$$2.mem_addr[12]
.sym 148038 U$$2.mem_addr[20]
.sym 148042 U$$2.mem_addr[7]
.sym 148046 U$$2.mem_addr[10]
.sym 148050 U$$2.mem_addr[6]
.sym 148054 U$$2.mem_addr[9]
.sym 148058 U$$2.mem_addr[5]
.sym 148062 U$$2.mem_addr[11]
.sym 148066 U$$2.mem_addr[8]
.sym 148070 U$$2.mem_addr[18]
.sym 148074 U$$2.mem_addr[24]
.sym 148078 U$$2.mem_addr[13]
.sym 148082 U$$2.mem_addr[15]
.sym 148086 U$$2.mem_addr[21]
.sym 148090 U$$2.mem_addr[19]
.sym 148094 U$$2.mem_addr[16]
.sym 148098 U$$2.mem_addr[17]
.sym 148102 U$$2.mem_addr[22]
.sym 148106 U$$2.mem_addr[26]
.sym 148110 U$$2.mem_addr[23]
.sym 148114 U$$2.mem_addr[28]
.sym 148122 U$$2.mem_addr[27]
.sym 148130 U$$2.mem_addr[25]
.sym 148154 U$$2.mem_addr[31]
.sym 148158 U$$2.mem_addr[29]
.sym 148162 U$$2.mem_addr[30]
.sym 148506 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[28]_new_inv_
.sym 148507 U$$2.picorv32.reg_next_pc[29]
.sym 148508 U$$2.picorv32.latched_branch
.sym 148509 U$$2.picorv32.latched_store
.sym 148513 U$$2.picorv32.latched_stalu
.sym 148518 U$$2.picorv32.decoder_trigger
.sym 148519 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[4]
.sym 148520 $abc$27913$new_n4301_
.sym 148522 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 148523 U$$2.picorv32.reg_next_pc[30]
.sym 148524 U$$2.picorv32.latched_branch
.sym 148525 U$$2.picorv32.latched_store
.sym 148526 U$$2.picorv32.decoder_trigger
.sym 148527 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 148528 $abc$27913$new_n4345_
.sym 148530 U$$2.picorv32.reg_out[26]
.sym 148531 U$$2.picorv32.reg_next_pc[26]
.sym 148532 U$$2.picorv32.latched_branch
.sym 148533 U$$2.picorv32.latched_store
.sym 148534 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[7]
.sym 148535 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[7]
.sym 148536 U$$2.picorv32.instr_jal
.sym 148537 U$$2.picorv32.decoder_trigger
.sym 148538 U$$2.picorv32.decoder_trigger
.sym 148539 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 148540 $abc$27913$new_n4307_
.sym 148542 U$$2.picorv32.compressed_instr
.sym 148546 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[8]
.sym 148547 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[8]
.sym 148548 U$$2.picorv32.instr_jal
.sym 148549 U$$2.picorv32.decoder_trigger
.sym 148550 U$$2.picorv32.reg_out[22]
.sym 148551 U$$2.picorv32.reg_next_pc[22]
.sym 148552 U$$2.picorv32.latched_branch
.sym 148553 U$$2.picorv32.latched_store
.sym 148554 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 148558 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[12]
.sym 148559 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[12]
.sym 148560 U$$2.picorv32.instr_jal
.sym 148561 U$$2.picorv32.decoder_trigger
.sym 148562 U$$2.picorv32.decoder_trigger
.sym 148563 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 148564 $abc$27913$new_n4337_
.sym 148566 U$$2.picorv32.reg_out[20]
.sym 148567 U$$2.picorv32.reg_next_pc[20]
.sym 148568 U$$2.picorv32.latched_branch
.sym 148569 U$$2.picorv32.latched_store
.sym 148570 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[21]_new_inv_
.sym 148571 U$$2.picorv32.reg_next_pc[22]
.sym 148572 U$$2.picorv32.latched_branch
.sym 148573 U$$2.picorv32.latched_store
.sym 148574 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 148575 U$$2.picorv32.reg_next_pc[20]
.sym 148576 U$$2.picorv32.latched_branch
.sym 148577 U$$2.picorv32.latched_store
.sym 148578 U$$2.picorv32.decoder_trigger
.sym 148579 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[20]
.sym 148580 $abc$27913$new_n4333_
.sym 148582 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[18]_new_inv_
.sym 148583 U$$2.picorv32.reg_next_pc[19]
.sym 148584 U$$2.picorv32.latched_branch
.sym 148585 U$$2.picorv32.latched_store
.sym 148586 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[21]
.sym 148587 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[21]
.sym 148588 U$$2.picorv32.instr_jal
.sym 148589 U$$2.picorv32.decoder_trigger
.sym 148590 U$$2.picorv32.decoder_trigger
.sym 148591 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 148592 $abc$27913$new_n4335_
.sym 148594 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[15]
.sym 148595 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[15]
.sym 148596 U$$2.picorv32.instr_jal
.sym 148597 U$$2.picorv32.decoder_trigger
.sym 148598 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[23]
.sym 148599 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[23]
.sym 148600 U$$2.picorv32.instr_jal
.sym 148601 U$$2.picorv32.decoder_trigger
.sym 148602 U$$2.picorv32.decoder_trigger
.sym 148603 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 148604 $abc$27913$new_n4339_
.sym 148606 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[22]
.sym 148607 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[22]
.sym 148608 U$$2.picorv32.instr_jal
.sym 148609 U$$2.picorv32.decoder_trigger
.sym 148610 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[24]
.sym 148611 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[24]
.sym 148612 U$$2.picorv32.instr_jal
.sym 148613 U$$2.picorv32.decoder_trigger
.sym 148614 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[22]_new_inv_
.sym 148615 U$$2.picorv32.reg_next_pc[23]
.sym 148616 U$$2.picorv32.latched_branch
.sym 148617 U$$2.picorv32.latched_store
.sym 148618 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[22]
.sym 148622 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[26]
.sym 148623 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[26]
.sym 148624 U$$2.picorv32.instr_jal
.sym 148625 U$$2.picorv32.decoder_trigger
.sym 148626 U$$2.picorv32.decoder_trigger
.sym 148627 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 148628 $abc$27913$new_n4323_
.sym 148630 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[3]_new_inv_
.sym 148631 U$$2.picorv32.reg_next_pc[4]
.sym 148632 U$$2.picorv32.latched_branch
.sym 148633 U$$2.picorv32.latched_store
.sym 148634 U$$2.picorv32.decoder_trigger
.sym 148635 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[3]
.sym 148636 $abc$27913$new_n4299_
.sym 148638 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1555$1436_Y[28]
.sym 148639 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1564$1437_Y[28]
.sym 148640 U$$2.picorv32.instr_jal
.sym 148641 U$$2.picorv32.decoder_trigger
.sym 148642 U$$2.picorv32.reg_out[4]
.sym 148643 U$$2.picorv32.reg_next_pc[4]
.sym 148644 U$$2.picorv32.latched_branch
.sym 148645 U$$2.picorv32.latched_store
.sym 148646 U$$2.picorv32.reg_out[15]
.sym 148647 U$$2.picorv32.reg_next_pc[15]
.sym 148648 U$$2.picorv32.latched_branch
.sym 148649 U$$2.picorv32.latched_store
.sym 148650 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 148654 U$$2.picorv32.alu_out_q[23]
.sym 148655 U$$2.picorv32.reg_out[23]
.sym 148656 U$$2.picorv32.latched_stalu
.sym 148658 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[15]
.sym 148662 U$$2.picorv32.reg_out[23]
.sym 148663 U$$2.picorv32.reg_next_pc[23]
.sym 148664 U$$2.picorv32.latched_branch
.sym 148665 U$$2.picorv32.latched_store
.sym 148666 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[14]_new_inv_
.sym 148667 U$$2.picorv32.reg_next_pc[15]
.sym 148668 U$$2.picorv32.latched_branch
.sym 148669 U$$2.picorv32.latched_store
.sym 148670 U$$2.picorv32.decoder_trigger
.sym 148671 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 148672 $abc$27913$new_n4313_
.sym 148674 U$$2.picorv32.reg_out[21]
.sym 148675 U$$2.picorv32.reg_next_pc[21]
.sym 148676 U$$2.picorv32.latched_branch
.sym 148677 U$$2.picorv32.latched_store
.sym 148678 U$$2.picorv32.alu_out_q[11]
.sym 148679 U$$2.picorv32.reg_out[11]
.sym 148680 U$$2.picorv32.latched_stalu
.sym 148682 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[16]_new_inv_
.sym 148683 U$$2.picorv32.reg_next_pc[17]
.sym 148684 U$$2.picorv32.latched_branch
.sym 148685 U$$2.picorv32.latched_store
.sym 148686 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[17]
.sym 148690 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[19]
.sym 148694 U$$2.picorv32.alu_out_q[16]
.sym 148695 U$$2.picorv32.reg_out[16]
.sym 148696 U$$2.picorv32.latched_stalu
.sym 148698 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[17]_new_inv_
.sym 148699 U$$2.picorv32.reg_next_pc[18]
.sym 148700 U$$2.picorv32.latched_branch
.sym 148701 U$$2.picorv32.latched_store
.sym 148702 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[11]
.sym 148706 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[9]_new_inv_
.sym 148707 U$$2.picorv32.reg_next_pc[10]
.sym 148708 U$$2.picorv32.latched_branch
.sym 148709 U$$2.picorv32.latched_store
.sym 148710 U$$2.picorv32.alu_out_q[13]
.sym 148711 U$$2.picorv32.reg_out[13]
.sym 148712 U$$2.picorv32.latched_stalu
.sym 148714 U$$2.picorv32.alu_out_q[10]
.sym 148715 U$$2.picorv32.reg_out[10]
.sym 148716 U$$2.picorv32.latched_stalu
.sym 148718 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[7]
.sym 148722 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[2]_new_inv_
.sym 148723 U$$2.picorv32.reg_next_pc[3]
.sym 148724 U$$2.picorv32.latched_branch
.sym 148725 U$$2.picorv32.latched_store
.sym 148726 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[10]
.sym 148730 U$$2.picorv32.reg_out[10]
.sym 148731 U$$2.picorv32.reg_next_pc[10]
.sym 148732 U$$2.picorv32.latched_branch
.sym 148733 U$$2.picorv32.latched_store
.sym 148734 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[29]
.sym 148738 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[26]
.sym 148742 U$$2.picorv32.alu_out_q[6]
.sym 148743 U$$2.picorv32.reg_out[6]
.sym 148744 U$$2.picorv32.latched_stalu
.sym 148746 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[15]_new_inv_
.sym 148747 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[16]
.sym 148748 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 148750 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[9]_new_inv_
.sym 148751 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[10]
.sym 148752 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 148754 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[12]_new_inv_
.sym 148755 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[13]
.sym 148756 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 148758 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[5]_new_inv_
.sym 148759 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[6]
.sym 148760 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 148762 U$$2.picorv32.alu_out_q[2]
.sym 148763 U$$2.picorv32.reg_out[2]
.sym 148764 U$$2.picorv32.latched_stalu
.sym 148766 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[2]_new_inv_
.sym 148767 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[3]
.sym 148768 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 148770 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[1]_new_inv_
.sym 148771 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[2]
.sym 148772 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 148775 U$$2.picorv32.reg_pc[1]
.sym 148776 U$$2.picorv32.latched_compr
.sym 148779 U$$2.picorv32.reg_pc[2]
.sym 148780 $abc$27913$auto$alumacc.cc:474:replace_alu$4918.BB[2]
.sym 148781 $auto$alumacc.cc:474:replace_alu$4918.C[2]
.sym 148783 U$$2.picorv32.reg_pc[3]
.sym 148785 $auto$alumacc.cc:474:replace_alu$4918.C[3]
.sym 148787 U$$2.picorv32.reg_pc[4]
.sym 148789 $auto$alumacc.cc:474:replace_alu$4918.C[4]
.sym 148791 U$$2.picorv32.reg_pc[5]
.sym 148793 $auto$alumacc.cc:474:replace_alu$4918.C[5]
.sym 148795 U$$2.picorv32.reg_pc[6]
.sym 148797 $auto$alumacc.cc:474:replace_alu$4918.C[6]
.sym 148799 U$$2.picorv32.reg_pc[7]
.sym 148801 $auto$alumacc.cc:474:replace_alu$4918.C[7]
.sym 148803 U$$2.picorv32.reg_pc[8]
.sym 148805 $auto$alumacc.cc:474:replace_alu$4918.C[8]
.sym 148807 U$$2.picorv32.reg_pc[9]
.sym 148809 $auto$alumacc.cc:474:replace_alu$4918.C[9]
.sym 148811 U$$2.picorv32.reg_pc[10]
.sym 148813 $auto$alumacc.cc:474:replace_alu$4918.C[10]
.sym 148815 U$$2.picorv32.reg_pc[11]
.sym 148817 $auto$alumacc.cc:474:replace_alu$4918.C[11]
.sym 148819 U$$2.picorv32.reg_pc[12]
.sym 148821 $auto$alumacc.cc:474:replace_alu$4918.C[12]
.sym 148823 U$$2.picorv32.reg_pc[13]
.sym 148825 $auto$alumacc.cc:474:replace_alu$4918.C[13]
.sym 148827 U$$2.picorv32.reg_pc[14]
.sym 148829 $auto$alumacc.cc:474:replace_alu$4918.C[14]
.sym 148831 U$$2.picorv32.reg_pc[15]
.sym 148833 $auto$alumacc.cc:474:replace_alu$4918.C[15]
.sym 148835 U$$2.picorv32.reg_pc[16]
.sym 148837 $auto$alumacc.cc:474:replace_alu$4918.C[16]
.sym 148839 U$$2.picorv32.reg_pc[17]
.sym 148841 $auto$alumacc.cc:474:replace_alu$4918.C[17]
.sym 148843 U$$2.picorv32.reg_pc[18]
.sym 148845 $auto$alumacc.cc:474:replace_alu$4918.C[18]
.sym 148847 U$$2.picorv32.reg_pc[19]
.sym 148849 $auto$alumacc.cc:474:replace_alu$4918.C[19]
.sym 148851 U$$2.picorv32.reg_pc[20]
.sym 148853 $auto$alumacc.cc:474:replace_alu$4918.C[20]
.sym 148855 U$$2.picorv32.reg_pc[21]
.sym 148857 $auto$alumacc.cc:474:replace_alu$4918.C[21]
.sym 148859 U$$2.picorv32.reg_pc[22]
.sym 148861 $auto$alumacc.cc:474:replace_alu$4918.C[22]
.sym 148863 U$$2.picorv32.reg_pc[23]
.sym 148865 $auto$alumacc.cc:474:replace_alu$4918.C[23]
.sym 148867 U$$2.picorv32.reg_pc[24]
.sym 148869 $auto$alumacc.cc:474:replace_alu$4918.C[24]
.sym 148871 U$$2.picorv32.reg_pc[25]
.sym 148873 $auto$alumacc.cc:474:replace_alu$4918.C[25]
.sym 148875 U$$2.picorv32.reg_pc[26]
.sym 148877 $auto$alumacc.cc:474:replace_alu$4918.C[26]
.sym 148879 U$$2.picorv32.reg_pc[27]
.sym 148881 $auto$alumacc.cc:474:replace_alu$4918.C[27]
.sym 148883 U$$2.picorv32.reg_pc[28]
.sym 148885 $auto$alumacc.cc:474:replace_alu$4918.C[28]
.sym 148887 U$$2.picorv32.reg_pc[29]
.sym 148889 $auto$alumacc.cc:474:replace_alu$4918.C[29]
.sym 148891 U$$2.picorv32.reg_pc[30]
.sym 148893 $auto$alumacc.cc:474:replace_alu$4918.C[30]
.sym 148895 U$$2.picorv32.reg_pc[31]
.sym 148897 $auto$alumacc.cc:474:replace_alu$4918.C[31]
.sym 148898 $abc$27913$U$$2.picorv32.cpuregs_rs2[1]_new_
.sym 148899 U$$2.picorv32.decoded_imm[1]
.sym 148900 U$$2.picorv32.is_lui_auipc_jal
.sym 148901 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 148902 U$$2.picorv32.cpuregs_wrdata[26]
.sym 148906 $abc$27913$new_n2709_
.sym 148907 U$$2.picorv32.reg_pc[15]
.sym 148910 U$$2.picorv32.cpuregs_wrdata[22]
.sym 148914 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[6]
.sym 148915 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[6]
.sym 148916 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 148917 $abc$27913$new_n2703_
.sym 148918 U$$2.picorv32.pcpi_rs1[23]
.sym 148919 U$$2.picorv32.pcpi_rs1[21]
.sym 148920 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 148921 $abc$27913$new_n2597_
.sym 148922 U$$2.picorv32.reg_pc[10]
.sym 148923 $abc$27913$new_n2709_
.sym 148924 $abc$27913$new_n2844_
.sym 148926 U$$2.picorv32.pcpi_rs1[4]
.sym 148927 $abc$27913$new_n2717_
.sym 148928 $abc$27913$new_n2882_
.sym 148930 $abc$27913$new_n2709_
.sym 148931 U$$2.picorv32.reg_pc[22]
.sym 148932 $abc$27913$new_n2766_
.sym 148933 $abc$27913$new_n2768_
.sym 148934 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[10]
.sym 148935 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[10]
.sym 148936 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 148937 $abc$27913$new_n2703_
.sym 148938 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[13]
.sym 148939 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[13]
.sym 148940 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 148941 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 148942 U$$2.picorv32.pcpi_rs1[11]
.sym 148943 U$$2.picorv32.pcpi_rs1[9]
.sym 148944 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 148945 $abc$27913$new_n2597_
.sym 148946 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 148947 U$$2.picorv32.cpu_state[4]
.sym 148950 U$$2.picorv32.cpuregs_wrdata[13]
.sym 148954 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 148955 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 148956 U$$2.picorv32.cpu_state[4]
.sym 148957 U$$2.picorv32.pcpi_rs1[30]
.sym 148958 U$$2.picorv32.pcpi_rs1[10]
.sym 148959 $abc$27913$new_n2717_
.sym 148960 $abc$27913$new_n2846_
.sym 148961 $abc$27913$new_n2845_
.sym 148962 U$$2.picorv32.reg_pc[31]
.sym 148963 $abc$27913$new_n2709_
.sym 148964 $abc$27913$new_n2707_
.sym 148966 U$$2.picorv32.cpuregs_wrdata[6]
.sym 148970 U$$2.picorv32.cpuregs_wrdata[15]
.sym 148974 U$$2.picorv32.decoded_rs2[1]
.sym 148975 $abc$27913$U$$2.picorv32.cpuregs_rs2[1]_new_
.sym 148976 U$$2.picorv32.is_slli_srli_srai
.sym 148978 U$$2.picorv32.cpuregs_wrdata[12]
.sym 148982 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[10]
.sym 148983 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[10]
.sym 148984 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 148985 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 148986 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[2]
.sym 148987 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 148988 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 148989 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 148990 U$$2.picorv32.cpuregs_wrdata[10]
.sym 148994 U$$2.picorv32.cpuregs_wrdata[2]
.sym 148998 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[1]
.sym 148999 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[1]
.sym 149000 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 149001 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 149002 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[2]
.sym 149003 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[2]_new_inv_
.sym 149004 U$$2.picorv32.cpu_state[4]
.sym 149006 U$$2.picorv32.decoded_rs2[3]
.sym 149007 $abc$27913$U$$2.picorv32.cpuregs_rs2[3]_new_
.sym 149008 U$$2.picorv32.is_slli_srli_srai
.sym 149010 U$$2.picorv32.cpuregs_wrdata[1]
.sym 149014 U$$2.picorv32.cpuregs_wrdata[3]
.sym 149018 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[3]
.sym 149019 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[3]_new_inv_
.sym 149020 U$$2.picorv32.cpu_state[4]
.sym 149022 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 149026 cd_sync.ready
.sym 149027 U$$2.picorv32.cpu_state[2]
.sym 149030 U$$2.picorv32.compressed_instr
.sym 149038 U$$2.picorv32.latched_store
.sym 149039 U$$2.picorv32.latched_branch
.sym 149040 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$24485
.sym 149042 cd_sync.ready
.sym 149043 U$$2.picorv32.cpu_state[1]
.sym 149046 U$$2.mem_addr[14]
.sym 149053 U$$2.picorv32.next_pc[24]
.sym 149063 $auto$alumacc.cc:474:replace_alu$4901.C[4]
.sym 149067 $PACKER_VCC_NET
.sym 149068 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[4]
.sym 149071 $PACKER_VCC_NET
.sym 149072 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[5]
.sym 149075 $PACKER_VCC_NET
.sym 149076 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[6]
.sym 149079 $PACKER_VCC_NET
.sym 149080 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[7]
.sym 149084 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[8]
.sym 149088 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[9]
.sym 149091 $PACKER_VCC_NET
.sym 149092 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[10]
.sym 149096 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[11]
.sym 149100 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[12]
.sym 149104 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[13]
.sym 149108 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[14]
.sym 149112 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[15]
.sym 149116 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[16]
.sym 149120 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[17]
.sym 149124 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[18]
.sym 149128 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[19]
.sym 149132 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[20]
.sym 149136 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[21]
.sym 149140 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[22]
.sym 149144 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[23]
.sym 149148 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[24]
.sym 149152 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[25]
.sym 149156 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[26]
.sym 149160 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[27]
.sym 149164 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[28]
.sym 149168 $abc$27913$auto$alumacc.cc:474:replace_alu$4901.BB[29]
.sym 149173 $nextpnr_ICESTORM_LC_7$I3
.sym 149542 U$$2.picorv32.alu_out_q[30]
.sym 149543 U$$2.picorv32.reg_out[30]
.sym 149544 U$$2.picorv32.latched_stalu
.sym 149546 U$$2.picorv32.alu_out_q[24]
.sym 149547 U$$2.picorv32.reg_out[24]
.sym 149548 U$$2.picorv32.latched_stalu
.sym 149554 U$$2.picorv32.alu_out_q[29]
.sym 149555 U$$2.picorv32.reg_out[29]
.sym 149556 U$$2.picorv32.latched_stalu
.sym 149558 U$$2.picorv32.alu_out_q[27]
.sym 149559 U$$2.picorv32.reg_out[27]
.sym 149560 U$$2.picorv32.latched_stalu
.sym 149562 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 149563 U$$2.picorv32.reg_next_pc[26]
.sym 149564 U$$2.picorv32.latched_branch
.sym 149565 U$$2.picorv32.latched_store
.sym 149566 U$$2.picorv32.alu_out_q[20]
.sym 149567 U$$2.picorv32.reg_out[20]
.sym 149568 U$$2.picorv32.latched_stalu
.sym 149570 U$$2.picorv32.decoder_trigger
.sym 149571 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 149572 $abc$27913$new_n4309_
.sym 149574 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[23]_new_inv_
.sym 149575 U$$2.picorv32.reg_next_pc[24]
.sym 149576 U$$2.picorv32.latched_branch
.sym 149577 U$$2.picorv32.latched_store
.sym 149578 U$$2.picorv32.alu_out_q[26]
.sym 149579 U$$2.picorv32.reg_out[26]
.sym 149580 U$$2.picorv32.latched_stalu
.sym 149582 U$$2.picorv32.alu_out_q[22]
.sym 149583 U$$2.picorv32.reg_out[22]
.sym 149584 U$$2.picorv32.latched_stalu
.sym 149586 U$$2.picorv32.reg_out[8]
.sym 149587 U$$2.picorv32.reg_next_pc[8]
.sym 149588 U$$2.picorv32.latched_branch
.sym 149589 U$$2.picorv32.latched_store
.sym 149590 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[7]_new_inv_
.sym 149591 U$$2.picorv32.reg_next_pc[8]
.sym 149592 U$$2.picorv32.latched_branch
.sym 149593 U$$2.picorv32.latched_store
.sym 149594 U$$2.picorv32.decoder_trigger
.sym 149595 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 149596 $abc$27913$new_n4341_
.sym 149598 U$$2.picorv32.decoder_trigger
.sym 149599 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 149600 $abc$27913$new_n4317_
.sym 149602 U$$2.picorv32.alu_out_q[8]
.sym 149603 U$$2.picorv32.reg_out[8]
.sym 149604 U$$2.picorv32.latched_stalu
.sym 149606 U$$2.picorv32.reg_out[28]
.sym 149607 U$$2.picorv32.reg_next_pc[28]
.sym 149608 U$$2.picorv32.latched_branch
.sym 149609 U$$2.picorv32.latched_store
.sym 149610 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[27]_new_inv_
.sym 149611 U$$2.picorv32.reg_next_pc[28]
.sym 149612 U$$2.picorv32.latched_branch
.sym 149613 U$$2.picorv32.latched_store
.sym 149614 U$$2.picorv32.decoder_trigger
.sym 149615 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 149616 $abc$27913$new_n4349_
.sym 149618 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[11]_new_inv_
.sym 149619 U$$2.picorv32.reg_next_pc[12]
.sym 149620 U$$2.picorv32.latched_branch
.sym 149621 U$$2.picorv32.latched_store
.sym 149622 U$$2.picorv32.reg_out[24]
.sym 149623 U$$2.picorv32.reg_next_pc[24]
.sym 149624 U$$2.picorv32.latched_branch
.sym 149625 U$$2.picorv32.latched_store
.sym 149626 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 149627 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 149628 U$$2.picorv32.pcpi_rs1[9]
.sym 149629 U$$2.picorv32.pcpi_rs2[9]
.sym 149630 U$$2.picorv32.alu_out_q[19]
.sym 149631 U$$2.picorv32.reg_out[19]
.sym 149632 U$$2.picorv32.latched_stalu
.sym 149634 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[24]
.sym 149638 U$$2.picorv32.alu_out_q[9]
.sym 149639 U$$2.picorv32.reg_out[9]
.sym 149640 U$$2.picorv32.latched_stalu
.sym 149642 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[20]_new_inv_
.sym 149643 U$$2.picorv32.reg_next_pc[21]
.sym 149644 U$$2.picorv32.latched_branch
.sym 149645 U$$2.picorv32.latched_store
.sym 149646 U$$2.picorv32.alu_out_q[28]
.sym 149647 U$$2.picorv32.reg_out[28]
.sym 149648 U$$2.picorv32.latched_stalu
.sym 149650 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 149651 U$$2.picorv32.pcpi_rs1[15]
.sym 149652 U$$2.picorv32.pcpi_rs2[15]
.sym 149654 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[8]
.sym 149658 U$$2.picorv32.reg_out[12]
.sym 149659 U$$2.picorv32.reg_next_pc[12]
.sym 149660 U$$2.picorv32.latched_branch
.sym 149661 U$$2.picorv32.latched_store
.sym 149662 U$$2.picorv32.alu_out_q[4]
.sym 149663 U$$2.picorv32.reg_out[4]
.sym 149664 U$$2.picorv32.latched_stalu
.sym 149666 U$$2.picorv32.alu_out_q[12]
.sym 149667 U$$2.picorv32.reg_out[12]
.sym 149668 U$$2.picorv32.latched_stalu
.sym 149670 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 149671 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 149672 U$$2.picorv32.pcpi_rs1[7]
.sym 149673 U$$2.picorv32.mem_la_wdata[7]
.sym 149674 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[12]
.sym 149678 U$$2.picorv32.alu_out_q[15]
.sym 149679 U$$2.picorv32.reg_out[15]
.sym 149680 U$$2.picorv32.latched_stalu
.sym 149682 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 149683 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 149684 U$$2.picorv32.pcpi_rs1[15]
.sym 149685 U$$2.picorv32.pcpi_rs2[15]
.sym 149686 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[8]_new_inv_
.sym 149687 U$$2.picorv32.reg_next_pc[9]
.sym 149688 U$$2.picorv32.latched_branch
.sym 149689 U$$2.picorv32.latched_store
.sym 149690 U$$2.picorv32.alu_out_q[21]
.sym 149691 U$$2.picorv32.reg_out[21]
.sym 149692 U$$2.picorv32.latched_stalu
.sym 149694 U$$2.picorv32.reg_out[9]
.sym 149695 U$$2.picorv32.reg_next_pc[9]
.sym 149696 U$$2.picorv32.latched_branch
.sym 149697 U$$2.picorv32.latched_store
.sym 149698 U$$2.picorv32.decoder_trigger
.sym 149699 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[9]
.sym 149700 $abc$27913$new_n4311_
.sym 149702 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[23]
.sym 149706 U$$2.picorv32.alu_out_q[18]
.sym 149707 U$$2.picorv32.reg_out[18]
.sym 149708 U$$2.picorv32.latched_stalu
.sym 149710 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 149711 U$$2.picorv32.pcpi_rs1[7]
.sym 149712 U$$2.picorv32.mem_la_wdata[7]
.sym 149714 U$$2.picorv32.alu_out_q[17]
.sym 149715 U$$2.picorv32.reg_out[17]
.sym 149716 U$$2.picorv32.latched_stalu
.sym 149718 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[28]
.sym 149722 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[30]
.sym 149726 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[21]
.sym 149730 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[18]
.sym 149734 U$$2.picorv32.alu_add_sub[18]
.sym 149735 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 149736 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12917[1]_new_
.sym 149737 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12917[0]_new_inv_
.sym 149738 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 149739 U$$2.picorv32.alu_add_sub[10]
.sym 149740 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8681_Y_new_inv_
.sym 149742 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 149743 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 149744 U$$2.picorv32.pcpi_rs1[18]
.sym 149745 U$$2.picorv32.pcpi_rs2[18]
.sym 149746 U$$2.picorv32.alu_add_sub[7]
.sym 149747 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 149748 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13003[1]_new_
.sym 149749 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13003[0]_new_inv_
.sym 149750 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[10]
.sym 149751 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[10]
.sym 149752 U$$2.picorv32.instr_sub
.sym 149754 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[13]
.sym 149755 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[13]
.sym 149756 U$$2.picorv32.instr_sub
.sym 149758 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 149759 U$$2.picorv32.pcpi_rs1[18]
.sym 149760 U$$2.picorv32.pcpi_rs2[18]
.sym 149762 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[18]
.sym 149763 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[18]
.sym 149764 U$$2.picorv32.instr_sub
.sym 149766 U$$2.picorv32.alu_add_sub[6]
.sym 149767 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 149768 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12954[1]_new_
.sym 149769 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12954[0]_new_inv_
.sym 149770 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 149771 U$$2.picorv32.pcpi_rs1[3]
.sym 149772 U$$2.picorv32.mem_la_wdata[3]
.sym 149774 U$$2.picorv32.alu_out_q[3]
.sym 149775 U$$2.picorv32.reg_out[3]
.sym 149776 U$$2.picorv32.latched_stalu
.sym 149778 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 149779 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 149780 U$$2.picorv32.pcpi_rs1[6]
.sym 149781 U$$2.picorv32.mem_la_wdata[6]
.sym 149782 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 149783 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 149784 U$$2.picorv32.pcpi_rs1[3]
.sym 149785 U$$2.picorv32.mem_la_wdata[3]
.sym 149786 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[3]_new_inv_
.sym 149787 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[4]
.sym 149788 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149790 U$$2.picorv32.alu_add_sub[3]
.sym 149791 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 149792 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13018[1]_new_
.sym 149793 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13018[0]_new_inv_
.sym 149794 U$$2.picorv32.latched_branch
.sym 149795 U$$2.picorv32.latched_store
.sym 149798 $abc$27913$U$$2.picorv32.cpuregs_rs2[20]_new_
.sym 149799 U$$2.picorv32.decoded_imm[20]
.sym 149800 U$$2.picorv32.is_lui_auipc_jal
.sym 149801 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 149802 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 149803 U$$2.picorv32.pcpi_rs1[6]
.sym 149804 U$$2.picorv32.mem_la_wdata[6]
.sym 149806 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[8]_new_inv_
.sym 149807 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[9]
.sym 149808 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149810 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[11]_new_inv_
.sym 149811 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[12]
.sym 149812 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149814 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[7]_new_inv_
.sym 149815 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[8]
.sym 149816 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149818 $abc$27913$U$$2.picorv32.cpuregs_rs2[18]_new_
.sym 149819 U$$2.picorv32.decoded_imm[18]
.sym 149820 U$$2.picorv32.is_lui_auipc_jal
.sym 149821 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 149822 $abc$27913$U$$2.picorv32.cpuregs_rs2[15]_new_
.sym 149823 U$$2.picorv32.decoded_imm[15]
.sym 149824 U$$2.picorv32.is_lui_auipc_jal
.sym 149825 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 149826 U$$2.picorv32.reg_out[0]
.sym 149827 U$$2.picorv32.alu_out_q[0]
.sym 149828 U$$2.picorv32.latched_stalu
.sym 149830 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[18]_new_inv_
.sym 149831 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[19]
.sym 149832 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149834 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[19]_new_inv_
.sym 149835 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[20]
.sym 149836 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149838 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[4]
.sym 149839 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[4]
.sym 149840 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 149841 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 149842 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[20]_new_inv_
.sym 149843 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[21]
.sym 149844 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149846 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[17]_new_inv_
.sym 149847 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[18]
.sym 149848 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149850 U$$2.picorv32.cpuregs_wrdata[20]
.sym 149854 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[14]_new_inv_
.sym 149855 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[15]
.sym 149856 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149858 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[23]_new_inv_
.sym 149859 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[24]
.sym 149860 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149862 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[29]_new_inv_
.sym 149863 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[30]
.sym 149864 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149866 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[21]_new_inv_
.sym 149867 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[22]
.sym 149868 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149870 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[27]_new_inv_
.sym 149871 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[28]
.sym 149872 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149874 U$$2.picorv32.cpuregs_wrdata[29]
.sym 149878 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[28]_new_inv_
.sym 149879 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[29]
.sym 149880 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149882 U$$2.picorv32.cpuregs_wrdata[19]
.sym 149886 U$$2.picorv32.cpuregs_wrdata[17]
.sym 149890 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[16]_new_inv_
.sym 149891 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[17]
.sym 149892 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149894 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[26]_new_inv_
.sym 149895 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[27]
.sym 149896 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149898 $abc$27913$auto$opt_expr.cc:189:group_cell_inputs$5456[25]_new_inv_
.sym 149899 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1312$1355_Y[26]
.sym 149900 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149902 U$$2.picorv32.cpuregs_wrdata[28]
.sym 149906 U$$2.picorv32.cpuregs_wrdata[9]
.sym 149910 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[12]
.sym 149911 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[12]
.sym 149912 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 149913 $abc$27913$new_n2703_
.sym 149914 $abc$27913$new_n2709_
.sym 149915 U$$2.picorv32.reg_pc[28]
.sym 149916 $abc$27913$new_n2728_
.sym 149917 $abc$27913$new_n2730_
.sym 149918 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[13]
.sym 149919 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[13]
.sym 149920 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 149921 $abc$27913$new_n2703_
.sym 149922 U$$2.picorv32.cpuregs_wrdata[27]
.sym 149926 U$$2.picorv32.pcpi_rs1[30]
.sym 149927 U$$2.picorv32.pcpi_rs1[28]
.sym 149928 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 149929 $abc$27913$new_n2597_
.sym 149930 U$$2.picorv32.pcpi_rs1[8]
.sym 149931 U$$2.picorv32.pcpi_rs1[6]
.sym 149932 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 149933 $abc$27913$new_n2597_
.sym 149934 $abc$27913$techmap\U$$2.picorv32.$ternary$picorv32.v:1316$1358_Y[0]
.sym 149938 $abc$27913$new_n2709_
.sym 149939 U$$2.picorv32.reg_pc[29]
.sym 149940 $abc$27913$new_n2721_
.sym 149941 $abc$27913$new_n2723_
.sym 149942 $abc$27913$auto$rtlil.cc:1969:NotGate$27641
.sym 149943 $abc$27913$techmap\U$$2.picorv32.$ternary$picorv32.v:1316$1358_Y[0]
.sym 149946 U$$2.picorv32.reg_pc[8]
.sym 149947 $abc$27913$new_n2709_
.sym 149948 $abc$27913$new_n2857_
.sym 149949 $abc$27913$new_n2858_
.sym 149950 $abc$27913$new_n2709_
.sym 149951 U$$2.picorv32.reg_pc[7]
.sym 149952 $abc$27913$new_n2863_
.sym 149953 $abc$27913$new_n2865_
.sym 149954 U$$2.picorv32.pcpi_rs1[9]
.sym 149955 U$$2.picorv32.pcpi_rs1[7]
.sym 149956 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 149957 $abc$27913$new_n2597_
.sym 149958 U$$2.picorv32.cpuregs_wrdata[8]
.sym 149962 U$$2.picorv32.pcpi_rs1[13]
.sym 149963 $abc$27913$new_n2717_
.sym 149964 $abc$27913$new_n2826_
.sym 149965 $abc$27913$new_n2825_
.sym 149966 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[8]
.sym 149967 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[8]
.sym 149968 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 149969 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 149970 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[8]
.sym 149971 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[8]
.sym 149972 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 149973 $abc$27913$new_n2703_
.sym 149974 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[13]
.sym 149975 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[13]
.sym 149976 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 149977 $abc$27913$new_n2703_
.sym 149978 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[7]
.sym 149979 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[7]
.sym 149980 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 149981 $abc$27913$new_n2703_
.sym 149982 $abc$27913$new_n2709_
.sym 149983 U$$2.picorv32.reg_pc[12]
.sym 149984 $abc$27913$new_n2831_
.sym 149985 $abc$27913$new_n2832_
.sym 149986 U$$2.picorv32.pcpi_rs1[14]
.sym 149987 U$$2.picorv32.pcpi_rs1[12]
.sym 149988 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 149989 $abc$27913$new_n2597_
.sym 149990 U$$2.picorv32.reg_sh[1]
.sym 149991 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[1]_new_inv_
.sym 149992 U$$2.picorv32.cpu_state[4]
.sym 149994 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[12]
.sym 149995 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[12]
.sym 149996 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 149997 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 149998 U$$2.picorv32.reg_sh[0]
.sym 149999 U$$2.picorv32.reg_sh[1]
.sym 150000 $abc$27913$new_n2599_
.sym 150002 U$$2.picorv32.cpu_state[4]
.sym 150003 U$$2.picorv32.reg_sh[0]
.sym 150006 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[6]
.sym 150007 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[6]
.sym 150008 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 150009 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 150010 U$$2.picorv32.pcpi_rs1[13]
.sym 150011 U$$2.picorv32.pcpi_rs1[11]
.sym 150012 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 150013 $abc$27913$new_n2597_
.sym 150014 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[15]
.sym 150015 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[15]
.sym 150016 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 150017 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 150018 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[12]
.sym 150019 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[12]
.sym 150020 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 150021 $abc$27913$new_n2703_
.sym 150023 U$$2.picorv32.reg_sh[0]
.sym 150027 U$$2.picorv32.reg_sh[1]
.sym 150028 $PACKER_VCC_NET
.sym 150031 U$$2.picorv32.reg_sh[2]
.sym 150032 $PACKER_VCC_NET
.sym 150033 $auto$alumacc.cc:474:replace_alu$4959.C[2]
.sym 150035 U$$2.picorv32.reg_sh[3]
.sym 150036 $PACKER_VCC_NET
.sym 150037 $auto$alumacc.cc:474:replace_alu$4959.C[3]
.sym 150039 U$$2.picorv32.reg_sh[4]
.sym 150040 $PACKER_VCC_NET
.sym 150041 $auto$alumacc.cc:474:replace_alu$4959.C[4]
.sym 150042 U$$2.picorv32.reg_sh[2]
.sym 150043 U$$2.picorv32.reg_sh[3]
.sym 150044 U$$2.picorv32.reg_sh[4]
.sym 150046 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[0]
.sym 150047 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[0]_new_inv_
.sym 150048 U$$2.picorv32.cpu_state[4]
.sym 150050 $abc$27913$techmap\U$$2.picorv32.$procmux$2409_Y[4]
.sym 150051 $abc$27913$techmap\U$$2.picorv32.$procmux$2418_Y[4]_new_inv_
.sym 150052 U$$2.picorv32.cpu_state[4]
.sym 150054 U$$2.picorv32.decoder_trigger
.sym 150055 U$$2.picorv32.instr_jal
.sym 150056 U$$2.picorv32.cpu_state[1]
.sym 150058 U$$2.picorv32.latched_rd[0]
.sym 150059 U$$2.picorv32.latched_rd[1]
.sym 150060 U$$2.picorv32.latched_rd[3]
.sym 150061 U$$2.picorv32.latched_rd[4]
.sym 150062 U$$2.picorv32.instr_jal
.sym 150063 U$$2.picorv32.cpu_state[1]
.sym 150064 U$$2.picorv32.decoder_trigger
.sym 150066 U$$2.picorv32.alu_wait
.sym 150067 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 150068 U$$2.picorv32.latched_stalu
.sym 150069 U$$2.picorv32.cpu_state[3]
.sym 150070 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 150071 U$$2.picorv32.instr_jalr
.sym 150072 U$$2.picorv32.latched_branch
.sym 150073 U$$2.picorv32.alu_wait
.sym 150074 U$$2.picorv32.instr_jal
.sym 150075 U$$2.picorv32.cpu_state[1]
.sym 150076 U$$2.picorv32.decoder_trigger
.sym 150078 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 150079 $abc$27913$new_n2931_
.sym 150080 U$$2.picorv32.cpu_state[3]
.sym 150081 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2556.$and$/usr/local/bin/../share/yosys/techmap.v:434$7868_Y_new_
.sym 150082 U$$2.picorv32.latched_rd[2]
.sym 150083 $abc$27913$new_n3328_
.sym 150084 $abc$27913$techmap\U$$2.picorv32.$logic_and$picorv32.v:1333$1368_Y_new_
.sym 150090 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 150091 U$$2.picorv32.cpu_state[3]
.sym 150098 $abc$27913$new_n4262_
.sym 150099 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23490
.sym 150100 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 150110 cd_sync.ready
.sym 150111 U$$2.picorv32.cpu_state[0]
.sym 150112 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 150130 U$$2.picorv32.decoder_pseudo_trigger_q
.sym 150131 U$$2.picorv32.instr_ecall_ebreak
.sym 150132 U$$2.picorv32.decoder_trigger_q
.sym 150134 U$$2.picorv32.decoder_pseudo_trigger
.sym 150146 U$$2.picorv32.decoder_trigger
.sym 150546 U$$2.picorv32.pcpi_rs1[31]
.sym 150547 U$$2.picorv32.pcpi_rs2[31]
.sym 150558 cd_sync.ready
.sym 150566 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 150567 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 150568 U$$2.picorv32.pcpi_rs1[29]
.sym 150569 U$$2.picorv32.pcpi_rs2[29]
.sym 150570 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 150571 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 150572 U$$2.picorv32.pcpi_rs1[30]
.sym 150573 U$$2.picorv32.pcpi_rs2[30]
.sym 150574 U$$2.picorv32.alu_add_sub[24]
.sym 150575 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150576 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12854[1]_new_
.sym 150577 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12854[0]_new_inv_
.sym 150578 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 150579 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 150580 U$$2.picorv32.pcpi_rs1[24]
.sym 150581 U$$2.picorv32.pcpi_rs2[24]
.sym 150582 U$$2.picorv32.alu_add_sub[30]
.sym 150583 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150584 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12829[1]_new_
.sym 150585 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12829[0]_new_inv_
.sym 150586 U$$2.picorv32.alu_add_sub[29]
.sym 150587 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150588 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12819[1]_new_
.sym 150589 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12819[0]_new_inv_
.sym 150590 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 150591 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[30]_new_
.sym 150594 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 150595 U$$2.picorv32.pcpi_rs1[29]
.sym 150596 U$$2.picorv32.pcpi_rs2[29]
.sym 150598 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[8]
.sym 150599 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[8]
.sym 150600 U$$2.picorv32.instr_sub
.sym 150602 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[27]
.sym 150603 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[27]
.sym 150604 U$$2.picorv32.instr_sub
.sym 150606 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 150607 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 150608 U$$2.picorv32.pcpi_rs1[8]
.sym 150609 U$$2.picorv32.pcpi_rs2[8]
.sym 150610 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 150611 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 150612 U$$2.picorv32.pcpi_rs1[27]
.sym 150613 U$$2.picorv32.pcpi_rs2[27]
.sym 150618 U$$2.picorv32.alu_add_sub[27]
.sym 150619 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150620 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12839[1]_new_
.sym 150621 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12839[0]_new_inv_
.sym 150626 U$$2.picorv32.alu_add_sub[8]
.sym 150627 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150628 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12998[1]_new_
.sym 150629 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12998[0]_new_inv_
.sym 150630 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 150631 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 150632 U$$2.picorv32.pcpi_rs1[19]
.sym 150633 U$$2.picorv32.pcpi_rs2[19]
.sym 150634 U$$2.picorv32.alu_add_sub[19]
.sym 150635 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150636 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12864[1]_new_
.sym 150637 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12864[0]_new_inv_
.sym 150638 U$$2.picorv32.alu_add_sub[14]
.sym 150639 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150640 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12959[1]_new_
.sym 150641 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12959[0]_new_inv_
.sym 150642 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 150643 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 150644 U$$2.picorv32.pcpi_rs1[4]
.sym 150645 U$$2.picorv32.mem_la_wdata[4]
.sym 150646 U$$2.picorv32.alu_add_sub[4]
.sym 150647 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150648 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[1]_new_
.sym 150649 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13013[0]_new_inv_
.sym 150650 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 150651 U$$2.picorv32.pcpi_rs1[19]
.sym 150652 U$$2.picorv32.pcpi_rs2[19]
.sym 150654 U$$2.picorv32.alu_add_sub[9]
.sym 150655 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150656 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12993[1]_new_
.sym 150657 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12993[0]_new_inv_
.sym 150658 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 150659 U$$2.picorv32.pcpi_rs1[9]
.sym 150660 U$$2.picorv32.pcpi_rs2[9]
.sym 150662 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[9]
.sym 150663 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[9]
.sym 150664 U$$2.picorv32.instr_sub
.sym 150666 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 150667 U$$2.picorv32.pcpi_rs1[12]
.sym 150668 U$$2.picorv32.pcpi_rs2[12]
.sym 150670 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[4]
.sym 150671 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[4]
.sym 150672 U$$2.picorv32.instr_sub
.sym 150674 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[19]
.sym 150675 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[19]
.sym 150676 U$$2.picorv32.instr_sub
.sym 150678 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 150679 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 150680 U$$2.picorv32.pcpi_rs1[12]
.sym 150681 U$$2.picorv32.pcpi_rs2[12]
.sym 150682 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[14]
.sym 150683 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[14]
.sym 150684 U$$2.picorv32.instr_sub
.sym 150686 U$$2.picorv32.alu_add_sub[12]
.sym 150687 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150688 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12978[1]_new_
.sym 150689 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12978[0]_new_inv_
.sym 150690 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[29]
.sym 150691 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[29]
.sym 150692 U$$2.picorv32.instr_sub
.sym 150694 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[15]
.sym 150695 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[15]
.sym 150696 U$$2.picorv32.instr_sub
.sym 150698 U$$2.picorv32.alu_add_sub[15]
.sym 150699 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150700 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12945[1]_new_
.sym 150701 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12945[0]_new_inv_
.sym 150702 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[24]
.sym 150703 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[24]
.sym 150704 U$$2.picorv32.instr_sub
.sym 150706 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[6]
.sym 150707 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[6]
.sym 150708 U$$2.picorv32.instr_sub
.sym 150710 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[12]
.sym 150711 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[12]
.sym 150712 U$$2.picorv32.instr_sub
.sym 150714 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[5]
.sym 150715 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[5]
.sym 150716 U$$2.picorv32.instr_sub
.sym 150718 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[7]
.sym 150719 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[7]
.sym 150720 U$$2.picorv32.instr_sub
.sym 150722 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[3]
.sym 150723 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[3]
.sym 150724 U$$2.picorv32.instr_sub
.sym 150727 U$$2.picorv32.pcpi_rs1[0]
.sym 150728 U$$2.picorv32.mem_la_wdata[0]
.sym 150731 U$$2.picorv32.pcpi_rs1[1]
.sym 150732 U$$2.picorv32.mem_la_wdata[1]
.sym 150733 $auto$alumacc.cc:474:replace_alu$4949.C[1]
.sym 150735 U$$2.picorv32.pcpi_rs1[2]
.sym 150736 U$$2.picorv32.mem_la_wdata[2]
.sym 150737 $auto$alumacc.cc:474:replace_alu$4949.C[2]
.sym 150739 U$$2.picorv32.pcpi_rs1[3]
.sym 150740 U$$2.picorv32.mem_la_wdata[3]
.sym 150741 $auto$alumacc.cc:474:replace_alu$4949.C[3]
.sym 150743 U$$2.picorv32.pcpi_rs1[4]
.sym 150744 U$$2.picorv32.mem_la_wdata[4]
.sym 150745 $auto$alumacc.cc:474:replace_alu$4949.C[4]
.sym 150747 U$$2.picorv32.pcpi_rs1[5]
.sym 150748 U$$2.picorv32.mem_la_wdata[5]
.sym 150749 $auto$alumacc.cc:474:replace_alu$4949.C[5]
.sym 150751 U$$2.picorv32.pcpi_rs1[6]
.sym 150752 U$$2.picorv32.mem_la_wdata[6]
.sym 150753 $auto$alumacc.cc:474:replace_alu$4949.C[6]
.sym 150755 U$$2.picorv32.pcpi_rs1[7]
.sym 150756 U$$2.picorv32.mem_la_wdata[7]
.sym 150757 $auto$alumacc.cc:474:replace_alu$4949.C[7]
.sym 150759 U$$2.picorv32.pcpi_rs1[8]
.sym 150760 U$$2.picorv32.pcpi_rs2[8]
.sym 150761 $auto$alumacc.cc:474:replace_alu$4949.C[8]
.sym 150763 U$$2.picorv32.pcpi_rs1[9]
.sym 150764 U$$2.picorv32.pcpi_rs2[9]
.sym 150765 $auto$alumacc.cc:474:replace_alu$4949.C[9]
.sym 150767 U$$2.picorv32.pcpi_rs1[10]
.sym 150768 U$$2.picorv32.pcpi_rs2[10]
.sym 150769 $auto$alumacc.cc:474:replace_alu$4949.C[10]
.sym 150771 U$$2.picorv32.pcpi_rs1[11]
.sym 150772 U$$2.picorv32.pcpi_rs2[11]
.sym 150773 $auto$alumacc.cc:474:replace_alu$4949.C[11]
.sym 150775 U$$2.picorv32.pcpi_rs1[12]
.sym 150776 U$$2.picorv32.pcpi_rs2[12]
.sym 150777 $auto$alumacc.cc:474:replace_alu$4949.C[12]
.sym 150779 U$$2.picorv32.pcpi_rs1[13]
.sym 150780 U$$2.picorv32.pcpi_rs2[13]
.sym 150781 $auto$alumacc.cc:474:replace_alu$4949.C[13]
.sym 150783 U$$2.picorv32.pcpi_rs1[14]
.sym 150784 U$$2.picorv32.pcpi_rs2[14]
.sym 150785 $auto$alumacc.cc:474:replace_alu$4949.C[14]
.sym 150787 U$$2.picorv32.pcpi_rs1[15]
.sym 150788 U$$2.picorv32.pcpi_rs2[15]
.sym 150789 $auto$alumacc.cc:474:replace_alu$4949.C[15]
.sym 150791 U$$2.picorv32.pcpi_rs1[16]
.sym 150792 U$$2.picorv32.pcpi_rs2[16]
.sym 150793 $auto$alumacc.cc:474:replace_alu$4949.C[16]
.sym 150795 U$$2.picorv32.pcpi_rs1[17]
.sym 150796 U$$2.picorv32.pcpi_rs2[17]
.sym 150797 $auto$alumacc.cc:474:replace_alu$4949.C[17]
.sym 150799 U$$2.picorv32.pcpi_rs1[18]
.sym 150800 U$$2.picorv32.pcpi_rs2[18]
.sym 150801 $auto$alumacc.cc:474:replace_alu$4949.C[18]
.sym 150803 U$$2.picorv32.pcpi_rs1[19]
.sym 150804 U$$2.picorv32.pcpi_rs2[19]
.sym 150805 $auto$alumacc.cc:474:replace_alu$4949.C[19]
.sym 150807 U$$2.picorv32.pcpi_rs1[20]
.sym 150808 U$$2.picorv32.pcpi_rs2[20]
.sym 150809 $auto$alumacc.cc:474:replace_alu$4949.C[20]
.sym 150811 U$$2.picorv32.pcpi_rs1[21]
.sym 150812 U$$2.picorv32.pcpi_rs2[21]
.sym 150813 $auto$alumacc.cc:474:replace_alu$4949.C[21]
.sym 150815 U$$2.picorv32.pcpi_rs1[22]
.sym 150816 U$$2.picorv32.pcpi_rs2[22]
.sym 150817 $auto$alumacc.cc:474:replace_alu$4949.C[22]
.sym 150819 U$$2.picorv32.pcpi_rs1[23]
.sym 150820 U$$2.picorv32.pcpi_rs2[23]
.sym 150821 $auto$alumacc.cc:474:replace_alu$4949.C[23]
.sym 150823 U$$2.picorv32.pcpi_rs1[24]
.sym 150824 U$$2.picorv32.pcpi_rs2[24]
.sym 150825 $auto$alumacc.cc:474:replace_alu$4949.C[24]
.sym 150827 U$$2.picorv32.pcpi_rs1[25]
.sym 150828 U$$2.picorv32.pcpi_rs2[25]
.sym 150829 $auto$alumacc.cc:474:replace_alu$4949.C[25]
.sym 150831 U$$2.picorv32.pcpi_rs1[26]
.sym 150832 U$$2.picorv32.pcpi_rs2[26]
.sym 150833 $auto$alumacc.cc:474:replace_alu$4949.C[26]
.sym 150835 U$$2.picorv32.pcpi_rs1[27]
.sym 150836 U$$2.picorv32.pcpi_rs2[27]
.sym 150837 $auto$alumacc.cc:474:replace_alu$4949.C[27]
.sym 150839 U$$2.picorv32.pcpi_rs1[28]
.sym 150840 U$$2.picorv32.pcpi_rs2[28]
.sym 150841 $auto$alumacc.cc:474:replace_alu$4949.C[28]
.sym 150843 U$$2.picorv32.pcpi_rs1[29]
.sym 150844 U$$2.picorv32.pcpi_rs2[29]
.sym 150845 $auto$alumacc.cc:474:replace_alu$4949.C[29]
.sym 150847 U$$2.picorv32.pcpi_rs1[30]
.sym 150848 U$$2.picorv32.pcpi_rs2[30]
.sym 150849 $auto$alumacc.cc:474:replace_alu$4949.C[30]
.sym 150851 U$$2.picorv32.pcpi_rs1[31]
.sym 150852 U$$2.picorv32.pcpi_rs2[31]
.sym 150853 $auto$alumacc.cc:474:replace_alu$4949.C[31]
.sym 150854 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 150855 U$$2.picorv32.pcpi_rs1[5]
.sym 150856 U$$2.picorv32.mem_la_wdata[5]
.sym 150858 U$$2.picorv32.cpuregs_wrdata[18]
.sym 150862 U$$2.picorv32.cpuregs_wrdata[24]
.sym 150866 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[8]
.sym 150867 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[8]
.sym 150868 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 150869 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 150870 U$$2.picorv32.alu_add_sub[5]
.sym 150871 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 150872 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13008[1]_new_
.sym 150873 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13008[0]_new_inv_
.sym 150874 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 150875 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 150876 U$$2.picorv32.pcpi_rs1[5]
.sym 150877 U$$2.picorv32.mem_la_wdata[5]
.sym 150878 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[2]
.sym 150879 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[2]
.sym 150880 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 150881 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 150882 U$$2.picorv32.cpuregs_wrdata[30]
.sym 150887 U$$2.picorv32.decoded_imm[0]
.sym 150888 U$$2.picorv32.pcpi_rs1[0]
.sym 150891 U$$2.picorv32.decoded_imm[1]
.sym 150892 U$$2.picorv32.pcpi_rs1[1]
.sym 150893 $auto$alumacc.cc:474:replace_alu$4930.C[1]
.sym 150895 U$$2.picorv32.decoded_imm[2]
.sym 150896 U$$2.picorv32.pcpi_rs1[2]
.sym 150897 $auto$alumacc.cc:474:replace_alu$4930.C[2]
.sym 150899 U$$2.picorv32.decoded_imm[3]
.sym 150900 U$$2.picorv32.pcpi_rs1[3]
.sym 150901 $auto$alumacc.cc:474:replace_alu$4930.C[3]
.sym 150903 U$$2.picorv32.decoded_imm[4]
.sym 150904 U$$2.picorv32.pcpi_rs1[4]
.sym 150905 $auto$alumacc.cc:474:replace_alu$4930.C[4]
.sym 150907 U$$2.picorv32.decoded_imm[5]
.sym 150908 U$$2.picorv32.pcpi_rs1[5]
.sym 150909 $auto$alumacc.cc:474:replace_alu$4930.C[5]
.sym 150911 U$$2.picorv32.decoded_imm[6]
.sym 150912 U$$2.picorv32.pcpi_rs1[6]
.sym 150913 $auto$alumacc.cc:474:replace_alu$4930.C[6]
.sym 150915 U$$2.picorv32.decoded_imm[7]
.sym 150916 U$$2.picorv32.pcpi_rs1[7]
.sym 150917 $auto$alumacc.cc:474:replace_alu$4930.C[7]
.sym 150919 U$$2.picorv32.decoded_imm[8]
.sym 150920 U$$2.picorv32.pcpi_rs1[8]
.sym 150921 $auto$alumacc.cc:474:replace_alu$4930.C[8]
.sym 150923 U$$2.picorv32.decoded_imm[9]
.sym 150924 U$$2.picorv32.pcpi_rs1[9]
.sym 150925 $auto$alumacc.cc:474:replace_alu$4930.C[9]
.sym 150927 U$$2.picorv32.decoded_imm[10]
.sym 150928 U$$2.picorv32.pcpi_rs1[10]
.sym 150929 $auto$alumacc.cc:474:replace_alu$4930.C[10]
.sym 150931 U$$2.picorv32.decoded_imm[11]
.sym 150932 U$$2.picorv32.pcpi_rs1[11]
.sym 150933 $auto$alumacc.cc:474:replace_alu$4930.C[11]
.sym 150935 U$$2.picorv32.decoded_imm[12]
.sym 150936 U$$2.picorv32.pcpi_rs1[12]
.sym 150937 $auto$alumacc.cc:474:replace_alu$4930.C[12]
.sym 150939 U$$2.picorv32.decoded_imm[13]
.sym 150940 U$$2.picorv32.pcpi_rs1[13]
.sym 150941 $auto$alumacc.cc:474:replace_alu$4930.C[13]
.sym 150943 U$$2.picorv32.decoded_imm[14]
.sym 150944 U$$2.picorv32.pcpi_rs1[14]
.sym 150945 $auto$alumacc.cc:474:replace_alu$4930.C[14]
.sym 150947 U$$2.picorv32.decoded_imm[15]
.sym 150948 U$$2.picorv32.pcpi_rs1[15]
.sym 150949 $auto$alumacc.cc:474:replace_alu$4930.C[15]
.sym 150951 U$$2.picorv32.decoded_imm[16]
.sym 150952 U$$2.picorv32.pcpi_rs1[16]
.sym 150953 $auto$alumacc.cc:474:replace_alu$4930.C[16]
.sym 150955 U$$2.picorv32.decoded_imm[17]
.sym 150956 U$$2.picorv32.pcpi_rs1[17]
.sym 150957 $auto$alumacc.cc:474:replace_alu$4930.C[17]
.sym 150959 U$$2.picorv32.decoded_imm[18]
.sym 150960 U$$2.picorv32.pcpi_rs1[18]
.sym 150961 $auto$alumacc.cc:474:replace_alu$4930.C[18]
.sym 150963 U$$2.picorv32.decoded_imm[19]
.sym 150964 U$$2.picorv32.pcpi_rs1[19]
.sym 150965 $auto$alumacc.cc:474:replace_alu$4930.C[19]
.sym 150967 U$$2.picorv32.decoded_imm[20]
.sym 150968 U$$2.picorv32.pcpi_rs1[20]
.sym 150969 $auto$alumacc.cc:474:replace_alu$4930.C[20]
.sym 150971 U$$2.picorv32.decoded_imm[21]
.sym 150972 U$$2.picorv32.pcpi_rs1[21]
.sym 150973 $auto$alumacc.cc:474:replace_alu$4930.C[21]
.sym 150975 U$$2.picorv32.decoded_imm[22]
.sym 150976 U$$2.picorv32.pcpi_rs1[22]
.sym 150977 $auto$alumacc.cc:474:replace_alu$4930.C[22]
.sym 150979 U$$2.picorv32.decoded_imm[23]
.sym 150980 U$$2.picorv32.pcpi_rs1[23]
.sym 150981 $auto$alumacc.cc:474:replace_alu$4930.C[23]
.sym 150983 U$$2.picorv32.decoded_imm[24]
.sym 150984 U$$2.picorv32.pcpi_rs1[24]
.sym 150985 $auto$alumacc.cc:474:replace_alu$4930.C[24]
.sym 150987 U$$2.picorv32.decoded_imm[25]
.sym 150988 U$$2.picorv32.pcpi_rs1[25]
.sym 150989 $auto$alumacc.cc:474:replace_alu$4930.C[25]
.sym 150991 U$$2.picorv32.decoded_imm[26]
.sym 150992 U$$2.picorv32.pcpi_rs1[26]
.sym 150993 $auto$alumacc.cc:474:replace_alu$4930.C[26]
.sym 150995 U$$2.picorv32.decoded_imm[27]
.sym 150996 U$$2.picorv32.pcpi_rs1[27]
.sym 150997 $auto$alumacc.cc:474:replace_alu$4930.C[27]
.sym 150999 U$$2.picorv32.decoded_imm[28]
.sym 151000 U$$2.picorv32.pcpi_rs1[28]
.sym 151001 $auto$alumacc.cc:474:replace_alu$4930.C[28]
.sym 151003 U$$2.picorv32.decoded_imm[29]
.sym 151004 U$$2.picorv32.pcpi_rs1[29]
.sym 151005 $auto$alumacc.cc:474:replace_alu$4930.C[29]
.sym 151007 U$$2.picorv32.decoded_imm[30]
.sym 151008 U$$2.picorv32.pcpi_rs1[30]
.sym 151009 $auto$alumacc.cc:474:replace_alu$4930.C[30]
.sym 151011 U$$2.picorv32.decoded_imm[31]
.sym 151012 U$$2.picorv32.pcpi_rs1[31]
.sym 151013 $auto$alumacc.cc:474:replace_alu$4930.C[31]
.sym 151014 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[1]
.sym 151015 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[1]
.sym 151016 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 151017 $abc$27913$new_n2703_
.sym 151018 $abc$27913$new_n2907_
.sym 151019 $abc$27913$new_n2908_
.sym 151020 $abc$27913$new_n2909_
.sym 151023 U$$2.picorv32.decoded_imm[0]
.sym 151024 U$$2.picorv32.pcpi_rs1[0]
.sym 151026 U$$2.picorv32.pcpi_rs1[2]
.sym 151027 U$$2.picorv32.pcpi_rs1[0]
.sym 151028 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 151029 $abc$27913$new_n2597_
.sym 151030 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 151031 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 151032 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2355.$and$/usr/local/bin/../share/yosys/techmap.v:434$9297_Y[1]_new_
.sym 151033 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3115.$and$/usr/local/bin/../share/yosys/techmap.v:434$8670_Y[0]_new_
.sym 151034 $abc$27913$new_n2900_
.sym 151035 $abc$27913$new_n2902_
.sym 151036 $abc$27913$new_n2904_
.sym 151037 $abc$27913$new_n4658_
.sym 151038 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[0]
.sym 151039 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[0]
.sym 151040 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 151041 $abc$27913$new_n2703_
.sym 151042 U$$2.picorv32.pcpi_rs1[28]
.sym 151043 U$$2.picorv32.pcpi_rs1[26]
.sym 151044 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 151045 $abc$27913$new_n2597_
.sym 151047 U$$2.picorv32.reg_sh[0]
.sym 151049 $PACKER_VCC_NET
.sym 151050 U$$2.picorv32.decoded_rs2[0]
.sym 151051 $abc$27913$U$$2.picorv32.cpuregs_rs2[0]_new_
.sym 151052 U$$2.picorv32.is_slli_srli_srai
.sym 151054 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 151055 U$$2.picorv32.cpu_state[4]
.sym 151058 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[3]
.sym 151059 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 151060 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 151061 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 151062 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[0]
.sym 151063 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[0]
.sym 151064 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 151065 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 151066 $abc$27913$U$$2.picorv32.cpuregs_rs2[0]_new_
.sym 151067 U$$2.picorv32.decoded_imm[0]
.sym 151068 U$$2.picorv32.is_lui_auipc_jal
.sym 151069 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 151070 $abc$27913$U$$2.picorv32.cpuregs_rs2[3]_new_
.sym 151071 U$$2.picorv32.decoded_imm[3]
.sym 151072 U$$2.picorv32.is_lui_auipc_jal
.sym 151073 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 151074 $abc$27913$auto$memory_bram.cc:922:replace_cell$5232[11]
.sym 151075 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[11]
.sym 151076 $abc$27913$techmap\U$$2.picorv32.$reduce_bool$picorv32.v:1348$1375_Y_new_inv_
.sym 151077 $abc$27913$auto$memory_bram.cc:941:replace_cell$5237[15]
.sym 151078 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 151079 $abc$27913$new_n3250_
.sym 151080 $abc$27913$new_n3252_
.sym 151081 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 151082 U$$2.picorv32.mem_do_prefetch
.sym 151083 $abc$27913$new_n2717_
.sym 151084 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8643_Y_new_
.sym 151085 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8645_Y_new_
.sym 151086 $abc$27913$new_n2919_
.sym 151087 $abc$27913$new_n2717_
.sym 151088 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$2883.$and$/usr/local/bin/../share/yosys/techmap.v:434$8645_Y_new_
.sym 151089 cd_sync.ready
.sym 151090 U$$2.picorv32.cpuregs_wrdata[11]
.sym 151094 U$$2.picorv32.pcpi_int_ready
.sym 151095 $abc$27913$new_n2603_
.sym 151096 $abc$27913$new_n2604_
.sym 151097 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 151098 U$$2.picorv32.mem_do_rinst
.sym 151099 U$$2.picorv32.mem_do_prefetch
.sym 151100 U$$2.picorv32.alu_wait
.sym 151101 U$$2.picorv32.cpu_state[3]
.sym 151102 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 151103 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 151104 U$$2.picorv32.alu_wait
.sym 151105 U$$2.picorv32.cpu_state[3]
.sym 151106 $abc$27913$new_n2597_
.sym 151107 U$$2.picorv32.cpu_state[2]
.sym 151108 U$$2.picorv32.mem_do_rinst
.sym 151109 $abc$27913$new_n4249_
.sym 151110 $abc$27913$new_n2603_
.sym 151111 cd_sync.ready
.sym 151114 U$$2.picorv32.pcpi_int_ready
.sym 151118 U$$2.picorv32.cpu_state[1]
.sym 151119 cd_sync.ready
.sym 151122 U$$2.picorv32.cpu_state[6]
.sym 151123 U$$2.picorv32.cpu_state[5]
.sym 151124 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 151125 U$$2.picorv32.cpu_state[3]
.sym 151126 $abc$27913$new_n2603_
.sym 151127 U$$2.picorv32.pcpi_int_ready
.sym 151130 U$$2.picorv32.cpu_state[5]
.sym 151131 U$$2.picorv32.cpu_state[6]
.sym 151132 U$$2.picorv32.mem_do_prefetch
.sym 151133 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 151134 U$$2.picorv32.mem_do_prefetch
.sym 151135 U$$2.picorv32.mem_do_rinst
.sym 151138 U$$2.picorv32.decoder_pseudo_trigger
.sym 151139 U$$2.picorv32.decoder_trigger
.sym 151146 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4986_new_
.sym 151147 cd_sync.ready
.sym 151158 $abc$27913$techmap\U$$2.picorv32.$procmux$2226_Y
.sym 151170 $abc$27913$techmap\U$$2.picorv32.$procmux$2310_Y
.sym 151562 U$$2.picorv32.alu_add_sub[31]
.sym 151563 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 151564 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12824[1]_new_
.sym 151565 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12824[0]_new_inv_
.sym 151566 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 151567 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[31]_new_
.sym 151590 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 151591 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[20]_new_
.sym 151592 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12889[0]_new_inv_
.sym 151594 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 151595 U$$2.picorv32.alu_add_sub[20]
.sym 151596 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8691_Y_new_inv_
.sym 151598 U$$2.picorv32.pcpi_rs1[20]
.sym 151599 U$$2.picorv32.pcpi_rs2[20]
.sym 151602 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 151603 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[24]_new_
.sym 151606 U$$2.picorv32.pcpi_rs1[24]
.sym 151607 U$$2.picorv32.pcpi_rs2[24]
.sym 151610 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 151611 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 151612 U$$2.picorv32.pcpi_rs1[20]
.sym 151613 U$$2.picorv32.pcpi_rs2[20]
.sym 151614 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[24]_new_
.sym 151615 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[31]_new_
.sym 151616 $abc$27913$new_n3225_
.sym 151617 $abc$27913$new_n3232_
.sym 151618 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[30]_new_
.sym 151619 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[22]_new_
.sym 151620 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[8]_new_
.sym 151621 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[20]_new_
.sym 151622 U$$2.picorv32.alu_add_sub[26]
.sym 151623 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 151624 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12844[1]_new_
.sym 151625 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12844[0]_new_inv_
.sym 151626 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 151627 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[8]_new_
.sym 151630 U$$2.picorv32.alu_add_sub[22]
.sym 151631 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 151632 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12869[1]_new_
.sym 151633 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12869[0]_new_inv_
.sym 151634 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 151635 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 151636 U$$2.picorv32.pcpi_rs1[22]
.sym 151637 U$$2.picorv32.pcpi_rs2[22]
.sym 151638 U$$2.picorv32.pcpi_rs1[22]
.sym 151639 U$$2.picorv32.pcpi_rs2[22]
.sym 151642 U$$2.picorv32.pcpi_rs1[8]
.sym 151643 U$$2.picorv32.pcpi_rs2[8]
.sym 151646 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 151647 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[22]_new_
.sym 151650 U$$2.picorv32.pcpi_rs1[30]
.sym 151651 U$$2.picorv32.pcpi_rs2[30]
.sym 151654 U$$2.picorv32.pcpi_rs1[14]
.sym 151655 U$$2.picorv32.pcpi_rs2[14]
.sym 151658 U$$2.picorv32.pcpi_rs2[18]
.sym 151662 U$$2.picorv32.pcpi_rs2[20]
.sym 151666 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 151667 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 151668 U$$2.picorv32.pcpi_rs1[14]
.sym 151669 U$$2.picorv32.pcpi_rs2[14]
.sym 151670 U$$2.picorv32.pcpi_rs1[9]
.sym 151671 U$$2.picorv32.pcpi_rs2[9]
.sym 151672 U$$2.picorv32.pcpi_rs1[18]
.sym 151673 U$$2.picorv32.pcpi_rs2[18]
.sym 151674 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 151675 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[14]_new_
.sym 151678 U$$2.picorv32.pcpi_rs2[15]
.sym 151682 U$$2.picorv32.pcpi_rs1[3]
.sym 151683 U$$2.picorv32.mem_la_wdata[3]
.sym 151684 U$$2.picorv32.pcpi_rs1[15]
.sym 151685 U$$2.picorv32.pcpi_rs2[15]
.sym 151686 U$$2.picorv32.pcpi_rs1[5]
.sym 151687 U$$2.picorv32.mem_la_wdata[5]
.sym 151688 U$$2.picorv32.pcpi_rs1[6]
.sym 151689 U$$2.picorv32.mem_la_wdata[6]
.sym 151690 U$$2.picorv32.mem_la_wdata[7]
.sym 151694 U$$2.picorv32.mem_la_wdata[6]
.sym 151698 U$$2.picorv32.pcpi_rs2[8]
.sym 151702 U$$2.picorv32.mem_la_wdata[3]
.sym 151706 U$$2.picorv32.mem_la_wdata[5]
.sym 151710 U$$2.picorv32.mem_la_wdata[1]
.sym 151714 U$$2.picorv32.pcpi_rs2[14]
.sym 151719 U$$2.picorv32.pcpi_rs1[0]
.sym 151720 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 151723 U$$2.picorv32.pcpi_rs1[1]
.sym 151724 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[1]
.sym 151725 $auto$alumacc.cc:474:replace_alu$4952.C[1]
.sym 151727 U$$2.picorv32.pcpi_rs1[2]
.sym 151728 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[2]
.sym 151729 $auto$alumacc.cc:474:replace_alu$4952.C[2]
.sym 151731 U$$2.picorv32.pcpi_rs1[3]
.sym 151732 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[3]
.sym 151733 $auto$alumacc.cc:474:replace_alu$4952.C[3]
.sym 151735 U$$2.picorv32.pcpi_rs1[4]
.sym 151736 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[4]
.sym 151737 $auto$alumacc.cc:474:replace_alu$4952.C[4]
.sym 151739 U$$2.picorv32.pcpi_rs1[5]
.sym 151740 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[5]
.sym 151741 $auto$alumacc.cc:474:replace_alu$4952.C[5]
.sym 151743 U$$2.picorv32.pcpi_rs1[6]
.sym 151744 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[6]
.sym 151745 $auto$alumacc.cc:474:replace_alu$4952.C[6]
.sym 151747 U$$2.picorv32.pcpi_rs1[7]
.sym 151748 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[7]
.sym 151749 $auto$alumacc.cc:474:replace_alu$4952.C[7]
.sym 151751 U$$2.picorv32.pcpi_rs1[8]
.sym 151752 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[8]
.sym 151753 $auto$alumacc.cc:474:replace_alu$4952.C[8]
.sym 151755 U$$2.picorv32.pcpi_rs1[9]
.sym 151756 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[9]
.sym 151757 $auto$alumacc.cc:474:replace_alu$4952.C[9]
.sym 151759 U$$2.picorv32.pcpi_rs1[10]
.sym 151760 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[10]
.sym 151761 $auto$alumacc.cc:474:replace_alu$4952.C[10]
.sym 151763 U$$2.picorv32.pcpi_rs1[11]
.sym 151764 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[11]
.sym 151765 $auto$alumacc.cc:474:replace_alu$4952.C[11]
.sym 151767 U$$2.picorv32.pcpi_rs1[12]
.sym 151768 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[12]
.sym 151769 $auto$alumacc.cc:474:replace_alu$4952.C[12]
.sym 151771 U$$2.picorv32.pcpi_rs1[13]
.sym 151772 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[13]
.sym 151773 $auto$alumacc.cc:474:replace_alu$4952.C[13]
.sym 151775 U$$2.picorv32.pcpi_rs1[14]
.sym 151776 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[14]
.sym 151777 $auto$alumacc.cc:474:replace_alu$4952.C[14]
.sym 151779 U$$2.picorv32.pcpi_rs1[15]
.sym 151780 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[15]
.sym 151781 $auto$alumacc.cc:474:replace_alu$4952.C[15]
.sym 151783 U$$2.picorv32.pcpi_rs1[16]
.sym 151784 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[16]
.sym 151785 $auto$alumacc.cc:474:replace_alu$4952.C[16]
.sym 151787 U$$2.picorv32.pcpi_rs1[17]
.sym 151788 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[17]
.sym 151789 $auto$alumacc.cc:474:replace_alu$4952.C[17]
.sym 151791 U$$2.picorv32.pcpi_rs1[18]
.sym 151792 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 151793 $auto$alumacc.cc:474:replace_alu$4952.C[18]
.sym 151795 U$$2.picorv32.pcpi_rs1[19]
.sym 151796 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[19]
.sym 151797 $auto$alumacc.cc:474:replace_alu$4952.C[19]
.sym 151799 U$$2.picorv32.pcpi_rs1[20]
.sym 151800 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 151801 $auto$alumacc.cc:474:replace_alu$4952.C[20]
.sym 151803 U$$2.picorv32.pcpi_rs1[21]
.sym 151804 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[21]
.sym 151805 $auto$alumacc.cc:474:replace_alu$4952.C[21]
.sym 151807 U$$2.picorv32.pcpi_rs1[22]
.sym 151808 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 151809 $auto$alumacc.cc:474:replace_alu$4952.C[22]
.sym 151811 U$$2.picorv32.pcpi_rs1[23]
.sym 151812 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[23]
.sym 151813 $auto$alumacc.cc:474:replace_alu$4952.C[23]
.sym 151815 U$$2.picorv32.pcpi_rs1[24]
.sym 151816 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[24]
.sym 151817 $auto$alumacc.cc:474:replace_alu$4952.C[24]
.sym 151819 U$$2.picorv32.pcpi_rs1[25]
.sym 151820 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[25]
.sym 151821 $auto$alumacc.cc:474:replace_alu$4952.C[25]
.sym 151823 U$$2.picorv32.pcpi_rs1[26]
.sym 151824 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[26]
.sym 151825 $auto$alumacc.cc:474:replace_alu$4952.C[26]
.sym 151827 U$$2.picorv32.pcpi_rs1[27]
.sym 151828 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[27]
.sym 151829 $auto$alumacc.cc:474:replace_alu$4952.C[27]
.sym 151831 U$$2.picorv32.pcpi_rs1[28]
.sym 151832 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[28]
.sym 151833 $auto$alumacc.cc:474:replace_alu$4952.C[28]
.sym 151835 U$$2.picorv32.pcpi_rs1[29]
.sym 151836 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 151837 $auto$alumacc.cc:474:replace_alu$4952.C[29]
.sym 151839 U$$2.picorv32.pcpi_rs1[30]
.sym 151840 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[30]
.sym 151841 $auto$alumacc.cc:474:replace_alu$4952.C[30]
.sym 151843 U$$2.picorv32.pcpi_rs1[31]
.sym 151844 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[31]
.sym 151845 $auto$alumacc.cc:474:replace_alu$4952.C[31]
.sym 151849 $nextpnr_ICESTORM_LC_2$I3
.sym 151850 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[26]
.sym 151851 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[26]
.sym 151852 U$$2.picorv32.instr_sub
.sym 151854 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[1]
.sym 151855 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[1]
.sym 151856 U$$2.picorv32.instr_sub
.sym 151858 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[25]
.sym 151859 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[25]
.sym 151860 U$$2.picorv32.instr_sub
.sym 151862 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[20]
.sym 151863 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[20]
.sym 151864 U$$2.picorv32.instr_sub
.sym 151866 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[30]
.sym 151867 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[30]
.sym 151868 U$$2.picorv32.instr_sub
.sym 151870 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[31]
.sym 151871 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[31]
.sym 151872 U$$2.picorv32.instr_sub
.sym 151874 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[22]
.sym 151875 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[22]
.sym 151876 U$$2.picorv32.instr_sub
.sym 151878 U$$2.picorv32.reg_pc[16]
.sym 151879 $abc$27913$new_n2709_
.sym 151880 $abc$27913$new_n2805_
.sym 151881 $abc$27913$new_n2806_
.sym 151882 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[14]
.sym 151883 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[14]
.sym 151884 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 151885 $abc$27913$new_n2703_
.sym 151886 U$$2.picorv32.pcpi_rs1[31]
.sym 151887 U$$2.picorv32.pcpi_rs1[29]
.sym 151888 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 151889 $abc$27913$new_n2597_
.sym 151890 U$$2.picorv32.pcpi_rs1[17]
.sym 151891 U$$2.picorv32.pcpi_rs1[15]
.sym 151892 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 151893 $abc$27913$new_n2597_
.sym 151894 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[0]
.sym 151895 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[0]
.sym 151896 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 151897 $abc$27913$new_n2703_
.sym 151898 U$$2.picorv32.reg_pc[30]
.sym 151899 $abc$27913$new_n2709_
.sym 151900 $abc$27913$new_n2715_
.sym 151901 $abc$27913$new_n2716_
.sym 151902 U$$2.picorv32.pcpi_rs2[22]
.sym 151906 $abc$27913$auto$alumacc.cc:474:replace_alu$4921.AA[2]
.sym 151910 U$$2.picorv32.pcpi_rs1[24]
.sym 151911 U$$2.picorv32.pcpi_rs1[22]
.sym 151912 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 151913 $abc$27913$new_n2597_
.sym 151914 $abc$27913$new_n2709_
.sym 151915 U$$2.picorv32.reg_pc[1]
.sym 151918 U$$2.picorv32.reg_pc[23]
.sym 151919 $abc$27913$new_n2709_
.sym 151920 $abc$27913$new_n2761_
.sym 151921 $abc$27913$new_n2762_
.sym 151922 $abc$27913$new_n2893_
.sym 151923 $abc$27913$new_n2896_
.sym 151924 $abc$27913$new_n2897_
.sym 151925 $abc$27913$new_n4656_
.sym 151926 $abc$27913$new_n2709_
.sym 151927 U$$2.picorv32.reg_pc[2]
.sym 151930 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[2]
.sym 151931 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[2]
.sym 151932 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 151933 $abc$27913$new_n2703_
.sym 151934 $abc$27913$new_n2802_
.sym 151935 $abc$27913$new_n2803_
.sym 151936 $abc$27913$new_n2804_
.sym 151938 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[7]
.sym 151939 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[7]
.sym 151940 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 151941 $abc$27913$new_n2703_
.sym 151942 $abc$27913$new_n2717_
.sym 151943 $abc$27913$new_n2701_
.sym 151944 U$$2.picorv32.pcpi_rs1[2]
.sym 151945 $abc$27913$new_n2898_
.sym 151946 U$$2.picorv32.pcpi_rs1[8]
.sym 151947 $abc$27913$new_n2701_
.sym 151948 $abc$27913$new_n2854_
.sym 151949 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14141[1]_new_inv_
.sym 151950 $abc$27913$new_n2717_
.sym 151951 $abc$27913$new_n2701_
.sym 151952 U$$2.picorv32.pcpi_rs1[23]
.sym 151954 $abc$27913$new_n2717_
.sym 151955 $abc$27913$new_n2701_
.sym 151956 U$$2.picorv32.pcpi_rs1[16]
.sym 151958 U$$2.picorv32.pcpi_rs1[4]
.sym 151959 $abc$27913$new_n2701_
.sym 151960 $abc$27913$new_n2880_
.sym 151961 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14161[1]_new_inv_
.sym 151962 $abc$27913$new_n2758_
.sym 151963 $abc$27913$new_n2759_
.sym 151964 $abc$27913$new_n2760_
.sym 151966 $abc$27913$new_n2822_
.sym 151967 $abc$27913$new_n2823_
.sym 151968 $abc$27913$new_n2824_
.sym 151970 $abc$27913$new_n2709_
.sym 151971 U$$2.picorv32.reg_pc[13]
.sym 151972 $abc$27913$new_n2701_
.sym 151973 U$$2.picorv32.pcpi_rs1[13]
.sym 151974 U$$2.picorv32.pcpi_rs1[10]
.sym 151975 $abc$27913$new_n2701_
.sym 151976 $abc$27913$new_n2842_
.sym 151977 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14131[1]_new_inv_
.sym 151978 $abc$27913$new_n2717_
.sym 151979 $abc$27913$new_n2701_
.sym 151980 U$$2.picorv32.pcpi_rs1[6]
.sym 151981 $abc$27913$new_n2872_
.sym 151982 U$$2.picorv32.pcpi_rs1[8]
.sym 151983 $abc$27913$new_n2717_
.sym 151984 $abc$27913$new_n2856_
.sym 151986 U$$2.picorv32.pcpi_rs1[7]
.sym 151987 U$$2.picorv32.pcpi_rs1[5]
.sym 151988 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 151989 $abc$27913$new_n2597_
.sym 151990 $abc$27913$new_n2828_
.sym 151991 $abc$27913$new_n4645_
.sym 151992 $abc$27913$new_n4644_
.sym 151994 $abc$27913$new_n2719_
.sym 151995 $abc$27913$new_n4627_
.sym 151996 $abc$27913$new_n4626_
.sym 151998 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 151999 U$$2.picorv32.cpu_state[4]
.sym 152000 $abc$27913$new_n2701_
.sym 152001 U$$2.picorv32.pcpi_rs1[12]
.sym 152002 $abc$27913$new_n2867_
.sym 152003 $abc$27913$new_n2870_
.sym 152004 $abc$27913$new_n2871_
.sym 152005 $abc$27913$new_n4652_
.sym 152006 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 152007 U$$2.picorv32.cpu_state[4]
.sym 152008 $abc$27913$new_n2701_
.sym 152009 U$$2.picorv32.pcpi_rs1[29]
.sym 152010 U$$2.picorv32.mem_wordsize[0]
.sym 152011 $abc$27913$new_n2701_
.sym 152012 $abc$27913$new_n2917_
.sym 152013 $abc$27913$new_n2916_
.sym 152014 $abc$27913$new_n2717_
.sym 152015 $abc$27913$new_n2701_
.sym 152016 U$$2.picorv32.pcpi_rs1[1]
.sym 152017 $abc$27913$new_n2905_
.sym 152018 U$$2.picorv32.mem_wordsize[1]
.sym 152019 $abc$27913$new_n2701_
.sym 152020 $abc$27913$new_n2914_
.sym 152021 $abc$27913$new_n2913_
.sym 152022 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152023 U$$2.picorv32.cpu_state[5]
.sym 152024 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152025 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[1]
.sym 152026 $abc$27913$new_n2717_
.sym 152027 $abc$27913$new_n2701_
.sym 152028 U$$2.picorv32.pcpi_rs1[15]
.sym 152029 $abc$27913$new_n2813_
.sym 152030 $abc$27913$new_n2717_
.sym 152031 $abc$27913$new_n2701_
.sym 152032 U$$2.picorv32.pcpi_rs1[0]
.sym 152034 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 152035 U$$2.picorv32.cpu_state[4]
.sym 152036 $abc$27913$new_n2701_
.sym 152037 U$$2.picorv32.pcpi_rs1[28]
.sym 152038 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152039 U$$2.picorv32.cpu_state[5]
.sym 152040 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152041 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[0]
.sym 152042 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152046 U$$2.picorv32.reg_pc[27]
.sym 152047 $abc$27913$new_n2709_
.sym 152048 $abc$27913$new_n2736_
.sym 152049 $abc$27913$new_n2737_
.sym 152050 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152051 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 152054 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[15]
.sym 152055 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[15]
.sym 152056 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 152057 $abc$27913$new_n2703_
.sym 152058 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[6]
.sym 152059 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[6]
.sym 152060 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 152061 $abc$27913$new_n2703_
.sym 152062 U$$2.picorv32.pcpi_rs1[16]
.sym 152063 U$$2.picorv32.pcpi_rs1[14]
.sym 152064 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 152065 $abc$27913$new_n2597_
.sym 152066 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[11]
.sym 152067 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[11]
.sym 152068 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 152069 $abc$27913$new_n2703_
.sym 152070 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 152071 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 152072 U$$2.picorv32.latched_store
.sym 152073 U$$2.picorv32.alu_wait
.sym 152081 $abc$27913$auto$dff2dffe.cc:175:make_patterns_logic$25299
.sym 152082 U$$2.picorv32.latched_store
.sym 152083 U$$2.picorv32.cpu_state[2]
.sym 152084 U$$2.picorv32.cpu_state[6]
.sym 152085 U$$2.picorv32.cpu_state[4]
.sym 152086 U$$2.picorv32.cpu_state[5]
.sym 152087 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24452
.sym 152088 cd_sync.ready
.sym 152090 U$$2.picorv32.cpu_state[6]
.sym 152091 cd_sync.ready
.sym 152092 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 152094 U$$2.picorv32.cpu_state[3]
.sym 152095 $abc$27913$techmap\U$$2.picorv32.$procmux$2606_Y_new_
.sym 152096 $abc$27913$new_n2919_
.sym 152097 $abc$27913$new_n2927_
.sym 152098 U$$2.picorv32.cpu_state[6]
.sym 152099 U$$2.picorv32.cpu_state[0]
.sym 152100 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152101 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 152102 U$$2.picorv32.mem_rdata_q[13]
.sym 152103 U$$2.picorv32.mem_rdata_q[14]
.sym 152104 U$$2.picorv32.mem_rdata_q[12]
.sym 152106 U$$2.picorv32.cpu_state[4]
.sym 152107 U$$2.picorv32.cpu_state[2]
.sym 152108 U$$2.picorv32.cpu_state[6]
.sym 152109 U$$2.picorv32.cpu_state[5]
.sym 152110 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_wdata[0:0]
.sym 152111 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 152114 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 152115 U$$2.picorv32.alu_wait
.sym 152116 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 152118 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_wdata[0:0]
.sym 152122 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 152123 $abc$27913$new_n2604_
.sym 152126 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$7535_new_inv_
.sym 152127 cd_sync.ready
.sym 152130 U$$2.picorv32.cpu_state[4]
.sym 152131 U$$2.picorv32.cpu_state[2]
.sym 152132 U$$2.picorv32.cpu_state[1]
.sym 152133 U$$2.picorv32.cpu_state[3]
.sym 152134 U$$2.picorv32.instr_jalr
.sym 152138 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 152139 U$$2.picorv32.cpu_state[6]
.sym 152142 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 152143 U$$2.picorv32.cpu_state[2]
.sym 152146 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 152147 $abc$27913$new_n3261_
.sym 152148 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 152149 U$$2.picorv32.cpu_state[2]
.sym 152150 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 152151 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 152154 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 152155 cd_sync.ready
.sym 152158 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 152159 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 152160 U$$2.picorv32.alu_wait
.sym 152161 U$$2.picorv32.cpu_state[3]
.sym 152162 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$24476
.sym 152163 U$$2.picorv32.cpu_state[0]
.sym 152164 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$7535_new_inv_
.sym 152165 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rinst[0:0]_new_
.sym 152166 $abc$27913$new_n2919_
.sym 152167 $abc$27913$new_n4247_
.sym 152168 $abc$27913$new_n4248_
.sym 152169 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 152178 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24524[0]
.sym 152179 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24542[2]
.sym 152180 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$24554[3]_new_inv_
.sym 152606 U$$2.picorv32.pcpi_mul.next_rs1[62]
.sym 152607 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 152608 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 152622 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 152623 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 152624 U$$2.picorv32.pcpi_rs1[31]
.sym 152625 U$$2.picorv32.pcpi_rs2[31]
.sym 152626 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 152646 U$$2.picorv32.pcpi_rs1[27]
.sym 152647 U$$2.picorv32.pcpi_rs2[27]
.sym 152650 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 152658 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 152659 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 152660 U$$2.picorv32.pcpi_rs1[26]
.sym 152661 U$$2.picorv32.pcpi_rs2[26]
.sym 152662 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 152663 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[26]_new_
.sym 152666 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 152667 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[27]_new_
.sym 152670 U$$2.picorv32.mem_la_wdata[0]
.sym 152674 U$$2.picorv32.pcpi_rs1[26]
.sym 152675 U$$2.picorv32.pcpi_rs2[26]
.sym 152678 U$$2.picorv32.pcpi_mul.next_rs1[1]
.sym 152679 U$$2.picorv32.pcpi_rs1[1]
.sym 152680 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 152682 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[26]_new_
.sym 152683 U$$2.picorv32.pcpi_rs1[19]
.sym 152684 U$$2.picorv32.pcpi_rs2[19]
.sym 152685 $abc$27913$new_n3236_
.sym 152686 U$$2.picorv32.pcpi_mul.next_rs1[0]
.sym 152687 U$$2.picorv32.pcpi_rs1[0]
.sym 152688 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 152690 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 152691 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[4]_new_
.sym 152694 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[4]_new_
.sym 152695 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[14]_new_
.sym 152696 $abc$27913$new_n3234_
.sym 152697 $abc$27913$new_n3239_
.sym 152698 U$$2.picorv32.pcpi_rs1[4]
.sym 152699 U$$2.picorv32.mem_la_wdata[4]
.sym 152702 U$$2.picorv32.mem_la_wdata[4]
.sym 152706 U$$2.picorv32.mem_la_wdata[2]
.sym 152711 U$$2.picorv32.pcpi_rs1[0]
.sym 152712 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 152715 U$$2.picorv32.pcpi_rs1[1]
.sym 152716 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[1]
.sym 152719 U$$2.picorv32.pcpi_rs1[2]
.sym 152720 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[2]
.sym 152723 U$$2.picorv32.pcpi_rs1[3]
.sym 152724 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[3]
.sym 152727 U$$2.picorv32.pcpi_rs1[4]
.sym 152728 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[4]
.sym 152731 U$$2.picorv32.pcpi_rs1[5]
.sym 152732 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[5]
.sym 152735 U$$2.picorv32.pcpi_rs1[6]
.sym 152736 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[6]
.sym 152739 U$$2.picorv32.pcpi_rs1[7]
.sym 152740 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[7]
.sym 152743 U$$2.picorv32.pcpi_rs1[8]
.sym 152744 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[8]
.sym 152747 U$$2.picorv32.pcpi_rs1[9]
.sym 152748 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[9]
.sym 152751 U$$2.picorv32.pcpi_rs1[10]
.sym 152752 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[10]
.sym 152755 U$$2.picorv32.pcpi_rs1[11]
.sym 152756 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[11]
.sym 152759 U$$2.picorv32.pcpi_rs1[12]
.sym 152760 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[12]
.sym 152763 U$$2.picorv32.pcpi_rs1[13]
.sym 152764 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[13]
.sym 152767 U$$2.picorv32.pcpi_rs1[14]
.sym 152768 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[14]
.sym 152771 U$$2.picorv32.pcpi_rs1[15]
.sym 152772 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[15]
.sym 152775 U$$2.picorv32.pcpi_rs1[16]
.sym 152776 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[16]
.sym 152779 U$$2.picorv32.pcpi_rs1[17]
.sym 152780 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[17]
.sym 152783 U$$2.picorv32.pcpi_rs1[18]
.sym 152784 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[18]
.sym 152787 U$$2.picorv32.pcpi_rs1[19]
.sym 152788 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[19]
.sym 152791 U$$2.picorv32.pcpi_rs1[20]
.sym 152792 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[20]
.sym 152795 U$$2.picorv32.pcpi_rs1[21]
.sym 152796 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[21]
.sym 152799 U$$2.picorv32.pcpi_rs1[22]
.sym 152800 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[22]
.sym 152803 U$$2.picorv32.pcpi_rs1[23]
.sym 152804 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[23]
.sym 152807 U$$2.picorv32.pcpi_rs1[24]
.sym 152808 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[24]
.sym 152811 U$$2.picorv32.pcpi_rs1[25]
.sym 152812 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[25]
.sym 152815 U$$2.picorv32.pcpi_rs1[26]
.sym 152816 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[26]
.sym 152819 U$$2.picorv32.pcpi_rs1[27]
.sym 152820 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[27]
.sym 152823 U$$2.picorv32.pcpi_rs1[28]
.sym 152824 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[28]
.sym 152827 U$$2.picorv32.pcpi_rs1[29]
.sym 152828 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[29]
.sym 152831 U$$2.picorv32.pcpi_rs1[30]
.sym 152832 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[30]
.sym 152835 $PACKER_VCC_NET
.sym 152837 $nextpnr_ICESTORM_LC_0$I3
.sym 152839 U$$2.picorv32.pcpi_rs1[31]
.sym 152840 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[31]
.sym 152841 $nextpnr_ICESTORM_LC_0$COUT
.sym 152845 $nextpnr_ICESTORM_LC_1$I3
.sym 152846 U$$2.picorv32.pcpi_rs2[17]
.sym 152850 U$$2.picorv32.pcpi_rs2[9]
.sym 152854 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[21]
.sym 152855 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[21]
.sym 152856 U$$2.picorv32.instr_sub
.sym 152858 $abc$27913$auto$alumacc.cc:415:extract_cmp_alu$4900[31]
.sym 152859 $abc$27913$auto$alumacc.cc:491:replace_alu$4944[31]
.sym 152860 $auto$alumacc.cc:474:replace_alu$4942.C[31]
.sym 152862 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[16]
.sym 152863 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[16]
.sym 152864 U$$2.picorv32.instr_sub
.sym 152866 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[23]
.sym 152867 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[23]
.sym 152868 U$$2.picorv32.instr_sub
.sym 152870 U$$2.picorv32.pcpi_rs2[31]
.sym 152874 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[28]
.sym 152875 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[28]
.sym 152876 U$$2.picorv32.instr_sub
.sym 152878 U$$2.picorv32.pcpi_rs2[26]
.sym 152882 U$$2.picorv32.pcpi_rs2[23]
.sym 152886 U$$2.picorv32.pcpi_rs2[30]
.sym 152890 U$$2.picorv32.pcpi_rs2[24]
.sym 152894 U$$2.picorv32.pcpi_rs2[27]
.sym 152898 U$$2.picorv32.alu_add_sub[1]
.sym 152899 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 152900 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13033[1]_new_
.sym 152901 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13033[0]_new_inv_
.sym 152902 U$$2.picorv32.pcpi_rs2[28]
.sym 152906 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 152907 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 152908 U$$2.picorv32.pcpi_rs1[1]
.sym 152909 U$$2.picorv32.mem_la_wdata[1]
.sym 152910 U$$2.picorv32.reg_pc[21]
.sym 152911 $abc$27913$new_n2709_
.sym 152912 $abc$27913$new_n2774_
.sym 152913 $abc$27913$new_n2775_
.sym 152914 U$$2.picorv32.pcpi_rs2[19]
.sym 152918 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[5]
.sym 152919 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[5]
.sym 152920 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 152921 $abc$27913$new_n2703_
.sym 152922 U$$2.picorv32.pcpi_rs1[22]
.sym 152923 U$$2.picorv32.pcpi_rs1[20]
.sym 152924 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 152925 $abc$27913$new_n2597_
.sym 152926 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 152927 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 152930 U$$2.picorv32.pcpi_rs1[1]
.sym 152931 U$$2.picorv32.mem_la_wdata[1]
.sym 152934 $abc$27913$new_n2717_
.sym 152935 $abc$27913$new_n2701_
.sym 152936 U$$2.picorv32.pcpi_rs1[19]
.sym 152937 $abc$27913$new_n2788_
.sym 152938 U$$2.picorv32.reg_pc[20]
.sym 152939 $abc$27913$new_n2709_
.sym 152940 $abc$27913$new_n2780_
.sym 152941 $abc$27913$new_n2781_
.sym 152942 U$$2.picorv32.pcpi_rs1[3]
.sym 152943 U$$2.picorv32.pcpi_rs1[1]
.sym 152944 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 152945 $abc$27913$new_n2597_
.sym 152946 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[4]
.sym 152947 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[4]
.sym 152948 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 152949 $abc$27913$new_n2703_
.sym 152950 $abc$27913$new_n2709_
.sym 152951 U$$2.picorv32.reg_pc[19]
.sym 152954 U$$2.picorv32.pcpi_rs1[30]
.sym 152955 $abc$27913$new_n2717_
.sym 152956 $abc$27913$new_n2714_
.sym 152958 $abc$27913$auto$alumacc.cc:491:replace_alu$4954[31]
.sym 152962 U$$2.picorv32.pcpi_rs1[21]
.sym 152963 U$$2.picorv32.pcpi_rs1[19]
.sym 152964 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 152965 $abc$27913$new_n2597_
.sym 152966 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152967 U$$2.picorv32.cpu_state[5]
.sym 152968 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152969 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[2]
.sym 152970 $abc$27913$new_n2717_
.sym 152971 $abc$27913$new_n2701_
.sym 152972 U$$2.picorv32.pcpi_rs1[21]
.sym 152974 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152975 U$$2.picorv32.cpu_state[5]
.sym 152976 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152977 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[16]
.sym 152978 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152979 U$$2.picorv32.cpu_state[5]
.sym 152980 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152981 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[8]
.sym 152982 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152983 U$$2.picorv32.cpu_state[5]
.sym 152984 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152985 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[4]
.sym 152986 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152987 U$$2.picorv32.cpu_state[5]
.sym 152988 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152989 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[24]
.sym 152990 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152991 U$$2.picorv32.cpu_state[5]
.sym 152992 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 152993 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[13]
.sym 152994 U$$2.picorv32.pcpi_rs1[30]
.sym 152995 $abc$27913$new_n2701_
.sym 152996 $abc$27913$new_n2712_
.sym 152997 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14031[1]_new_inv_
.sym 152998 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 152999 U$$2.picorv32.cpu_state[5]
.sym 153000 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153001 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[10]
.sym 153002 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153003 U$$2.picorv32.cpu_state[5]
.sym 153004 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 153005 U$$2.picorv32.cpu_state[6]
.sym 153006 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153007 U$$2.picorv32.cpu_state[5]
.sym 153008 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153009 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[12]
.sym 153010 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153011 U$$2.picorv32.cpu_state[5]
.sym 153012 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153013 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[23]
.sym 153014 $abc$27913$new_n2764_
.sym 153015 $abc$27913$new_n4636_
.sym 153016 $abc$27913$new_n4635_
.sym 153018 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153019 U$$2.picorv32.cpu_state[5]
.sym 153020 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153021 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[30]
.sym 153022 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153023 U$$2.picorv32.cpu_state[5]
.sym 153024 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153025 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[22]
.sym 153026 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153027 U$$2.picorv32.cpu_state[5]
.sym 153028 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153029 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[6]
.sym 153030 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153031 U$$2.picorv32.cpu_state[5]
.sym 153032 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153033 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[29]
.sym 153034 $abc$27913$new_n2726_
.sym 153035 $abc$27913$new_n4630_
.sym 153036 $abc$27913$new_n4629_
.sym 153038 U$$2.picorv32.instr_lh
.sym 153039 U$$2.picorv32.instr_lhu
.sym 153040 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153042 U$$2.picorv32.mem_do_prefetch
.sym 153043 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 153044 U$$2.picorv32.mem_do_rdata
.sym 153046 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153047 U$$2.picorv32.cpu_state[5]
.sym 153048 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153049 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[15]
.sym 153050 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153051 U$$2.picorv32.cpu_state[5]
.sym 153052 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153053 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[28]
.sym 153054 $abc$27913$new_n2808_
.sym 153055 $abc$27913$new_n2811_
.sym 153056 $abc$27913$new_n2812_
.sym 153057 $abc$27913$new_n4640_
.sym 153058 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153059 U$$2.picorv32.cpu_state[5]
.sym 153060 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153061 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[27]
.sym 153062 U$$2.picorv32.instr_lw
.sym 153063 U$$2.picorv32.instr_lhu
.sym 153064 U$$2.picorv32.instr_lh
.sym 153065 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153066 U$$2.picorv32.instr_bgeu
.sym 153067 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 153068 U$$2.picorv32.alu_ltu
.sym 153070 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153071 U$$2.picorv32.instr_sh
.sym 153072 U$$2.picorv32.cpu_state[5]
.sym 153074 U$$2.picorv32.instr_sw
.sym 153075 U$$2.picorv32.instr_sh
.sym 153076 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153077 U$$2.picorv32.cpu_state[5]
.sym 153078 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 153079 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 153082 U$$2.picorv32.mem_rdata_q[13]
.sym 153083 U$$2.picorv32.mem_rdata_q[12]
.sym 153084 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 153085 U$$2.picorv32.mem_rdata_q[14]
.sym 153086 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 153087 cd_sync.ready
.sym 153090 U$$2.picorv32.mem_rdata_q[13]
.sym 153091 U$$2.picorv32.mem_rdata_q[14]
.sym 153092 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 153093 U$$2.picorv32.mem_rdata_q[12]
.sym 153094 U$$2.picorv32.latched_is_lb
.sym 153095 U$$2.picorv32.instr_lb
.sym 153096 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 153097 U$$2.picorv32.cpu_state[6]
.sym 153098 U$$2.picorv32.instr_jalr
.sym 153099 U$$2.picorv32.instr_bltu
.sym 153100 U$$2.picorv32.instr_bgeu
.sym 153101 U$$2.picorv32.instr_bge
.sym 153110 U$$2.picorv32.instr_sw
.sym 153111 U$$2.picorv32.instr_sh
.sym 153112 $abc$27913$new_n2587_
.sym 153118 U$$2.picorv32.latched_is_lh
.sym 153119 U$$2.picorv32.instr_lh
.sym 153120 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 153121 U$$2.picorv32.cpu_state[6]
.sym 153125 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 153126 U$$2.picorv32.mem_do_prefetch
.sym 153127 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 153128 U$$2.picorv32.cpu_state[6]
.sym 153129 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 153130 U$$2.picorv32.cpu_state[2]
.sym 153131 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$11779[2]_new_
.sym 153132 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 153133 $abc$27913$new_n3013_
.sym 153134 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$11779[2]_new_
.sym 153135 U$$2.picorv32.is_slli_srli_srai
.sym 153136 U$$2.picorv32.is_lui_auipc_jal
.sym 153137 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 153138 $abc$27913$new_n2597_
.sym 153139 $abc$27913$new_n2581_
.sym 153140 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 153142 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14403_new_inv_
.sym 153143 U$$2.picorv32.is_sll_srl_sra
.sym 153144 U$$2.picorv32.is_slli_srli_srai
.sym 153145 U$$2.picorv32.cpu_state[2]
.sym 153146 $abc$27913$new_n2594_
.sym 153147 $abc$27913$new_n2595_
.sym 153150 U$$2.picorv32.instr_lbu
.sym 153151 U$$2.picorv32.instr_lh
.sym 153152 U$$2.picorv32.instr_lb
.sym 153153 U$$2.picorv32.instr_beq
.sym 153154 $abc$27913$techmap\U$$2.picorv32.$0\is_lui_auipc_jal[0:0]
.sym 153155 $abc$27913$new_n2593_
.sym 153156 $abc$27913$new_n2585_
.sym 153157 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 153158 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 153159 $abc$27913$new_n3265_
.sym 153160 U$$2.picorv32.is_lui_auipc_jal
.sym 153161 U$$2.picorv32.cpu_state[2]
.sym 153162 $abc$27913$new_n3271_
.sym 153163 U$$2.picorv32.is_alu_reg_imm
.sym 153166 U$$2.picorv32.mem_rdata_q[13]
.sym 153167 U$$2.picorv32.mem_rdata_q[12]
.sym 153168 U$$2.picorv32.is_alu_reg_imm
.sym 153169 U$$2.picorv32.instr_jalr
.sym 153170 U$$2.picorv32.is_slli_srli_srai
.sym 153171 U$$2.picorv32.is_lui_auipc_jal
.sym 153172 U$$2.picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 153173 U$$2.picorv32.is_sb_sh_sw
.sym 153174 U$$2.picorv32.mem_do_prefetch
.sym 153175 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 153176 U$$2.picorv32.cpu_state[5]
.sym 153177 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 153178 U$$2.picorv32.mem_rdata_q[13]
.sym 153179 U$$2.picorv32.mem_rdata_q[12]
.sym 153180 U$$2.picorv32.mem_rdata_q[14]
.sym 153181 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 153182 $abc$27913$auto$simplemap.cc:168:logic_reduce$10606_new_inv_
.sym 153183 U$$2.picorv32.is_sll_srl_sra
.sym 153184 U$$2.picorv32.is_sb_sh_sw
.sym 153185 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14403_new_inv_
.sym 153186 $abc$27913$new_n3271_
.sym 153187 U$$2.picorv32.is_alu_reg_reg
.sym 153190 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$9577_new_
.sym 153191 $abc$27913$auto$fsm_map.cc:118:implement_pattern_cache$5071_new_
.sym 153198 $abc$27913$techmap\U$$2.picorv32.$procmux$2310_Y
.sym 153199 $abc$27913$new_n3263_
.sym 153200 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 153202 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$11779[2]_new_
.sym 153203 $abc$27913$auto$fsm_map.cc:74:implement_pattern_cache$4982_new_
.sym 153204 $abc$27913$new_n3261_
.sym 153205 U$$2.picorv32.cpu_state[2]
.sym 153638 U$$2.picorv32.pcpi_mul.next_rs1[32]
.sym 153639 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 153640 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153646 U$$2.picorv32.pcpi_mul.next_rs1[29]
.sym 153647 U$$2.picorv32.pcpi_rs1[29]
.sym 153648 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153654 U$$2.picorv32.pcpi_mul.next_rs1[31]
.sym 153655 U$$2.picorv32.pcpi_rs1[31]
.sym 153656 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153658 U$$2.picorv32.pcpi_mul.next_rs1[33]
.sym 153659 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 153660 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153666 U$$2.picorv32.pcpi_mul.next_rs1[30]
.sym 153667 U$$2.picorv32.pcpi_rs1[30]
.sym 153668 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153674 U$$2.picorv32.pcpi_mul.next_rs1[26]
.sym 153675 U$$2.picorv32.pcpi_rs1[26]
.sym 153676 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153682 U$$2.picorv32.pcpi_mul.next_rs1[28]
.sym 153683 U$$2.picorv32.pcpi_rs1[28]
.sym 153684 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153689 $abc$27913$auto$rtlil.cc:1969:NotGate$27487
.sym 153694 U$$2.picorv32.pcpi_mul.next_rs1[27]
.sym 153695 U$$2.picorv32.pcpi_rs1[27]
.sym 153696 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153706 U$$2.picorv32.pcpi_mul.next_rs1[2]
.sym 153707 U$$2.picorv32.pcpi_rs1[2]
.sym 153708 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153710 U$$2.picorv32.pcpi_mul.next_rs1[3]
.sym 153711 U$$2.picorv32.pcpi_rs1[3]
.sym 153712 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153714 U$$2.picorv32.pcpi_mul.next_rs1[25]
.sym 153715 U$$2.picorv32.pcpi_rs1[25]
.sym 153716 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153718 U$$2.picorv32.pcpi_mul.next_rs1[22]
.sym 153719 U$$2.picorv32.pcpi_rs1[22]
.sym 153720 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153722 U$$2.picorv32.pcpi_mul.next_rs1[23]
.sym 153723 U$$2.picorv32.pcpi_rs1[23]
.sym 153724 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153729 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 153730 U$$2.picorv32.pcpi_mul.next_rs1[24]
.sym 153731 U$$2.picorv32.pcpi_rs1[24]
.sym 153732 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153734 U$$2.picorv32.mem_la_wdata[0]
.sym 153738 U$$2.picorv32.pcpi_mul.next_rs1[7]
.sym 153739 U$$2.picorv32.pcpi_rs1[7]
.sym 153740 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153742 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 153743 U$$2.picorv32.pcpi_rs1[23]
.sym 153744 U$$2.picorv32.pcpi_rs2[23]
.sym 153746 U$$2.picorv32.pcpi_mul.next_rs1[6]
.sym 153747 U$$2.picorv32.pcpi_rs1[6]
.sym 153748 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153750 U$$2.picorv32.pcpi_mul.next_rs1[4]
.sym 153751 U$$2.picorv32.pcpi_rs1[4]
.sym 153752 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153754 U$$2.picorv32.pcpi_mul.next_rs1[5]
.sym 153755 U$$2.picorv32.pcpi_rs1[5]
.sym 153756 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153758 U$$2.picorv32.pcpi_mul.next_rs1[21]
.sym 153759 U$$2.picorv32.pcpi_rs1[21]
.sym 153760 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 153766 U$$2.picorv32.pcpi_rs2[10]
.sym 153770 U$$2.picorv32.alu_add_sub[23]
.sym 153771 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 153772 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12859[1]_new_
.sym 153773 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12859[0]_new_inv_
.sym 153774 U$$2.picorv32.pcpi_rs2[11]
.sym 153778 U$$2.picorv32.pcpi_rs2[13]
.sym 153782 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 153783 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 153784 U$$2.picorv32.pcpi_rs1[25]
.sym 153785 U$$2.picorv32.pcpi_rs2[25]
.sym 153786 U$$2.picorv32.pcpi_rs2[12]
.sym 153790 U$$2.picorv32.alu_add_sub[25]
.sym 153791 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 153792 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12849[1]_new_
.sym 153793 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12849[0]_new_inv_
.sym 153794 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 153795 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 153796 U$$2.picorv32.pcpi_rs1[23]
.sym 153797 U$$2.picorv32.pcpi_rs2[23]
.sym 153798 U$$2.picorv32.alu_add_sub[11]
.sym 153799 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 153800 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12983[1]_new_
.sym 153801 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12983[0]_new_inv_
.sym 153802 U$$2.picorv32.pcpi_rs1[16]
.sym 153803 U$$2.picorv32.pcpi_rs2[16]
.sym 153806 U$$2.picorv32.alu_add_sub[16]
.sym 153807 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 153808 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12935[1]_new_
.sym 153809 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12935[0]_new_inv_
.sym 153810 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[2]
.sym 153811 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[2]
.sym 153812 U$$2.picorv32.instr_sub
.sym 153814 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 153815 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[16]_new_
.sym 153818 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 153819 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 153820 U$$2.picorv32.pcpi_rs1[16]
.sym 153821 U$$2.picorv32.pcpi_rs2[16]
.sym 153822 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[11]
.sym 153823 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[11]
.sym 153824 U$$2.picorv32.instr_sub
.sym 153826 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 153827 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 153828 U$$2.picorv32.pcpi_rs1[11]
.sym 153829 U$$2.picorv32.pcpi_rs2[11]
.sym 153830 $abc$27913$new_n3206_
.sym 153831 $abc$27913$new_n3215_
.sym 153832 $abc$27913$new_n3224_
.sym 153833 $abc$27913$new_n3233_
.sym 153834 U$$2.picorv32.pcpi_rs2[21]
.sym 153838 U$$2.picorv32.pcpi_rs2[16]
.sym 153842 U$$2.picorv32.pcpi_rs1[21]
.sym 153843 U$$2.picorv32.pcpi_rs2[21]
.sym 153846 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[16]_new_
.sym 153847 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[27]_new_
.sym 153848 $abc$27913$new_n3207_
.sym 153849 $abc$27913$new_n3214_
.sym 153850 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[17]
.sym 153851 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[17]
.sym 153852 U$$2.picorv32.instr_sub
.sym 153854 U$$2.picorv32.pcpi_rs1[23]
.sym 153855 U$$2.picorv32.pcpi_rs2[23]
.sym 153856 U$$2.picorv32.pcpi_rs1[29]
.sym 153857 U$$2.picorv32.pcpi_rs2[29]
.sym 153858 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 153859 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[21]_new_
.sym 153862 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 153863 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 153864 U$$2.picorv32.pcpi_rs1[2]
.sym 153865 U$$2.picorv32.mem_la_wdata[2]
.sym 153866 U$$2.picorv32.alu_add_sub[13]
.sym 153867 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 153868 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12964[1]_new_
.sym 153869 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12964[0]_new_inv_
.sym 153870 U$$2.picorv32.alu_add_sub[2]
.sym 153871 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 153872 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13023[1]_new_
.sym 153873 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13023[0]_new_inv_
.sym 153874 U$$2.picorv32.pcpi_rs1[7]
.sym 153875 U$$2.picorv32.mem_la_wdata[7]
.sym 153876 U$$2.picorv32.pcpi_rs1[12]
.sym 153877 U$$2.picorv32.pcpi_rs2[12]
.sym 153878 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 153879 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 153880 U$$2.picorv32.pcpi_rs1[13]
.sym 153881 U$$2.picorv32.pcpi_rs2[13]
.sym 153882 U$$2.picorv32.pcpi_rs2[25]
.sym 153886 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 153887 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 153888 U$$2.picorv32.pcpi_rs1[21]
.sym 153889 U$$2.picorv32.pcpi_rs2[21]
.sym 153890 U$$2.picorv32.alu_add_sub[21]
.sym 153891 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 153892 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12879[1]_new_
.sym 153893 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12879[0]_new_inv_
.sym 153894 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 153895 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[2]_new_
.sym 153902 U$$2.picorv32.pcpi_rs1[13]
.sym 153903 U$$2.picorv32.pcpi_rs2[13]
.sym 153906 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 153907 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[13]_new_
.sym 153910 U$$2.picorv32.is_compare
.sym 153911 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 153912 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 153913 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 153914 $abc$27913$U$$2.picorv32.alu_out_0_new_inv_
.sym 153915 U$$2.picorv32.is_compare
.sym 153916 $abc$27913$new_n3580_
.sym 153918 U$$2.picorv32.pcpi_rs1[2]
.sym 153919 U$$2.picorv32.mem_la_wdata[2]
.sym 153922 U$$2.picorv32.pcpi_rs2[29]
.sym 153929 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 153930 U$$2.picorv32.pcpi_rs1[24]
.sym 153931 $abc$27913$new_n2717_
.sym 153932 $abc$27913$new_n2756_
.sym 153933 $abc$27913$new_n2755_
.sym 153937 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 153941 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 153942 U$$2.picorv32.pcpi_rs1[25]
.sym 153943 U$$2.picorv32.pcpi_rs1[23]
.sym 153944 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 153945 $abc$27913$new_n2597_
.sym 153950 U$$2.picorv32.reg_pc[24]
.sym 153951 $abc$27913$new_n2709_
.sym 153952 $abc$27913$new_n2754_
.sym 153954 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[8]
.sym 153955 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[8]
.sym 153956 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 153957 $abc$27913$new_n2703_
.sym 153958 U$$2.picorv32.pcpi_rs1[20]
.sym 153959 U$$2.picorv32.pcpi_rs1[18]
.sym 153960 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 153961 $abc$27913$new_n2597_
.sym 153962 U$$2.picorv32.pcpi_rs1[4]
.sym 153963 U$$2.picorv32.pcpi_rs1[2]
.sym 153964 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 153965 $abc$27913$new_n2597_
.sym 153966 U$$2.picorv32.reg_pc[18]
.sym 153967 $abc$27913$new_n2709_
.sym 153968 $abc$27913$new_n2792_
.sym 153970 $abc$27913$new_n2783_
.sym 153971 $abc$27913$new_n2785_
.sym 153972 $abc$27913$new_n2787_
.sym 153973 $abc$27913$new_n4638_
.sym 153974 $abc$27913$new_n2709_
.sym 153975 U$$2.picorv32.reg_pc[3]
.sym 153978 U$$2.picorv32.pcpi_rs1[24]
.sym 153979 $abc$27913$new_n2701_
.sym 153980 $abc$27913$new_n2752_
.sym 153981 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14061[1]_new_inv_
.sym 153982 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[3]
.sym 153983 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[3]
.sym 153984 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 153985 $abc$27913$new_n2703_
.sym 153986 $abc$27913$new_n2709_
.sym 153987 U$$2.picorv32.reg_pc[11]
.sym 153990 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 153991 U$$2.picorv32.cpu_state[5]
.sym 153992 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 153993 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[19]
.sym 153994 $abc$27913$new_n2717_
.sym 153995 $abc$27913$new_n2701_
.sym 153996 U$$2.picorv32.pcpi_rs1[11]
.sym 153997 $abc$27913$new_n2840_
.sym 153998 $abc$27913$new_n2709_
.sym 153999 U$$2.picorv32.reg_pc[17]
.sym 154000 $abc$27913$new_n2701_
.sym 154001 U$$2.picorv32.pcpi_rs1[17]
.sym 154002 $abc$27913$new_n2717_
.sym 154003 $abc$27913$new_n2701_
.sym 154004 U$$2.picorv32.pcpi_rs1[3]
.sym 154005 $abc$27913$new_n2891_
.sym 154006 $abc$27913$new_n2709_
.sym 154007 U$$2.picorv32.reg_pc[9]
.sym 154008 $abc$27913$new_n2701_
.sym 154009 U$$2.picorv32.pcpi_rs1[9]
.sym 154010 U$$2.picorv32.pcpi_rs1[18]
.sym 154011 $abc$27913$new_n2701_
.sym 154012 $abc$27913$new_n2790_
.sym 154013 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$14091[1]_new_inv_
.sym 154014 $abc$27913$new_n2771_
.sym 154015 $abc$27913$new_n2772_
.sym 154016 $abc$27913$new_n2773_
.sym 154018 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 154019 U$$2.picorv32.cpu_state[5]
.sym 154020 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 154021 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[21]
.sym 154022 U$$2.picorv32.mem_do_prefetch
.sym 154023 $abc$27913$auto$simplemap.cc:250:simplemap_eqne$9421[4]_new_inv_
.sym 154024 U$$2.picorv32.mem_do_wdata
.sym 154026 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 154027 U$$2.picorv32.cpu_state[4]
.sym 154028 $abc$27913$new_n2701_
.sym 154029 U$$2.picorv32.pcpi_rs1[7]
.sym 154030 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_rdata[0:0]_new_
.sym 154031 U$$2.picorv32.cpu_state[6]
.sym 154034 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 154035 U$$2.picorv32.cpu_state[4]
.sym 154036 $abc$27913$new_n2701_
.sym 154037 U$$2.picorv32.pcpi_rs1[22]
.sym 154038 $abc$27913$new_n2874_
.sym 154039 $abc$27913$new_n2875_
.sym 154040 $abc$27913$new_n2876_
.sym 154042 $abc$27913$new_n2860_
.sym 154043 $abc$27913$new_n4650_
.sym 154044 $abc$27913$new_n4649_
.sym 154046 $abc$27913$new_n2717_
.sym 154047 $abc$27913$new_n2701_
.sym 154048 U$$2.picorv32.pcpi_rs1[20]
.sym 154050 $abc$27913$new_n2717_
.sym 154051 $abc$27913$new_n2701_
.sym 154052 U$$2.picorv32.pcpi_rs1[5]
.sym 154054 $abc$27913$new_n2739_
.sym 154055 $abc$27913$new_n2740_
.sym 154056 $abc$27913$new_n2741_
.sym 154058 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 154059 U$$2.picorv32.cpu_state[4]
.sym 154060 $abc$27913$new_n2701_
.sym 154061 U$$2.picorv32.pcpi_rs1[26]
.sym 154062 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 154063 U$$2.picorv32.cpu_state[4]
.sym 154064 $abc$27913$new_n2701_
.sym 154065 U$$2.picorv32.pcpi_rs1[25]
.sym 154066 $abc$27913$new_n4623_
.sym 154067 $abc$27913$new_n2701_
.sym 154068 U$$2.picorv32.pcpi_rs1[31]
.sym 154069 $abc$27913$new_n2706_
.sym 154070 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 154071 U$$2.picorv32.cpu_state[4]
.sym 154072 $abc$27913$new_n2701_
.sym 154073 U$$2.picorv32.pcpi_rs1[27]
.sym 154074 $abc$27913$new_n2717_
.sym 154075 $abc$27913$new_n2701_
.sym 154076 U$$2.picorv32.pcpi_rs1[14]
.sym 154077 $abc$27913$new_n2820_
.sym 154078 $abc$27913$new_n2745_
.sym 154079 $abc$27913$new_n4633_
.sym 154080 $abc$27913$new_n4632_
.sym 154082 $abc$27913$new_n2733_
.sym 154083 $abc$27913$new_n2734_
.sym 154084 $abc$27913$new_n2735_
.sym 154086 U$$2.picorv32.instr_sra
.sym 154087 U$$2.picorv32.instr_srai
.sym 154088 $abc$27913$auto$simplemap.cc:168:logic_reduce$9664_new_inv_
.sym 154089 U$$2.picorv32.cpu_state[4]
.sym 154090 U$$2.picorv32.instr_blt
.sym 154091 U$$2.picorv32.instr_bne
.sym 154092 U$$2.picorv32.instr_lw
.sym 154093 U$$2.picorv32.instr_and
.sym 154097 U$$2.picorv32.is_alu_reg_imm
.sym 154098 U$$2.picorv32.alu_eq
.sym 154099 U$$2.picorv32.instr_bne
.sym 154100 U$$2.picorv32.alu_lts
.sym 154101 U$$2.picorv32.instr_bge
.sym 154102 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 154103 U$$2.picorv32.is_slti_blt_slt
.sym 154104 U$$2.picorv32.instr_bne
.sym 154105 U$$2.picorv32.alu_eq
.sym 154106 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 154107 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$10550_new_inv_
.sym 154108 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$23511
.sym 154110 U$$2.picorv32.instr_bgeu
.sym 154111 U$$2.picorv32.instr_bge
.sym 154112 $abc$27913$new_n2926_
.sym 154113 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3303.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8664_Y_new_inv_
.sym 154114 U$$2.picorv32.alu_lts
.sym 154115 U$$2.picorv32.is_slti_blt_slt
.sym 154116 $abc$27913$new_n2924_
.sym 154117 $abc$27913$new_n2925_
.sym 154118 U$$2.picorv32.mem_rdata_q[14]
.sym 154119 U$$2.picorv32.mem_rdata_q[12]
.sym 154120 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 154121 U$$2.picorv32.mem_rdata_q[13]
.sym 154122 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 154123 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 154126 U$$2.picorv32.mem_rdata_q[14]
.sym 154127 U$$2.picorv32.mem_rdata_q[12]
.sym 154128 U$$2.picorv32.is_sb_sh_sw
.sym 154129 U$$2.picorv32.mem_rdata_q[13]
.sym 154130 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 154131 U$$2.picorv32.is_sb_sh_sw
.sym 154134 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 154135 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 154138 $abc$27913$new_n2589_
.sym 154139 $abc$27913$new_n2590_
.sym 154142 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 154143 U$$2.picorv32.is_lb_lh_lw_lbu_lhu
.sym 154146 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 154147 U$$2.picorv32.is_sb_sh_sw
.sym 154150 $abc$27913$new_n3292_
.sym 154151 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 154154 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 154155 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 154158 $abc$27913$new_n2586_
.sym 154159 $abc$27913$new_n2588_
.sym 154160 $abc$27913$new_n2591_
.sym 154161 $abc$27913$new_n2592_
.sym 154162 U$$2.picorv32.instr_xori
.sym 154163 U$$2.picorv32.instr_addi
.sym 154164 U$$2.picorv32.instr_sb
.sym 154165 U$$2.picorv32.instr_lhu
.sym 154166 $abc$27913$new_n3292_
.sym 154167 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 154170 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 154171 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 154174 U$$2.picorv32.instr_sll
.sym 154175 U$$2.picorv32.instr_sub
.sym 154176 U$$2.picorv32.instr_add
.sym 154177 U$$2.picorv32.instr_srai
.sym 154178 U$$2.picorv32.mem_rdata_q[12]
.sym 154179 U$$2.picorv32.mem_rdata_q[14]
.sym 154180 U$$2.picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 154181 U$$2.picorv32.mem_rdata_q[13]
.sym 154182 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5561[1]_new_inv_
.sym 154183 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$5561[0]_new_inv_
.sym 154186 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 154187 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 154193 cd_sync.timer[0]
.sym 154194 cd_sync.timer[4]
.sym 154195 cd_sync.timer[5]
.sym 154196 cd_sync.timer[6]
.sym 154197 cd_sync.timer[7]
.sym 154198 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19673
.sym 154203 $PACKER_VCC_NET
.sym 154204 cd_sync.timer[0]
.sym 154206 cd_sync.timer[0]
.sym 154207 cd_sync.timer[1]
.sym 154208 cd_sync.timer[2]
.sym 154209 cd_sync.timer[3]
.sym 154210 U$$2.picorv32.mem_rdata_q[13]
.sym 154211 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 154212 U$$2.picorv32.mem_rdata_q[12]
.sym 154213 $abc$27913$new_n3272_
.sym 154215 cd_sync.timer[0]
.sym 154220 cd_sync.timer[1]
.sym 154224 cd_sync.timer[2]
.sym 154225 $auto$alumacc.cc:474:replace_alu$4962.C[2]
.sym 154228 cd_sync.timer[3]
.sym 154229 $auto$alumacc.cc:474:replace_alu$4962.C[3]
.sym 154232 cd_sync.timer[4]
.sym 154233 $auto$alumacc.cc:474:replace_alu$4962.C[4]
.sym 154236 cd_sync.timer[5]
.sym 154237 $auto$alumacc.cc:474:replace_alu$4962.C[5]
.sym 154240 cd_sync.timer[6]
.sym 154241 $auto$alumacc.cc:474:replace_alu$4962.C[6]
.sym 154244 cd_sync.timer[7]
.sym 154245 $auto$alumacc.cc:474:replace_alu$4962.C[7]
.sym 154638 U$$2.picorv32.pcpi_mul.next_rs1[61]
.sym 154639 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154640 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154642 U$$2.picorv32.pcpi_mul.next_rs1[60]
.sym 154643 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154644 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154670 U$$2.picorv32.pcpi_mul.next_rs1[50]
.sym 154671 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154672 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154678 U$$2.picorv32.pcpi_mul.next_rs1[35]
.sym 154679 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154680 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154686 U$$2.picorv32.pcpi_mul.next_rs1[51]
.sym 154687 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154688 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154690 U$$2.picorv32.pcpi_mul.next_rs1[34]
.sym 154691 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154692 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154694 U$$2.picorv32.pcpi_mul.next_rs1[49]
.sym 154695 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154696 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154698 U$$2.picorv32.pcpi_mul.next_rs1[47]
.sym 154699 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154700 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154702 U$$2.picorv32.pcpi_mul.next_rs1[43]
.sym 154703 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154704 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154706 U$$2.picorv32.pcpi_mul.next_rs1[45]
.sym 154707 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154708 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154710 U$$2.picorv32.pcpi_mul.next_rs1[42]
.sym 154711 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154712 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154714 U$$2.picorv32.pcpi_mul.next_rs1[48]
.sym 154715 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154716 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154718 U$$2.picorv32.pcpi_mul.next_rs1[46]
.sym 154719 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154720 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154722 U$$2.picorv32.pcpi_mul.next_rs1[44]
.sym 154723 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 154724 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154758 U$$2.picorv32.pcpi_mul.next_rs1[8]
.sym 154759 U$$2.picorv32.pcpi_rs1[8]
.sym 154760 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154766 U$$2.picorv32.pcpi_mul.next_rs1[19]
.sym 154767 U$$2.picorv32.pcpi_rs1[19]
.sym 154768 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154770 U$$2.picorv32.pcpi_mul.next_rs1[20]
.sym 154771 U$$2.picorv32.pcpi_rs1[20]
.sym 154772 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154774 U$$2.picorv32.pcpi_mul.next_rs1[18]
.sym 154775 U$$2.picorv32.pcpi_rs1[18]
.sym 154776 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154782 U$$2.picorv32.pcpi_mul.next_rs1[17]
.sym 154783 U$$2.picorv32.pcpi_rs1[17]
.sym 154784 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154790 U$$2.picorv32.pcpi_mul.next_rs1[14]
.sym 154791 U$$2.picorv32.pcpi_rs1[14]
.sym 154792 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154794 U$$2.picorv32.pcpi_mul.next_rs1[15]
.sym 154795 U$$2.picorv32.pcpi_rs1[15]
.sym 154796 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154798 U$$2.picorv32.pcpi_mul.next_rs1[12]
.sym 154799 U$$2.picorv32.pcpi_rs1[12]
.sym 154800 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154802 U$$2.picorv32.pcpi_mul.next_rs1[16]
.sym 154803 U$$2.picorv32.pcpi_rs1[16]
.sym 154804 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154806 U$$2.picorv32.pcpi_mul.next_rs1[9]
.sym 154807 U$$2.picorv32.pcpi_rs1[9]
.sym 154808 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154810 U$$2.picorv32.pcpi_mul.next_rs1[13]
.sym 154811 U$$2.picorv32.pcpi_rs1[13]
.sym 154812 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154814 U$$2.picorv32.pcpi_mul.next_rs1[10]
.sym 154815 U$$2.picorv32.pcpi_rs1[10]
.sym 154816 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154818 U$$2.picorv32.pcpi_mul.next_rs1[11]
.sym 154819 U$$2.picorv32.pcpi_rs1[11]
.sym 154820 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 154822 U$$2.picorv32.pcpi_rs1[28]
.sym 154823 U$$2.picorv32.pcpi_rs2[28]
.sym 154830 U$$2.picorv32.alu_add_sub[28]
.sym 154831 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 154832 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12834[1]_new_
.sym 154833 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12834[0]_new_inv_
.sym 154834 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 154835 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[11]_new_
.sym 154843 U$$2.picorv32.pcpi_rs1[0]
.sym 154844 $abc$27913$auto$alumacc.cc:474:replace_alu$4942.BB[0]
.sym 154845 $PACKER_VCC_NET
.sym 154846 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 154847 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 154848 U$$2.picorv32.pcpi_rs1[28]
.sym 154849 U$$2.picorv32.pcpi_rs2[28]
.sym 154850 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 154851 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[28]_new_
.sym 154854 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 154855 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[17]_new_
.sym 154858 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 154859 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[10]_new_
.sym 154860 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12988[0]_new_inv_
.sym 154862 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[17]_new_
.sym 154863 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[21]_new_
.sym 154864 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[10]_new_
.sym 154865 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[11]_new_
.sym 154866 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 154867 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 154868 U$$2.picorv32.pcpi_rs1[17]
.sym 154869 U$$2.picorv32.pcpi_rs2[17]
.sym 154870 U$$2.picorv32.alu_add_sub[17]
.sym 154871 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 154872 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12926[1]_new_
.sym 154873 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$12926[0]_new_inv_
.sym 154874 U$$2.picorv32.pcpi_rs1[11]
.sym 154875 U$$2.picorv32.pcpi_rs2[11]
.sym 154882 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 154883 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 154884 U$$2.picorv32.pcpi_rs1[10]
.sym 154885 U$$2.picorv32.pcpi_rs2[10]
.sym 154886 U$$2.picorv32.pcpi_rs1[10]
.sym 154887 U$$2.picorv32.pcpi_rs2[10]
.sym 154890 U$$2.picorv32.pcpi_rs1[17]
.sym 154891 U$$2.picorv32.pcpi_rs2[17]
.sym 154898 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1226$1559_Y[0]
.sym 154899 $abc$27913$techmap\U$$2.picorv32.$sub$picorv32.v:1226$1558_Y[0]
.sym 154900 U$$2.picorv32.instr_sub
.sym 154902 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 154903 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[25]_new_
.sym 154907 U$$2.picorv32.pcpi_rs1[0]
.sym 154908 U$$2.picorv32.mem_la_wdata[0]
.sym 154910 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[25]_new_
.sym 154911 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[28]_new_
.sym 154912 $abc$27913$new_n3216_
.sym 154913 $abc$27913$new_n3223_
.sym 154914 U$$2.picorv32.pcpi_rs1[25]
.sym 154915 U$$2.picorv32.pcpi_rs2[25]
.sym 154922 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1269$1334_Y_new_inv_
.sym 154923 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[0]_new_
.sym 154926 U$$2.picorv32.alu_add_sub[0]
.sym 154927 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$8665_Y_new_inv_
.sym 154928 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3294.$and$/usr/local/bin/../share/yosys/techmap.v:434$8669_Y[0]_new_
.sym 154929 $abc$27913$auto$simplemap.cc:127:simplemap_reduce$13038[0]_new_inv_
.sym 154938 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1273$1338_Y_new_inv_
.sym 154939 $abc$27913$techmap\U$$2.picorv32.$logic_or$picorv32.v:1271$1336_Y_new_inv_
.sym 154940 U$$2.picorv32.pcpi_rs1[0]
.sym 154941 U$$2.picorv32.mem_la_wdata[0]
.sym 154942 U$$2.picorv32.pcpi_rs1[0]
.sym 154943 U$$2.picorv32.mem_la_wdata[0]
.sym 154946 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[13]_new_
.sym 154947 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[2]_new_
.sym 154948 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[0]_new_
.sym 154949 $abc$27913$auto$alumacc.cc:490:replace_alu$4950[1]_new_
.sym 154982 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[1]
.sym 154983 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[1]
.sym 154984 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 154985 $abc$27913$new_n2703_
.sym 154986 U$$2.picorv32.pcpi_rs1[17]
.sym 154987 $abc$27913$new_n2717_
.sym 154988 $abc$27913$new_n2800_
.sym 154989 $abc$27913$new_n2799_
.sym 154990 U$$2.picorv32.pcpi_rs1[12]
.sym 154991 U$$2.picorv32.pcpi_rs1[10]
.sym 154992 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 154993 $abc$27913$new_n2597_
.sym 154994 U$$2.picorv32.pcpi_rs1[19]
.sym 154995 U$$2.picorv32.pcpi_rs1[17]
.sym 154996 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 154997 $abc$27913$new_n2597_
.sym 154998 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[2]
.sym 154999 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[2]
.sym 155000 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 155001 $abc$27913$new_n2703_
.sym 155006 U$$2.picorv32.pcpi_rs1[18]
.sym 155007 $abc$27913$new_n2717_
.sym 155008 $abc$27913$new_n2794_
.sym 155009 $abc$27913$new_n2793_
.sym 155010 U$$2.picorv32.pcpi_rs1[18]
.sym 155011 U$$2.picorv32.pcpi_rs1[16]
.sym 155012 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 155013 $abc$27913$new_n2597_
.sym 155014 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155015 U$$2.picorv32.cpu_state[5]
.sym 155016 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155017 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[11]
.sym 155018 $abc$27913$new_n2835_
.sym 155019 $abc$27913$new_n2837_
.sym 155020 $abc$27913$new_n2839_
.sym 155021 $abc$27913$new_n4647_
.sym 155022 $abc$27913$new_n2886_
.sym 155023 $abc$27913$new_n2889_
.sym 155024 $abc$27913$new_n2890_
.sym 155025 $abc$27913$new_n4654_
.sym 155026 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155027 U$$2.picorv32.cpu_state[5]
.sym 155028 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155029 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[9]
.sym 155030 $abc$27913$new_n2848_
.sym 155031 $abc$27913$new_n2849_
.sym 155032 $abc$27913$new_n2850_
.sym 155034 U$$2.picorv32.pcpi_rs1[9]
.sym 155035 $abc$27913$new_n2717_
.sym 155036 $abc$27913$new_n2852_
.sym 155037 $abc$27913$new_n2851_
.sym 155038 $abc$27913$new_n2796_
.sym 155039 $abc$27913$new_n2797_
.sym 155040 $abc$27913$new_n2798_
.sym 155042 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155043 U$$2.picorv32.cpu_state[5]
.sym 155044 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155045 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[3]
.sym 155046 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155047 U$$2.picorv32.cpu_state[5]
.sym 155048 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155049 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[5]
.sym 155050 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155051 U$$2.picorv32.cpu_state[5]
.sym 155052 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155053 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[17]
.sym 155054 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155055 U$$2.picorv32.cpu_state[5]
.sym 155056 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155057 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[18]
.sym 155058 U$$2.picorv32.pcpi_rs1[10]
.sym 155059 U$$2.picorv32.pcpi_rs1[8]
.sym 155060 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 155061 $abc$27913$new_n2597_
.sym 155062 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155063 U$$2.picorv32.cpu_state[5]
.sym 155064 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155065 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[20]
.sym 155066 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155067 U$$2.picorv32.cpu_state[5]
.sym 155068 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155069 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[14]
.sym 155070 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155071 U$$2.picorv32.cpu_state[5]
.sym 155072 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155073 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[7]
.sym 155074 $abc$27913$new_n2777_
.sym 155075 $abc$27913$new_n2778_
.sym 155076 $abc$27913$new_n2779_
.sym 155078 U$$2.picorv32.pcpi_rs1[15]
.sym 155079 U$$2.picorv32.pcpi_rs1[13]
.sym 155080 $abc$27913$techmap$techmap\U$$2.picorv32.$procmux$3124.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7479_Y_new_inv_
.sym 155081 $abc$27913$new_n2597_
.sym 155082 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[11]
.sym 155083 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[11]
.sym 155084 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 155085 $abc$27913$new_n2703_
.sym 155086 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155087 U$$2.picorv32.cpu_state[5]
.sym 155088 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155089 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[25]
.sym 155090 $abc$27913$new_n2815_
.sym 155091 $abc$27913$new_n2817_
.sym 155092 $abc$27913$new_n2819_
.sym 155093 $abc$27913$new_n4642_
.sym 155094 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[3]
.sym 155095 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[3]
.sym 155096 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 155097 $abc$27913$new_n2703_
.sym 155098 $abc$27913$new_n2692_
.sym 155099 $abc$27913$new_n2702_
.sym 155100 $abc$27913$new_n4624_
.sym 155102 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155103 U$$2.picorv32.cpu_state[5]
.sym 155104 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155105 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[26]
.sym 155106 $abc$27913$techmap\U$$2.picorv32.$3\set_mem_do_wdata[0:0]_new_
.sym 155107 U$$2.picorv32.cpu_state[5]
.sym 155108 $abc$27913$techmap\U$$2.picorv32.$2\set_mem_do_rdata[0:0]
.sym 155109 $abc$27913$techmap\U$$2.picorv32.$add$picorv32.v:1864$1513_Y[31]
.sym 155110 U$$2.picorv32.mem_rdata_q[12]
.sym 155111 U$$2.picorv32.mem_rdata_q[13]
.sym 155112 U$$2.picorv32.mem_rdata_q[14]
.sym 155113 $abc$27913$new_n3292_
.sym 155114 U$$2.picorv32.mem_rdata_q[12]
.sym 155115 U$$2.picorv32.mem_rdata_q[13]
.sym 155116 U$$2.picorv32.mem_rdata_q[14]
.sym 155117 U$$2.picorv32.is_alu_reg_imm
.sym 155118 U$$2.picorv32.instr_and
.sym 155119 U$$2.picorv32.instr_andi
.sym 155133 U$$2.picorv32.is_sltiu_bltu_sltu
.sym 155134 U$$2.picorv32.instr_or
.sym 155135 U$$2.picorv32.instr_ori
.sym 155138 $abc$27913$new_n3292_
.sym 155139 U$$2.picorv32.mem_rdata_q[13]
.sym 155140 U$$2.picorv32.mem_rdata_q[14]
.sym 155141 U$$2.picorv32.mem_rdata_q[12]
.sym 155142 U$$2.picorv32.instr_or
.sym 155143 U$$2.picorv32.instr_sra
.sym 155144 U$$2.picorv32.instr_srl
.sym 155145 U$$2.picorv32.instr_xor
.sym 155146 $abc$27913$new_n3292_
.sym 155147 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 155150 U$$2.picorv32.instr_sra
.sym 155151 U$$2.picorv32.instr_srl
.sym 155152 U$$2.picorv32.instr_srai
.sym 155153 U$$2.picorv32.instr_srli
.sym 155154 U$$2.picorv32.instr_xor
.sym 155155 U$$2.picorv32.instr_xori
.sym 155158 U$$2.picorv32.is_alu_reg_imm
.sym 155159 U$$2.picorv32.mem_rdata_q[13]
.sym 155160 U$$2.picorv32.mem_rdata_q[14]
.sym 155161 U$$2.picorv32.mem_rdata_q[12]
.sym 155162 U$$2.picorv32.mem_rdata_q[13]
.sym 155163 U$$2.picorv32.mem_rdata_q[12]
.sym 155164 U$$2.picorv32.mem_rdata_q[14]
.sym 155165 $abc$27913$new_n3292_
.sym 155166 $abc$27913$new_n3272_
.sym 155167 U$$2.picorv32.is_alu_reg_reg
.sym 155170 U$$2.picorv32.mem_rdata_q[13]
.sym 155171 U$$2.picorv32.mem_rdata_q[12]
.sym 155172 U$$2.picorv32.mem_rdata_q[14]
.sym 155173 U$$2.picorv32.is_alu_reg_imm
.sym 155177 U$$2.picorv32.mem_rdata_q[13]
.sym 155178 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 155179 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10252_new_
.sym 155180 U$$2.picorv32.is_alu_reg_imm
.sym 155182 U$$2.picorv32.instr_srli
.sym 155183 U$$2.picorv32.instr_slli
.sym 155184 U$$2.picorv32.instr_andi
.sym 155185 U$$2.picorv32.instr_ori
.sym 155186 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 155187 $abc$27913$auto$simplemap.cc:309:simplemap_lut$10276_new_
.sym 155188 U$$2.picorv32.is_alu_reg_imm
.sym 155190 $abc$27913$new_n3272_
.sym 155191 U$$2.picorv32.is_alu_reg_imm
.sym 155194 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1062$1174_Y_new_
.sym 155195 U$$2.picorv32.is_alu_reg_reg
.sym 155222 U$$2.picorv32.mem_rdata_q[13]
.sym 155223 U$$2.picorv32.mem_rdata_q[14]
.sym 155224 U$$2.picorv32.mem_rdata_q[12]
.sym 155226 $abc$27913$techmap\U$$2.picorv32.$eq$picorv32.v:1064$1182_Y_new_
.sym 155227 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 155228 U$$2.picorv32.is_alu_reg_reg
.sym 155234 $abc$27913$auto$simplemap.cc:168:logic_reduce$10287_new_inv_
.sym 155235 U$$2.picorv32.is_alu_reg_imm
.sym 155253 $abc$27913$auto$dff2dffe.cc:158:make_patterns_logic$19679
.sym 155262 cd_sync.timer[1]
.sym 155654 U$$2.picorv32.pcpi_mul.next_rs1[59]
.sym 155655 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155656 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155666 U$$2.picorv32.pcpi_mul.next_rs1[56]
.sym 155667 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155668 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155674 U$$2.picorv32.pcpi_mul.next_rs1[57]
.sym 155675 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155676 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155678 U$$2.picorv32.pcpi_mul.next_rs1[58]
.sym 155679 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155680 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155686 U$$2.picorv32.pcpi_mul.next_rs1[54]
.sym 155687 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155688 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155702 U$$2.picorv32.pcpi_mul.next_rs1[53]
.sym 155703 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155704 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155706 U$$2.picorv32.pcpi_mul.next_rs1[55]
.sym 155707 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155708 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155714 U$$2.picorv32.pcpi_mul.next_rs1[52]
.sym 155715 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155716 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155718 U$$2.picorv32.pcpi_mul.next_rs1[40]
.sym 155719 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155720 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155726 U$$2.picorv32.pcpi_mul.next_rs1[37]
.sym 155727 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155728 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155730 U$$2.picorv32.pcpi_mul.next_rs1[41]
.sym 155731 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155732 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155738 U$$2.picorv32.pcpi_mul.next_rs1[39]
.sym 155739 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155740 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155742 U$$2.picorv32.pcpi_mul.next_rs1[36]
.sym 155743 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155744 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 155746 U$$2.picorv32.pcpi_mul.next_rs1[38]
.sym 155747 $abc$27913$techmap\U$$2.picorv32.pcpi_mul.$procmux$4517_Y[63]
.sym 155748 U$$2.picorv32.pcpi_mul.mul_waiting
.sym 156050 $abc$27913$auto$memory_bram.cc:834:replace_cell$5312[15]
.sym 156051 $abc$27913$auto$memory_bram.cc:922:replace_cell$5354[15]
.sym 156052 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 156053 $abc$27913$new_n2703_
.sym 156066 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[9]
.sym 156067 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[9]
.sym 156068 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 156069 $abc$27913$new_n2703_
.sym 156089 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 156110 $abc$27913$auto$memory_bram.cc:922:replace_cell$5271[14]
.sym 156111 $abc$27913$auto$memory_bram.cc:834:replace_cell$5229[14]
.sym 156112 $abc$27913$auto$memory_bram.cc:941:replace_cell$5276[15]
.sym 156113 $abc$27913$new_n2703_
.sym 156158 U$$2.picorv32.mem_rdata_q[14]
.sym 156159 U$$2.picorv32.mem_rdata_q[13]
.sym 156160 U$$2.picorv32.is_alu_reg_imm
.sym 156161 U$$2.picorv32.mem_rdata_q[12]
.sym 156170 U$$2.picorv32.instr_slt
.sym 156171 U$$2.picorv32.instr_blt
.sym 156172 U$$2.picorv32.instr_slti
.sym 156178 U$$2.picorv32.instr_sltu
.sym 156179 U$$2.picorv32.instr_bltu
.sym 156180 U$$2.picorv32.instr_sltiu
.sym 156182 U$$2.picorv32.instr_slt
.sym 156183 U$$2.picorv32.instr_sltu
.sym 156184 U$$2.picorv32.instr_sltiu
.sym 156185 U$$2.picorv32.instr_slti
.sym 156210 U$$2.picorv32.mem_rdata_q[14]
.sym 156211 U$$2.picorv32.mem_rdata_q[13]
.sym 156212 $abc$27913$new_n3292_
.sym 156213 U$$2.picorv32.mem_rdata_q[12]
.sym 156214 U$$2.picorv32.mem_rdata_q[14]
.sym 156215 U$$2.picorv32.mem_rdata_q[12]
.sym 156216 $abc$27913$new_n3292_
.sym 156217 U$$2.picorv32.mem_rdata_q[13]
.sym 156221 U$$2.picorv32.mem_rdata_q[13]
.sym 156226 U$$2.picorv32.mem_rdata_q[14]
.sym 156227 U$$2.picorv32.mem_rdata_q[12]
.sym 156228 U$$2.picorv32.is_alu_reg_imm
.sym 156229 U$$2.picorv32.mem_rdata_q[13]
.sym 158045 $abc$27913$auto$memory_bram.cc:922:replace_cell$5315[4]
.sym 158057 U$$2.picorv32.cpuregs_wrdata[29]
.sym 158062 $abc$27913$auto$memory_bram.cc:837:replace_cell$5231[15]
.sym 158145 U$$2.picorv32.latched_rd[4]
.sym 159061 U$$2.picorv32.cpuregs_wrdata[18]
.sym 159153 $abc$27913$techmap5401\U$$2.picorv32.cpuregs.1.0.1.A1ADDR_11[3]
.sym 160305 U$$2.picorv32.cpuregs_wrdata[6]
