#! /opt/iverilog/bin/vvp -v
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/system.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/v2009.vpi";
S_0xe79350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe7b840 .scope module, "co_sim_BOOT_CLOCK_primitive_inst" "co_sim_BOOT_CLOCK_primitive_inst" 3 1;
 .timescale -9 -12;
v0xb4cad0_0 .net "O_BOOT_CLOCK", 0 0, v0xe82780_0;  1 drivers
v0xb4d040_0 .net "O_BOOT_CLOCK_netlist", 0 0, L_0xa7e4b0;  1 drivers
v0xb4d5b0_0 .var "async_signal", 0 0;
v0xb4db20_0 .var "clk1", 0 0;
v0xb4e090_0 .var/i "mismatch", 31 0;
v0xb4e600_0 .net "sync_signal", 0 0, v0xe566d0_0;  1 drivers
v0xb4eb70_0 .net "sync_signal_netlist", 0 0, L_0xa7e890;  1 drivers
E_0xcc2c90 .event negedge, v0xd42530_0;
S_0xe7ab10 .scope task, "compare" "compare" 3 47, 3 47 0, S_0xe7b840;
 .timescale -9 -12;
TD_co_sim_BOOT_CLOCK_primitive_inst.compare ;
    %load/vec4 v0xb4cad0_0;
    %load/vec4 v0xb4d040_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xb4e600_0;
    %load/vec4 v0xb4eb70_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 49 "$display", "Data Mismatch: Actual output: %0d, %0d, Netlist Output %0d, %0d, Time: %0t ", v0xb4cad0_0, v0xb4e600_0, v0xb4d040_0, v0xb4eb70_0, $time {0 0 0};
    %load/vec4 v0xb4e090_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb4e090_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 53 "$display", "Data Matched: Actual output: %0d, %0d, Netlist Output %0d, %0d, Time: %0t ", v0xb4cad0_0, v0xb4e600_0, v0xb4d040_0, v0xb4eb70_0, $time {0 0 0};
T_0.1 ;
    %end;
S_0xb65d80 .scope module, "golden" "BOOT_CLOCK_primitive_inst" 3 9, 4 1 0, S_0xe7b840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "async_signal";
    .port_info 2 /OUTPUT 1 "sync_signal";
    .port_info 3 /OUTPUT 1 "O_BOOT_CLOCK";
v0xe82360_0 .net "O_BOOT_CLOCK", 0 0, v0xe82780_0;  alias, 1 drivers
v0xd39ff0_0 .net "async_signal", 0 0, v0xb4d5b0_0;  1 drivers
v0xd42530_0 .net "clk1", 0 0, v0xb4db20_0;  1 drivers
v0xd42380_0 .var "sync_reg", 1 0;
v0xe566d0_0 .var "sync_signal", 0 0;
E_0xcba310 .event posedge, v0xe82780_0;
E_0xd51400 .event posedge, v0xd42530_0;
S_0xe80130 .scope module, "BOOT_CLOCK_primitive" "BOOT_CLOCK" 4 12, 5 10 1, S_0xb65d80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O";
P_0xda2ac0 .param/real "HALF_PERIOD" 1 5 15, Cr<m7800000000000000gfc5>; value=15.0000
P_0xda2b00 .param/real "PERIOD" 0 5 11, Cr<m7800000000000000gfc6>; value=30.0000
v0xe82780_0 .var "O", 0 0;
S_0xe7e690 .scope module, "synth_net" "BOOT_CLOCK_primitive_inst_post_synth" 3 14, 6 3 0, S_0xe7b840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "async_signal";
    .port_info 2 /OUTPUT 1 "sync_signal";
    .port_info 3 /OUTPUT 1 "O_BOOT_CLOCK";
v0xc4daf0_0 .net "$auto$clkbufmap.cc:298:execute$449", 0 0, L_0xa81770;  1 drivers
v0xc4cd40_0 .net "$iopadmap$O_BOOT_CLOCK", 0 0, v0xc4cbd0_0;  1 drivers
v0xc4dc60_0 .net "$iopadmap$async_signal", 0 0, L_0xa7ebc0;  1 drivers
v0xc4c8f0_0 .net "$iopadmap$clk1", 0 0, L_0xa7eef0;  1 drivers
v0xc4d810_0 .net "$iopadmap$sync_signal", 0 0, v0xc10120_0;  1 drivers
v0xc4ca60_0 .net "O_BOOT_CLOCK", 0 0, L_0xa7e4b0;  alias, 1 drivers
v0xc4d980_0 .net "async_signal", 0 0, v0xb4d5b0_0;  alias, 1 drivers
v0xb4ba80_0 .net "clk1", 0 0, v0xb4db20_0;  alias, 1 drivers
v0xb4bff0_0 .net "sync_reg", 1 0, L_0xb4fbc0;  1 drivers
v0xb4c560_0 .net "sync_signal", 0 0, L_0xa7e890;  alias, 1 drivers
L_0xb4f0e0 .part L_0xb4fbc0, 0, 1;
L_0xb4f650 .part L_0xb4fbc0, 1, 1;
L_0xb4fbc0 .concat8 [ 1 1 0 0], v0xc10850_0, v0xc0f6e0_0;
S_0xe7c640 .scope module, "$abc$219$auto$blifparse.cc:362:parse_blif$220" "DFFRE" 6 32, 7 11 1, S_0xe7e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0xd48bf0_0 .net "C", 0 0, v0xc4cbd0_0;  alias, 1 drivers
v0xd4bf90_0 .net "D", 0 0, L_0xb4f0e0;  1 drivers
L_0x7f2d0de75060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd4c0f0_0 .net "E", 0 0, L_0x7f2d0de75060;  1 drivers
v0xc0f6e0_0 .var "Q", 0 0;
L_0x7f2d0de75018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc0e9f0_0 .net "R", 0 0, L_0x7f2d0de75018;  1 drivers
E_0xcf9fa0/0 .event negedge, v0xc0e9f0_0;
E_0xcf9fa0/1 .event posedge, v0xd48bf0_0;
E_0xcf9fa0 .event/or E_0xcf9fa0/0, E_0xcf9fa0/1;
S_0xe7ddd0 .scope module, "$abc$219$auto$blifparse.cc:362:parse_blif$221" "DFFRE" 6 41, 7 11 1, S_0xe7e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0xc0fcd0_0 .net "C", 0 0, v0xc4cbd0_0;  alias, 1 drivers
v0xc0fe40_0 .net "D", 0 0, L_0xb4f650;  1 drivers
L_0x7f2d0de750f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc0ffb0_0 .net "E", 0 0, L_0x7f2d0de750f0;  1 drivers
v0xc10120_0 .var "Q", 0 0;
L_0x7f2d0de750a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc10290_0 .net "R", 0 0, L_0x7f2d0de750a8;  1 drivers
E_0xcb8570/0 .event negedge, v0xc10290_0;
E_0xcb8570/1 .event posedge, v0xd48bf0_0;
E_0xcb8570 .event/or E_0xcb8570/0, E_0xcb8570/1;
S_0xe78e60 .scope module, "$abc$226$auto$blifparse.cc:362:parse_blif$227" "DFFRE" 6 50, 7 11 1, S_0xe7e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0xc10400_0 .net "C", 0 0, L_0xa81770;  alias, 1 drivers
v0xc10570_0 .net "D", 0 0, L_0xa7ebc0;  alias, 1 drivers
L_0x7f2d0de75180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc106e0_0 .net "E", 0 0, L_0x7f2d0de75180;  1 drivers
v0xc10850_0 .var "Q", 0 0;
L_0x7f2d0de75138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc109c0_0 .net "R", 0 0, L_0x7f2d0de75138;  1 drivers
E_0xb91f00/0 .event negedge, v0xc109c0_0;
E_0xb91f00/1 .event posedge, v0xc10400_0;
E_0xb91f00 .event/or E_0xb91f00/0, E_0xb91f00/1;
S_0xdcc9b0 .scope module, "$auto$clkbufmap.cc:265:execute$447" "CLK_BUF" 6 59, 8 10 1, S_0xe7e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0xa81770 .functor BUFZ 1, L_0xa7eef0, C4<0>, C4<0>, C4<0>;
v0xc0f0f0_0 .net "I", 0 0, L_0xa7eef0;  alias, 1 drivers
v0xc0f260_0 .net "O", 0 0, L_0xa81770;  alias, 1 drivers
S_0xd05bd0 .scope module, "$iopadmap$BOOT_CLOCK_primitive_inst.O_BOOT_CLOCK" "O_BUF" 6 66, 9 10 1, S_0xe7e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0xa7e4b0 .functor BUFZ 1, v0xc4cbd0_0, C4<0>, C4<0>, C4<0>;
v0xc10b30_0 .net "I", 0 0, v0xc4cbd0_0;  alias, 1 drivers
v0xc10ca0_0 .net "O", 0 0, L_0xa7e4b0;  alias, 1 drivers
S_0xe0d620 .scope module, "$iopadmap$BOOT_CLOCK_primitive_inst.async_signal" "I_BUF" 6 75, 10 10 1, S_0xe7e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xbeb6e0 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0xa7ebc0 .functor BUFT 1, v0xb4d5b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f2d0de751c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc0f3d0_0 .net "EN", 0 0, L_0x7f2d0de751c8;  1 drivers
v0xc10e10_0 .net "I", 0 0, v0xb4d5b0_0;  alias, 1 drivers
v0xc10f80_0 .net "O", 0 0, L_0xa7ebc0;  alias, 1 drivers
S_0xe7cb40 .scope module, "$iopadmap$BOOT_CLOCK_primitive_inst.clk1" "I_BUF" 6 85, 10 10 1, S_0xe7e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xe7cd20 .param/str "WEAK_KEEPER" 0 10 11, "NONE";
L_0xa7eef0 .functor BUFT 1, v0xb4db20_0, C4<0>, C4<0>, C4<0>;
L_0x7f2d0de75210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc110f0_0 .net "EN", 0 0, L_0x7f2d0de75210;  1 drivers
v0xc11260_0 .net "I", 0 0, v0xb4db20_0;  alias, 1 drivers
v0xcc5850_0 .net "O", 0 0, L_0xa7eef0;  alias, 1 drivers
S_0xe7cea0 .scope module, "$iopadmap$BOOT_CLOCK_primitive_inst.sync_signal" "O_BUF" 6 93, 9 10 1, S_0xe7e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0xa7e890 .functor BUFZ 1, v0xc10120_0, C4<0>, C4<0>, C4<0>;
v0xcc56a0_0 .net "I", 0 0, v0xc10120_0;  alias, 1 drivers
v0xcc59c0_0 .net "O", 0 0, L_0xa7e890;  alias, 1 drivers
S_0xe7e1b0 .scope module, "BOOT_CLOCK_primitive" "BOOT_CLOCK" 6 101, 5 10 1, S_0xe7e690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O";
P_0xe4e0a0 .param/real "HALF_PERIOD" 1 5 15, Cr<m7800000000000000gfc5>; value=15.0000
P_0xe4e0e0 .param/real "PERIOD" 0 5 11, Cr<m7800000000000000gfc6>; value=30.0000
v0xc4cbd0_0 .var "O", 0 0;
    .scope S_0xe80130;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe82780_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0xe80130;
T_2 ;
    %delay 15000, 0;
    %load/vec4 v0xe82780_0;
    %inv;
    %assign/vec4 v0xe82780_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0xe80130;
T_3 ;
    %end;
    .thread T_3;
    .scope S_0xb65d80;
T_4 ;
    %wait E_0xd51400;
    %load/vec4 v0xd39ff0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd42380_0, 4, 5;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb65d80;
T_5 ;
    %wait E_0xcba310;
    %load/vec4 v0xd42380_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0xe566d0_0, 0;
    %load/vec4 v0xd42380_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd42380_0, 4, 5;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe7c640;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc0f6e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe7c640;
T_7 ;
    %wait E_0xcf9fa0;
    %load/vec4 v0xc0e9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc0f6e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xd4c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xd4bf90_0;
    %assign/vec4 v0xc0f6e0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xe7ddd0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc10120_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xe7ddd0;
T_9 ;
    %wait E_0xcb8570;
    %load/vec4 v0xc10290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc10120_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xc0ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xc0fe40_0;
    %assign/vec4 v0xc10120_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xe78e60;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc10850_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0xe78e60;
T_11 ;
    %wait E_0xb91f00;
    %load/vec4 v0xc109c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc10850_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xc106e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xc10570_0;
    %assign/vec4 v0xc10850_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xd05bd0;
T_12 ;
    %end;
    .thread T_12;
    .scope S_0xe0d620;
T_13 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xbeb6e0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_13.4;
T_13.0 ;
    %jmp T_13.4;
T_13.1 ;
    %jmp T_13.4;
T_13.2 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0xe7cb40;
T_14 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %vpi_call/w 10 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xe7cd20 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 35 "$stop" {0 0 0};
    %jmp T_14.4;
T_14.0 ;
    %jmp T_14.4;
T_14.1 ;
    %jmp T_14.4;
T_14.2 ;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
    .scope S_0xe7cea0;
T_15 ;
    %end;
    .thread T_15;
    .scope S_0xe7e1b0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4cbd0_0, 0, 1;
    %end;
    .thread T_16, $init;
    .scope S_0xe7e1b0;
T_17 ;
    %delay 15000, 0;
    %load/vec4 v0xc4cbd0_0;
    %inv;
    %assign/vec4 v0xc4cbd0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0xe7e1b0;
T_18 ;
    %end;
    .thread T_18;
    .scope S_0xe7b840;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb4e090_0, 0, 32;
    %end;
    .thread T_19, $init;
    .scope S_0xe7b840;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4db20_0, 0, 1;
T_20.0 ;
    %delay 5000, 0;
    %load/vec4 v0xb4db20_0;
    %inv;
    %store/vec4 v0xb4db20_0, 0, 1;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0xe7b840;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4d5b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcc2c90;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %fork TD_co_sim_BOOT_CLOCK_primitive_inst.compare, S_0xe7ab10;
    %join;
    %pushi/vec4 100, 0, 32;
T_21.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcc2c90;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xb4d5b0_0, 0;
    %fork TD_co_sim_BOOT_CLOCK_primitive_inst.compare, S_0xe7ab10;
    %join;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4d5b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_21.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.5, 5;
    %jmp/1 T_21.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcc2c90;
    %jmp T_21.4;
T_21.5 ;
    %pop/vec4 1;
    %fork TD_co_sim_BOOT_CLOCK_primitive_inst.compare, S_0xe7ab10;
    %join;
    %load/vec4 v0xb4e090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.6, 4;
    %vpi_call/w 3 40 "$display", "**** All Comparison Matched *** \012\011\011Simulation Passed\012" {0 0 0};
    %jmp T_21.7;
T_21.6 ;
    %vpi_call/w 3 42 "$display", "%0d comparison(s) mismatched\012ERROR: SIM: Simulation Failed", v0xb4e090_0 {0 0 0};
T_21.7 ;
    %delay 50000, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0xe7b840;
T_22 ;
    %vpi_call/w 3 57 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/BOOT_CLOCK_primitive_inst/EDA-2720/./sim/co_sim_tb/co_sim_BOOT_CLOCK_primitive_inst.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/BOOT_CLOCK_primitive_inst/EDA-2720/./rtl/BOOT_CLOCK_primitive_inst.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/BOOT_CLOCK_primitive_inst/EDA-2720/BOOT_CLOCK_primitive_inst/run_1/synth_1_1/synthesis/BOOT_CLOCK_primitive_inst_post_synth.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v";
