VLSI Design 65nm process

Inverter Schematic 

![inverter](images/inverter.png)

NAND2 Schematic

![NAND2](images/NAND2.png)

NAND3 Schematic

![NAND3](images/NAND3.png)

AND2 Schematic

![AND2](images/AND2.png)

AND2 Output

![AND2_output](images/AND2_output.png)

NOR2 Schematic

![NOR2](images/NOR2.png)

NOR2 Output

![NOR2_output](images/NOR2_output.png)

XOR Schematic

![XOR](images/XOR.png)

XOR Output

![XOR_output](images/XOR_output.png)

DFF Schematic

![DFF](images/DFF.png)

1BIT_FULL_ADDER Schematic

![1bit_fulladder](images/1bit_fulladder.png)

4BIT_ADD_SUB Schematic

![4bit_ADD_SUB](images/4bit_ADD_SUB.png)

4BIT_ADD_SUB Output

![add_sub_output](images/add_sub_output.png)
