#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 28 23:21:30 2022
# Process ID: 28184
# Current directory: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8656 E:\WorkSpace\FPGA_Workspace\Mic_Array\GCC_TDOA\GCC_TDOA.xpr
# Log file: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/vivado.log
# Journal file: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/PDM_decoder_8ch.v] -no_script -reset -force -quiet
remove_files  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/PDM_decoder_8ch.v
export_ip_user_files -of_objects  [get_files E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/pl_test_top.v] -no_script -reset -force -quiet
remove_files  E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/new/pl_test_top.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_addzero.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_findmax.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/pl_test_top.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_axis2bram.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_GCC_PHAT_serial.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_pdm_decode.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/testpdm.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_endcheck.v E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/test_gcc_phat.v}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sim_1/new/pl_test_top.v
open_bd_design {E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
file delete -force E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.srcs/sources_1/ip/clk_wiz_0
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa
