 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
        -sort_by group
Design : system
Version: O-2018.06
Date   : Mon May  3 17:43:58 2021
****************************************

Operating Conditions: fast   Library: fast
Wire Load Model Mode: top

  Startpoint: c1/pcol_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c1/pcol_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  c1/pcol_reg_0_/CK (DFFRX4)               0.00       1.00 r
  c1/pcol_reg_0_/QN (DFFRX4)               0.13       1.13 r
  c1/U360/Y (OAI2BB2XL)                    0.07       1.20 f
  c1/pcol_reg_0_/D (DFFRX4)                0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  clock uncertainty                        0.10       1.10
  c1/pcol_reg_0_/CK (DFFRX4)               0.00       1.10 r
  library hold time                        0.01       1.11
  data required time                                  1.11
  -----------------------------------------------------------
  data required time                                  1.11
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.09


1
