#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028d2a1327f0 .scope module, "blink" "blink" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "switch";
    .port_info 1 /OUTPUT 1 "ledpin";
v0000028d2a132980_0 .var "ledpin", 0 0;
o0000028d2a166fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028d2a132a20_0 .net "switch", 0 0, o0000028d2a166fd8;  0 drivers
E_0000028d2a164da0 .event anyedge, v0000028d2a132a20_0;
    .scope S_0000028d2a1327f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028d2a132980_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000028d2a1327f0;
T_1 ;
    %wait E_0000028d2a164da0;
    %load/vec4 v0000028d2a132a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028d2a132980_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028d2a132980_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "led.v";
