Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\myinteg100\pulse_sim\ipcore_dir\clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <xilinx> of entity <clk_gen>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\myinteg100\pulse_sim\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_gen> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:1127 - "E:\hoshino_Data\SotsuKen\ISE\myinteg100\pulse_sim\top.vhd" Line 124: Assignment to counter_2 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\myinteg100\pulse_sim\top.vhd".
WARNING:Xst:647 - Input <data_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ref_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <timing_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <bit_count_1>.
    Found 16-bit register for signal <counter_1>.
    Found 1-bit register for signal <already_set_1>.
    Found 1-bit register for signal <already_high_1>.
    Found 1-bit register for signal <timing_on_1>.
    Found 1-bit register for signal <preset_1>.
    Found 1-bit register for signal <trigger_1>.
    Found 1-bit register for signal <pulse_out_1>.
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <one>.
    Found 16-bit register for signal <n_count_data_1>.
    Found finite state machine <FSM_0> for signal <bit_count_1>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 48                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_10M (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <counter_1[15]_GND_6_o_add_1_OUT> created at line 161.
    Found 16-bit comparator equal for signal <counter_1[15]_p_count_data_1[15]_equal_1_o> created at line 155
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  48 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\myinteg100\pulse_sim\ipcore_dir\clk_gen.vhd".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 10
 1-bit register                                        : 7
 16-bit register                                       : 3
# Comparators                                          : 1
 16-bit comparator equal                               : 1
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 40
 16-bit 2-to-1 multiplexer                             : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <counter_1>: 1 register on signal <counter_1>.
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 1
 16-bit comparator equal                               : 1
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 72
 16-bit 2-to-1 multiplexer                             : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <bit_count_1[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
-------------------

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.
FlipFlop already_set_1 has been replicated 1 time(s)
FlipFlop bit_count_1_FSM_FFd1 has been replicated 2 time(s)
FlipFlop bit_count_1_FSM_FFd2 has been replicated 2 time(s)
FlipFlop bit_count_1_FSM_FFd3 has been replicated 2 time(s)
FlipFlop bit_count_1_FSM_FFd4 has been replicated 2 time(s)
FlipFlop preset_1 has been replicated 1 time(s)
FlipFlop trigger_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 180
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 19
#      LUT3                        : 11
#      LUT4                        : 24
#      LUT5                        : 28
#      LUT6                        : 51
#      MUXCY                       : 22
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 70
#      FDC                         : 18
#      FDCE                        : 19
#      FDE                         : 33
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 26
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 19
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              70  out of  11440     0%  
 Number of Slice LUTs:                  136  out of   5720     2%  
    Number used as Logic:               136  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    145
   Number with an unused Flip Flop:      75  out of    145    51%  
   Number with an unused LUT:             9  out of    145     6%  
   Number of fully used LUT-FF pairs:    61  out of    145    42%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  26  out of    102    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLKFX           | 70    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.398ns (Maximum Frequency: 715.404MHz)
   Minimum input arrival time before clock: 6.100ns
   Maximum output required time after clock: 5.158ns
   Maximum combinational path delay: 5.857ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.398ns (frequency: 715.404MHz)
  Total number of paths / destination ports: 2083 / 101
-------------------------------------------------------------------------
Delay:               4.473ns (Levels of Logic = 3)
  Source:            bit_count_1_FSM_FFd4_1 (FF)
  Destination:       p_count_data_1_1 (FF)
  Source Clock:      clk rising 0.3X
  Destination Clock: clk rising 0.3X

  Data Path: bit_count_1_FSM_FFd4_1 to p_count_data_1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.525   1.297  bit_count_1_FSM_FFd4_1 (bit_count_1_FSM_FFd4_1)
     LUT3:I0->O            6   0.235   0.876  _n0473_inv11 (_n0473_inv1)
     LUT6:I5->O            1   0.254   0.958  Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT111_SW0 (N52)
     LUT6:I2->O            1   0.254   0.000  Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT112 (p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT<1>)
     FDE:D                     0.074          p_count_data_1_1
    ----------------------------------------
    Total                      4.473ns (1.342ns logic, 3.131ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 157 / 110
-------------------------------------------------------------------------
Offset:              6.100ns (Levels of Logic = 4)
  Source:            ref_1 (PAD)
  Destination:       p_count_data_1_1 (FF)
  Destination Clock: clk rising 0.3X

  Data Path: ref_1 to p_count_data_1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.328   1.731  ref_1_IBUF (ref_1_IBUF)
     LUT3:I0->O           12   0.235   1.069  Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT1101 (Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT110)
     LUT6:I5->O           15   0.254   1.155  Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT1011 (Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT101)
     LUT6:I5->O            1   0.254   0.000  Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT94 (p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT<14>)
     FDE:D                     0.074          p_count_data_1_14
    ----------------------------------------
    Total                      6.100ns (2.145ns logic, 3.955ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.158ns (Levels of Logic = 2)
  Source:            pulse_out_1 (FF)
  Destination:       pulse_1 (PAD)
  Source Clock:      clk rising 0.3X

  Data Path: pulse_out_1 to pulse_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.790  pulse_out_1 (pulse_out_1)
     LUT2:I0->O            1   0.250   0.681  pulse_11 (pulse_1_OBUF)
     OBUF:I->O                 2.912          pulse_1_OBUF (pulse_1)
    ----------------------------------------
    Total                      5.158ns (3.687ns logic, 1.471ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               5.857ns (Levels of Logic = 3)
  Source:            through_1 (PAD)
  Destination:       pulse_1 (PAD)

  Data Path: through_1 to pulse_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  through_1_IBUF (through_1_IBUF)
     LUT2:I1->O            1   0.254   0.681  pulse_11 (pulse_1_OBUF)
     OBUF:I->O                 2.912          pulse_1_OBUF (pulse_1)
    ----------------------------------------
    Total                      5.857ns (4.494ns logic, 1.363ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.473|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.55 secs
 
--> 

Total memory usage is 4518076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

