/**
 *
 * @file GPIO_RegisterDefines_CellID.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 25 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 25 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_CELLID_H_
#define XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_CELLID_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
 ************************************ 33 CellID0 *********************************************
 ******************************************************************************************/
/*----------*/
#define GPIO_PCellID0_R_CID0_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_PCellID0_R_CID0_BIT    (0UL)
#define GPIO_PCellID0_R_CID0_DEFAULT    ((uint32_t) 0x0000000DUL)

#define GPIO_PCellID0_CID0_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_PCellID0_CID0_DEFAULT    ((uint32_t) 0x0000000DUL)
/*----------*/

/******************************************************************************************
 ************************************ 34 CellID1 *********************************************
 ******************************************************************************************/
/*----------*/
#define GPIO_PCellID1_R_CID1_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_PCellID1_R_CID1_BIT    (0UL)
#define GPIO_PCellID1_R_CID1_DEFAULT    ((uint32_t) 0x000000F0UL)

#define GPIO_PCellID1_CID1_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_PCellID1_CID1_DEFAULT    ((uint32_t) 0x000000F0UL)
/*----------*/

/******************************************************************************************
 ************************************ 35 CellID2 *********************************************
 ******************************************************************************************/
/*----------*/
#define GPIO_PCellID2_R_CID2_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_PCellID2_R_CID2_BIT    (0UL)
#define GPIO_PCellID2_R_CID2_DEFAULT    ((uint32_t) 0x00000005UL)

#define GPIO_PCellID2_CID2_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_PCellID2_CID2_DEFAULT    ((uint32_t) 0x00000005UL)
/*----------*/

/******************************************************************************************
 ************************************ 36 CellID3 *********************************************
 ******************************************************************************************/
/*----------*/
#define GPIO_PCellID3_R_CID3_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_PCellID3_R_CID3_BIT    (0UL)
#define GPIO_PCellID3_R_CID3_DEFAULT    ((uint32_t) 0x000000B1UL)

#define GPIO_PCellID3_CID3_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_PCellID3_CID3_DEFAULT    ((uint32_t) 0x000000B1UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_CELLID_H_ */
