{"vcs1":{"timestamp_begin":1754274294.427700230, "rt":10.26, "ut":10.78, "st":0.57}}
{"vcselab":{"timestamp_begin":1754274304.887574611, "rt":0.44, "ut":0.34, "st":0.12}}
{"link":{"timestamp_begin":1754274305.473325169, "rt":0.75, "ut":0.45, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754274292.770895189}
{"VCS_COMP_START_TIME": 1754274292.770895189}
{"VCS_COMP_END_TIME": 1754274306.562055089}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 484116}}
{"vcselab": {"peak_mem": 183136}}
