Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 11:39:09 2020
| Host         : shubham-HP-Desktop-Pro-G1-MT running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1764 |
| Unused register locations in slices containing registers |  1841 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           31 |
|      2 |          370 |
|      3 |          198 |
|      4 |           97 |
|      5 |           26 |
|      6 |           40 |
|      7 |          267 |
|      8 |           68 |
|      9 |           16 |
|     10 |           39 |
|     11 |            9 |
|     12 |           47 |
|     13 |           14 |
|     14 |            8 |
|     15 |           11 |
|    16+ |          523 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8143 |         2064 |
| No           | No                    | Yes                    |             166 |           43 |
| No           | Yes                   | No                     |           11947 |         3804 |
| Yes          | No                    | No                     |           14629 |         3226 |
| Yes          | No                    | Yes                    |             153 |           29 |
| Yes          | Yes                   | No                     |           14781 |         4211 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/pl_ai_y_reg_rden                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/f                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/handover_pipe[4]                                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/NULL_INSERT_I/tvalidin_r_reg[4]_0[0]                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/cw_results                                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/CTRL_IF_I/empty_reg[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/f                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                    | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_0                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/cw_results0_out                                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/cw_results5_out                                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/cw_results4_out                                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/cw_results1_out                                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/cw_results3_out                                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/cw_results6_out                                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/cw_results2_out                                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_51                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_en_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_48                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_45                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_42                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_39                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[6][3][crc_state_ptr][1]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_21                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__1_n_0                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_48                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__2_n_0                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_53                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M2_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__3_n_0                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__18_n_0                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_30                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[5]_i_1_n_0                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_27                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_24                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_54                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_21                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__17_n_0                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_54                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_36                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_21                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__21_n_0                                                                                                                                                                     | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_24                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_27                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_47                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_30                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_33                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_20                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_5[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_39                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_42                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_20                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_45                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_20                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[5][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_20                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_0[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_20                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_0[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_20                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_0[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_20                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_0[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_36                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_37                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_36                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[1][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1_n_0                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__0_n_0                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[6][5][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[7][6][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[7][5][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[7][3][crc_state_ptr][1]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_32                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_50                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[6][6][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_44                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_41                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_38                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_35                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_29                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_26                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_23                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_21                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_24                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_27                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_30                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_33                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_27                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_36                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_33                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_30                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_27                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_24                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_21                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_22                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_33                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/core_axis_width_wr_reg_0                                                                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_30                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_39                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__15_n_0                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_24                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_21                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_36                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_39                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_42                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_45                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_48                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_51                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_54                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_24                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_6[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_48                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_0[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg[0]                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_2[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_3[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_4[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_5[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_6[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_24                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_3[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_54                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_23                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_0[0]                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_54                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_51                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_48                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_45                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_42                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_24                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_42                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/llr_0/inst/din_V_data_V_1_load_A                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/llr_0/inst/din_V_data_V_1_load_B                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_39                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_36                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_33                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_30                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__6_n_0                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_27                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__19_n_0                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_21                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__20_n_0                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_1[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_51                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_48                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_45                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/FSM_sequential_state[1]_i_1_n_0                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_42                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_39                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_36                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_27                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_51                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_54                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_51                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_48                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_45                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_42                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_39                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_36                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_33                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_30                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_33                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_24                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_21                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_54                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_51                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_8_out                                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/FSM_sequential_state[1]_i_1_n_0                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_45                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[5]_i_1_n_0                                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_12                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_3[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_15                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_0[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_15                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[3][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_13                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_18[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_13                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_3[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_13                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_3[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_13                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_3[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_13                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_2[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_13                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[4][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_12                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_18[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_12                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_3[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_15                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_0[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_12                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_3[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_12                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_2[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_12                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[4][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_10                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_17[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_10                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_0[0]                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_10                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_0[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_10                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_0[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/AXI_CONV_RD_I/state__0                                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_10                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_0[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_10                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[5][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_18                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[2][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_19                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_2[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_19                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_2[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_19                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_2[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_19                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[2][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_18                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_20[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_18                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_2[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_18                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_2[0]                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_18                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_2[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_40                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_1[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_18                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_2[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_16                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_19[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_16                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_0[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_16                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_0[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_16                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_0[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_16                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_0[0]                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_16                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[3][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_40                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_1[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_15                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_19[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_15                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_0[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_15                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_0[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_3                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/SR[0]                                                                                                                                                                    |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_6                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_2[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_24                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[0][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_25                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_22[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_25                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_1[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_25                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_1[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_25                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_1[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_25                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_1[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_25                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[0][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_3                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_15[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_3                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_1[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_6                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_2[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_3                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_1[0]                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_3                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_1[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_3                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[7][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_4                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_15[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_4                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_1[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_4                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/SR[0]                                                                                                                                                                    |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_4                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_1[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_4                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_1[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_4                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[7][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_6                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_16[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_22                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_21[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_22                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_3[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_2[0]                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_3[0]                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_22                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_3[0]                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_W_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/CTRL_FIFO_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__7_n_0                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_22                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_3[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_22                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_3[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_22                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[1][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_19                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_2[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_24                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_22[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_24                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_1[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_24                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_1[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_24                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_1[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_40                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_2[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_24                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_1[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_6                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[6][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_6                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_1[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_6                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_2[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__2_n_0                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__14_n_0                                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[2][5][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_STATUS_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__16_n_0                                                                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[2][3][crc_state_ptr][1]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__10_n_0                                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DOUT_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__11_n_0                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[1][6][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[2][6][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[1][5][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__8_n_0                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DIN_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__9_n_0                                                                                                                                                                                                     | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__12_n_0                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[1][3][crc_state_ptr][1]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[0][6][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__17_n_0                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[0][5][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[0][3][crc_state_ptr][1]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[3][5][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_36                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_3[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[5][6][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[5][5][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[5][3][crc_state_ptr][1]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/AXI_CONV_RD_I/state__1                                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[4][6][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[4][5][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[4][3][crc_state_ptr][1]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[3][6][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__16_n_0                                                                                                                                                                     | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[3][3][crc_state_ptr][1]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_4[0]                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_3[0]                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_W_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/CTRL_FIFO_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__11_n_0                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_STATUS_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__13_n_0                                                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__13_n_0                                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__12_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__15_n_0                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_43                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_9                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_0[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_9                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_17[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_7                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[6][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_7                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_1[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_7                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_2[0]                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_7                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_2[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_7                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_2[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_7                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_16[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_21                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_21[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_21                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_3[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_9                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_0[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_42                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_41                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_21                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_3[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_21                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_3[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_40                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[0][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_21                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_3[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_21                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[1][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_40                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_1[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_19                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_20[0]                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_40                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_1[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_32                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_2[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_36                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_3[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_36                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_3[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_36                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_3[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_36                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_1[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_35                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_34                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_33                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_32                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[2][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_32                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_2[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_32                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_2[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__14_n_0                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_32                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_2[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/cont[1]_i_1_n_0                                                                                                                                                                     | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_32                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_0[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_31                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/cont[1]_i_1__0_n_0                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_30                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_9                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[5][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_9                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_0[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_9                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_0[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_24                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_3[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_12                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/SR[0]                                                                                                                                                                    |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_16                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_4[0]                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_12                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_1[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_12                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_3[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_27                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_26                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_29                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_28                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[3][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_28                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_0[0]                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_28                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_0[0]                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_16                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_2[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_28                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg[0]                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_16                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_2[0]                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_39                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_24                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_2[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_16                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_2[0]                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_28                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_0[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_24                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[4][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_25                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_38                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_24                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_3[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_16                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[6][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_13                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_14                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_19                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_15                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_18                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_17                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_28                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_0[0]                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_16                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_1[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_12                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[7][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_12                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_1[0]                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_12                                                                                                                                                                | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_1[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/PD_PC_I/fz_flag[flag][24]_i_1_n_0                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/cont[2]_i_1__1_n_0                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/PD_PC_I/cw_id_pipe_reg[5][1][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/PD_PC_I/cw_id_pipe_reg[5][0]_4[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/DEREF_I/enable_reg_n_0_[2]                                                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/PD_PC_I/cw_id_pipe_reg[5][0]_5[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[4][7][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[index][7][2]_10[0]                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/PD_PC_I/cw_id_pipe_reg[5][0]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[3][7][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[index][7][2]_7[0]                                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[index][7][2]_9[0]                                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[2][7][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_W_I/LUTRAM_G.FIFO_CTRL_I/cont[2]_i_1__0_n_0                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]                                                                                                                                                                                     | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/rd_avail_2_reg_0                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]                                                                                                                                                                                     | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/rd_ptr_reg[0]_2                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]                                                                                                                                                                                     | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/rd_ptr_reg[0]_1                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/PD_PC_I/cw_id_pipe_reg[5][0]_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_ip_free_tvalid_reg_1[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_17                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[index][7][2]_8[0]                                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_13                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[index][7][2]_11[0]                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_9                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/PD_PC_I/cw_id_pipe_reg[5][0]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/cont[2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_5                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_W_I/LUTRAM_G.FIFO_CTRL_I/cont[2]_i_1__2_n_0                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/core_reset_n_o_reg                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[index][7][2]_6[0]                                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]                                                                                                                                                                                     | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/content_cnt_reg[5]_0                                                                                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[index][7][2]_5[0]                                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[index][7][2]_4[0]                                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/PD_PC_I/cw_id_pipe_reg[5][0][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_8                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_5                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[2][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/SR[0]                                                                                                                                                                    |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_5                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[3][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/OP_DATA_MEM_IF_I/LUTRAM_G.wren                                                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[4][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_0[0]                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_1[0]                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_2[0]                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_3[0]                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_0[0]                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_1[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_2[0]                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_3[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_0[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_1[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_2[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/ipm_rden_pipe_reg[2]_0[0]                                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[7][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[6][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_4                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[5][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/E[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_13                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/stagescnt[2]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/stagenum                                                                                                                                                                                                          | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/stagenum[2]_i_1_n_0                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_17                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[6][7][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_13                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_9                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[7][7][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_17                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[5][7][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_17                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_13                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_5                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_9                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_13                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_17                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_17                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[2]_0                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_13                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[0][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[1][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_9                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_26[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_1[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_26[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_2[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[0]                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_5[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[7][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_5[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_1[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_5[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_1[0]                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_5[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/SR[0]                                                                                                                                                                    |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_5[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_1[0]                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/m_axis_op_avail_tvalid_reg_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[1]                                                                                                                                                |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                    |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[2]                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[3]                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[4]                                                                                                                                                |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_26[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_1[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_5[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_3[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_8[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[6][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_8[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_1[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_8[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_2[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_8[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_2[0]                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[5]                                                                                                                                                |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[6]                                                                                                                                                |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[7]                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_5                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_8[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_2[0]                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_8[0]                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_4[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_20[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_2[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_17[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_0[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_17[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_0[0]                                                                                                                 |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_17[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_0[0]                                                                                                                       |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/OP_DATA_MEM_IF_I/LUTRAM_G.wren                                                                                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_17[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_0[0]                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_17[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg[0]                                                                                                                           |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[0][7][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_20[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[2][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_20[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_2[0]                                                                                                                       |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_20[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_2[0]                                                                                                                 |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]                                                                                                                                                                                     | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/content_cnt_reg[5]_2                                                                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_20[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_2[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_20[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_0[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_23[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[1][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_23[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_3[0]                                                                                                                 |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_23[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_3[0]                                                                                                                       |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_23[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_3[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_23[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_3[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/core_reset_n_o_reg                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/PUT_I/SRL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_0                                                                                                                                                                                  | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/count_id[2]_i_1_n_0                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_23[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_1[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_26[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[0][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_26[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_1[0]                                                                                                                 |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_26[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_1[0]                                                                                                                       |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_2[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_9                                                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_0[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_1[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_5                                                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_2[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r4_llr_ptr_tvalid_pipe_reg[7]_3[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_0[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_1[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_16                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_3[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_1[0]                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_0[0]                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_2[0]                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_11[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_0[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_11[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_0[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_5                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]                                                                                                                                                                                     | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/content_cnt_reg[5]_1                                                                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_11[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[5][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_0[0]                                                                                                                       |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_0[0]                                                                                                                 |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_2[0]                                                                                                                       |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_1[0]                                                                                                                 |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_3[0]                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_2[0]                                                                                                                 |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_high_iter_psum_ptr_tvalid_pipe_reg[3]_3[0]                                                                                                                 |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_r7_llr_ptr_tvalid_pipe_reg[8]_9                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_1[0]                                                                                                                       |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/m_axis_update_med_psum_ptr_tvalid_pipe_reg[2]_3[0]                                                                                                                       |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_9                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_12                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_14[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[7][2]_3[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_14[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_3[0]                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_14[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_3[0]                                                                                                                             |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_11[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[2][2]_rep_0[0]                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_17[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[3][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/PD_PC_I/cw_id_pipe_reg[5][0]_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_14[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_6[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_14[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/cw_pipe_reg[8][2]_2[0]                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[1][7][crc_state_ptr][2]_i_1_n_0                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_14[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/ptr_mem[4][0][crc_state_ptr][2]_i_1_n_0                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_11[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/core_reset_n_o_reg_5[0]                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_11[0]                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_0[0]                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_17                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][5]_13                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/E[0]                                                                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/SRL_G.rden                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/p_8_out                                                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/FIFO_DATA_I/LUTRAM_G.FIFO_CTRL_I/cont[3]_i_1_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_DATA_I/LUTRAM_G.FIFO_CTRL_I/cont[3]_i_1__0_n_0                                                                                                                                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/space_cnt_reg[8]                                                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_0                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/SRL_G.wren_7                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/SRL_G.wren                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/out_of_reset_reg                                                                                                                                                                              | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/empty_reg_1                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_rep_1                                                                                                                                               |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/m_axis_ctrl_tready                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_1                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[2]_1                                                                                                                                             |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/empty_reg_1                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/cont[3]_i_1_n_0                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[10]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[10]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___43_n_0                                                                                                                                                                     |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___48_n_0                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/ip_ctrl_tvalid_pipe_reg[3]                                                                                                                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___46_n_0                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___45_n_0                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___42_n_0                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___40_n_0                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___39_n_0                                                                                                                                                                     |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___37_n_0                                                                                                                                                                     |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_9                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/m_axis_ip_free_tvalid_w                                                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/next_seq_id_reg[3]                                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/MPS_PUT_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/GEARBOX_I/GEARBOX_CTRL_I/rd_avail_2_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/enboutcnt                                                                                                                                                                                                         | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/raddrout[4]_i_1_n_0                                                                                                                                                 |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/enbcnt                                                                                                                                                                                                            | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/raddr[4]_i_1__0_n_0                                                                                                                                                 |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/wr_ptr_reg[3]_rep                                                                                                                                      |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/p_32_in                                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/SKID3_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/SKID6_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]_0[0]                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/DIN_WORDS_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/space_cnt_reg[8]                                                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/i___94_n_0                                                                                                                                                                                 |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/DOUT_WORDS_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[4][0]                                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/ITLV_BYPASS_WORDS_FIFO_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/GEARBOX2_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/GEARBOX2_I/GEARBOX_CTRL_I/space_cnt_reg[4]_0[0]                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/p_32_in                                                                                                                                                                                                                     | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/SRL_LEVEL_G.wren_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/ITLV_BYPASS_WORDS_FIFO_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[4]_2[0]                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/p_1_in3_in                                                                                                                                                                                                        | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/waddrin[4]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/not_full_1_reg                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/BLOCK_OUTPUT_I/FIFO_BLOCK_I/SRL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PC_INS_I/p_0_in                                                                                                                                                                                                                    | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PC_INS_I/p_shft[4]_i_1_n_0                                                                                                                                                           |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX2_I/GEARBOX_CTRL_I/wr_ptr[4]_i_1__0_n_0                                                                                                                                                                                     | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX2_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_31[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_30[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_29[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_34[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_28[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_27[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_25[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/p_2_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_24[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_32[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_33[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_26[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_35[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_36[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_37[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_38[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/rd_avail_2_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/wr_ptr_reg[3]_0                                                                                                                                             |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/SRL_G.wren_2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/sk5_grb_dout_words_tready                                                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_DIN_WORDS_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/p_1_in16_in                                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/core_axis_enable_wr_reg_0                                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                      |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/DEREF_I/rd_avail_2_reg[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_23[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/E[0]                                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_9_out                                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/p_2_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[4][0]                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_11[0]                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_10[0]                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/enb64cnt                                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[6].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[2].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[2].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[6].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[4].PU_NEW_I/SS[0]                                                                                                                                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[1].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[3].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[5].PU_I/spill                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[3].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[4].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[3].PU_I/SS[0]                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[3].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[0].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[2].ROW_G[0].PU_I/sgnout_q_reg_0[0]                                                                                                                            |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[7].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[3].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[1].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[2].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[2].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[2].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[4].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PARAM_I/AXIS_REG_I/m_axis_tvalid_i_reg_1                                                                                                                                                           |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[0].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[1].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[1].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[5].PU_I/spill                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[4].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[2].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[2].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[3].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[1].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[3].PU_I/SS[0]                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[7].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[1].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[0].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[2].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[5].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/CTRL_FIFO_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[2].ROW_G[0].PU_I/sgnout_q_reg_0[0]                                                                                                                            |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[6].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[2].ROW_G[0].PU_I/sgnout_q_reg_0[0]                                                                                                                            |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[2].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[1].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[3].PU_I/SS[0]                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[0].PU_I/spill                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[4].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[2].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[5].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[0].TIER_G[0].ROW_G[2].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[6].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[0].ROW_G[7].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[1].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[1].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[2].TIER_G[1].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/CTRL_FIFO_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[1].TIER_G[0].ROW_G[2].PU_I/spill                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/core_axi_wr_protect_wdata_reg_2                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[430][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[438][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[446][0]                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[454][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[462][0]                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[46][0]                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[470][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_reg2_rd                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[478][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[486][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_reg3_rd                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[494][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[422][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[502][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[510][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_reg0_rd                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_addr[6]_i_1__0_n_0                                                                                                                                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[54][0]                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[62][0]                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[70][0]                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[78][0]                                                                                                                                                        |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[86][0]                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]                                                                                                                                                                                     | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/rd_avail_2_reg_1                                                                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]                                                                                                                                                                                     | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/iom_wdata[6][6]_i_8_0                                                                                                                                             |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[294][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_addr[6]_i_1_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_reg0_rd                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[0].ROW_G[7].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_reg3_rd                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[302][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[30][0]                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[310][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[318][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[326][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[334][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[342][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[94][0]                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[350][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[358][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[366][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[374][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[382][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[38][0]                                                                                                                                                        |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[390][0]                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/p_1_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[398][0]                                                                                                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[406][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[414][0]                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[12].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[30].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[31].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[3].PU_NEW_I/SS[0]                                                                                                                                              |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[5].PU_NEW_I/SS[0]                                                                                                                                              |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[6].PU_NEW_I/SS[0]                                                                                                                                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[7].PU_NEW_I/SS[0]                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[8].PU_NEW_I/SS[0]                                                                                                                                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[9].PU_NEW_I/SS[0]                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[0].PU_NEW_I/SS[0]                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[10].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[11].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[2].PU_NEW_I/SS[0]                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[13].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[9].PU_NEW_I/SS[0]                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[8].PU_NEW_I/SS[0]                                                                                                                                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[7].PU_NEW_I/SS[0]                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[6].PU_NEW_I/SS[0]                                                                                                                                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[5].PU_NEW_I/SS[0]                                                                                                                                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[4].PU_NEW_I/SS[0]                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[3].PU_NEW_I/SS[0]                                                                                                                                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[2].PU_NEW_I/SS[0]                                                                                                                                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[1].PU_NEW_I/SS[0]                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[15].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[19].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[0].PU_NEW_I/SS[0]                                                                                                                                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[10].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[11].PU_NEW_I/SS[0]                                                                                                                                             |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/core_imr1_out                                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[12].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[13].PU_NEW_I/SS[0]                                                                                                                                             |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[14].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[15].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[16].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[17].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[18].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_code_reg2_rd                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[1].PU_NEW_I/SS[0]                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[20].PU_NEW_I/SS[0]                                                                                                                                             |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[21].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[22].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[23].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[24].PU_NEW_I/SS[0]                                                                                                                                             |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[25].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[26].PU_NEW_I/SS[0]                                                                                                                                             |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[27].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[28].PU_NEW_I/SS[0]                                                                                                                                             |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[0].ROW_G[29].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[2].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[2].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/p_1_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[2].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[3].PU_I/spill                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[3].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[4].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[5].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[6].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[7].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[1].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[1].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[2].ROW_G[0].PU_I/sgnout_q_reg_0[0]                                                                                                                            |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[0].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[1].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_STATUS_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[2].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_STATUS_I/REG_G.FIFO_CTRL_I/empty_reg_0[0]                                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[286][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[3].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[3].PU_I/SS[0]                                                                                                                                        |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[4].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[4].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[1].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[1].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[2].ROW_G[0].PU_I/sgnout_q_reg_0[0]                                                                                                                            |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[3].TIER_G[2].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[0].PU_I/spill                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[1].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[2].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[2].PU_I/SS[0]                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[3].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[3].PU_I/SS[0]                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[2].PU_I/SS[0]                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[5].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[6].PU_I/spill                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[0].ROW_G[7].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[1].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[1].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[2].ROW_G[0].PU_I/sgnout_q_reg_0[0]                                                                                                                            |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[4].TIER_G[2].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/empty_reg_1                                                                                                                                                                                     | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[0].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[5].TIER_G[0].ROW_G[1].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[182][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[2].ROW_G[0].PU_I/sgnout_q_reg_0[0]                                                                                                                            |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[2].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/SS[0]                                                                                                                                                                    |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[102][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[110][0]                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[118][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[126][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[134][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[142][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[14][0]                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[150][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[158][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[166][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[174][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[1].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[190][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[198][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[206][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[214][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[222][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[22][0]                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[230][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[238][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[246][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[254][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[262][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[270][0]                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/llr_e4_reg[278][0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[1].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[6].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[7].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[1].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[1].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[2].ROW_G[0].PU_I/sgnout_q_reg_0[0]                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[2].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[0].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[0].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[1].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[1].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/TIER_G[1].ROW_G[14].PU_NEW_I/SS[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[2].PU_I/SS[0]                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[3].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[3].PU_I/SS[0]                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[4].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[5].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[6].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[7].TIER_G[0].ROW_G[7].PU_I/spill                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_G[6].TIER_G[0].ROW_G[5].PU_I/spill                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[1][7]_i_2_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[1][7]_i_1_n_0                                                                                                                                           |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[2][7]_i_2_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[2][7]_i_1_n_0                                                                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[3][7]_i_2_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[3][7]_i_1_n_0                                                                                                                                           |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[0][7]_i_2_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[0][7]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[4][7]_i_2_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[4][7]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[5][7]_i_2_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[5][7]_i_1_n_0                                                                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[6][7]_i_2_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[6][7]_i_1_n_0                                                                                                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[7][7]_i_2_n_0                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/crc_count_cw[7][7]_i_1_n_0                                                                                                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[9]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[16]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/dwi_da_dout_words_tready                                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[15]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[14]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[13]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[12]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/DOUT_WORDS_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                            | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/i___3_n_0                                                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[11]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[10]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[8]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[7]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[17]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[6]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[5]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[4]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/OMM_I/OMM_I/update_base_addr                                                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[3]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[2]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[1]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[8]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[7]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_2                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_1                                                                                                                                         |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                          | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/SR[0]                                                                                                                            |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                             | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M2_I/REG_G.FIFO_CTRL_I/empty_reg_1[0]                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/dwi_da_dout_words_tready                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_DATA_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_1[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                       |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/stagescnt1                                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/i___2_n_0                                                                                                                                                                                                                    | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/i___1_n_0                                                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/bitoutcnt0                                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/bit64cnt0                                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[22]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[21]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[20]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[19]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[18]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/FIFO_DATA_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_1[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[5]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/s_axis_dcrc_cache_tready0[7]_i_1_n_0                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/s_axis_dcrc_cache_tready1[7]_i_1_n_0                                                                                                                                 |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[6]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/bam_cache_tready[7]_i_1_n_0                                                                                                                                                    |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/PSUM_HI_1024_CALC_I/psums_out[14]_i_1__1_n_0                                                                                                                                   |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___308_n_0                                                                                                                                                                    |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_in_tvalid[7]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[4]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[1]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[2]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[3]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[31]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_12[0]                                                                                                                                                                             | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[31]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                         |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                              |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/w                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/cy_reg_n_0                                                                                                                                                                |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_3[0]                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_1                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_3[0]                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/w                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/cy_reg_n_0                                                                                                                                                                |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_ba_table_rd                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/p_0_in__0                                                                                                                                                                      |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_ba_table_addr[9]_i_1_n_0                                                                                                                                                                                     | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_GA[7].TIER_GA[3].ROW_GA[0].out_llr_w[10]                                                                                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/content_cnt_reg[8]_0[0]                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/GEN_BRUTE_SRT.SRT_I/m_axis_instruct_tdata[path_metric][5][9]_i_1_n_0                                                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/GEN_BRUTE_SRT.SRT_I/m_axis_instruct_tdata[path_metric][4][9]_i_1_n_0                                                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/GEN_BRUTE_SRT.SRT_I/m_axis_instruct_tdata[path_metric][3][9]_i_1_n_0                                                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[7].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/bam_cache_datum_reg[0][0]                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/not_full_1_reg_0                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/OP_ADDR_GEN_I/count_p[n][11]_i_1_n_0                                                                                                                                                       |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/GEN_BRUTE_SRT.SRT_I/m_axis_instruct_tdata[path_metric][2][9]_i_1_n_0                                                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/SKID6_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SRL_G.wren_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/GEN_BRUTE_SRT.SRT_I/m_axis_instruct_tdata[path_metric][1][9]_i_1_n_0                                                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/SRL_G.wren                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_GA[4].TIER_GA[3].ROW_GA[0].out_llr_w[10]                                                                                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_GA[3].TIER_GA[3].ROW_GA[0].out_llr_w[10]                                                                                                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_GA[1].TIER_GA[3].ROW_GA[0].out_llr_w[10]                                                                                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_GA[5].TIER_GA[3].ROW_GA[0].out_llr_w[10]                                                                                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_GA[2].TIER_GA[3].ROW_GA[0].out_llr_w[10]                                                                                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/bam_rden_reg_0[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/GEN_BRUTE_SRT.SRT_I/m_axis_instruct_tdata[path_metric][7][9]_i_1_n_0                                                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/GEN_BRUTE_SRT.SRT_I/m_axis_instruct_tdata[path_metric][6][9]_i_1_n_0                                                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PROC_GA[6].TIER_GA[3].ROW_GA[0].out_llr_w[10]                                                                                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_ba_table_rd                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/polar_ba_table_addr[9]_i_1__0_n_0                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[26]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_2                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/XYM_G[2].XYM_MEM_G.MEM_XYM_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/not_afull_1_reg_0[0]                                                                                                                                                                                   | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/SR[0]                                                                                                                                             |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/XYM_G[2].XYM_MEM_G.MEM_XYM_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/crc_fb_mask_e1                                                                                                                                                          |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[3].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/cw_occupied_reg[2][0]                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/reg_rdata[26]_i_1_n_0                                                                                                                                                                                              | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/AXIS_REG_I/E[0]                                                                                                                                                                                                                    | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/count_info_id[11]_i_1_n_0                                                                                                                                                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/E[0]                                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/core_axi_wr_protect_wdata_reg_1                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/XYM_G[3].XYM_MEM_G.MEM_XYM_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/XYM_G[3].XYM_MEM_G.MEM_XYM_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/wptr_reg[0]_0[0]                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/BLOCK_OUTPUT_I/FIFO_BLOCK_I/SRL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                                    | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/SR[0]                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/empty_reg_1[0]                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/DOUT_WORDS_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]_0[0]                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[7].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/cw_results[7][rnti][15]_i_1_n_0                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/count_op_id0                                                                                                                                                                                                                | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/count_op_id[11]_i_1_n_0                                                                                                                                                       |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/count_op_id[11]_i_2_n_0                                                                                                                                                                                               | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/count_op_id[11]_i_1_n_0                                                                                                                                                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[5].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/cw_results[5][rnti][15]_i_1_n_0                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[4].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/cw_results[4][rnti][15]_i_1_n_0                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[3].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/cw_results[3][rnti][15]_i_1_n_0                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/out_of_reset_reg[0]                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[6].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/D[0]                                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[3].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/dcrc_cache_datum_reg[2][0]                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[3]                                                                                                                                                |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[2].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/cw_results[2][rnti][15]_i_1_n_0                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[3].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                               | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[0]                                                                                                                                                |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[1].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/cw_results[1][rnti][15]_i_1_n_0                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[0].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/cw_results[0][rnti][15]_i_1_n_0                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[1].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                               | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[1]                                                                                                                                                |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[2].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                               | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[2]                                                                                                                                                |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[4].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                               | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[4]                                                                                                                                                |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/empty_reg_2[0]                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/space_cnt                                                                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/SKID6_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.fifo_2_reg[5]_0[0]                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[7].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                               | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[7]                                                                                                                                                |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/AXIS_REG_I/m_axis_tvalid_i_reg_0[0]                                                                                                                                                                                          | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/AXIS_REG_I/SR[0]                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[4]_1[0]                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[5].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                               | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[5]                                                                                                                                                |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[6].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                               | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/dcrc_cache_out_pingpong[6]                                                                                                                                                |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PC_INS_I/SRL_G.wren                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/SRL_G.rden                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_4_in[1]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PEC_I/SC_I/AXIS_FORK2_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/out_of_reset_reg[0]                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_4_in[1]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SRL_LEVEL_G.rden                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/IP_ADDR_GEN_I/SRL_LEVEL_G.wren                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PARAM_I/block_p_tvalid_pipe_reg[2]_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/empty_reg_0[0]                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/ip_cnt0_4                                                                                                                                                                                                        | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/empty_reg_0                                                                                                                                                                                     | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/i___54_n_0                                                                                                                                                                                 |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/empty_reg_2[0]                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DIN_WORDS_I/REG_G.FIFO_CTRL_I/empty_reg_1[0]                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_4_in[2]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_WORDS_I/REG_G.FIFO_CTRL_I/ip_cnt0                                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/HPC_DRF_I/SRL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_1[0]                                                                                                                                                                           | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/DEREF_I/count_id[count_plus_one][6]_i_1_n_0                                                                                                                                          |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_4_in[2]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/SRL_G.wren_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/space_cnt_reg[4]_0                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[3].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SRL_G.rden_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[3].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/rd_avail_2_reg[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/IP_ADDR_GEN_I/SRL_LEVEL_G.wren                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                       |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/SRL_G.wren_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/AXI_CONV_RD_I/reg_addr_n_0                                                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/p_0_out_0[1]                                                                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/DIN_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/GEARBOX2_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/GEARBOX_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/SRL_LEVEL_G.wren_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[4]                                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               15 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/addr                                                                                                                                                                                                               | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/SR[0]                                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/SKID4_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M1_I/REG_G.FIFO_CTRL_I/m_axis_param_crc_tvalid_reg[0]                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/AXIS_REG_I/m_axis_tdata[k][11]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ZERO_INS_I/SR[0]                                                                                                                                                                     |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                              | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_RD_I/addr                                                                                                                                                                                                               | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX2_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_1                                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_1                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/AXI_CONV_RD_I/reg_addr_n_0                                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/SRL_G.wren_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/ITLV_BYPASS_FIFO_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/ITLV_BYPASS_FIFO_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/SKID5_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_1                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_3[0]                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/out_of_reset_reg_1[0]                                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/out_of_reset_reg_2[0]                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/SRL_LEVEL_G.rden_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/DOUT_WORDS_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/DOUT_WORDS_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/DEREF_I/deref_wren_reg_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/DEREF_I/deref_wren_reg_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/DEREF_I/deref_waddr_reg[7]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/DEREF_I/deref_waddr_reg[6]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/not_afull_1_reg_0[0]                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/empty_reg_1[0]                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/full_reg_2[0]                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               20 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/MPS_PUT_I/SRL_G.GLB_SRL_FIFO_I/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/SRL_G.wren                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/INQUE_PUT_I/SRL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_G.wren                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/space_cnt_reg[8]                                                                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                5 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/last_pass_pipe_reg_n_0_[0]                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/p_4_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/p_4_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/i___12_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[0].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SS[0]                                                                                                       |                8 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[1].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SS[0]                                                                                                       |                6 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[2].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SS[0]                                                                                                       |                6 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[3].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SS[0]                                                                                                       |                9 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[4].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SS[0]                                                                                                       |               10 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[5].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SS[0]                                                                                                       |                8 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[6].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SS[0]                                                                                                       |                9 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[7].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SS[0]                                                                                                       |                7 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/SRL_LEVEL_G.wren                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/p_0_in1_in                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/SRL_LEVEL_G.wren                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/p_0_in1_in                                                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/SRL_LEVEL_G.rden                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[2].DCRC_CACHE_FIFO_ODD_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                   | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_10                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DIN_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/DEREF_I/enable[3]                                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               17 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_9                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_8                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_7                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_6                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_5                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_4                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/CTRL_IF_I/ip_ctrl_tvalid_pipe_reg[2]_0[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/SR[0]                                                                                                                                                                   |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                          | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_14                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[6].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_13                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[6].DCRC_CACHE_FIFO_ODD_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[7].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PC_INS_I/s_axis_din_tvalid_r_reg[2]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[0].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_12                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_11                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/SRL_LEVEL_G.rden_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[7].DCRC_CACHE_FIFO_ODD_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[5].DCRC_CACHE_FIFO_ODD_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[5].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[4].DCRC_CACHE_FIFO_ODD_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[4].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[3].DCRC_CACHE_FIFO_ODD_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[3].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[2].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[1].DCRC_CACHE_FIFO_ODD_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[1].DCRC_CACHE_FIFO_EVEN_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/xym_core_rden_pipe_reg[2][0]_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/DCRC_CACHE_LOOP[0].DCRC_CACHE_FIFO_ODD_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M2_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M2_I/REG_G.FIFO_CTRL_I/m_axis_param_crc_tvalid_reg[0]                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/OPC_ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/m_axis_instruct_tvalid_reg                                                                                                                                           | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               17 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/OPC_ADDR_GEN_I/bam_rden                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_45[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               24 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_49[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               18 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_48[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               20 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_47[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               22 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_46[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               21 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_39[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               23 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___344_n_0                                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               21 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___345_n_0                                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               22 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___346_n_0                                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               20 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/i___374_n_0                                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               15 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/id_fields                                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               21 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/m_axis_param_crc_tvalid_reg[0]                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/INSTR_FORK_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                           | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_40[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               17 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_41[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               16 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_44[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               20 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_43[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               21 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/rd_avail_2_reg_42[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               20 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/wptr_reg[0]_0[0]                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                         |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/input_side_enable_e0                                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                         |                6 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/XYM_G[0].XYM_MEM_G.MEM_XYM_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                            | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/XYM_G[0].XYM_MEM_G.MEM_XYM_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/AXI_CONV_RD_I/s_axi_rdata__0_n_0                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[1].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_0                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PE_MEM_I/PE_UMEM_MEM_I/NO_ECC_G.SDP_RAM_RTL_I/umem_wren_mod0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/AXI_CONV_RD_I/s_axi_rdata__0_n_0                                                                                                                                                                                                    | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PE_MEM_I/PE_UMEM_MEM_I/NO_ECC_G.SDP_RAM_RTL_I/umem_wren_mod15_out                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PE_MEM_I/PE_UMEM_MEM_I/NO_ECC_G.SDP_RAM_RTL_I/umem_wren_mod13_out                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/PE_MEM_I/PE_UMEM_MEM_I/NO_ECC_G.SDP_RAM_RTL_I/umem_wren_mod11_out                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/OPC_BAM_DEC.opc_bam_core_rden_pipe_reg[2]_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/NULL_REMOVE_I/p_55_in                                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/p_0_in10_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/bam_core_rden_pipe_reg[2]_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/flag[31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/bam_mute_pipe_reg[3]_0                                                                                                                                                  |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[3].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[7].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[6].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_0                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[6].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[5].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_0                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[5].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[4].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_0                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[4].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[3].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_0                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[7].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_0                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[2].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_0                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[2].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[1].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[0].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_0                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/BAM_CACHE_LOOP[0].BAM_CACHE_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/p_1_in[3]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/p_0_in10_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/bam_cache_tready_reg[7]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/bam_cache_tready_reg[0]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/p_1_in[7]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/p_1_in[6]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/p_1_in[5]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/p_1_in[4]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/bam_cache_tready_reg[1]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/bam_cache_tready_reg[2]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/bam_cache_tready_reg[3]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/p_1_in[3]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/p_1_in[2]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/p_1_in[1]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/bam_cache_tready_reg[6]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/bam_cache_tready_reg[4]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/bam_cache_tready_reg[5]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/p_1_in[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/SKID4_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/p_55_in                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/SRL_G.rden                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_4_in[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/p_4_in[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/empty_reg_2[0]                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               11 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/SKID6_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SRL_G.wren                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/ITLV_BYPASS_FIFO_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.wren                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/core_clk_0[0]                                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                            | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               10 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/content_cnt_reg[5]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/out_of_reset_reg[0]                                                                                                                                                                             | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                8 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/INST_G.fifo_2_reg[11]_13                                                                                                                                 |               21 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/space_cnt_reg[8]                                                                                                                                                                                                                         | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/INST_G.fifo_2_reg[11]_0                                                                                                                                  |               22 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |               12 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               11 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/BAM_PU_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                                                | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               12 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/BAM_PU_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                                                | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               13 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/not_full_1_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/OPC_BAM_DEC.BAM_OPC_I/ECC_G.PIPE_REG_RDEN_I/E[0]                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |                9 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/BLOCK_OUTPUT_I/FIFO_TLAST_I/SRL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_DIN_FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/SRL_LEVEL_G.rden_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/pa_parent_wdata                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               27 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                 | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               15 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/core_axi_wr_protect_wdata_reg_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/core_clk_1[0]                                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               13 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/AXI_LITE_IF_I/REG_DECODE_WR_I/polar_ba_table_wr_reg_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/ppu_ptr_tvalid_reg[0]                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               22 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[2]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               17 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/INST_G.SRL_ARRAY_I/SRL_LEVEL_G.wren                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/INFO_COUNT_I/IN_SKID_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/SRL_LEVEL_G.rden                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_W_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/BLOCK_OUTPUT_I/FIFO_BLOCK_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[3]                                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               22 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/wr_en                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_PC_W_I/I82[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_W_I/LUTRAM_G.FIFO_CTRL_I/LUTRAM_G.wren                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/psum[7][1][6]_i_1_n_0                                                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               16 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/DIN_IF_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_13                                                                                                                                  |               25 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PARAM_I/AXIS_REG_I/p_2_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |               48 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               26 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/SKID5_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_1                                                                                                                                                                                |                                                                                                                                                                                                                                         |               16 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PARAM_I/AXIS_REG_I/p_2_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/wdata2[63]_i_1_n_0                                                                                                                                                  |               36 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/wdata1[63]_i_1_n_0                                                                                                                                                  |               28 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/ip_rden                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               29 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               25 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[1]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               30 |             72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_13                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_12                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_11                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_10                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[7]_5                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[7]_4                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[7]_3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[7]_2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[7]_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[7]_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[10]_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[10]_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_9                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_8                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_7                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_6                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_5                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_4                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_9                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_8                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_7                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_6                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[9]_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_5                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/IP_IF_I/iom_waddr_reg[8]_4                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/allocate_reg_2[0]                                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               62 |             75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/allocate_reg_1[0]                                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               63 |             75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/allocate_reg_0[0]                                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               63 |             75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/E[0]                                                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               57 |             75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/allocate_reg_3[0]                                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               61 |             75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/allocate_reg_4[0]                                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               59 |             75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/allocate_reg_5[0]                                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               64 |             75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/allocate_reg_6[0]                                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               65 |             75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/CTRL_I/Q[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               30 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ADDR_GEN_I/ipm_rden_pipe_reg[2]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/m_axis_allocate_ptr_tdata_reg[1]_1                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               43 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/m_axis_allocate_ptr_tdata_reg[1]_9                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               42 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/m_axis_allocate_ptr_tdata_reg[0]_3                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               38 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/m_axis_allocate_ptr_tdata_reg[0]_1                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               42 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/m_axis_allocate_ptr_tdata_reg[1]_3                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               70 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/m_axis_allocate_ptr_tdata_reg[1]_11                                                                                                                                                                                     | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               42 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/m_axis_allocate_ptr_tdata_reg[1]_7                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               44 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/m_axis_allocate_ptr_tdata_reg[1]_5                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               40 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               29 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               28 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               30 |             95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               32 |            103 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/p_1_out[11]                                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               28 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/psum_level_e2_reg[2]_0[2]                                                                                                                                                      |               88 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[1]                                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               47 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_rden_pipe_reg[1]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               83 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               39 |            126 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/llr_0/inst/p_106_in                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               24 |            127 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[13]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[14]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[3]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[12]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[15]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/CRC_I/IN_SKID_I/LUTRAM_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[1]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[2]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/llr_0/inst/lhs_V_reg_114[127]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               22 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[4]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[5]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[6]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[11]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[9]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[10]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[7]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_wren[8]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/llr_0/inst/dt_V_data_V_0_load_B                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               36 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/llr_0/inst/dt_V_data_V_0_load_A                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               36 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/llr_0/inst/p_119_in                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               34 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_3                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               91 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                                                                                                                                                                                      | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |              104 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               95 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/tvalid_pipe_reg[0][0]                                                                                                                                                     |              100 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_0                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               91 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_1                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               91 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_2                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               93 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/op_wren_mod10_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CTRL_I/D[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/xoa_itm_rden                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/tvalid_pipe_reg[0]_0[0]                                                                                                                                                   |              106 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/tvalid_pipe_reg[0]_1[0]                                                                                                                                                   |               97 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/tvalid_pipe_reg[0]_2[0]                                                                                                                                                   |              103 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/tvalid_pipe_reg[0]_3[0]                                                                                                                                                   |              102 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/tvalid_pipe_reg[0]_4[0]                                                                                                                                                   |              106 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_4                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               89 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                                                                                                                                                                                      | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/CTL_I/SC_I/SR[0]                                                                                                                                                                     |              105 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_5                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               92 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tdata_reg[cw_id][2]_6                                                                                                                                                                 | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               91 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DOUT_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                  | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               45 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DOUT_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                         | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               47 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DIN_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                          | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               31 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_I/REG_G.FIFO_CTRL_I/full_reg_1[0]                                                                                                                                                                                                         | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               41 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/FIFO_DOUT_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                  | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               41 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/WRAPPER_I/FIFO_DIN_I/REG_G.FIFO_CTRL_I/E[0]                                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               29 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E3_FF_G.m_axis_dout_tvalid_reg_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |               50 |            133 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/FIFO_WORDS_I/SRL_G.GLB_SRL_FIFO_I/not_full_1_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               17 |            136 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/AXIS_FORK3_I/FIFO_M0_I/REG_G.FIFO_CTRL_I/empty_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               33 |            136 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/GEN_BRUTE_SRT.SRT_I/SRL_G.wren                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |            137 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/SRL_G.rden                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               46 |            137 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_wren_pipe_reg[3]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][7]_1                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][6]_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][8]_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][9]_3                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][8]_1                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_wren_pipe_reg[3]_1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][7]_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][8]_2                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_wren_pipe_reg[3]_2                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_wren_pipe_reg[3]_3                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][9]_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][9]_1                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_waddr_pipe_reg[3][9]_2                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_wren_pipe_reg[3]_4                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_high_iter_psum_wren_pipe_reg[3]_5                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |            138 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/OP_DATA_MEM_IF_I/LUTRAM_G.wren                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/OP_DATA_MEM_IF_I/LUTRAM_G.wren                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/iom_wren                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/XOA_I/XOA_CALC_I/xoa_itm_wren                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/path_waddr[9]_i_1_n_0                                                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |              111 |            162 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/GEARBOX_I/GEARBOX_CTRL_I/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               59 |            167 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/p_0_in9_in                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/crc_state_in_reg[7]0                                                                                                                                                           |               88 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PTR_I/crc_wren                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |            224 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/dcrc_parent_wren                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |            224 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/pa_parent_rden                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               17 |            232 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               65 |            249 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r4_wren_mod[6]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               19 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r4_wren_mod[5]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r4_wren_mod[4]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r4_wren_mod[3]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r4_wren_mod[2]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r4_wren_mod[1]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               19 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r4_wren_mod[7]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r4_wren_mod[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/IP_IF_I/FIFO_I/SRL_LEVEL_G.GLB_SRL_FIFO_I/rd_avail_2_reg_2                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               63 |            264 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/space_cnt_reg[8]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               91 |            265 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/WRAPPER_I/AXI_LITE_CONV_I/FIFO_AW_I/LUTRAM_G.FIFO_CTRL_I/space_cnt_reg[8]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               98 |            265 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_1                                                                                                                                                                             |                                                                                                                                                                                                                                         |               80 |            268 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/OP_IF_I/DOUT_WORDS_I/FIFO_TIMING_OPT_I/REG_G.FIFO_CTRL_I/empty_reg_1                                                                                                                                                                             |                                                                                                                                                                                                                                         |               80 |            268 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_med_psum_wren_pipe_reg[2]_1                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               36 |            288 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_med_psum_wren_pipe_reg[2]_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               36 |            288 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/post_null_mask                                                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               61 |            328 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/post_null_mask                                                                                                                                                                                                              | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |               57 |            328 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/NULL_INSERT_I/E[0]                                                                                                                                                                                                    | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/OPC_I/ITLV_I/pre_itlv_reg[175]_i_1_n_0                                                                                                                                               |               67 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/NULL_INSERT_I/E[0]                                                                                                                                                                                                          | design_1_i/polar_0/inst/INNER_CORE_I/PE_G.PE_TOP_I/ITLV_I/pre_itlv_reg[175]_i_1_n_0                                                                                                                                                     |               53 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/GEN_BRUTE_SRT.SRT_I/SRL_G.rden                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               82 |            371 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/SRL_G.wren                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               25 |            371 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/p_0_in9_in                                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |              124 |            460 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/PPU_SRT_I/SRL_G.GLB_SRL_FIFO_I/p_1_out[0]                                                                                                                                                                                    | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |              362 |            480 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/PPU_SRT_I/SRL_G.GLB_SRL_FIFO_I/compare_matrix_e02_out                                                                                                                                                                        | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |              357 |            481 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/enable_reg[7]_0[0]                                                                                                                                                                                                     | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |              176 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[4]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |              266 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/dcrc_child_wdata                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |              190 |            768 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[5]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |              305 |            768 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |              198 |            790 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/PD_DCRC_I/dcrc_child_wren                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               55 |            880 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |              148 |           1024 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |              256 |           1024 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |              217 |           1024 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               81 |           1120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/polar_1/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                                                                                                                                                                                                                   | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |              314 |           1136 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_0/inst/RESET_I/core_reset_n                                                                                                                                                                                            |              383 |           1654 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/polar_1/inst/RESET_I/core_reset_n                                                                                                                                                                                            |             1788 |           6051 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |             2045 |           9261 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


