Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 31 13:56:05 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_Components_Top_control_sets_placed.rpt
| Design       : Processor_Components_Top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              70 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             121 |           47 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | db3/E[0]                   | LED_OBUF[2]      |                4 |              8 |
|  clk_IBUF_BUFG | db3/reg_array_reg[1][7][0] | LED_OBUF[2]      |                3 |              8 |
|  clk_IBUF_BUFG | db3/reg_array_reg[2][7][0] | LED_OBUF[2]      |                3 |              8 |
|  clk_IBUF_BUFG | db3/reg_array_reg[3][7][0] | LED_OBUF[2]      |                3 |              8 |
|  clk_IBUF_BUFG | db3/reg_array_reg[6][7][0] | LED_OBUF[2]      |                3 |              8 |
|  clk_IBUF_BUFG | db3/reg_array_reg[4][7][0] | LED_OBUF[2]      |                3 |              8 |
|  clk_IBUF_BUFG | db3/reg_array_reg[5][7][0] | LED_OBUF[2]      |                4 |              8 |
|  clk_IBUF_BUFG | db3/reg_array_reg[7][7][0] | LED_OBUF[2]      |                3 |              8 |
|  clk_IBUF_BUFG | db1/load                   | LED_OBUF[2]      |                3 |             10 |
|  clk_IBUF_BUFG | db2/q_reg[9]_i_1__0_n_0    | LED_OBUF[2]      |                2 |             10 |
|  clk_IBUF_BUFG | db3/q_reg[9]_i_1__1_n_0    | LED_OBUF[2]      |                4 |             10 |
|  clk_IBUF_BUFG | ssg/sel[2]_i_1_n_0         | LED_OBUF[2]      |                4 |             11 |
|  clk_IBUF_BUFG | db1/E[0]                   | LED_OBUF[2]      |                8 |             16 |
|  clk_IBUF_BUFG |                            | LED_OBUF[2]      |               23 |             70 |
+----------------+----------------------------+------------------+------------------+----------------+


