Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Reading design: weather_system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "weather_system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "weather_system"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : weather_system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/risingedge_detector.vhd" in Library work.
Architecture behavioral of Entity risingedge_detector is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/freq_divider.vhd" in Library work.
Architecture behavioral of Entity freq_divider is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/counter_5bit.vhd" in Library work.
Architecture behavioral of Entity counter_5bit is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/transcoder_speed.vhd" in Library work.
Architecture behavioral of Entity transcoder_speed is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/gray_bin_4bit.vhd" in Library work.
Architecture behavioral of Entity gray_bin_4bit is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/gray_decoder_4bit.vhd" in Library work.
Architecture behavioral of Entity gray_decoder_4bit is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/mux_2x1x4bit.vhd" in Library work.
Architecture behavioral of Entity mux_2x1x4bit is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/speed_counter.vhd" in Library work.
Architecture behavioral of Entity speed_counter is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/mux_2x1x20bit.vhd" in Library work.
Architecture behavioral of Entity mux_2x1x20bit is up to date.
Compiling vhdl file "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/weather_system.vhd" in Library work.
Architecture behavioral of Entity weather_system is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <weather_system> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <speed_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_2x1x20bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gray_bin_4bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gray_decoder_4bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_2x1x4bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <risingedge_detector> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <freq_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_5bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <transcoder_speed> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <weather_system> in library <work> (Architecture <behavioral>).
Entity <weather_system> analyzed. Unit <weather_system> generated.

Analyzing Entity <decoder> in library <work> (Architecture <behavioral>).
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <gray_bin_4bit> in library <work> (Architecture <behavioral>).
Entity <gray_bin_4bit> analyzed. Unit <gray_bin_4bit> generated.

Analyzing Entity <gray_decoder_4bit> in library <work> (Architecture <behavioral>).
Entity <gray_decoder_4bit> analyzed. Unit <gray_decoder_4bit> generated.

Analyzing Entity <mux_2x1x4bit> in library <work> (Architecture <behavioral>).
Entity <mux_2x1x4bit> analyzed. Unit <mux_2x1x4bit> generated.

Analyzing Entity <speed_counter> in library <work> (Architecture <behavioral>).
Entity <speed_counter> analyzed. Unit <speed_counter> generated.

Analyzing Entity <risingedge_detector> in library <work> (Architecture <behavioral>).
Entity <risingedge_detector> analyzed. Unit <risingedge_detector> generated.

Analyzing Entity <freq_divider> in library <work> (Architecture <behavioral>).
Entity <freq_divider> analyzed. Unit <freq_divider> generated.

Analyzing Entity <counter_5bit> in library <work> (Architecture <behavioral>).
Entity <counter_5bit> analyzed. Unit <counter_5bit> generated.

Analyzing Entity <transcoder_speed> in library <work> (Architecture <behavioral>).
Entity <transcoder_speed> analyzed. Unit <transcoder_speed> generated.

Analyzing Entity <mux_2x1x20bit> in library <work> (Architecture <behavioral>).
Entity <mux_2x1x20bit> analyzed. Unit <mux_2x1x20bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux_2x1x20bit>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/mux_2x1x20bit.vhd".
Unit <mux_2x1x20bit> synthesized.


Synthesizing Unit <gray_bin_4bit>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/gray_bin_4bit.vhd".
    Found 3-bit xor2 for signal <binary_code<2:0>>.
    Summary:
	inferred   3 Xor(s).
Unit <gray_bin_4bit> synthesized.


Synthesizing Unit <gray_decoder_4bit>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/gray_decoder_4bit.vhd".
    Found 16x16-bit ROM for signal <wind_dir>.
    Summary:
	inferred   1 ROM(s).
Unit <gray_decoder_4bit> synthesized.


Synthesizing Unit <mux_2x1x4bit>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/mux_2x1x4bit.vhd".
Unit <mux_2x1x4bit> synthesized.


Synthesizing Unit <risingedge_detector>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/risingedge_detector.vhd".
WARNING:Xst:1780 - Signal <last_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <anemometer_reg>.
    Found 1-bit xor2 for signal <counter_ena_int$xor0000> created at line 56.
    Found 1-bit register for signal <counter_ena_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <risingedge_detector> synthesized.


Synthesizing Unit <freq_divider>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/freq_divider.vhd".
    Found 1-bit register for signal <counter_rst>.
    Found 22-bit up counter for signal <count_int>.
    Summary:
	inferred   1 Counter(s).
Unit <freq_divider> synthesized.


Synthesizing Unit <counter_5bit>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/counter_5bit.vhd".
    Found 5-bit up counter for signal <count_int>.
    Found 5-bit register for signal <count_int_reg>.
    Found 1-bit register for signal <counter_rst_delay>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_5bit> synthesized.


Synthesizing Unit <transcoder_speed>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/transcoder_speed.vhd".
    Found 32x20-bit ROM for signal <wind_speed>.
    Summary:
	inferred   1 ROM(s).
Unit <transcoder_speed> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/decoder.vhd".
Unit <decoder> synthesized.


Synthesizing Unit <speed_counter>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/speed_counter.vhd".
Unit <speed_counter> synthesized.


Synthesizing Unit <weather_system>.
    Related source file is "/fs02/share/users/alperen.aydin/home/TPElec/ELN1/SysMeteo/weather_system.vhd".
Unit <weather_system> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x16-bit ROM                                         : 1
 32x20-bit ROM                                         : 1
# Counters                                             : 2
 22-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 4
 5-bit register                                        : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x16-bit ROM                                         : 1
 32x20-bit ROM                                         : 1
# Counters                                             : 2
 22-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <weather_system> ...

Optimizing unit <mux_2x1x20bit> ...

Optimizing unit <mux_2x1x4bit> ...

Optimizing unit <gray_bin_4bit> ...

Optimizing unit <gray_decoder_4bit> ...

Optimizing unit <risingedge_detector> ...
  implementation constraint: INIT=r	 : anemometer_reg
  implementation constraint: INIT=r	 : counter_ena_reg

Optimizing unit <transcoder_speed> ...

Optimizing unit <decoder> ...

Optimizing unit <freq_divider> ...
  implementation constraint: INIT=r	 : count_int_21
  implementation constraint: INIT=r	 : count_int_20
  implementation constraint: INIT=r	 : count_int_19
  implementation constraint: INIT=r	 : count_int_18
  implementation constraint: INIT=r	 : count_int_17
  implementation constraint: INIT=r	 : count_int_16
  implementation constraint: INIT=r	 : count_int_15
  implementation constraint: INIT=r	 : count_int_14
  implementation constraint: INIT=r	 : count_int_13
  implementation constraint: INIT=r	 : count_int_12
  implementation constraint: INIT=r	 : count_int_11
  implementation constraint: INIT=r	 : count_int_10
  implementation constraint: INIT=r	 : count_int_9
  implementation constraint: INIT=r	 : count_int_8
  implementation constraint: INIT=r	 : count_int_7
  implementation constraint: INIT=r	 : count_int_6
  implementation constraint: INIT=r	 : count_int_5
  implementation constraint: INIT=r	 : count_int_4
  implementation constraint: INIT=r	 : count_int_3
  implementation constraint: INIT=r	 : count_int_2
  implementation constraint: INIT=r	 : count_int_1
  implementation constraint: INIT=r	 : count_int_0

Optimizing unit <counter_5bit> ...
  implementation constraint: INIT=r	 : count_int_reg_4
  implementation constraint: INIT=r	 : counter_rst_delay
  implementation constraint: INIT=r	 : count_int_reg_0
  implementation constraint: INIT=r	 : count_int_reg_1
  implementation constraint: INIT=r	 : count_int_reg_2
  implementation constraint: INIT=r	 : count_int_reg_3
  implementation constraint: INIT=r	 : count_int_4
  implementation constraint: INIT=r	 : count_int_3
  implementation constraint: INIT=r	 : count_int_0
  implementation constraint: INIT=r	 : count_int_1
  implementation constraint: INIT=r	 : count_int_2

Optimizing unit <speed_counter> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : weather_system.ngr
Top Level Output File Name         : weather_system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 382
#      AND2                        : 110
#      AND3                        : 1
#      AND6                        : 1
#      AND8                        : 2
#      GND                         : 1
#      INV                         : 136
#      OR2                         : 95
#      OR3                         : 7
#      XOR2                        : 29
# FlipFlops/Latches                : 36
#      FD                          : 26
#      FDCE                        : 10
# IO Buffers                       : 28
#      IBUF                        : 8
#      OBUF                        : 20
=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 7.84 secs
 
--> 


Total memory usage is 166912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

