/*
 * devicef303re.h
 *
 *  Created on: Jun 11, 2024
 *      Author: Alzarii
 */

#ifndef INC_DEVICEF303RE_H_
#define INC_DEVICEF303RE_H_


// REFER TO Table 3. STM32F303xD/E
/**************** sTART OF memory macros of f303re******/
#define FLASH_BASE           ((uint32_t)0x08000000)  /*FLASH(up to 512 KB) base address in the alias region */
#define SRAM_BASE            ((uint32_t)0x20000000)  /*SRAM(up to 40 KB) base address in the alias region */
#define PERIPH_BASE          ((uint32_t)0x40000000)  /*Peripheral base address in the alias region */
#define SYSTEM_MEMORY_BASE   ((uint32_t)0x1FFF0000)  /*System memory base address */
#define ROM_BASE             ((uint32_t)0x1FFFEC00)  /*System ROM base address */
/**************** END OF memory macros of f303re********/
/**************** START OF BUS SYSTEM of f303re*********/
#define PERIPH_BASE           ((uint32_t)0x40000000     )
#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x20000    )
#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000 )
#define AHB3PERIPH_BASE       (PERIPH_BASE + 0x50000000 )
#define APB1PERIPH_BASE       (PERIPH_BASE + 0x00000    )
#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000    )
/**************** END OF BUS SYSTEM of f303re **********/
/**************** START OF AHB1 peripherals ************/
#define TSC_BASE              (AHB1PERIPH_BASE + 0x4000)
#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000)
#define FLASH_BASE            (AHB1PERIPH_BASE + 0x2000)
#define RCC_BASE              (AHB1PERIPH_BASE + 0x1000)
#define DMA1_BASE             (AHB1PERIPH_BASE + 0x0000)
/**************** END OF AHB1 peripherals***************/
/**************** START OF AHB2 GPIOs  PRIPHERALS*******/
#define GPIOA_BASE            (AHB2PERIPH_BASE + 0x0000)
#define GPIOB_BASE            (AHB2PERIPH_BASE + 0x0400)
#define GPIOC_BASE            (AHB2PERIPH_BASE + 0x0800)
#define GPIOD_BASE            (AHB2PERIPH_BASE + 0x0C00)
#define GPIOE_BASE            (AHB2PERIPH_BASE + 0x1000)
#define GPIOF_BASE            (AHB2PERIPH_BASE + 0x1400)
#define GPIOG_BASE            (AHB2PERIPH_BASE + 0x1800)
#define GPIOH_BASE            (AHB2PERIPH_BASE + 0x1C00)
/**************** END OF AHB2  PRIPHERALS***************/
/**************** START OF AHB3 peripherals*************/
#define ADC1_2_BASE           (AHB3PERIPH_BASE + 0x0000)
#define ADC3_4_BASE           (AHB3PERIPH_BASE + 0x0400)
/**************** END OF AHB3 peripherals***************/
/**************** START OF APB1 peripherals*************/
#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)
#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)
#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)
#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)
#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)
#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)
#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)
#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)
#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)
#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)
#define UART2_BASE            (APB1PERIPH_BASE + 0x4400)
#define UART3_BASE            (APB1PERIPH_BASE + 0x4800)
#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)
#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)
/**************** END OF APB1 peripherals***************/
/**************** START OF APB2 peripherals*************/
#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x0000)
#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)
#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)
#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)
#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)
#define TIM15_BASE            (APB2PERIPH_BASE + 0x4000)
#define TIM16_BASE            (APB2PERIPH_BASE + 0x4400)
#define TIM17_BASE            (APB2PERIPH_BASE + 0x4800)
/**************** END OF APB2 peripherals***************/





















#endif /* INC_DEVICEF303RE_H_ */
