{
    "Combinational": {
        "Basics": {
            "One's Complement": ["OnesComp"],
            "Two's Complement": ["FullAdder", "OnesComp", "TwosComp"]
        },

        "Adders/Subtractors": {
            "Adders": {
                "Half Adder": ["HalfAdder"],
                "Full Adder": ["FullAdder"],
                "4 Bit Adder": ["FullAdder", "FourBitAdder"]
            },
            "Subtractors": {
                "Full Subtractor": ["FullSubtractor"],
                "4 Bit Subtractor": ["FullSubtractor", "FourBitSubtractor"]
            }
        }
    },
    "Sequential": {
        "Latches/Flip-Flops": {
            "Latches": {
                "SR Latch": ["SR_Latch"],
                "SR Latch - Clocked": ["Clocked_SR_Latch"],
                "D Latch": ["Clocked_SR_Latch", "D_Latch"]
            },
            "Flip-Flops": {
                "SR Flip-Flop": ["Clocked_SR_Latch", "SR_FlipFlop"],
                "D Flip-Flop": ["Clocked_SR_Latch", "D_Latch", "D_FlipFlop"],
                "JK Flip-Flop": ["JK_FlipFlop"],
                "T Flip-Flop": ["T_FlipFlop"]
            }
        },
        "Registers": {
            "Basic Registers": {
                "2 Bit Register": ["TwoBitRegister"],
                "4 Bit Register": ["FourBitRegister"],
                "4 Bit Register With Load": ["FourBitRegister", "FourBitRegisterWithLoad"]
            },
            "Shift Registers": {
                "4 Bit Right Shift Register": ["FourBitRightShiftRegister"],
                "4 Bit Left Shift Register": ["FourBitLeftShiftRegister"],
                "4 Bit Parallel Load Register": ["FourBitParallelLoad"]
            }
        },
        "Memory/RAM": {
            "Static RAM (SRAM)": {
                "SRAM Integrated Circuit": ["SRAM_Integrated_Circuit"],
                "SRAM With 4 Words, 1 Bit per Word (Without Decoder)": ["SRAM_Integrated_Circuit", "SRAM_1_Bit_Word"],
                "SRAM With 4 Words, 1 Bit per Word": ["SRAM_Integrated_Circuit", "SRAM_1_Bit_Word", "Ram_4_Word_1_Bit"],
                "SRAM With 16 Words, 1 Bit per Word": ["SRAM_Integrated_Circuit", "SRAM_1_Bit_Word", "Ram_16_Word_1_Bit"],
                "SRAM With 16 Words, 1 Bit per Word (Coincident Selection)": ["SRAM_Integrated_Circuit", "SRAM_1_Bit_Word", "Ram_16_Word_1_Bit_With_2_Decoder"]
            },
            "Dynamic RAM (DRAM)": {
                "THIS OPTION IS NOT YET AVAILABLE" : []
            }
        }
    },
    "Copy Circuit": "copy_circ"
}
