// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module MSHR(	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
  input         clock,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
                reset,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
  output        io_missReq_ready,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  input         io_missReq_valid,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  input  [24:0] io_missReq_bits_blockAddr,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  output        io_missRspIn_ready,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  input         io_missRspIn_valid,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  input  [4:0]  io_missRspIn_bits_EntryIdx,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  output [24:0] io_missRspOut_bits_blockAddr,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  input         io_miss2mem_ready,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  output        io_miss2mem_valid,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  output [24:0] io_miss2mem_bits_blockAddr,	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
  output [1:0]  io_miss2mem_bits_instrId	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14
);

  wire [24:0]      missRspIn_bA;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:224:16
  wire [24:0]      io_missRspOut_bits_blockAddr_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:176:32
  wire             ReqConflictWithRsp;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:156:42
  wire [3:0]       entryMatchMissReq;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:155:90
  wire [1:0]       _missRspInHoldingIdx_T;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:121:29
  wire [1:0]       _hasSendStatus_io_next;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:116:29
  wire             _entryStatus_io_full;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:113:27
  wire [1:0]       _entryStatus_io_next;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:113:27
  wire             _subentryStatus_io_full;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:106:30
  wire [1:0]       _subentryStatus_io_next;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:106:30
  wire [2:0]       _subentryStatus_io_used;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:106:30
  reg  [24:0]      blockAddr_Access_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33
  reg  [24:0]      blockAddr_Access_1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33
  reg  [24:0]      blockAddr_Access_2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33
  reg  [24:0]      blockAddr_Access_3;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33
  reg              subentry_valid_0_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_0_1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_0_2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_0_3;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_1_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_1_1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_1_2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_1_3;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_2_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_2_1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_2_2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_2_3;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_3_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_3_1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_3_2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  reg              subentry_valid_3_3;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31
  wire [3:0]       _GEN =
    {{subentry_valid_3_0},
     {subentry_valid_2_0},
     {subentry_valid_1_0},
     {subentry_valid_0_0}};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :107:46
  wire             _subentryStatus_io_valid_list_T_7 = _GEN[_missRspInHoldingIdx_T];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:107:46, :121:29
  wire [3:0]       _GEN_0 =
    {{subentry_valid_3_1},
     {subentry_valid_2_1},
     {subentry_valid_1_1},
     {subentry_valid_0_1}};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :107:46
  wire             _subentryStatus_io_valid_list_T_6 = _GEN_0[_missRspInHoldingIdx_T];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:107:46, :121:29
  wire [3:0]       _GEN_1 =
    {{subentry_valid_3_2},
     {subentry_valid_2_2},
     {subentry_valid_1_2},
     {subentry_valid_0_2}};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :107:46
  wire             _subentryStatus_io_valid_list_T_3 = _GEN_1[_missRspInHoldingIdx_T];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:107:46, :121:29
  wire [3:0]       _GEN_2 =
    {{subentry_valid_3_3},
     {subentry_valid_2_3},
     {subentry_valid_1_3},
     {subentry_valid_0_3}};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :107:46
  wire [3:0]       entry_valid =
    {|{subentry_valid_3_0, subentry_valid_3_1, subentry_valid_3_2, subentry_valid_3_3},
     |{subentry_valid_2_0, subentry_valid_2_1, subentry_valid_2_2, subentry_valid_2_3},
     |{subentry_valid_1_0, subentry_valid_1_1, subentry_valid_1_2, subentry_valid_1_3},
     |{subentry_valid_0_0, subentry_valid_0_1, subentry_valid_0_2, subentry_valid_0_3}};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :112:{28,55,59}
  reg              missRsqBusy;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:119:28
  reg  [1:0]       missRspInHoldingIdx_REG;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:121:49
  assign _missRspInHoldingIdx_T =
    missRsqBusy ? missRspInHoldingIdx_REG : io_missRspIn_bits_EntryIdx[1:0];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14, :119:28, :121:{29,49}
  wire             _io_missReq_ready_T_3 =
    _entryStatus_io_full & ~(|entryMatchMissReq) | _subentryStatus_io_full
    & (|entryMatchMissReq) | ReqConflictWithRsp;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:106:30, :113:27, :127:42, :128:22, :132:46, :133:{29,48}, :155:90, :156:42
  assign entryMatchMissReq =
    {blockAddr_Access_3 == io_missReq_bits_blockAddr,
     blockAddr_Access_2 == io_missReq_bits_blockAddr,
     blockAddr_Access_1 == io_missReq_bits_blockAddr,
     blockAddr_Access_0 == io_missReq_bits_blockAddr} & entry_valid;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33, :112:28, :155:{31,58,90}
  wire             _io_missRspOut_valid_T = ~missRsqBusy & io_missRspIn_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:119:28, :172:25
  assign ReqConflictWithRsp =
    io_missReq_valid
    & (_io_missRspOut_valid_T & missRspIn_bA == io_missReq_bits_blockAddr | missRsqBusy
       & io_missRspOut_bits_blockAddr_0 == io_missReq_bits_blockAddr);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:119:28, :156:42, :157:{25,41,72}, :158:{20,52}, :176:32, :224:16
  `ifndef SYNTHESIS	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:125:9
    always @(posedge clock) begin	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:125:9
      automatic logic [2:0] _GEN_3 =
        {1'h0, {1'h0, entryMatchMissReq[0]} + {1'h0, entryMatchMissReq[1]}}
        + {1'h0, {1'h0, entryMatchMissReq[2]} + {1'h0, entryMatchMissReq[3]}};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:125:18, :155:90, :166:64
      if (~reset & (|(_GEN_3[2:1]))) begin	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:125:{9,18,38}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:125:9
          $error("Assertion failed\n    at ICacheMSHR.scala:125 assert(PopCount(entryMatchMissReq) <= 1.U)\n");	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:125:9
        if (`STOP_COND_)	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:125:9
          $fatal;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:125:9
      end
      if (~reset
          & ~(~_io_missRspOut_valid_T | _io_missRspOut_valid_T
              & (|_subentryStatus_io_used))) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:106:30, :125:9, :163:{9,10,29,51,77}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:163:9
          $error("Assertion failed\n    at ICacheMSHR.scala:163 assert(!io.missRspIn.fire || (io.missRspIn.fire && subentryStatus.io.used >= 1.U))\n");	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:163:9
        if (`STOP_COND_)	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:163:9
          $fatal;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:163:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [3:0][24:0] _GEN_4 =
    {{blockAddr_Access_3},
     {blockAddr_Access_2},
     {blockAddr_Access_1},
     {blockAddr_Access_0}};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33, :176:32
  assign io_missRspOut_bits_blockAddr_0 = _GEN_4[_missRspInHoldingIdx_T];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:121:29, :176:32
  reg              has_send2mem_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:208:29
  reg              has_send2mem_1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:208:29
  reg              has_send2mem_2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:208:29
  reg              has_send2mem_3;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:208:29
  wire [3:0]       _GEN_5 =
    {{has_send2mem_3}, {has_send2mem_2}, {has_send2mem_1}, {has_send2mem_0}};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:208:29, :211:24
  wire [3:0]       _io_miss2mem_valid_T_1 = entry_valid >> _hasSendStatus_io_next;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:112:28, :116:29, :211:75
  wire             io_miss2mem_valid_0 =
    ~_GEN_5[_hasSendStatus_io_next] & _io_miss2mem_valid_T_1[0];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:116:29, :211:{24,61,75}
  assign missRspIn_bA = _GEN_4[io_missRspIn_bits_EntryIdx[1:0]];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:176:32, :224:16
  always @(posedge clock) begin	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
    if (reset) begin	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
      blockAddr_Access_0 <= 25'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:{33,41}
      blockAddr_Access_1 <= 25'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:{33,41}
      blockAddr_Access_2 <= 25'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:{33,41}
      blockAddr_Access_3 <= 25'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:{33,41}
      subentry_valid_0_0 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_0_1 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_0_2 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_0_3 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_1_0 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_1_1 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_1_2 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_1_3 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_2_0 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_2_1 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_2_2 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_2_3 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_3_0 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_3_1 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_3_2 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      subentry_valid_3_3 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :166:64
      missRsqBusy <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:119:28, :166:64
      has_send2mem_0 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:166:64, :208:29
      has_send2mem_1 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:166:64, :208:29
      has_send2mem_2 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:166:64, :208:29
      has_send2mem_3 <= 1'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:166:64, :208:29
    end
    else begin	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
      automatic logic [1:0] subentry_next2cancel =
        _subentryStatus_io_valid_list_T_7
          ? 2'h0
          : _subentryStatus_io_valid_list_T_6
              ? 2'h1
              : {1'h1, ~_subentryStatus_io_valid_list_T_3};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:77:14, :107:46, :109:55, :139:51
      automatic logic       _GEN_6 = ~_io_missReq_ready_T_3 & io_missReq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:132:23, :133:48
      automatic logic       _GEN_7 = _subentryStatus_io_used == 3'h1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :106:30, :168:52
      automatic logic       io_missRspOut_valid;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:173:44
      automatic logic       _GEN_8 = _entryStatus_io_next == 2'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:113:27, :139:51, :183:26
      automatic logic [1:0] _GEN_9 =
        {|(entryMatchMissReq[3:2]), entryMatchMissReq[3] | entryMatchMissReq[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}, ventus/src/L1Cache/ICache/ICacheMSHR.scala:125:18, :155:90
      automatic logic       _GEN_10 = _GEN_9 == 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L1Cache/ICache/ICacheMSHR.scala:139:51, :186:32
      automatic logic       _GEN_11 = _subentryStatus_io_next == 2'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:106:30, :139:51, :187:26
      automatic logic       _GEN_12 = _missRspInHoldingIdx_T == 2'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:121:29, :139:51, :190:24
      automatic logic       _GEN_13;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:189:39
      automatic logic       _GEN_14 = subentry_next2cancel == 2'h0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:109:55, :139:51, :191:27
      automatic logic       _GEN_15 = _subentryStatus_io_next == 2'h1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:106:30, :139:51, :187:26
      automatic logic       _GEN_16 = subentry_next2cancel == 2'h1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:109:55, :139:51, :191:27
      automatic logic       _GEN_17 = _subentryStatus_io_next == 2'h2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:106:30, :109:55, :187:26
      automatic logic       _GEN_18 = subentry_next2cancel == 2'h2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:109:55, :191:27
      automatic logic       _GEN_19 = _entryStatus_io_next == 2'h1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:113:27, :139:51, :183:26
      automatic logic       _GEN_20 = _GEN_9 == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L1Cache/ICache/ICacheMSHR.scala:139:51, :186:32
      automatic logic       _GEN_21 = _missRspInHoldingIdx_T == 2'h1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:121:29, :139:51, :190:24
      automatic logic       _GEN_22;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:189:39
      automatic logic       _GEN_23 = _entryStatus_io_next == 2'h2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:109:55, :113:27, :183:26
      automatic logic       _GEN_24 = _GEN_9 == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L1Cache/ICache/ICacheMSHR.scala:109:55, :186:32
      automatic logic       _GEN_25 = _missRspInHoldingIdx_T == 2'h2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:109:55, :121:29, :190:24
      automatic logic       _GEN_26;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:189:39
      automatic logic       _GEN_27;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:189:39
      automatic logic       _GEN_28 = _GEN_6 & ~(|entryMatchMissReq);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:127:42, :128:22, :155:90, :203:24
      automatic logic       miss2mem_fire = io_miss2mem_valid_0 & io_miss2mem_ready;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:211:61, :212:41
      automatic logic       _GEN_29;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:217:73
      io_missRspOut_valid = _io_missRspOut_valid_T | missRsqBusy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:119:28, :173:44
      _GEN_13 = io_missRspOut_valid & _GEN_12;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:173:44, :189:39, :190:24
      _GEN_22 = io_missRspOut_valid & _GEN_21;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:173:44, :189:39, :190:24
      _GEN_26 = io_missRspOut_valid & _GEN_25;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:173:44, :189:39, :190:24
      _GEN_27 = io_missRspOut_valid & (&_missRspInHoldingIdx_T);	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:121:29, :173:44, :189:39, :190:24
      _GEN_29 = (missRsqBusy | _io_missRspOut_valid_T) & io_missRspOut_valid & _GEN_7;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:119:28, :168:52, :173:44, :217:{29,73}
      if (_GEN_28 & _GEN_8)	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33, :183:26, :203:{24,40}, :204:43
        blockAddr_Access_0 <= io_missReq_bits_blockAddr;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33
      if (_GEN_28 & _GEN_19)	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33, :183:26, :203:{24,40}, :204:43
        blockAddr_Access_1 <= io_missReq_bits_blockAddr;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33
      if (_GEN_28 & _GEN_23)	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33, :183:26, :203:{24,40}, :204:43
        blockAddr_Access_2 <= io_missReq_bits_blockAddr;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33
      if (_GEN_28 & (&_entryStatus_io_next))	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33, :113:27, :183:26, :203:{24,40}, :204:43
        blockAddr_Access_3 <= io_missReq_bits_blockAddr;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:84:33
      subentry_valid_0_0 <=
        _GEN_6
        & (_GEN_8 & ~(|entryMatchMissReq) | _GEN_10 & _GEN_11 & (|entryMatchMissReq))
        | ~(_GEN_13 & _GEN_14) & subentry_valid_0_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :128:22, :155:90, :182:28, :183:26, :184:{33,49}, :185:43, :186:32, :187:{26,52,70}, :188:43, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_0_1 <=
        _GEN_6 & _GEN_10 & _GEN_15 & (|entryMatchMissReq) | ~(_GEN_13 & _GEN_16)
        & subentry_valid_0_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_0_2 <=
        _GEN_6 & _GEN_10 & _GEN_17 & (|entryMatchMissReq) | ~(_GEN_13 & _GEN_18)
        & subentry_valid_0_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_0_3 <=
        _GEN_6 & _GEN_10 & (&_subentryStatus_io_next) & (|entryMatchMissReq)
        | ~(_GEN_13 & (&subentry_next2cancel)) & subentry_valid_0_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :106:30, :109:55, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_1_0 <=
        _GEN_6
        & (_GEN_19 & ~(|entryMatchMissReq) | _GEN_20 & _GEN_11 & (|entryMatchMissReq))
        | ~(_GEN_22 & _GEN_14) & subentry_valid_1_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :128:22, :155:90, :182:28, :183:26, :184:{33,49}, :185:43, :186:32, :187:{26,52,70}, :188:43, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_1_1 <=
        _GEN_6 & _GEN_20 & _GEN_15 & (|entryMatchMissReq) | ~(_GEN_22 & _GEN_16)
        & subentry_valid_1_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_1_2 <=
        _GEN_6 & _GEN_20 & _GEN_17 & (|entryMatchMissReq) | ~(_GEN_22 & _GEN_18)
        & subentry_valid_1_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_1_3 <=
        _GEN_6 & _GEN_20 & (&_subentryStatus_io_next) & (|entryMatchMissReq)
        | ~(_GEN_22 & (&subentry_next2cancel)) & subentry_valid_1_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :106:30, :109:55, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_2_0 <=
        _GEN_6
        & (_GEN_23 & ~(|entryMatchMissReq) | _GEN_24 & _GEN_11 & (|entryMatchMissReq))
        | ~(_GEN_26 & _GEN_14) & subentry_valid_2_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :128:22, :155:90, :182:28, :183:26, :184:{33,49}, :185:43, :186:32, :187:{26,52,70}, :188:43, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_2_1 <=
        _GEN_6 & _GEN_24 & _GEN_15 & (|entryMatchMissReq) | ~(_GEN_26 & _GEN_16)
        & subentry_valid_2_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_2_2 <=
        _GEN_6 & _GEN_24 & _GEN_17 & (|entryMatchMissReq) | ~(_GEN_26 & _GEN_18)
        & subentry_valid_2_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_2_3 <=
        _GEN_6 & _GEN_24 & (&_subentryStatus_io_next) & (|entryMatchMissReq)
        | ~(_GEN_26 & (&subentry_next2cancel)) & subentry_valid_2_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :106:30, :109:55, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_3_0 <=
        _GEN_6
        & ((&_entryStatus_io_next) & ~(|entryMatchMissReq) | (&_GEN_9) & _GEN_11
           & (|entryMatchMissReq)) | ~(_GEN_27 & _GEN_14) & subentry_valid_3_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :113:27, :127:42, :128:22, :155:90, :182:28, :183:26, :184:{33,49}, :185:43, :186:32, :187:{26,52,70}, :188:43, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_3_1 <=
        _GEN_6 & (&_GEN_9) & _GEN_15 & (|entryMatchMissReq) | ~(_GEN_27 & _GEN_16)
        & subentry_valid_3_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_3_2 <=
        _GEN_6 & (&_GEN_9) & _GEN_17 & (|entryMatchMissReq) | ~(_GEN_27 & _GEN_18)
        & subentry_valid_3_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      subentry_valid_3_3 <=
        _GEN_6 & (&_GEN_9) & (&_subentryStatus_io_next) & (|entryMatchMissReq)
        | ~(_GEN_27 & (&subentry_next2cancel)) & subentry_valid_3_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/L1Cache/ICache/ICacheMSHR.scala:104:31, :106:30, :109:55, :127:42, :155:90, :182:28, :184:49, :186:32, :187:26, :189:39, :190:46, :191:{27,52}, :192:43, :196:48
      missRsqBusy <=
        _io_missRspOut_valid_T & _subentryStatus_io_used != 3'h1 | ~(missRsqBusy & _GEN_7)
        & missRsqBusy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :106:30, :119:28, :166:{26,53,86}, :167:17, :168:{26,52,83}, :169:17
      has_send2mem_0 <=
        miss2mem_fire & _hasSendStatus_io_next == 2'h0 | ~(_GEN_29 & _GEN_12)
        & has_send2mem_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:116:29, :139:51, :190:24, :208:29, :212:41, :215:{24,31,57}, :216:25, :217:{73,105,134}, :218:25
      has_send2mem_1 <=
        miss2mem_fire & _hasSendStatus_io_next == 2'h1 | ~(_GEN_29 & _GEN_21)
        & has_send2mem_1;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:116:29, :139:51, :190:24, :208:29, :212:41, :215:{24,31,57}, :216:25, :217:{73,105,134}, :218:25
      has_send2mem_2 <=
        miss2mem_fire & _hasSendStatus_io_next == 2'h2 | ~(_GEN_29 & _GEN_25)
        & has_send2mem_2;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:109:55, :116:29, :190:24, :208:29, :212:41, :215:{24,31,57}, :216:25, :217:{73,105,134}, :218:25
      has_send2mem_3 <=
        miss2mem_fire & (&_hasSendStatus_io_next) | ~(_GEN_29 & (&_missRspInHoldingIdx_T))
        & has_send2mem_3;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:116:29, :121:29, :190:24, :208:29, :212:41, :215:{24,31,57}, :216:25, :217:{73,105,134}, :218:25
    end
    missRspInHoldingIdx_REG <= _missRspInHoldingIdx_T;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:121:{29,49}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
      automatic logic [31:0] _RANDOM[0:5];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
        `INIT_RANDOM_PROLOG_	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
        end	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
        blockAddr_Access_0 = _RANDOM[3'h0][24:0];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :84:33
        blockAddr_Access_1 = {_RANDOM[3'h0][31:25], _RANDOM[3'h1][17:0]};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :84:33
        blockAddr_Access_2 = {_RANDOM[3'h1][31:18], _RANDOM[3'h2][10:0]};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :84:33
        blockAddr_Access_3 = {_RANDOM[3'h2][31:11], _RANDOM[3'h3][3:0]};	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :84:33
        subentry_valid_0_0 = _RANDOM[3'h4][20];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_0_1 = _RANDOM[3'h4][21];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_0_2 = _RANDOM[3'h4][22];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_0_3 = _RANDOM[3'h4][23];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_1_0 = _RANDOM[3'h4][24];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_1_1 = _RANDOM[3'h4][25];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_1_2 = _RANDOM[3'h4][26];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_1_3 = _RANDOM[3'h4][27];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_2_0 = _RANDOM[3'h4][28];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_2_1 = _RANDOM[3'h4][29];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_2_2 = _RANDOM[3'h4][30];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_2_3 = _RANDOM[3'h4][31];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_3_0 = _RANDOM[3'h5][0];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_3_1 = _RANDOM[3'h5][1];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_3_2 = _RANDOM[3'h5][2];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        subentry_valid_3_3 = _RANDOM[3'h5][3];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31
        missRsqBusy = _RANDOM[3'h5][4];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31, :119:28
        missRspInHoldingIdx_REG = _RANDOM[3'h5][6:5];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31, :121:49
        has_send2mem_0 = _RANDOM[3'h5][7];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31, :208:29
        has_send2mem_1 = _RANDOM[3'h5][8];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31, :208:29
        has_send2mem_2 = _RANDOM[3'h5][9];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31, :208:29
        has_send2mem_3 = _RANDOM[3'h5][10];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :104:31, :208:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  getEntryStatus subentryStatus (	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:106:30
    .io_valid_list
      ({_GEN_2[_missRspInHoldingIdx_T],
        _subentryStatus_io_valid_list_T_3,
        _subentryStatus_io_valid_list_T_6,
        _subentryStatus_io_valid_list_T_7}),	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:107:{42,46}, :121:29
    .io_full       (_subentryStatus_io_full),
    .io_next       (_subentryStatus_io_next),
    .io_used       (_subentryStatus_io_used)
  );
  getEntryStatus entryStatus (	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:113:27
    .io_valid_list (entry_valid),	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:112:28
    .io_full       (_entryStatus_io_full),
    .io_next       (_entryStatus_io_next),
    .io_used       (/* unused */)
  );
  getEntryStatus hasSendStatus (	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:116:29
    .io_valid_list
      (~(~{has_send2mem_3, has_send2mem_2, has_send2mem_1, has_send2mem_0}
         & entry_valid)),	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:112:28, :208:29, :210:{34,36,44,64}
    .io_full       (/* unused */),
    .io_next       (_hasSendStatus_io_next),
    .io_used       (/* unused */)
  );
  assign io_missReq_ready = ~_io_missReq_ready_T_3;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :132:23, :133:48
  assign io_missRspIn_ready = ~missRsqBusy;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :119:28, :172:25
  assign io_missRspOut_bits_blockAddr = io_missRspOut_bits_blockAddr_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :176:32
  assign io_miss2mem_valid = io_miss2mem_valid_0;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :211:61
  assign io_miss2mem_bits_blockAddr = _GEN_4[_hasSendStatus_io_next];	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :116:29, :176:32, :221:30
  assign io_miss2mem_bits_instrId = _hasSendStatus_io_next;	// ventus/src/L1Cache/ICache/ICacheMSHR.scala:73:7, :116:29
endmodule

