"D:/Lab8/Lab8/design4/src/input_latches.vhd" VHDL design4 1 0 0 -02 -08
"D:/Lab8/Lab8/design4/src/decode3to8.vhd" VHDL design4 1 0 0 -02 -08
"D:/Lab8/Lab8/design4/src/latch_decode.vho" VHDL design4 1 0 0 -02 -08
"D:/Lab8/Lab8/design4/src/TestBench/linedecoder_TB.vhd" VHDL design4 1 0 0 -02 -08
. . 0 0 0