#-----------------------------------------------------------
# PlanAhead v13.3
# Build 147507 by hdbuild on Tue Oct  4 19:03:28 MDT 2011
# Start of session at: Fri May 26 10:40:45 2017
# Process ID: 1564
# Log file: S:/FPGA_Prak/Termin Freitag/Sieben_Segmenanazeige_BCD/planAhead_run_1/planAhead.log
# Journal file: S:/FPGA_Prak/Termin Freitag/Sieben_Segmenanazeige_BCD/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {S:/FPGA_Prak/Termin Freitag/Sieben_Segmenanazeige_BCD/pa.fromHdl.tcl}
startgroup
set_property loc IOB_X1Y67 [get_ports clk]
endgroup
save_design
startgroup
set_property loc IOB_X2Y120 [get_ports reset_n]
endgroup
save_design
exit
stop_gui
