 ```verilog
always @(posedge clk) begin
    if (c)
        out <= ~(a & b);
    else
        out <= a ^ b;
end
```