# Referencing `1-Makefile`
# Explicit declaration of object files during compilation.
# Initializing variables with object files and executable as values.

CC = gcc
OBJ = main.o school.o
SRC = main.c school.c
NAME = school

all: $(NAME)
	./$(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

main.o: main.c
	$(CC) -c main.c

school.o: school.c
	$(CC) -c school.c
