

================================================================
== Vivado HLS Report for 'dut_perform_conv'
================================================================
* Date:           Thu Nov  2 22:46:57 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  17507|  2744675|  17507|  2744675|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-------+---------+-------------+-----------+-----------+---------+----------+
        |                             |     Latency     |  Iteration  |  Initiation Interval  |   Trip  |          |
        |          Loop Name          |  min  |   max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+-------+---------+-------------+-----------+-----------+---------+----------+
        |- Loop 1                     |    800|      800|            1|          -|          -|      800|    no    |
        |- Loop 2                     |  15584|  2738304| 487 ~ 42786 |          -|          -| 32 ~ 64 |    no    |
        | + Loop 2.1                  |    485|    42784|  485 ~ 1337 |          -|          -|  1 ~ 32 |    no    |
        |  ++ Loop 2.1.1              |    483|     1335|  161 ~ 267  |          -|          -|  3 ~ 5  |    no    |
        |   +++ Loop 2.1.1.1          |    159|      265|           53|          -|          -|  3 ~ 5  |    no    |
        |    ++++ Loop 2.1.1.1.1      |     51|       51|           17|          -|          -|        3|    no    |
        |     +++++ Loop 2.1.1.1.1.1  |     15|       15|            5|          -|          -|        3|    no    |
        |- Loop 3                     |   1120|     5568|   35 ~ 87   |          -|          -| 32 ~ 64 |    no    |
        | + Loop 3.1                  |     33|       85|   11 ~ 17   |          -|          -|  3 ~ 5  |    no    |
        |  ++ Loop 3.1.1              |      9|       15|            3|          -|          -|  3 ~ 5  |    no    |
        +-----------------------------+-------+---------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      3|       0|    229|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    134|
|Register         |        -|      -|     378|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     378|    363|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |dut_mac_muladd_16s_16s_30ns_30_1_U1  |dut_mac_muladd_16s_16s_30ns_30_1  | i0 * i1 + i2 |
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |ofmap_size_fu_351_p2  |     *    |      1|  0|   7|           4|           4|
    |tmp1_fu_619_p2        |     *    |      1|  0|   0|           3|           8|
    |tmp_8_fu_434_p2       |     *    |      1|  0|   4|           6|           3|
    |I_fu_333_p2           |     +    |      0|  0|   3|           2|           3|
    |c_1_fu_548_p2         |     +    |      0|  0|   2|           2|           1|
    |i_1_fu_363_p2         |     +    |      0|  0|  10|          10|           1|
    |i_index_fu_628_p2     |     +    |      0|  0|   2|          11|          11|
    |index_fu_740_p2       |     +    |      0|  0|   2|          11|          11|
    |m_1_fu_428_p2         |     +    |      0|  0|   6|           6|           1|
    |n_1_fu_405_p2         |     +    |      0|  0|   7|           7|           1|
    |n_2_fu_680_p2         |     +    |      0|  0|   7|           7|           1|
    |next_mul1_fu_666_p2   |     +    |      0|  0|  11|          11|          11|
    |next_mul2_fu_725_p2   |     +    |      0|  0|   7|           7|           7|
    |next_mul3_fu_391_p2   |     +    |      0|  0|  11|          11|          11|
    |next_mul8_fu_386_p2   |     +    |      0|  0|  11|          11|          11|
    |next_mul_fu_490_p2    |     +    |      0|  0|   7|           7|           7|
    |o_index_fu_524_p2     |     +    |      0|  0|   2|          11|          11|
    |p_Val2_2_fu_750_p2    |     +    |      0|  0|  16|          16|          16|
    |r_1_fu_568_p2         |     +    |      0|  0|   2|           2|           1|
    |tmp2_fu_518_p2        |     +    |      0|  0|   2|          11|          11|
    |tmp3_fu_574_p2        |     +    |      0|  0|   2|           8|           8|
    |tmp4_fu_624_p2        |     +    |      0|  0|   2|          11|          11|
    |tmp5_fu_461_p2        |     +    |      0|  0|  15|          15|          15|
    |tmp6_fu_602_p2        |     +    |      0|  0|   2|           5|           5|
    |tmp7_fu_734_p2        |     +    |      0|  0|   2|          11|          11|
    |tmp_9_fu_439_p2       |     +    |      0|  0|  11|          11|          11|
    |tmp_fu_579_p2         |     +    |      0|  0|   2|           8|           8|
    |w_index_fu_611_p2     |     +    |      0|  0|  16|          16|          16|
    |x_1_fu_484_p2         |     +    |      0|  0|   3|           3|           1|
    |x_2_fu_704_p2         |     +    |      0|  0|   3|           3|           1|
    |y_1_fu_508_p2         |     +    |      0|  0|   3|           3|           1|
    |y_2_fu_719_p2         |     +    |      0|  0|   3|           3|           1|
    |tmp_17_fu_596_p2      |     -    |      0|  0|   2|           5|           5|
    |exitcond1_fu_357_p2   |   icmp   |      0|  0|   4|          10|           9|
    |exitcond2_fu_503_p2   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_542_p2   |   icmp   |      0|  0|   1|           2|           2|
    |exitcond4_fu_562_p2   |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_714_p2    |   icmp   |      0|  0|   2|           4|           4|
    |tmp_10_fu_479_p2      |   icmp   |      0|  0|   2|           4|           4|
    |tmp_11_fu_699_p2      |   icmp   |      0|  0|   2|           4|           4|
    |tmp_16_fu_760_p2      |   icmp   |      0|  0|   6|          16|           1|
    |tmp_3_fu_400_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_fu_423_p2       |   icmp   |      0|  0|   3|           7|           7|
    |tmp_7_fu_675_p2       |   icmp   |      0|  0|   3|           8|           8|
    |p_s_fu_766_p3         |  select  |      0|  0|  15|           1|          15|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 229|         328|         293|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|         18|    1|         18|
    |c_reg_251          |   2|          2|    2|          4|
    |i_reg_161          |  10|          2|   10|         20|
    |m_reg_207          |   6|          2|    6|         12|
    |n1_reg_273         |   7|          2|    7|         14|
    |n_reg_172          |   7|          2|    7|         14|
    |output_V_address0  |  10|          5|   10|         50|
    |output_V_d0        |  16|          4|   16|         64|
    |phi_mul1_reg_284   |  11|          2|   11|         22|
    |phi_mul2_reg_183   |  11|          2|   11|         22|
    |phi_mul7_reg_195   |  11|          2|   11|         22|
    |phi_mul9_reg_318   |   7|          2|    7|         14|
    |phi_mul_reg_240    |   7|          2|    7|         14|
    |r_reg_262          |   2|          2|    2|          4|
    |x2_reg_296         |   3|          2|    3|          6|
    |x_reg_218          |   3|          2|    3|          6|
    |y3_reg_307         |   3|          2|    3|          6|
    |y_reg_229          |   3|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 134|         57|  120|        318|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |I_cast24_cast_reg_808     |   3|   0|   11|          8|
    |I_cast_cast_reg_813       |   3|   0|    8|          5|
    |O_cast4_reg_847           |   4|   0|    7|          3|
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |bias_V_addr_reg_1000      |   6|   0|    6|          0|
    |c_1_reg_939               |   2|   0|    2|          0|
    |c_cast1_reg_931           |   2|   0|   11|          9|
    |c_cast_reg_926            |   2|   0|    5|          3|
    |c_reg_251                 |   2|   0|    2|          0|
    |i_reg_161                 |  10|   0|   10|          0|
    |input_V_load_reg_977      |  16|   0|   16|          0|
    |m_1_reg_874               |   6|   0|    6|          0|
    |m_reg_207                 |   6|   0|    6|          0|
    |n1_reg_273                |   7|   0|    7|          0|
    |n_1_reg_866               |   7|   0|    7|          0|
    |n_2_reg_995               |   7|   0|    7|          0|
    |n_reg_172                 |   7|   0|    7|          0|
    |next_mul1_reg_987         |  11|   0|   11|          0|
    |next_mul2_reg_1026        |   7|   0|    7|          0|
    |next_mul3_reg_858         |  11|   0|   11|          0|
    |next_mul8_reg_853         |  11|   0|   11|          0|
    |next_mul_reg_903          |   7|   0|    7|          0|
    |ofmap_size_reg_818        |   8|   0|    8|          0|
    |output_V_addr_1_reg_1031  |  10|   0|   10|          0|
    |output_V_addr_2_reg_921   |  10|   0|   10|          0|
    |p_s_reg_1036              |  15|   0|   15|          0|
    |phi_mul1_reg_284          |  11|   0|   11|          0|
    |phi_mul2_reg_183          |  11|   0|   11|          0|
    |phi_mul7_reg_195          |  11|   0|   11|          0|
    |phi_mul9_reg_318          |   7|   0|    7|          0|
    |phi_mul_reg_240           |   7|   0|    7|          0|
    |r_1_reg_947               |   2|   0|    2|          0|
    |r_reg_262                 |   2|   0|    2|          0|
    |tmp1_reg_962              |  11|   0|   11|          0|
    |tmp5_cast_reg_884         |  15|   0|   16|          1|
    |tmp_12_reg_842            |   7|   0|    7|          0|
    |tmp_4_reg_831             |   8|   0|   11|          3|
    |tmp_5_reg_836             |   8|   0|   11|          3|
    |tmp_8_reg_879             |   8|   0|    8|          0|
    |tmp_reg_952               |   8|   0|    8|          0|
    |w_index_reg_957           |  16|   0|   16|          0|
    |weight_V_load_reg_982     |  16|   0|   16|          0|
    |x2_cast9_reg_1005         |   3|   0|   11|          8|
    |x2_reg_296                |   3|   0|    3|          0|
    |x_1_reg_898               |   3|   0|    3|          0|
    |x_2_reg_1013              |   3|   0|    3|          0|
    |x_cast1_reg_889           |   3|   0|   11|          8|
    |x_reg_218                 |   3|   0|    3|          0|
    |y3_reg_307                |   3|   0|    3|          0|
    |y_1_reg_916               |   3|   0|    3|          0|
    |y_2_reg_1021              |   3|   0|    3|          0|
    |y_cast1_reg_908           |   3|   0|    8|          5|
    |y_reg_229                 |   3|   0|    3|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 378|   0|  434|         56|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_perform_conv | return value |
|input_V_address0   | out |   10|  ap_memory |      input_V     |     array    |
|input_V_ce0        | out |    1|  ap_memory |      input_V     |     array    |
|input_V_q0         |  in |   16|  ap_memory |      input_V     |     array    |
|output_V_address0  | out |   10|  ap_memory |     output_V     |     array    |
|output_V_ce0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_we0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_d0        | out |   16|  ap_memory |     output_V     |     array    |
|output_V_q0        |  in |   16|  ap_memory |     output_V     |     array    |
|weight_V_address0  | out |   15|  ap_memory |     weight_V     |     array    |
|weight_V_ce0       | out |    1|  ap_memory |     weight_V     |     array    |
|weight_V_q0        |  in |   16|  ap_memory |     weight_V     |     array    |
|bias_V_address0    | out |    6|  ap_memory |      bias_V      |     array    |
|bias_V_ce0         | out |    1|  ap_memory |      bias_V      |     array    |
|bias_V_q0          |  in |   16|  ap_memory |      bias_V      |     array    |
|M                  |  in |    8|   ap_none  |         M        |    scalar    |
|N                  |  in |    8|   ap_none  |         N        |    scalar    |
|O                  |  in |    4|   ap_none  |         O        |    scalar    |
+-------------------+-----+-----+------------+------------------+--------------+

