// Autogenerated using stratification.
requires "x86-configuration.k"

module VPSLLW-YMM-YMM-M128
  imports X86-CONFIGURATION

  context execinstr(vpsllw:Opcode HOLE:Mem, R2:Ymm, R3:Ymm,  .Operands) [result(MemOffset)]
  
  rule <k>
    execinstr (vpsllw:Opcode memOffset( MemOff:MInt):MemOffset, R2:Ymm, R3:Ymm,  .Operands) =>
      loadFromMemory( MemOff, 128) ~>
      execinstr (vpsllw memOffset( MemOff), R2:Ymm, R3:Ymm,  .Operands)
  ...</k>
    <regstate> RSMap:Map </regstate>
          
  rule <k>
    memLoadValue(Mem128:MInt):MemLoadValue ~> execinstr (vpsllw:Opcode memOffset( MemOff:MInt):MemOffset, R2:Ymm, R3:Ymm,  .Operands) =>
      .
  ...</k>
    <regstate>
      RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> (#ifMInt ugtMInt( extractMInt( Mem128, 64, 128), mi(64, 15)) #then mi(256, 0) #else concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 0, 16), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 16, 32), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 32, 48), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 48, 64), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 64, 80), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 80, 96), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 96, 112), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 112, 128), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 128, 144), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 144, 160), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 160, 176), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 176, 192), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 192, 208), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 208, 224), uvalueMInt(extractMInt( Mem128, 112, 128))), concatenateMInt( shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 224, 240), uvalueMInt(extractMInt( Mem128, 112, 128))), shiftLeftMInt( extractMInt( getParentValue(R2, RSMap), 240, 256), uvalueMInt(extractMInt( Mem128, 112, 128)))))))))))))))))) #fi)
      )
    </regstate>
endmodule
