<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Fpga on Anastasiia Ruzhanskaia</title>
    <link>http://localhost:1313/tags/fpga/</link>
    <description>Recent content in Fpga on Anastasiia Ruzhanskaia</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <copyright>Â© Athul</copyright>
    <lastBuildDate>Sun, 29 Dec 2024 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/tags/fpga/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Heterogeneous stream processor</title>
      <link>http://localhost:1313/posts/post-1/</link>
      <pubDate>Sun, 29 Dec 2024 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/post-1/</guid>
      <description>&lt;p&gt;The core project was done in collaboration with two bachelor students:&lt;/p&gt;&#xA;&lt;p&gt;&lt;em&gt;Georg Teufelberger&lt;/em&gt; (Master Thesis, ETH Zurich) and &lt;em&gt;Neil Stern&lt;/em&gt; (Bachelor Thesis, ETH Zurich), who made great contribution to the project&amp;rsquo;s infrastructure!&lt;/p&gt;&#xA;&lt;p&gt;I am also grateful to &lt;em&gt;Andrea Lattuada&lt;/em&gt; for extremely helpful feedback and discussions about the functionality of Timely Dataflow.&lt;/p&gt;&#xA;&lt;p&gt;This project aims to expand possibilities of exisitng stream processors in heterogeneous environment:&lt;/p&gt;&#xA;&lt;ol&gt;&#xA;&lt;li&gt;What are the abstractions necessary to introduce heterogeneity inside a system?&lt;/li&gt;&#xA;&lt;li&gt;How can we enable different batch sizes and not loos performance?&lt;/li&gt;&#xA;&lt;li&gt;How do we distribute load?&lt;/li&gt;&#xA;&lt;/ol&gt;&#xA;&lt;p&gt;&lt;strong&gt;This project first tackles the problem of not supporting small batches in heterogeneous environment&lt;/strong&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Interconnects competition</title>
      <link>http://localhost:1313/posts/post-2/</link>
      <pubDate>Sun, 29 Dec 2024 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/post-2/</guid>
      <description>&lt;p&gt;During my PhD studies I contributed was part of the &lt;a href=&#34;https://arxiv.org/abs/2409.08141&#34;&gt;Enzian Research Project&lt;/a&gt;&#xA;where I:&lt;/p&gt;&#xA;&lt;ol&gt;&#xA;&lt;li&gt;&#xA;&lt;p&gt;contributed to the &lt;a href=&#34;https://enzian.systems/assets/publications/enzian-asplos-2022.pdf&#34;&gt;&amp;ldquo;Enzian: An Open, General, CPU/FPGA Platform for Systems Software Research&amp;rdquo;&lt;/a&gt;&lt;/p&gt;&#xA;&lt;/li&gt;&#xA;&lt;li&gt;&#xA;&lt;p&gt;was the author of &lt;a href=&#34;https://arxiv.org/abs/2409.08141&#34;&gt;Rethinking Programmed I/O for Fast Devices, Cheap Cores, and Coherent Interconnects&lt;/a&gt;&lt;/p&gt;&#xA;&lt;/li&gt;&#xA;&lt;li&gt;&#xA;&lt;p&gt;presented a poster &lt;em&gt;Exploring cache-coherent interconnects with CCKit and Enzian&lt;/em&gt; at Symposium on Operating Systems Principles (SOSP, 2023)&lt;/p&gt;&#xA;&lt;/li&gt;&#xA;&lt;li&gt;&#xA;&lt;p&gt;supervised several students, listed in the &lt;a href=&#34;http://localhost:1313/posts/post-4/&#34;&gt;Student projects&lt;/a&gt;&lt;/p&gt;&#xA;&lt;/li&gt;&#xA;&lt;/ol&gt;</description>
    </item>
  </channel>
</rss>
