{
  "module_name": "sif_rtr_ctrl_4_regs.h",
  "hash_id": "4a49d7b102512f8d5d60840fea91399282738a3b5a66dad8d353742b3d6ab363",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/sif_rtr_ctrl_4_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SIF_RTR_CTRL_4_REGS_H_\n#define ASIC_REG_SIF_RTR_CTRL_4_REGS_H_\n\n \n\n#define mmSIF_RTR_CTRL_4_PERM_SEL                                    0x346108\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_0                               0x346114\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_1                               0x346118\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_2                               0x34611C\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_3                               0x346120\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_4                               0x346124\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_5                               0x346128\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_6                               0x34612C\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_7                               0x346130\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_8                               0x346134\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_9                               0x346138\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_10                              0x34613C\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_11                              0x346140\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_12                              0x346144\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_13                              0x346148\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_14                              0x34614C\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_15                              0x346150\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_16                              0x346154\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_17                              0x346158\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_18                              0x34615C\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_19                              0x346160\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_20                              0x346164\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_21                              0x346168\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_22                              0x34616C\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_23                              0x346170\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_24                              0x346174\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_25                              0x346178\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_26                              0x34617C\n\n#define mmSIF_RTR_CTRL_4_HBM_POLY_H3_27                              0x346180\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_0                              0x346184\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_1                              0x346188\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_2                              0x34618C\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_3                              0x346190\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_4                              0x346194\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_5                              0x346198\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_6                              0x34619C\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_7                              0x3461A0\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_8                              0x3461A4\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_9                              0x3461A8\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_10                             0x3461AC\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_11                             0x3461B0\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_12                             0x3461B4\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_13                             0x3461B8\n\n#define mmSIF_RTR_CTRL_4_SRAM_POLY_H3_14                             0x3461BC\n\n#define mmSIF_RTR_CTRL_4_SCRAM_SRAM_EN                               0x34626C\n\n#define mmSIF_RTR_CTRL_4_RL_HBM_EN                                   0x346274\n\n#define mmSIF_RTR_CTRL_4_RL_HBM_SAT                                  0x346278\n\n#define mmSIF_RTR_CTRL_4_RL_HBM_RST                                  0x34627C\n\n#define mmSIF_RTR_CTRL_4_RL_HBM_TIMEOUT                              0x346280\n\n#define mmSIF_RTR_CTRL_4_SCRAM_HBM_EN                                0x346284\n\n#define mmSIF_RTR_CTRL_4_RL_PCI_EN                                   0x346288\n\n#define mmSIF_RTR_CTRL_4_RL_PCI_SAT                                  0x34628C\n\n#define mmSIF_RTR_CTRL_4_RL_PCI_RST                                  0x346290\n\n#define mmSIF_RTR_CTRL_4_RL_PCI_TIMEOUT                              0x346294\n\n#define mmSIF_RTR_CTRL_4_RL_SRAM_EN                                  0x34629C\n\n#define mmSIF_RTR_CTRL_4_RL_SRAM_SAT                                 0x3462A0\n\n#define mmSIF_RTR_CTRL_4_RL_SRAM_RST                                 0x3462A4\n\n#define mmSIF_RTR_CTRL_4_RL_SRAM_TIMEOUT                             0x3462AC\n\n#define mmSIF_RTR_CTRL_4_RL_SRAM_RED                                 0x3462B4\n\n#define mmSIF_RTR_CTRL_4_E2E_HBM_EN                                  0x3462EC\n\n#define mmSIF_RTR_CTRL_4_E2E_PCI_EN                                  0x3462F0\n\n#define mmSIF_RTR_CTRL_4_E2E_HBM_WR_SIZE                             0x3462F4\n\n#define mmSIF_RTR_CTRL_4_E2E_PCI_WR_SIZE                             0x3462F8\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_PCI_CTR_SET_EN                       0x346404\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_PCI_CTR_SET                          0x346408\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_PCI_CTR_WRAP                         0x34640C\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_PCI_CTR_CNT                          0x346410\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM_CTR_SET_EN                       0x346414\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM_CTR_SET                          0x346418\n\n#define mmSIF_RTR_CTRL_4_E2E_HBM_RD_SIZE                             0x34641C\n\n#define mmSIF_RTR_CTRL_4_E2E_PCI_RD_SIZE                             0x346420\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_PCI_CTR_SET_EN                       0x346424\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_PCI_CTR_SET                          0x346428\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_PCI_CTR_WRAP                         0x34642C\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_PCI_CTR_CNT                          0x346430\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM_CTR_SET_EN                       0x346434\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM_CTR_SET                          0x346438\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_SEL_0                                0x346450\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_SEL_1                                0x346454\n\n#define mmSIF_RTR_CTRL_4_NON_LIN_EN                                  0x346480\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_BANK_0                              0x346500\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_BANK_1                              0x346504\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_BANK_2                              0x346508\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_BANK_3                              0x34650C\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_BANK_4                              0x346510\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_0                            0x346514\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_1                            0x346520\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_2                            0x346524\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_3                            0x346528\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_4                            0x34652C\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_5                            0x346530\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_6                            0x346534\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_7                            0x346538\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_8                            0x34653C\n\n#define mmSIF_RTR_CTRL_4_NL_SRAM_OFFSET_9                            0x346540\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_0                             0x346550\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_1                             0x346554\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_2                             0x346558\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_3                             0x34655C\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_4                             0x346560\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_5                             0x346564\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_6                             0x346568\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_7                             0x34656C\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_8                             0x346570\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_9                             0x346574\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_10                            0x346578\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_11                            0x34657C\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_12                            0x346580\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_13                            0x346584\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_14                            0x346588\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_15                            0x34658C\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_16                            0x346590\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_17                            0x346594\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_OFFSET_18                            0x346598\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_0                     0x3465E4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_1                     0x3465E8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_2                     0x3465EC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_3                     0x3465F0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_4                     0x3465F4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_5                     0x3465F8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_6                     0x3465FC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_7                     0x346600\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_8                     0x346604\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_9                     0x346608\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_10                    0x34660C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_11                    0x346610\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_12                    0x346614\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_13                    0x346618\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_14                    0x34661C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AW_15                    0x346620\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_0                    0x346624\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_1                    0x346628\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_2                    0x34662C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_3                    0x346630\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_4                    0x346634\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_5                    0x346638\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_6                    0x34663C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_7                    0x346640\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_8                    0x346644\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_9                    0x346648\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_10                   0x34664C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_11                   0x346650\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_12                   0x346654\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_13                   0x346658\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_14                   0x34665C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AW_15                   0x346660\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_0                     0x346664\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_1                     0x346668\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_2                     0x34666C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_3                     0x346670\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_4                     0x346674\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_5                     0x346678\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_6                     0x34667C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_7                     0x346680\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_8                     0x346684\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_9                     0x346688\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_10                    0x34668C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_11                    0x346690\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_12                    0x346694\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_13                    0x346698\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_14                    0x34669C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AW_15                    0x3466A0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_0                    0x3466A4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_1                    0x3466A8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_2                    0x3466AC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_3                    0x3466B0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_4                    0x3466B4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_5                    0x3466B8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_6                    0x3466BC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_7                    0x3466C0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_8                    0x3466C4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_9                    0x3466C8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_10                   0x3466CC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_11                   0x3466D0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_12                   0x3466D4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_13                   0x3466D8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_14                   0x3466DC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AW_15                   0x3466E0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_0                    0x3466E4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_1                    0x3466E8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_2                    0x3466EC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_3                    0x3466F0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_4                    0x3466F4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_5                    0x3466F8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_6                    0x3466FC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_7                    0x346700\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_8                    0x346704\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_9                    0x346708\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_10                   0x34670C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_11                   0x346710\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_12                   0x346714\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_13                   0x346718\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_14                   0x34671C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AW_15                   0x346720\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_0                   0x346724\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_1                   0x346728\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_2                   0x34672C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_3                   0x346730\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_4                   0x346734\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_5                   0x346738\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_6                   0x34673C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_7                   0x346740\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_8                   0x346744\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_9                   0x346748\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_10                  0x34674C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_11                  0x346750\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_12                  0x346754\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_13                  0x346758\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_14                  0x34675C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AW_15                  0x346760\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_0                    0x346764\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_1                    0x346768\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_2                    0x34676C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_3                    0x346770\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_4                    0x346774\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_5                    0x346778\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_6                    0x34677C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_7                    0x346780\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_8                    0x346784\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_9                    0x346788\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_10                   0x34678C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_11                   0x346790\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_12                   0x346794\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_13                   0x346798\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_14                   0x34679C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AW_15                   0x3467A0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_0                   0x3467A4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_1                   0x3467A8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_2                   0x3467AC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_3                   0x3467B0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_4                   0x3467B4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_5                   0x3467B8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_6                   0x3467BC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_7                   0x3467C0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_8                   0x3467C4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_9                   0x3467C8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_10                  0x3467CC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_11                  0x3467D0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_12                  0x3467D4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_13                  0x3467D8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_14                  0x3467DC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AW_15                  0x3467E0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_0                     0x346824\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_1                     0x346828\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_2                     0x34682C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_3                     0x346830\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_4                     0x346834\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_5                     0x346838\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_6                     0x34683C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_7                     0x346840\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_8                     0x346844\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_9                     0x346848\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_10                    0x34684C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_11                    0x346850\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_12                    0x346854\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_13                    0x346858\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_14                    0x34685C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_LOW_AR_15                    0x346860\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_0                    0x346864\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_1                    0x346868\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_2                    0x34686C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_3                    0x346870\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_4                    0x346874\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_5                    0x346878\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_6                    0x34687C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_7                    0x346880\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_8                    0x346884\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_9                    0x346888\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_10                   0x34688C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_11                   0x346890\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_12                   0x346894\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_13                   0x346898\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_14                   0x34689C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_BASE_HIGH_AR_15                   0x3468A0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_0                     0x3468A4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_1                     0x3468A8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_2                     0x3468AC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_3                     0x3468B0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_4                     0x3468B4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_5                     0x3468B8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_6                     0x3468BC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_7                     0x3468C0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_8                     0x3468C4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_9                     0x3468C8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_10                    0x3468CC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_11                    0x3468D0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_12                    0x3468D4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_13                    0x3468D8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_14                    0x3468DC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_LOW_AR_15                    0x3468E0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_0                    0x3468E4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_1                    0x3468E8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_2                    0x3468EC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_3                    0x3468F0\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_4                    0x3468F4\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_5                    0x3468F8\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_6                    0x3468FC\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_7                    0x346900\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_8                    0x346904\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_9                    0x346908\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_10                   0x34690C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_11                   0x346910\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_12                   0x346914\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_13                   0x346918\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_14                   0x34691C\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_MASK_HIGH_AR_15                   0x346920\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_0                    0x346924\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_1                    0x346928\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_2                    0x34692C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_3                    0x346930\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_4                    0x346934\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_5                    0x346938\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_6                    0x34693C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_7                    0x346940\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_8                    0x346944\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_9                    0x346948\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_10                   0x34694C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_11                   0x346950\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_12                   0x346954\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_13                   0x346958\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_14                   0x34695C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_LOW_AR_15                   0x346960\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_0                   0x346964\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_1                   0x346968\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_2                   0x34696C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_3                   0x346970\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_4                   0x346974\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_5                   0x346978\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_6                   0x34697C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_7                   0x346980\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_8                   0x346984\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_9                   0x346988\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_10                  0x34698C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_11                  0x346990\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_12                  0x346994\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_13                  0x346998\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_14                  0x34699C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_BASE_HIGH_AR_15                  0x3469A0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_0                    0x3469A4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_1                    0x3469A8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_2                    0x3469AC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_3                    0x3469B0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_4                    0x3469B4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_5                    0x3469B8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_6                    0x3469BC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_7                    0x3469C0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_8                    0x3469C4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_9                    0x3469C8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_10                   0x3469CC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_11                   0x3469D0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_12                   0x3469D4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_13                   0x3469D8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_14                   0x3469DC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_LOW_AR_15                   0x3469E0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_0                   0x3469E4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_1                   0x3469E8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_2                   0x3469EC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_3                   0x3469F0\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_4                   0x3469F4\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_5                   0x3469F8\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_6                   0x3469FC\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_7                   0x346A00\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_8                   0x346A04\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_9                   0x346A08\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_10                  0x346A0C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_11                  0x346A10\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_12                  0x346A14\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_13                  0x346A18\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_14                  0x346A1C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_MASK_HIGH_AR_15                  0x346A20\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_HIT_AW                            0x346A64\n\n#define mmSIF_RTR_CTRL_4_RANGE_SEC_HIT_AR                            0x346A68\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_HIT_AW                           0x346A6C\n\n#define mmSIF_RTR_CTRL_4_RANGE_PRIV_HIT_AR                           0x346A70\n\n#define mmSIF_RTR_CTRL_4_RGL_CFG                                     0x346B64\n\n#define mmSIF_RTR_CTRL_4_RGL_SHIFT                                   0x346B68\n\n#define mmSIF_RTR_CTRL_4_RGL_EXPECTED_LAT_0                          0x346B6C\n\n#define mmSIF_RTR_CTRL_4_RGL_EXPECTED_LAT_1                          0x346B70\n\n#define mmSIF_RTR_CTRL_4_RGL_EXPECTED_LAT_2                          0x346B74\n\n#define mmSIF_RTR_CTRL_4_RGL_EXPECTED_LAT_3                          0x346B78\n\n#define mmSIF_RTR_CTRL_4_RGL_EXPECTED_LAT_4                          0x346B7C\n\n#define mmSIF_RTR_CTRL_4_RGL_EXPECTED_LAT_5                          0x346B80\n\n#define mmSIF_RTR_CTRL_4_RGL_EXPECTED_LAT_6                          0x346B84\n\n#define mmSIF_RTR_CTRL_4_RGL_EXPECTED_LAT_7                          0x346B88\n\n#define mmSIF_RTR_CTRL_4_RGL_TOKEN_0                                 0x346BAC\n\n#define mmSIF_RTR_CTRL_4_RGL_TOKEN_1                                 0x346BB0\n\n#define mmSIF_RTR_CTRL_4_RGL_TOKEN_2                                 0x346BB4\n\n#define mmSIF_RTR_CTRL_4_RGL_TOKEN_3                                 0x346BB8\n\n#define mmSIF_RTR_CTRL_4_RGL_TOKEN_4                                 0x346BBC\n\n#define mmSIF_RTR_CTRL_4_RGL_TOKEN_5                                 0x346BC0\n\n#define mmSIF_RTR_CTRL_4_RGL_TOKEN_6                                 0x346BC4\n\n#define mmSIF_RTR_CTRL_4_RGL_TOKEN_7                                 0x346BC8\n\n#define mmSIF_RTR_CTRL_4_RGL_BANK_ID_0                               0x346BEC\n\n#define mmSIF_RTR_CTRL_4_RGL_BANK_ID_1                               0x346BF0\n\n#define mmSIF_RTR_CTRL_4_RGL_BANK_ID_2                               0x346BF4\n\n#define mmSIF_RTR_CTRL_4_RGL_BANK_ID_3                               0x346BF8\n\n#define mmSIF_RTR_CTRL_4_RGL_BANK_ID_4                               0x346BFC\n\n#define mmSIF_RTR_CTRL_4_RGL_BANK_ID_5                               0x346C00\n\n#define mmSIF_RTR_CTRL_4_RGL_BANK_ID_6                               0x346C04\n\n#define mmSIF_RTR_CTRL_4_RGL_BANK_ID_7                               0x346C08\n\n#define mmSIF_RTR_CTRL_4_RGL_WDT                                     0x346C2C\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM0_CH0_CTR_WRAP                    0x346C30\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM0_CH1_CTR_WRAP                    0x346C34\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM1_CH0_CTR_WRAP                    0x346C38\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM1_CH1_CTR_WRAP                    0x346C3C\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM2_CH0_CTR_WRAP                    0x346C40\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM2_CH1_CTR_WRAP                    0x346C44\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM3_CH0_CTR_WRAP                    0x346C48\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM3_CH1_CTR_WRAP                    0x346C4C\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM0_CH0_CTR_CNT                     0x346C50\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM0_CH1_CTR_CNT                     0x346C54\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM1_CH0_CTR_CNT                     0x346C58\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM1_CH1_CTR_CNT                     0x346C5C\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM2_CH0_CTR_CNT                     0x346C60\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM2_CH1_CTR_CNT                     0x346C64\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM3_CH0_CTR_CNT                     0x346C68\n\n#define mmSIF_RTR_CTRL_4_E2E_AR_HBM3_CH1_CTR_CNT                     0x346C6C\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM0_CH0_CTR_WRAP                    0x346C70\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM0_CH1_CTR_WRAP                    0x346C74\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM1_CH0_CTR_WRAP                    0x346C78\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM1_CH1_CTR_WRAP                    0x346C7C\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM2_CH0_CTR_WRAP                    0x346C80\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM2_CH1_CTR_WRAP                    0x346C84\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM3_CH0_CTR_WRAP                    0x346C88\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM3_CH1_CTR_WRAP                    0x346C8C\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM0_CH0_CTR_CNT                     0x346C90\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM0_CH1_CTR_CNT                     0x346C94\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM1_CH0_CTR_CNT                     0x346C98\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM1_CH1_CTR_CNT                     0x346C9C\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM2_CH0_CTR_CNT                     0x346CA0\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM2_CH1_CTR_CNT                     0x346CA4\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM3_CH0_CTR_CNT                     0x346CA8\n\n#define mmSIF_RTR_CTRL_4_E2E_AW_HBM3_CH1_CTR_CNT                     0x346CAC\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_PC_SEL_0                             0x346CB0\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_PC_SEL_1                             0x346CB4\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_PC_SEL_2                             0x346CB8\n\n#define mmSIF_RTR_CTRL_4_NL_HBM_PC_SEL_3                             0x346CBC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}