typedef unsigned char      uint8_t;
typedef unsigned short     uint16_t;
typedef unsigned int       uint32_t;
typedef unsigned long long uint64_t;
typedef signed int         int32_t;
typedef short int          int16_t;

#include <cuda_bf16.h>

#define LOOM_INF CUDART_INF_F
#define TMEM_NCOLS 256
#define TMEM_SCORES_OFFSET 0
#define NUM_X_PIPE_STAGES 3
#define NUM_C_PIPE_STAGES 4
#define NUM_SCORE_PIPE_STAGES 4
#define SMEM_SMEM_X_OFF 1024
#define SMEM_SMEM_X_STAGE_BYTES 4096
#define SMEM_SMEM_X_STRIDE 4096
#define SMEM_SMEM_C_OFF 13312
#define SMEM_SMEM_C_STAGE_BYTES 2048
#define SMEM_SMEM_C_STRIDE 2048
#define SMEM_SMEM_CSQ_OFF 21504
#define SMEM_SMEM_CSQ_STAGE_BYTES 2048
#define SMEM_SMEM_CSQ_STRIDE 2048
#define SMEM_TOTAL 23552
#define THREADS 192

#include <math_constants.h>

__device__ __forceinline__ uint32_t elect_sync() {
    uint32_t pred = 0;
    asm volatile(
        "{\n\t"
        ".reg .pred %%px;\n\t"
        "elect.sync _|%%px, %1;\n\t"
        "@%%px mov.s32 %0, 1;\n\t"
        "}\n"
        : "+r"(pred)
        : "r"(0xFFFFFFFF));
    return pred;
}


__device__ __forceinline__ void mbarrier_init(int mbar_addr, int count) {
    asm volatile("mbarrier.init.shared::cta.b64 [%0], %1;"
        :: "r"(mbar_addr), "r"(count));
}


__device__ __forceinline__ uint32_t mbarrier_try_wait(int mbar_addr, int phase) {
    uint32_t token;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "mbarrier.try_wait.parity.acquire.cta.shared::cta.b64"
        " P1, [%1], %2;\n\t"
        "selp.u32 %0, 1, 0, P1;\n\t"
        "}\n"
        : "=r"(token)
        : "r"(mbar_addr), "r"(phase) : "memory");
    return token;
}

__device__ __forceinline__ uint32_t mbarrier_try_wait_cluster(int mbar_addr, int phase) {
    uint32_t token;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "mbarrier.try_wait.parity.acquire.cluster.shared::cta.b64"
        " P1, [%1], %2;\n\t"
        "selp.u32 %0, 1, 0, P1;\n\t"
        "}\n"
        : "=r"(token)
        : "r"(mbar_addr), "r"(phase) : "memory");
    return token;
}

__device__ __forceinline__ void mbarrier_wait(int mbar_addr, int phase) {
    uint32_t ticks = 0x989680;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "LAB_WAIT:\n\t"
        "mbarrier.try_wait.parity.acquire.cta.shared::cta.b64"
        " P1, [%0], %1, %2;\n\t"
        "@P1 bra.uni DONE;\n\t"
        "bra.uni LAB_WAIT;\n\t"
        "DONE:\n\t"
        "}\n"
        :: "r"(mbar_addr), "r"(phase), "r"(ticks) : "memory");
}

__device__ __forceinline__ void mbarrier_wait_cluster(int mbar_addr, int phase) {
    uint32_t ticks = 0x989680;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "LAB_WAIT_CLUSTER:\n\t"
        "mbarrier.try_wait.parity.acquire.cluster.shared::cta.b64"
        " P1, [%0], %1, %2;\n\t"
        "@P1 bra.uni DONE_CLUSTER;\n\t"
        "bra.uni LAB_WAIT_CLUSTER;\n\t"
        "DONE_CLUSTER:\n\t"
        "}\n"
        :: "r"(mbar_addr), "r"(phase), "r"(ticks) : "memory");
}

__device__ __forceinline__ void mbarrier_wait_token(int mbar_addr, int phase, uint32_t token) {
    if (token == 0) {
        mbarrier_wait(mbar_addr, phase);
    }
}

__device__ __forceinline__ void mbarrier_wait_token_cluster(int mbar_addr, int phase, uint32_t token) {
    if (token == 0) {
        mbarrier_wait_cluster(mbar_addr, phase);
    }
}


__device__ __forceinline__ void tcgen05_mma_f16(
    int taddr, uint64_t a_desc, uint64_t b_desc,
    uint32_t i_desc, int enable_input_d) {
    asm volatile(
        "{\n\t"
        ".reg .pred p;\n\t"
        "setp.ne.b32 p, %4, 0;\n\t"
        "tcgen05.mma.cta_group::1.kind::f16 [%0], %1, %2, %3, p;\n\t"
        "}\n"
        :: "r"(taddr), "l"(a_desc), "l"(b_desc),
           "r"(i_desc), "r"(enable_input_d));
}


__device__ __forceinline__ uint64_t desc_encode(uint64_t x) {
    return (x & 0x3FFFFULL) >> 4ULL;
}


__device__ __forceinline__ void mma_ss_step(
    int a_lo, int b_lo, int taddr, uint32_t i_desc, int enable_d,
    uint32_t a_dhi, uint32_t b_dhi) {
    asm volatile(
        "{\n\t"
        ".reg .pred leader, p;\n\t"
        ".reg .b32 adhi, bdhi;\n\t"
        ".reg .b64 da, db;\n\t"
        "elect.sync _|leader, 0xFFFFFFFF;\n\t"
        "setp.ne.b32 p, %4, 0;\n\t"
        "mov.b32 adhi, %5;\n\t"
        "mov.b32 bdhi, %6;\n\t"
        "mov.b64 da, {%0, adhi};\n\t"
        "mov.b64 db, {%1, bdhi};\n\t"
        "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, %3, p;\n\t"
        "}\n"
        :: "r"(a_lo), "r"(b_lo), "r"(taddr), "r"(i_desc), "r"(enable_d), "r"(a_dhi), "r"(b_dhi));
}


__device__ __forceinline__ void elect_commit(int mbar_addr) {
    asm volatile(
        "{\n\t"
        ".reg .pred leader;\n\t"
        "elect.sync _|leader, 0xFFFFFFFF;\n\t"
        "@leader tcgen05.commit.cta_group::1.mbarrier::arrive::one"
        ".shared::cluster.b64 [%0];\n\t"
        "}\n"
        :: "r"(mbar_addr));
}


__device__ __forceinline__ void mbarrier_arrive(int mbar_addr) {
    asm volatile(
        "mbarrier.arrive.release.cta.shared::cta.b64 _, [%0];"
        :: "r"(mbar_addr) : "memory");
}


__device__ __forceinline__ void mbarrier_arrive_expect_tx(int mbar_addr, uint32_t bytes) {
    asm volatile(
        "mbarrier.arrive.expect_tx.release.cta.shared::cta.b64 _, [%0], %1;"
        :: "r"(mbar_addr), "r"(bytes) : "memory");
}


__device__ __forceinline__ void mbarrier_init_pred(int mbar_addr, uint32_t count, uint32_t pred) {
    asm volatile(
        "{\n\t"
        ".reg .pred p;\n\t"
        "setp.ne.b32 p, %2, 0;\n\t"
        "@p mbarrier.init.shared::cta.b64 [%0], %1;\n\t"
        "}\n" :: "r"(mbar_addr), "r"(count), "r"(pred));
}


__device__ __forceinline__ void fence_async_shared() {
    asm volatile("fence.proxy.async.shared::cta;" ::: "memory");
}


__device__ __forceinline__ uint64_t make_smem_desc(int addr) {
    const int SBO = 1024;
    return desc_encode(addr)
         | (desc_encode(SBO) << 32ULL)
         | (1ULL << 46ULL)
         | (2ULL << 61ULL);
}


__device__ __forceinline__ void tma_3d_gmem2smem(
    int dst, const void *tmap_ptr, int x, int y, int z, int mbar_addr) {
    asm volatile(
        "cp.async.bulk.tensor.3d.shared::cta.global"
        ".mbarrier::complete_tx::bytes"
        " [%0], [%1, {%2, %3, %4}], [%5];"
        :: "r"(dst), "l"(tmap_ptr), "r"(x), "r"(y), "r"(z),
           "r"(mbar_addr) : "memory");
}


__device__ __forceinline__ void tcgen05_commit(int mbar_addr) {
    asm volatile(
        "tcgen05.commit.cta_group::1.mbarrier::arrive::one"
        ".shared::cluster.b64 [%0];"
        :: "r"(mbar_addr) : "memory");
}


__device__ __forceinline__ void tmem_ld_x16(float* dst, int tmem_addr) {
    asm volatile(
        "tcgen05.ld.sync.aligned.32x32b.x16.b32"
        " {%0, %1, %2, %3, %4, %5, %6, %7,"
        "  %8, %9, %10, %11, %12, %13, %14, %15}, [%16];"
        : "=f"(dst[0]),  "=f"(dst[1]),  "=f"(dst[2]),  "=f"(dst[3]),
          "=f"(dst[4]),  "=f"(dst[5]),  "=f"(dst[6]),  "=f"(dst[7]),
          "=f"(dst[8]),  "=f"(dst[9]),  "=f"(dst[10]), "=f"(dst[11]),
          "=f"(dst[12]), "=f"(dst[13]), "=f"(dst[14]), "=f"(dst[15])
        : "r"(tmem_addr));
}


__device__ __forceinline__ void tmem_ld_x16_wait(float* dst, int addr) {
    tmem_ld_x16(dst, addr);
    asm volatile("tcgen05.wait::ld.sync.aligned;");
}


__device__ __forceinline__ uint32_t make_warp_uniform(uint32_t val) {
    uint32_t result;
    asm volatile("shfl.sync.idx.b32 %0, %1, 0, 0x1f, 0xffffffff;"
        : "=r"(result) : "r"(val));
    return result;
}

extern "C" {

__global__ __launch_bounds__(192) void
kernel_flash_kmeans_assign_microdim_d16_pipeline4_08f9_v4(const void* __restrict__ x_tmap, const void* __restrict__ c_tmap, float* __restrict__ c_sq, int* __restrict__ out, int B, int N, int D, int K, int num_n_tiles, int K_tiles)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    // Kernel setup ops
    __nv_bfloat16* smem_x = reinterpret_cast<__nv_bfloat16*>(smem_raw + 1024);
    const int smem_x_addr = smem + 1024;
    __nv_bfloat16* smem_c = reinterpret_cast<__nv_bfloat16*>(smem_raw + 13312);
    const int smem_c_addr = smem + 13312;
    float* smem_csq = reinterpret_cast<float*>(smem_raw + 21504);
    const int smem_csq_addr = smem + 21504;

    // Mbarrier init (6 groups, 22 barriers)
    // Mbarriers at smem_raw[0..176)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // --- pipeline 'x_pipe' ---
        // x_full: 3 barriers, init_count=1
        mbarrier_init_pred(smem + 0, 1, leader);
        mbarrier_init_pred(smem + 8, 1, leader);
        mbarrier_init_pred(smem + 16, 1, leader);
        // x_empty: 3 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        mbarrier_init_pred(smem + 32, 1, leader);
        mbarrier_init_pred(smem + 40, 1, leader);
        // --- pipeline 'c_pipe' ---
        // c_full: 4 barriers, init_count=1
        mbarrier_init_pred(smem + 48, 1, leader);
        mbarrier_init_pred(smem + 56, 1, leader);
        mbarrier_init_pred(smem + 64, 1, leader);
        mbarrier_init_pred(smem + 72, 1, leader);
        // c_empty: 4 barriers, init_count=1
        mbarrier_init_pred(smem + 80, 1, leader);
        mbarrier_init_pred(smem + 88, 1, leader);
        mbarrier_init_pred(smem + 96, 1, leader);
        mbarrier_init_pred(smem + 104, 1, leader);
        // --- pipeline 'score_pipe' ---
        // score_full: 4 barriers, init_count=1
        mbarrier_init_pred(smem + 112, 1, leader);
        mbarrier_init_pred(smem + 120, 1, leader);
        mbarrier_init_pred(smem + 128, 1, leader);
        mbarrier_init_pred(smem + 136, 1, leader);
        // score_empty: 4 barriers, init_count=4
        mbarrier_init_pred(smem + 144, 4, leader);
        mbarrier_init_pred(smem + 152, 4, leader);
        mbarrier_init_pred(smem + 160, 4, leader);
        mbarrier_init_pred(smem + 168, 4, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (256 columns, 256 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 176);
    if (warp == 0) {
        int _tmem_hold = smem + 176;
        asm volatile("tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(256) : "memory");
    }

    __syncthreads();
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int mbar_base = smem;
    #define x_full_addr (mbar_base + 0)
    #define x_empty_addr (mbar_base + 24)
    #define c_full_addr (mbar_base + 48)
    #define c_empty_addr (mbar_base + 80)
    #define score_full_addr (mbar_base + 112)
    #define score_empty_addr (mbar_base + 144)
    const int taddr = tmem_addr_storage[0];

    // Kernel post-init ops
    const int tmem_scores = taddr;

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            unsigned int x_stage = 0;
            unsigned int c_stage = 0;
            int num_tiles = B * num_n_tiles;
            unsigned int _phase_x_empty = 1;
            unsigned int _phase_c_empty = 1;
            if (warp == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int tile_idx = bid; tile_idx < num_tiles; tile_idx += num_bids) {
                        int batch = tile_idx / (unsigned int)num_n_tiles;
                        int n_tile = tile_idx % (unsigned int)num_n_tiles;
                        int x_row = batch * N + n_tile * 128;
                        mbarrier_wait(x_empty_addr + (x_stage) * 8, _phase_x_empty);
                        tma_3d_gmem2smem(smem_x_addr + x_stage * 4096, x_tmap, 0, x_row, 0, x_full_addr + (x_stage) * 8);
                        mbarrier_arrive_expect_tx(x_full_addr + (x_stage) * 8, 4096);
                        x_stage = (x_stage + 1) % 3;
                        if (x_stage == 0) { _phase_x_empty ^= 1; }
                        #pragma unroll 1
                        for (int iter_k = 0; iter_k < K_tiles; iter_k++) {
                            int c_row = batch * K + iter_k * 64;
                            mbarrier_wait(c_empty_addr + (c_stage) * 8, _phase_c_empty);
                            tma_3d_gmem2smem(smem_c_addr + c_stage * 2048, c_tmap, 0, c_row, 0, c_full_addr + (c_stage) * 8);
                            mbarrier_arrive_expect_tx(c_full_addr + (c_stage) * 8, 2048);
                            c_stage = (c_stage + 1) % 4;
                            if (c_stage == 0) { _phase_c_empty ^= 1; }
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            unsigned int x_stage_1 = 0;
            unsigned int c_stage_1 = 0;
            unsigned int score_stage = 0;
            int num_tiles_1 = B * num_n_tiles;
            unsigned int _phase_x_full = 0;
            unsigned int _phase_c_full = 0;
            unsigned int _phase_score_empty = 1;
            #pragma unroll 1
            for (unsigned int _tile_idx = bid; _tile_idx < num_tiles_1; _tile_idx += num_bids) {
                mbarrier_wait(x_full_addr + (x_stage_1) * 8, _phase_x_full);
                #pragma unroll 1
                for (int _iter_k = 0; _iter_k < K_tiles; _iter_k++) {
                    mbarrier_wait(c_full_addr + (c_stage_1) * 8, _phase_c_full);
                    mbarrier_wait(score_empty_addr + (score_stage) * 8, _phase_score_empty);
                    asm volatile("tcgen05.fence::after_thread_sync;");
                    int _mma_a_addr_0 = smem_x_addr + x_stage_1 * 4096;
                    int _mma_a_lo_0 = make_warp_uniform((_mma_a_addr_0 >> 4) & 0x3FFF);
                    int _mma_b_addr_0 = smem_c_addr + c_stage_1 * 2048;
                    int _mma_b_lo_0 = make_warp_uniform((_mma_b_addr_0 >> 4) & 0x3FFF);
                    mma_ss_step(_mma_a_lo_0, _mma_b_lo_0, (tmem_scores + (score_stage * 64)), 135267472, 0, 0xC0004010U, 0xC0004010U);
                    elect_commit(score_full_addr + (score_stage) * 8);
                    elect_commit(c_empty_addr + (c_stage_1) * 8);
                    c_stage_1 = (c_stage_1 + 1) % 4;
                    if (c_stage_1 == 0) { _phase_c_full ^= 1; }
                    score_stage = (score_stage + 1) % 4;
                    if (score_stage == 0) { _phase_score_empty ^= 1; }
                }
                if (elect_sync()) {
                    mbarrier_arrive(x_empty_addr + (x_stage_1) * 8);
                }
                x_stage_1 = (x_stage_1 + 1) % 3;
                if (x_stage_1 == 0) { _phase_x_full ^= 1; }
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        { // compute_main
            unsigned int score_stage_1 = 0;
            int num_tiles_2 = B * num_n_tiles;
            int row = warp % 4 * 32 + lane;
            int row_base = warp % 4 * 32 << 16;
            unsigned int _phase_score_full = 0;
            #pragma unroll 1
            for (unsigned int tile_idx_1 = bid; tile_idx_1 < num_tiles_2; tile_idx_1 += num_bids) {
                int batch_1 = tile_idx_1 / (unsigned int)num_n_tiles;
                int n_tile_1 = tile_idx_1 % (unsigned int)num_n_tiles;
                int out_offset = batch_1 * N + n_tile_1 * 128 + row;
                float best0 = -3.4e+38f;
                float best1 = -3.4e+38f;
                float best2 = -3.4e+38f;
                float best3 = -3.4e+38f;
                int idx0 = 0;
                int idx1 = 0;
                int idx2 = 0;
                int idx3 = 0;
                int csq_base = row * 4;
                float _vec_load_0[4];
                {
                    float4 _v4 = *reinterpret_cast<const float4*>(c_sq + batch_1 * K + csq_base);
                    _vec_load_0[0 + 0] = _v4.x;
                    _vec_load_0[0 + 1] = _v4.y;
                    _vec_load_0[0 + 2] = _v4.z;
                    _vec_load_0[0 + 3] = _v4.w;
                }
                float csq_half[4];
                csq_half[0] = 0.5f * _vec_load_0[0];
                csq_half[1] = 0.5f * _vec_load_0[1];
                csq_half[2] = 0.5f * _vec_load_0[2];
                csq_half[3] = 0.5f * _vec_load_0[3];
                asm volatile("st.shared.v4.f32 [%0], {%1,%2,%3,%4};" :: "r"(smem_csq_addr + (unsigned int)(csq_base * 4)), "f"(csq_half[0]), "f"(csq_half[1]), "f"(csq_half[2]), "f"(csq_half[3]) : "memory");
                asm volatile("barrier.sync 8, %0;" :: "r"(128));
                #pragma unroll 1
                for (int iter_k_1 = 0; iter_k_1 < K_tiles; iter_k_1++) {
                    int k_base = iter_k_1 * 64;
                    mbarrier_wait(score_full_addr + (score_stage_1) * 8, _phase_score_full);
                    float _tmem_load_0[64];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x64.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63}, [%64];"
                        : "=f"(_tmem_load_0[0]), "=f"(_tmem_load_0[1]), "=f"(_tmem_load_0[2]), "=f"(_tmem_load_0[3]), "=f"(_tmem_load_0[4]), "=f"(_tmem_load_0[5]), "=f"(_tmem_load_0[6]), "=f"(_tmem_load_0[7]), "=f"(_tmem_load_0[8]), "=f"(_tmem_load_0[9]), "=f"(_tmem_load_0[10]), "=f"(_tmem_load_0[11]), "=f"(_tmem_load_0[12]), "=f"(_tmem_load_0[13]), "=f"(_tmem_load_0[14]), "=f"(_tmem_load_0[15]), "=f"(_tmem_load_0[16]), "=f"(_tmem_load_0[17]), "=f"(_tmem_load_0[18]), "=f"(_tmem_load_0[19]), "=f"(_tmem_load_0[20]), "=f"(_tmem_load_0[21]), "=f"(_tmem_load_0[22]), "=f"(_tmem_load_0[23]), "=f"(_tmem_load_0[24]), "=f"(_tmem_load_0[25]), "=f"(_tmem_load_0[26]), "=f"(_tmem_load_0[27]), "=f"(_tmem_load_0[28]), "=f"(_tmem_load_0[29]), "=f"(_tmem_load_0[30]), "=f"(_tmem_load_0[31]), "=f"(_tmem_load_0[32]), "=f"(_tmem_load_0[33]), "=f"(_tmem_load_0[34]), "=f"(_tmem_load_0[35]), "=f"(_tmem_load_0[36]), "=f"(_tmem_load_0[37]), "=f"(_tmem_load_0[38]), "=f"(_tmem_load_0[39]), "=f"(_tmem_load_0[40]), "=f"(_tmem_load_0[41]), "=f"(_tmem_load_0[42]), "=f"(_tmem_load_0[43]), "=f"(_tmem_load_0[44]), "=f"(_tmem_load_0[45]), "=f"(_tmem_load_0[46]), "=f"(_tmem_load_0[47]), "=f"(_tmem_load_0[48]), "=f"(_tmem_load_0[49]), "=f"(_tmem_load_0[50]), "=f"(_tmem_load_0[51]), "=f"(_tmem_load_0[52]), "=f"(_tmem_load_0[53]), "=f"(_tmem_load_0[54]), "=f"(_tmem_load_0[55]), "=f"(_tmem_load_0[56]), "=f"(_tmem_load_0[57]), "=f"(_tmem_load_0[58]), "=f"(_tmem_load_0[59]), "=f"(_tmem_load_0[60]), "=f"(_tmem_load_0[61]), "=f"(_tmem_load_0[62]), "=f"(_tmem_load_0[63])
                        : "r"(taddr + (unsigned int)row_base + score_stage_1 * 64)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;");
                    #pragma unroll
                    for (int j_base = 0; j_base < 64; j_base += 4) {
                        float d0 = _tmem_load_0[j_base] - smem_csq[k_base + j_base];
                        if (d0 > best0) {
                            best0 = d0;
                            idx0 = k_base + j_base;
                        }
                        float d1 = _tmem_load_0[j_base + 1] - smem_csq[k_base + j_base + 1];
                        if (d1 > best1) {
                            best1 = d1;
                            idx1 = k_base + j_base + 1;
                        }
                        float d2 = _tmem_load_0[j_base + 2] - smem_csq[k_base + j_base + 2];
                        if (d2 > best2) {
                            best2 = d2;
                            idx2 = k_base + j_base + 2;
                        }
                        float d3 = _tmem_load_0[j_base + 3] - smem_csq[k_base + j_base + 3];
                        if (d3 > best3) {
                            best3 = d3;
                            idx3 = k_base + j_base + 3;
                        }
                    }
                    if (elect_sync()) {
                        mbarrier_arrive(score_empty_addr + (score_stage_1) * 8);
                    }
                    score_stage_1 = (score_stage_1 + 1) % 4;
                    if (score_stage_1 == 0) { _phase_score_full ^= 1; }
                }
                if (best1 > best0) {
                    best0 = best1;
                    idx0 = idx1;
                }
                if (best3 > best2) {
                    best2 = best3;
                    idx2 = idx3;
                }
                if (best2 > best0) {
                    best0 = best2;
                    idx0 = idx2;
                }
                asm volatile("barrier.sync 8, %0;" :: "r"(128));
                *((int*)(out + out_offset)) = idx0;
            }
        }
    }

    // Cleanup
    __syncthreads(); // barrier before TMEM dealloc

    if (warp == 0) {
        asm volatile("tcgen05.dealloc.cta_group::1.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(256));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::1.sync.aligned;");
    }
}

} // extern "C"

