

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_s1_1'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.902 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_s1_1  |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      28|    123|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln163_fu_109_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln165_1_fu_132_p2  |         +|   0|  0|  13|           5|           1|
    |add_ln165_fu_141_p2    |         +|   0|  0|  14|           9|           9|
    |m27_2_fu_151_p2        |         +|   0|  0|  23|          16|          16|
    |icmp_ln163_fu_103_p2   |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  78|          39|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_s1_0_1  |   9|          2|    4|          8|
    |i_s1_0_fu_50               |   9|          2|    4|          8|
    |m27_fu_46                  |   9|          2|   16|         32|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   26|         52|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_s1_0_fu_50              |   4|   0|    4|          0|
    |m27_fu_46                 |  16|   0|   16|          0|
    |sext_ln22_1_cast_reg_181  |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  28|   0|   28|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|m27_4_reload        |   in|   16|     ap_none|            m27_4_reload|        scalar|
|in_data_2_address0  |  out|    4|   ap_memory|               in_data_2|         array|
|in_data_2_ce0       |  out|    1|   ap_memory|               in_data_2|         array|
|in_data_2_q0        |   in|    8|   ap_memory|               in_data_2|         array|
|sext_ln22_1         |   in|    4|     ap_none|             sext_ln22_1|        scalar|
|m27_7_out           |  out|   16|      ap_vld|               m27_7_out|       pointer|
|m27_7_out_ap_vld    |  out|    1|      ap_vld|               m27_7_out|       pointer|
+--------------------+-----+-----+------------+------------------------+--------------+

