Protel Design System Design Rule Check
PCB File : C:\Electronics\STM32\Remote Monitor Altium\LAN test monitor\Test_Monitor_PCB1.PcbDoc
Date     : 03/04/2022
Time     : 13:38:05

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.25mm) ((IsTrack)and (OnBottomLayer or OnTopLayer)),(InPolygon)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=2mm) (Preferred=0.15mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M1-MH1(96.45mm,-10.75mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M2-MH1(15.975mm,-4.2mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M3-MH1(12.9mm,-75.6mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M4-MH1(89.775mm,-72.925mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.1mm) Between Pad U8-1(36.6mm,-32.25mm) on Top Layer And Pad U8-24(37.25mm,-31.6mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.1mm) Between Pad U8-12(39.75mm,-35.4mm) on Top Layer And Pad U8-13(40.4mm,-34.75mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.1mm) Between Pad U8-18(40.4mm,-32.25mm) on Top Layer And Pad U8-19(39.75mm,-31.6mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.1mm) Between Pad U8-6(36.6mm,-34.75mm) on Top Layer And Pad U8-7(37.25mm,-35.4mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InNet('TXC_N'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InNet('RXC_P'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InNet('RXC_N'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InNet('TXC_P'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InNet('TX_P'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InNet('RX_P'))
   Violation between Matched Net Lengths: Between Net RX_N And Net RX_P Actual Difference against RX_P is: 3.39mm, Tolerance : 1mm. 
Rule Violations :1

Processing Rule : Matched Lengths(Tolerance=1mm) (InNet('RX_N'))
   Violation between Matched Net Lengths: Between Net RX_N And Net RX_P Actual Difference against RX_P is: 3.39mm, Tolerance : 1mm. 
Rule Violations :1

Processing Rule : Matched Lengths(Tolerance=1mm) (InNet('TX_N'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 10
Waived Violations : 0
Time Elapsed        : 00:00:01