Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date             : Fri Aug 21 19:50:11 2020
| Host             : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.094        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.897        |
| Device Static (W)        | 1.197        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 96.6         |
| Junction Temperature (C) | 28.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.039 |        5 |       --- |             --- |
| CLB Logic                |     0.011 |    17339 |       --- |             --- |
|   LUT as Logic           |     0.008 |     5506 |    425280 |            1.29 |
|   Register               |     0.003 |     8419 |    850560 |            0.99 |
|   LUT as Distributed RAM |    <0.001 |       88 |    213600 |            0.04 |
|   LUT as Shift Register  |    <0.001 |       45 |    213600 |            0.02 |
|   CARRY8                 |    <0.001 |        8 |     53160 |            0.02 |
|   F7/F8 Muxes            |     0.000 |        3 |    425280 |           <0.01 |
|   Others                 |     0.000 |     1646 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        64 |            1.56 |
| Signals                  |     0.018 |    14518 |       --- |             --- |
| Block RAM                |     0.048 |       32 |      1080 |            2.96 |
| MMCM                     |     0.078 |        0 |       --- |             --- |
| DSPs                     |     0.006 |       32 |      4272 |            0.75 |
| I/O                      |     0.005 |        4 |       347 |            1.15 |
| PS8                      |     2.691 |        1 |       --- |             --- |
| Static Power             |     1.197 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     1.098 |          |           |                 |
| Total                    |     4.094 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.446 |       0.141 |      0.305 |
| Vccint_io       |       0.850 |     0.072 |       0.001 |      0.071 |
| Vccbram         |       0.850 |     0.008 |       0.003 |      0.004 |
| Vccaux          |       1.800 |     0.323 |       0.043 |      0.279 |
| Vccaux_io       |       1.800 |     0.059 |       0.002 |      0.058 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.066 |       1.032 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_AMS      |       0.850 |     0.010 |       0.000 |      0.010 |
| DACAVCC         |       0.925 |     0.008 |       0.000 |      0.008 |
| DACAVCCAUX      |       1.800 |     0.000 |       0.000 |      0.000 |
| DACAVTT         |       2.500 |     0.005 |       0.000 |      0.005 |
| ADCAVCC         |       0.925 |     0.011 |       0.000 |      0.011 |
| ADCAVCCAUX      |       1.800 |     0.049 |       0.000 |      0.049 |
| VCCSDFEC        |       0.850 |     0.029 |       0.000 |      0.029 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+-------------------------------------------------------+-----------------+
| Clock         | Domain                                                | Constraint (ns) |
+---------------+-------------------------------------------------------+-----------------+
| clk_100_p     | clk_100_p                                             |            10.0 |
| clk_pl_0      | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0] |            10.0 |
| user_clk_mmcm | zcu111_infr_inst/user_clk_mmcm                        |             5.0 |
+---------------+-------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------+-----------+
| Name                                       | Power (W) |
+--------------------------------------------+-----------+
| top                                        |     2.897 |
|   axi4lite_interconnect                    |     0.064 |
|     axi4lite_axi4lite_ic_inst              |     0.002 |
|     axi4lite_snapshot0_01_ss_bram_inst     |     0.001 |
|     axi4lite_snapshot0_23_ss_bram_inst     |     0.001 |
|       ipb_snapshot0_23_ss_bram_dp_ram_inst |     0.001 |
|     axi4lite_snapshot0_45_ss_bram_inst     |     0.001 |
|       ipb_snapshot0_45_ss_bram_dp_ram_inst |     0.001 |
|     axi4lite_snapshot0_67_ss_bram_inst     |     0.002 |
|       ipb_snapshot0_67_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot1_01_ss_bram_inst     |     0.002 |
|       ipb_snapshot1_01_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot1_23_ss_bram_inst     |     0.002 |
|       ipb_snapshot1_23_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot1_45_ss_bram_inst     |     0.002 |
|       ipb_snapshot1_45_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot1_67_ss_bram_inst     |     0.002 |
|       ipb_snapshot1_67_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot2_01_ss_bram_inst     |     0.002 |
|       ipb_snapshot2_01_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot2_23_ss_bram_inst     |     0.002 |
|       ipb_snapshot2_23_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot2_45_ss_bram_inst     |     0.002 |
|       ipb_snapshot2_45_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot2_67_ss_bram_inst     |     0.002 |
|       ipb_snapshot2_67_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot3_01_ss_bram_inst     |     0.002 |
|       ipb_snapshot3_01_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot3_23_ss_bram_inst     |     0.002 |
|       ipb_snapshot3_23_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot3_45_ss_bram_inst     |     0.002 |
|       ipb_snapshot3_45_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot3_67_ss_bram_inst     |     0.002 |
|       ipb_snapshot3_67_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot4_01_ss_bram_inst     |     0.002 |
|       ipb_snapshot4_01_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot4_23_ss_bram_inst     |     0.002 |
|       ipb_snapshot4_23_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot4_45_ss_bram_inst     |     0.002 |
|       ipb_snapshot4_45_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot4_67_ss_bram_inst     |     0.002 |
|       ipb_snapshot4_67_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot5_01_ss_bram_inst     |     0.002 |
|       ipb_snapshot5_01_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot5_23_ss_bram_inst     |     0.002 |
|       ipb_snapshot5_23_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot5_45_ss_bram_inst     |     0.002 |
|       ipb_snapshot5_45_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot5_67_ss_bram_inst     |     0.002 |
|       ipb_snapshot5_67_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot6_01_ss_bram_inst     |     0.002 |
|       ipb_snapshot6_01_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot6_23_ss_bram_inst     |     0.002 |
|       ipb_snapshot6_23_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot6_45_ss_bram_inst     |     0.002 |
|       ipb_snapshot6_45_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot6_67_ss_bram_inst     |     0.002 |
|       ipb_snapshot6_67_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot7_01_ss_bram_inst     |     0.002 |
|       ipb_snapshot7_01_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot7_23_ss_bram_inst     |     0.002 |
|       ipb_snapshot7_23_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot7_45_ss_bram_inst     |     0.002 |
|       ipb_snapshot7_45_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_snapshot7_67_ss_bram_inst     |     0.002 |
|       ipb_snapshot7_67_ss_bram_dp_ram_inst |     0.002 |
|     axi4lite_sw_reg_inst                   |     0.006 |
|   rfdc_multi_eight_adcs_2048gsps_inst      |     0.032 |
|     rfdc_multi_eight_adcs_2048gsps_struct  |     0.032 |
|       snapshot1_45                         |     0.001 |
|       snapshot1_67                         |     0.001 |
|       snapshot2_23                         |     0.001 |
|       snapshot2_67                         |     0.001 |
|       snapshot4_01                         |     0.001 |
|       snapshot7_67                         |     0.001 |
|   zcu111_infr_inst                         |     0.080 |
|     i_clk                                  |     0.002 |
|   zcu111_inst                              |     2.714 |
|     axi_interconnect_0                     |     0.016 |
|       m00_couplers                         |     0.003 |
|       m01_couplers                         |     0.007 |
|       xbar                                 |     0.006 |
|     axi_protocol_convert_2                 |     0.005 |
|       inst                                 |     0.005 |
|     zynq_ultra_ps_e_0                      |     2.692 |
|       U0                                   |     2.692 |
+--------------------------------------------+-----------+


