<stg><name>optical_flow_sw</name>


<trans_list>

<trans id="231" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="3" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="35" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="39" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="40" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="48" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5">
<![CDATA[
:8  call fastcc void @gradient_xy_calc([446464 x float]* %frame2, [446464 x float]* @gradient_x, [446464 x float]* @gradient_y)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([446464 x float]* %frame0), !map !46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([446464 x float]* %frame1), !map !53

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([446464 x float]* %frame2), !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([446464 x float]* %frame3), !map !61

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([446464 x float]* %frame4), !map !65

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([446464 x float]* %outputs_x), !map !69

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([446464 x float]* %outputs_y), !map !73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @optical_flow_sw_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5">
<![CDATA[
:8  call fastcc void @gradient_xy_calc([446464 x float]* %frame2, [446464 x float]* @gradient_x, [446464 x float]* @gradient_y)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.loopexit2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit2:0  %r_0_i = phi i9 [ 0, %0 ], [ %r, %.loopexit2.loopexit ]

]]></Node>
<StgValue><ssdm name="r_0_i"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit2:1  %icmp_ln51 = icmp eq i9 %r_0_i, -76

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit2:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 436, i64 436, i64 436)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit2:3  %r = add i9 %r_0_i, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit2:4  br i1 %icmp_ln51, label %gradient_z_calc.exit, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
.preheader.preheader.i:0  %tmp = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %r_0_i, i10 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.i:1  %zext_ln53 = zext i19 %tmp to i20

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:2  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0">
<![CDATA[
gradient_z_calc.exit:0  call fastcc void @gradient_weight_y([446464 x float]* @y_filtered_x, [446464 x float]* @y_filtered_y, [446464 x float]* @y_filtered_z)

]]></Node>
<StgValue><ssdm name="call_ln259"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.i:0  %c_0_i = phi i11 [ %c, %1 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="c_0_i"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:1  %icmp_ln53 = icmp eq i11 %c_0_i, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:3  %c = add i11 %c_0_i, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln53, label %.loopexit2.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="11">
<![CDATA[
:0  %zext_ln55 = zext i11 %c_0_i to i20

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %add_ln55 = add i20 %zext_ln53, %zext_ln55

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="20">
<![CDATA[
:2  %zext_ln55_1 = zext i20 %add_ln55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %frame0_addr = getelementptr [446464 x float]* %frame0, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="frame0_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="19">
<![CDATA[
:9  %frame0_load = load float* %frame0_addr, align 4

]]></Node>
<StgValue><ssdm name="frame0_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.loopexit2.loopexit:0  br label %.loopexit2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %frame1_addr = getelementptr [446464 x float]* %frame1, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="frame1_addr"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="19">
<![CDATA[
:9  %frame0_load = load float* %frame0_addr, align 4

]]></Node>
<StgValue><ssdm name="frame0_load"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="19">
<![CDATA[
:11  %frame1_load = load float* %frame1_addr, align 4

]]></Node>
<StgValue><ssdm name="frame1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i = fadd float %frame0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="19">
<![CDATA[
:11  %frame1_load = load float* %frame1_addr, align 4

]]></Node>
<StgValue><ssdm name="frame1_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i = fadd float %frame0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_8_i = fmul float %frame1_load, -8.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i = fadd float %frame0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_8_i = fmul float %frame1_load, -8.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %frame2_addr = getelementptr [446464 x float]* %frame2, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="frame2_addr"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i = fadd float %frame0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_8_i = fmul float %frame1_load, -8.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="19">
<![CDATA[
:14  %frame2_load = load float* %frame2_addr, align 4

]]></Node>
<StgValue><ssdm name="frame2_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_9_i = fadd float %tmp_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="19">
<![CDATA[
:14  %frame2_load = load float* %frame2_addr, align 4

]]></Node>
<StgValue><ssdm name="frame2_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_9_i = fadd float %tmp_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_16 = fmul float %frame2_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_9_i = fadd float %tmp_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_16 = fmul float %frame2_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_16"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %frame3_addr = getelementptr [446464 x float]* %frame3, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="frame3_addr"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_9_i = fadd float %tmp_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_16 = fmul float %frame2_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_16"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="19">
<![CDATA[
:17  %frame3_load = load float* %frame3_addr, align 4

]]></Node>
<StgValue><ssdm name="frame3_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i = fadd float %tmp_9_i, %tmp_i_16

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="19">
<![CDATA[
:17  %frame3_load = load float* %frame3_addr, align 4

]]></Node>
<StgValue><ssdm name="frame3_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="110" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i = fadd float %tmp_9_i, %tmp_i_16

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_2_i = fmul float %frame3_load, 8.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="112" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i = fadd float %tmp_9_i, %tmp_i_16

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_2_i = fmul float %frame3_load, 8.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="114" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i = fadd float %tmp_9_i, %tmp_i_16

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_2_i = fmul float %frame3_load, 8.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="116" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="117" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %frame4_addr = getelementptr [446464 x float]* %frame4, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="frame4_addr"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="19">
<![CDATA[
:20  %frame4_load = load float* %frame4_addr, align 4

]]></Node>
<StgValue><ssdm name="frame4_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="121" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="19">
<![CDATA[
:20  %frame4_load = load float* %frame4_addr, align 4

]]></Node>
<StgValue><ssdm name="frame4_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
:21  %bitcast_ln60 = bitcast float %frame4_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln60"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %xor_ln60 = xor i32 %bitcast_ln60, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
:23  %bitcast_ln60_1 = bitcast i32 %xor_ln60 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln60_1"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_5_i = fadd float %tmp_3_i, %bitcast_ln60_1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="127" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_5_i = fadd float %tmp_3_i, %bitcast_ln60_1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="128" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_5_i = fadd float %tmp_3_i, %bitcast_ln60_1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="129" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_5_i = fadd float %tmp_3_i, %bitcast_ln60_1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="130" st_id="26" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_6_i = fdiv float %tmp_5_i, 1.200000e+01

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="131" st_id="27" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_6_i = fdiv float %tmp_5_i, 1.200000e+01

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="132" st_id="28" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_6_i = fdiv float %tmp_5_i, 1.200000e+01

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="133" st_id="29" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_6_i = fdiv float %tmp_5_i, 1.200000e+01

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="134" st_id="30" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_6_i = fdiv float %tmp_5_i, 1.200000e+01

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="135" st_id="31" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_6_i = fdiv float %tmp_5_i, 1.200000e+01

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="136" st_id="32" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_6_i = fdiv float %tmp_5_i, 1.200000e+01

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="137" st_id="33" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_6_i = fdiv float %tmp_5_i, 1.200000e+01

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="138" st_id="34" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_6_i = fdiv float %tmp_5_i, 1.200000e+01

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="139" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %gradient_z_addr = getelementptr [446464 x float]* @gradient_z, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="gradient_z_addr"/></StgValue>
</operation>

<operation id="140" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:26  store float %tmp_6_i, float* %gradient_z_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="141" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="142" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0">
<![CDATA[
gradient_z_calc.exit:0  call fastcc void @gradient_weight_y([446464 x float]* @y_filtered_x, [446464 x float]* @y_filtered_y, [446464 x float]* @y_filtered_z)

]]></Node>
<StgValue><ssdm name="call_ln259"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="143" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
gradient_z_calc.exit:1  call fastcc void @gradient_weight_x([446464 x float]* @filtered_gradient_x, [446464 x float]* @filtered_gradient_y, [446464 x float]* @filtered_gradient_z)

]]></Node>
<StgValue><ssdm name="call_ln260"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="144" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
gradient_z_calc.exit:1  call fastcc void @gradient_weight_x([446464 x float]* @filtered_gradient_x, [446464 x float]* @filtered_gradient_y, [446464 x float]* @filtered_gradient_z)

]]></Node>
<StgValue><ssdm name="call_ln260"/></StgValue>
</operation>

<operation id="145" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
gradient_z_calc.exit:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="146" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:0  %r_0_i7 = phi i9 [ 0, %gradient_z_calc.exit ], [ %r_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="r_0_i7"/></StgValue>
</operation>

<operation id="147" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:1  %icmp_ln132 = icmp eq i9 %r_0_i7, -76

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="148" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 436, i64 436, i64 436)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="149" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:3  %r_1 = add i9 %r_0_i7, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="150" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln132, label %outer_product.exit, label %.preheader.preheader.i8

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="151" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
.preheader.preheader.i8:0  %tmp_s = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %r_0_i7, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="152" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.i8:1  %zext_ln134 = zext i19 %tmp_s to i20

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="153" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i8:2  br label %.preheader.i10

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="154" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
outer_product.exit:0  call fastcc void @tensor_weight_y([2678784 x float]* @tensor_y_val)

]]></Node>
<StgValue><ssdm name="call_ln262"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="155" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.i10:0  %c_0_i9 = phi i11 [ %c_1, %2 ], [ 0, %.preheader.preheader.i8 ]

]]></Node>
<StgValue><ssdm name="c_0_i9"/></StgValue>
</operation>

<operation id="156" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i10:1  %icmp_ln134 = icmp eq i11 %c_0_i9, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="157" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i10:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="158" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i10:3  %c_1 = add i11 %c_0_i9, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="159" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i10:4  br i1 %icmp_ln134, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="160" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="11">
<![CDATA[
:0  %zext_ln136 = zext i11 %c_0_i9 to i20

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="161" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %add_ln136 = add i20 %zext_ln136, %zext_ln134

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="162" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="20">
<![CDATA[
:2  %zext_ln136_1 = zext i20 %add_ln136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="163" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %filtered_gradient_x_s = getelementptr [446464 x float]* @filtered_gradient_x, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="filtered_gradient_x_s"/></StgValue>
</operation>

<operation id="164" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %filtered_gradient_y_s = getelementptr [446464 x float]* @filtered_gradient_y, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="filtered_gradient_y_s"/></StgValue>
</operation>

<operation id="165" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %filtered_gradient_z_s = getelementptr [446464 x float]* @filtered_gradient_z, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="filtered_gradient_z_s"/></StgValue>
</operation>

<operation id="166" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="19">
<![CDATA[
:27  %grad_x = load float* %filtered_gradient_x_s, align 4

]]></Node>
<StgValue><ssdm name="grad_x"/></StgValue>
</operation>

<operation id="167" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="19">
<![CDATA[
:28  %grad_y = load float* %filtered_gradient_y_s, align 4

]]></Node>
<StgValue><ssdm name="grad_y"/></StgValue>
</operation>

<operation id="168" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="19">
<![CDATA[
:29  %grad_z = load float* %filtered_gradient_z_s, align 4

]]></Node>
<StgValue><ssdm name="grad_z"/></StgValue>
</operation>

<operation id="169" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="170" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="19">
<![CDATA[
:27  %grad_x = load float* %filtered_gradient_x_s, align 4

]]></Node>
<StgValue><ssdm name="grad_x"/></StgValue>
</operation>

<operation id="171" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="19">
<![CDATA[
:28  %grad_y = load float* %filtered_gradient_y_s, align 4

]]></Node>
<StgValue><ssdm name="grad_y"/></StgValue>
</operation>

<operation id="172" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="19">
<![CDATA[
:29  %grad_z = load float* %filtered_gradient_z_s, align 4

]]></Node>
<StgValue><ssdm name="grad_z"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="173" st_id="42" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i1 = fmul float %grad_x, %grad_x

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="174" st_id="42" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_i1 = fmul float %grad_y, %grad_y

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="175" st_id="43" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i1 = fmul float %grad_x, %grad_x

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="176" st_id="43" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_i1 = fmul float %grad_y, %grad_y

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="177" st_id="43" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_4_i = fmul float %grad_z, %grad_z

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="178" st_id="43" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_5_i1 = fmul float %grad_x, %grad_y

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="179" st_id="43" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_6_i1 = fmul float %grad_x, %grad_z

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="180" st_id="43" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_7_i = fmul float %grad_y, %grad_z

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="181" st_id="44" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i1 = fmul float %grad_x, %grad_x

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="182" st_id="44" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_i1 = fmul float %grad_y, %grad_y

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="183" st_id="44" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_4_i = fmul float %grad_z, %grad_z

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="184" st_id="44" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_5_i1 = fmul float %grad_x, %grad_y

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="185" st_id="44" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_6_i1 = fmul float %grad_x, %grad_z

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="186" st_id="44" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_7_i = fmul float %grad_y, %grad_z

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="187" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="23" op_0_bw="23" op_1_bw="20" op_2_bw="3">
<![CDATA[
:6  %p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i20.i3(i20 %add_ln136, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="188" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="21" op_0_bw="21" op_1_bw="20" op_2_bw="1">
<![CDATA[
:7  %tmp_11 = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %add_ln136, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="189" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="23" op_0_bw="21">
<![CDATA[
:8  %zext_ln144 = zext i21 %tmp_11 to i23

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="190" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %sub_ln144 = sub i23 %p_shl_cast, %zext_ln144

]]></Node>
<StgValue><ssdm name="sub_ln144"/></StgValue>
</operation>

<operation id="191" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="23">
<![CDATA[
:10  %zext_ln144_1 = zext i23 %sub_ln144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="192" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %out_product_val_addr = getelementptr [2678784 x float]* @out_product_val, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="out_product_val_addr"/></StgValue>
</operation>

<operation id="193" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:12  %or_ln144 = or i23 %sub_ln144, 1

]]></Node>
<StgValue><ssdm name="or_ln144"/></StgValue>
</operation>

<operation id="194" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="23">
<![CDATA[
:13  %zext_ln144_2 = zext i23 %or_ln144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_2"/></StgValue>
</operation>

<operation id="195" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %out_product_val_addr_1 = getelementptr [2678784 x float]* @out_product_val, i64 0, i64 %zext_ln144_2

]]></Node>
<StgValue><ssdm name="out_product_val_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="45" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_4_i = fmul float %grad_z, %grad_z

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="197" st_id="45" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_5_i1 = fmul float %grad_x, %grad_y

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="198" st_id="45" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_6_i1 = fmul float %grad_x, %grad_z

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="199" st_id="45" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_7_i = fmul float %grad_y, %grad_z

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="200" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:36  store float %tmp_i1, float* %out_product_val_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="201" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:37  store float %tmp_3_i1, float* %out_product_val_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="202" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15  %add_ln144 = add i23 %sub_ln144, 2

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="203" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="23">
<![CDATA[
:16  %zext_ln144_3 = zext i23 %add_ln144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_3"/></StgValue>
</operation>

<operation id="204" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out_product_val_addr_2 = getelementptr [2678784 x float]* @out_product_val, i64 0, i64 %zext_ln144_3

]]></Node>
<StgValue><ssdm name="out_product_val_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:18  %add_ln144_1 = add i23 %sub_ln144, 3

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="206" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="23">
<![CDATA[
:19  %zext_ln144_4 = zext i23 %add_ln144_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_4"/></StgValue>
</operation>

<operation id="207" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %out_product_val_addr_3 = getelementptr [2678784 x float]* @out_product_val, i64 0, i64 %zext_ln144_4

]]></Node>
<StgValue><ssdm name="out_product_val_addr_3"/></StgValue>
</operation>

<operation id="208" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:36  store float %tmp_i1, float* %out_product_val_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="209" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:37  store float %tmp_3_i1, float* %out_product_val_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="210" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:38  store float %tmp_4_i, float* %out_product_val_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="211" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:39  store float %tmp_5_i1, float* %out_product_val_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="212" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:21  %add_ln144_2 = add i23 %sub_ln144, 4

]]></Node>
<StgValue><ssdm name="add_ln144_2"/></StgValue>
</operation>

<operation id="213" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="23">
<![CDATA[
:22  %zext_ln144_5 = zext i23 %add_ln144_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_5"/></StgValue>
</operation>

<operation id="214" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %out_product_val_addr_4 = getelementptr [2678784 x float]* @out_product_val, i64 0, i64 %zext_ln144_5

]]></Node>
<StgValue><ssdm name="out_product_val_addr_4"/></StgValue>
</operation>

<operation id="215" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:24  %add_ln144_3 = add i23 %sub_ln144, 5

]]></Node>
<StgValue><ssdm name="add_ln144_3"/></StgValue>
</operation>

<operation id="216" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="23">
<![CDATA[
:25  %zext_ln144_6 = zext i23 %add_ln144_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_6"/></StgValue>
</operation>

<operation id="217" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %out_product_val_addr_5 = getelementptr [2678784 x float]* @out_product_val, i64 0, i64 %zext_ln144_6

]]></Node>
<StgValue><ssdm name="out_product_val_addr_5"/></StgValue>
</operation>

<operation id="218" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:38  store float %tmp_4_i, float* %out_product_val_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="219" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:39  store float %tmp_5_i1, float* %out_product_val_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="220" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:40  store float %tmp_6_i1, float* %out_product_val_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="221" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:41  store float %tmp_7_i, float* %out_product_val_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="222" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:40  store float %tmp_6_i1, float* %out_product_val_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="223" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
:41  store float %tmp_7_i, float* %out_product_val_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="224" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %.preheader.i10

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="225" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
outer_product.exit:0  call fastcc void @tensor_weight_y([2678784 x float]* @tensor_y_val)

]]></Node>
<StgValue><ssdm name="call_ln262"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="226" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
outer_product.exit:1  call fastcc void @tensor_weight_x([446464 x float]* @tensor_val_0, [446464 x float]* @tensor_val_1, [446464 x float]* @tensor_val_3, [446464 x float]* @tensor_val_4, [446464 x float]* @tensor_val_5)

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="227" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
outer_product.exit:1  call fastcc void @tensor_weight_x([446464 x float]* @tensor_val_0, [446464 x float]* @tensor_val_1, [446464 x float]* @tensor_val_3, [446464 x float]* @tensor_val_4, [446464 x float]* @tensor_val_5)

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="228" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
outer_product.exit:2  call fastcc void @flow_calc([446464 x float]* %outputs_x, [446464 x float]* %outputs_y)

]]></Node>
<StgValue><ssdm name="call_ln264"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="229" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
outer_product.exit:2  call fastcc void @flow_calc([446464 x float]* %outputs_x, [446464 x float]* %outputs_y)

]]></Node>
<StgValue><ssdm name="call_ln264"/></StgValue>
</operation>

<operation id="230" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0">
<![CDATA[
outer_product.exit:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln265"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
