\hypertarget{union__hw__enet__tfwr}{}\section{\+\_\+hw\+\_\+enet\+\_\+tfwr Union Reference}
\label{union__hw__enet__tfwr}\index{\+\_\+hw\+\_\+enet\+\_\+tfwr@{\+\_\+hw\+\_\+enet\+\_\+tfwr}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+F\+WR -\/ Transmit F\+I\+FO Watermark Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__tfwr_acd6944ce35d73e0ce7fffcde55870a84}{}\label{union__hw__enet__tfwr_acd6944ce35d73e0ce7fffcde55870a84}

\item 
struct \hyperlink{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__tfwr_a5bca528a09f2f6bf07680f4544ba7568}{}\label{union__hw__enet__tfwr_a5bca528a09f2f6bf07680f4544ba7568}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+F\+WR -\/ Transmit F\+I\+FO Watermark Register (RW) 

Reset value\+: 0x00000000U

If T\+F\+WR\mbox{[}S\+T\+R\+F\+WD\mbox{]} is cleared, T\+F\+WR\mbox{[}T\+F\+WR\mbox{]} controls the amount of data required in the transmit F\+I\+FO before transmission of a frame can begin. This allows you to minimize transmit latency (T\+F\+WR = 00 or 01) or allow for larger bus access latency (T\+F\+WR = 11) due to contention for the system bus. Setting the watermark to a high value minimizes the risk of transmit F\+I\+FO underrun due to contention for the system bus. The byte counts associated with the T\+F\+WR field may need to be modified to match a given system requirement. For example, worst case bus access latency by the transmit data D\+MA channel. When the F\+I\+FO level reaches the value the T\+F\+WR field and when the S\+T\+R\+\_\+\+F\+WD is set to \textquotesingle{}0\textquotesingle{}, the M\+AC transmit control logic starts frame transmission even before the end-\/of-\/frame is available in the F\+I\+FO (cut-\/through operation). If a complete frame has a size smaller than the threshold programmed with T\+F\+WR, the M\+AC also transmits the Frame to the line. To enable store and forward on the Transmit path, set S\+T\+R\+\_\+\+F\+WD to \textquotesingle{}1\textquotesingle{}. In this case, the M\+AC starts to transmit data only when a complete frame is stored in the Transmit F\+I\+FO. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
