;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 19
	ADD 19, 29
	ADD 10, @-1
	JMN @30, <2
	ADD #-30, 9
	SUB #-30, 9
	SUB @0, @2
	CMP @0, @2
	SPL 12, #-10
	SUB @121, 103
	SPL 0, <2
	SPL 0, <2
	SPL 3, <2
	ADD 210, 60
	SPL 0, #-0
	ADD -207, <-120
	SUB -207, <-120
	ADD 91, 20
	SPL 0, <332
	ADD 30, 9
	SPL 0, #2
	SUB 210, 60
	ADD @0, @2
	SUB 210, 60
	JMN @0, <792
	JMN @0, <792
	SUB @-127, 100
	SUB @-127, 100
	JMZ 210, 60
	CMP @121, 106
	ADD #270, <1
	SUB 0, 332
	SUB 0, @-0
	SUB 910, 200
	ADD #270, <1
	ADD 12, @10
	ADD 91, 20
	ADD 210, 60
	ADD 210, 60
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	SUB 910, 200
	MOV -1, <-20
	SUB #72, @200
	SUB #72, @200
