============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Thu Dec  5 08:42:07 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  7.168096s wall, 3.619223s user + 0.358802s system = 3.978026s CPU (55.5%)

RUN-1004 : used memory is 234 MB, reserved memory is 238 MB, peak memory is 237 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P95; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P85; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.451197s wall, 3.276021s user + 0.015600s system = 3.291621s CPU (95.4%)

RUN-1004 : used memory is 168 MB, reserved memory is 188 MB, peak memory is 237 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.598844s wall, 1.341609s user + 0.093601s system = 1.435209s CPU (89.8%)

RUN-1004 : used memory is 210 MB, reserved memory is 230 MB, peak memory is 237 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.630204s wall, 1.372809s user + 0.062400s system = 1.435209s CPU (88.0%)

RUN-1004 : used memory is 339 MB, reserved memory is 359 MB, peak memory is 347 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.371851s wall, 14.788895s user + 0.234002s system = 15.022896s CPU (91.8%)

RUN-1004 : used memory is 322 MB, reserved memory is 357 MB, peak memory is 407 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.644277s wall, 2.527216s user + 0.109201s system = 2.636417s CPU (99.7%)

RUN-1004 : used memory is 325 MB, reserved memory is 358 MB, peak memory is 407 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.197668s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931197
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 527485, overlap = 193.25
PHY-3002 : Step(2): len = 357163, overlap = 252.25
PHY-3002 : Step(3): len = 273147, overlap = 280
PHY-3002 : Step(4): len = 220807, overlap = 297.5
PHY-3002 : Step(5): len = 181380, overlap = 311.75
PHY-3002 : Step(6): len = 148540, overlap = 328.75
PHY-3002 : Step(7): len = 123822, overlap = 346
PHY-3002 : Step(8): len = 97101.7, overlap = 364.75
PHY-3002 : Step(9): len = 85374.7, overlap = 373.75
PHY-3002 : Step(10): len = 76345.7, overlap = 381
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.54289e-07
PHY-3002 : Step(11): len = 75291.5, overlap = 379.75
PHY-3002 : Step(12): len = 75888, overlap = 378.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.70858e-06
PHY-3002 : Step(13): len = 76584.4, overlap = 372.5
PHY-3002 : Step(14): len = 99691.1, overlap = 343.75
PHY-3002 : Step(15): len = 107896, overlap = 316.75
PHY-3002 : Step(16): len = 105508, overlap = 316
PHY-3002 : Step(17): len = 106159, overlap = 313.25
PHY-3002 : Step(18): len = 106036, overlap = 312.5
PHY-3002 : Step(19): len = 105517, overlap = 306.5
PHY-3002 : Step(20): len = 106108, overlap = 305.5
PHY-3002 : Step(21): len = 108139, overlap = 303.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.41715e-06
PHY-3002 : Step(22): len = 107562, overlap = 300
PHY-3002 : Step(23): len = 112607, overlap = 281.25
PHY-3002 : Step(24): len = 121105, overlap = 256.25
PHY-3002 : Step(25): len = 119198, overlap = 252
PHY-3002 : Step(26): len = 120529, overlap = 251
PHY-3002 : Step(27): len = 120964, overlap = 252
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.83431e-06
PHY-3002 : Step(28): len = 125583, overlap = 250
PHY-3002 : Step(29): len = 132785, overlap = 245.5
PHY-3002 : Step(30): len = 131670, overlap = 238.75
PHY-3002 : Step(31): len = 131943, overlap = 234.25
PHY-3002 : Step(32): len = 133700, overlap = 231.25
PHY-3002 : Step(33): len = 135943, overlap = 226.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.36686e-05
PHY-3002 : Step(34): len = 139565, overlap = 219.5
PHY-3002 : Step(35): len = 147954, overlap = 196.25
PHY-3002 : Step(36): len = 147741, overlap = 183
PHY-3002 : Step(37): len = 148382, overlap = 171.25
PHY-3002 : Step(38): len = 150705, overlap = 169.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.73372e-05
PHY-3002 : Step(39): len = 156711, overlap = 165.75
PHY-3002 : Step(40): len = 166922, overlap = 158.75
PHY-3002 : Step(41): len = 163284, overlap = 157.75
PHY-3002 : Step(42): len = 162375, overlap = 152.75
PHY-3002 : Step(43): len = 162143, overlap = 155.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.13816e-05
PHY-3002 : Step(44): len = 170669, overlap = 151.5
PHY-3002 : Step(45): len = 175756, overlap = 142.25
PHY-3002 : Step(46): len = 172490, overlap = 146.75
PHY-3002 : Step(47): len = 171114, overlap = 146
PHY-3002 : Step(48): len = 170814, overlap = 144.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003364s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (927.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.204513s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (92.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.733835s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.26162e-06
PHY-3002 : Step(49): len = 172987, overlap = 147.75
PHY-3002 : Step(50): len = 172419, overlap = 153.75
PHY-3002 : Step(51): len = 171217, overlap = 164.75
PHY-3002 : Step(52): len = 167306, overlap = 169.75
PHY-3002 : Step(53): len = 162212, overlap = 174
PHY-3002 : Step(54): len = 157510, overlap = 177.25
PHY-3002 : Step(55): len = 152464, overlap = 183.75
PHY-3002 : Step(56): len = 149164, overlap = 188.5
PHY-3002 : Step(57): len = 146306, overlap = 187.25
PHY-3002 : Step(58): len = 144469, overlap = 186.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.75678e-05
PHY-3002 : Step(59): len = 153176, overlap = 185
PHY-3002 : Step(60): len = 160444, overlap = 155.5
PHY-3002 : Step(61): len = 159573, overlap = 150.25
PHY-3002 : Step(62): len = 160169, overlap = 149.5
PHY-3002 : Step(63): len = 161123, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.4773e-05
PHY-3002 : Step(64): len = 169905, overlap = 129.5
PHY-3002 : Step(65): len = 177083, overlap = 126.25
PHY-3002 : Step(66): len = 177167, overlap = 125.25
PHY-3002 : Step(67): len = 177770, overlap = 120.75
PHY-3002 : Step(68): len = 177847, overlap = 118.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.9546e-05
PHY-3002 : Step(69): len = 186702, overlap = 118.75
PHY-3002 : Step(70): len = 192855, overlap = 128
PHY-3002 : Step(71): len = 192609, overlap = 128.75
PHY-3002 : Step(72): len = 193419, overlap = 124
PHY-3002 : Step(73): len = 195761, overlap = 121.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000139092
PHY-3002 : Step(74): len = 201318, overlap = 120
PHY-3002 : Step(75): len = 203897, overlap = 117.75
PHY-3002 : Step(76): len = 206503, overlap = 113.25
PHY-3002 : Step(77): len = 206566, overlap = 114.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.096043s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.755514s wall, 0.764405s user + 0.015600s system = 0.780005s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.0837e-05
PHY-3002 : Step(78): len = 212691, overlap = 175.5
PHY-3002 : Step(79): len = 208821, overlap = 165.75
PHY-3002 : Step(80): len = 203761, overlap = 167.75
PHY-3002 : Step(81): len = 197660, overlap = 174.25
PHY-3002 : Step(82): len = 191735, overlap = 181
PHY-3002 : Step(83): len = 186396, overlap = 194.75
PHY-3002 : Step(84): len = 181193, overlap = 199.5
PHY-3002 : Step(85): len = 178169, overlap = 207
PHY-3002 : Step(86): len = 175463, overlap = 210.25
PHY-3002 : Step(87): len = 173460, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000161674
PHY-3002 : Step(88): len = 181214, overlap = 196.5
PHY-3002 : Step(89): len = 185807, overlap = 188.25
PHY-3002 : Step(90): len = 189509, overlap = 176.25
PHY-3002 : Step(91): len = 190319, overlap = 177.5
PHY-3002 : Step(92): len = 190706, overlap = 178.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000315977
PHY-3002 : Step(93): len = 198007, overlap = 164.5
PHY-3002 : Step(94): len = 201213, overlap = 158.5
PHY-3002 : Step(95): len = 205960, overlap = 155.25
PHY-3002 : Step(96): len = 207987, overlap = 146.25
PHY-3002 : Step(97): len = 208589, overlap = 144.5
PHY-3002 : Step(98): len = 209513, overlap = 147.25
PHY-3002 : Step(99): len = 210954, overlap = 144.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000614055
PHY-3002 : Step(100): len = 216053, overlap = 144.5
PHY-3002 : Step(101): len = 217990, overlap = 142
PHY-3002 : Step(102): len = 220194, overlap = 139
PHY-3002 : Step(103): len = 222168, overlap = 140.5
PHY-3002 : Step(104): len = 222967, overlap = 141
PHY-3002 : Step(105): len = 223553, overlap = 137.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0011369
PHY-3002 : Step(106): len = 226480, overlap = 135.75
PHY-3002 : Step(107): len = 228098, overlap = 134.25
PHY-3002 : Step(108): len = 230817, overlap = 132
PHY-3002 : Step(109): len = 231377, overlap = 133
PHY-3002 : Step(110): len = 231497, overlap = 133.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00199892
PHY-3002 : Step(111): len = 233247, overlap = 131.5
PHY-3002 : Step(112): len = 234329, overlap = 130.5
PHY-3002 : Step(113): len = 235501, overlap = 127.5
PHY-3002 : Step(114): len = 235898, overlap = 128.75
PHY-3002 : Step(115): len = 236385, overlap = 128.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00319903
PHY-3002 : Step(116): len = 237050, overlap = 129
PHY-3002 : Step(117): len = 238190, overlap = 128
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.341763s wall, 0.156001s user + 0.171601s system = 0.327602s CPU (95.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.129635s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (99.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.784414s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000331312
PHY-3002 : Step(118): len = 234965, overlap = 94.75
PHY-3002 : Step(119): len = 231969, overlap = 98.75
PHY-3002 : Step(120): len = 227589, overlap = 118
PHY-3002 : Step(121): len = 225148, overlap = 121.25
PHY-3002 : Step(122): len = 223613, overlap = 122.25
PHY-3002 : Step(123): len = 221968, overlap = 128.75
PHY-3002 : Step(124): len = 221148, overlap = 126
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000662625
PHY-3002 : Step(125): len = 225879, overlap = 117
PHY-3002 : Step(126): len = 226461, overlap = 116.25
PHY-3002 : Step(127): len = 228111, overlap = 117.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00118458
PHY-3002 : Step(128): len = 230993, overlap = 114
PHY-3002 : Step(129): len = 232229, overlap = 114.5
PHY-3002 : Step(130): len = 232953, overlap = 114
PHY-3002 : Step(131): len = 234063, overlap = 114.5
PHY-3002 : Step(132): len = 234964, overlap = 113.5
PHY-3002 : Step(133): len = 235659, overlap = 112.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041900s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (111.7%)

PHY-3001 : Legalized: Len = 245166, Over = 0
PHY-3001 : Final: Len = 245166, Over = 0
RUN-1003 : finish command "place" in  20.533458s wall, 29.296988s user + 1.435209s system = 30.732197s CPU (149.7%)

RUN-1004 : used memory is 376 MB, reserved memory is 392 MB, peak memory is 407 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2966 to 2246
PHY-1001 : Pin misalignment score is improved from 2246 to 2205
PHY-1001 : Pin misalignment score is improved from 2205 to 2202
PHY-1001 : Pin misalignment score is improved from 2202 to 2202
PHY-1001 : Pin local connectivity score is improved from 195 to 0
PHY-1001 : Pin misalignment score is improved from 2277 to 2226
PHY-1001 : Pin misalignment score is improved from 2226 to 2220
PHY-1001 : Pin misalignment score is improved from 2220 to 2220
PHY-1001 : Pin local connectivity score is improved from 53 to 0
PHY-1001 : End pin swap;  2.868162s wall, 2.870418s user + 0.000000s system = 2.870418s CPU (100.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 314096, over cnt = 1699(21%), over = 3290, worst = 8
PHY-1002 : len = 323048, over cnt = 1436(17%), over = 2236, worst = 6
PHY-1002 : len = 330440, over cnt = 1376(17%), over = 1856, worst = 4
PHY-1002 : len = 354048, over cnt = 949(11%), over = 1025, worst = 3
PHY-1002 : len = 370488, over cnt = 757(9%), over = 775, worst = 2
PHY-1002 : len = 385000, over cnt = 644(8%), over = 654, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 118 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.559454s wall, 5.631636s user + 0.046800s system = 5.678436s CPU (102.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.117703s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (106.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 57840, over cnt = 13(0%), over = 14, worst = 2
PHY-1001 : End Routed; 0.737923s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (97.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57360, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.026236s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (59.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 57288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.009359s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (333.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 690856, over cnt = 2215(1%), over = 2327, worst = 3
PHY-1001 : End Routed; 25.354953s wall, 29.827391s user + 0.156001s system = 29.983392s CPU (118.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602008, over cnt = 1174(0%), over = 1183, worst = 2
PHY-1001 : End DR Iter 1; 25.745827s wall, 25.662164s user + 0.000000s system = 25.662164s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 593136, over cnt = 602(0%), over = 603, worst = 2
PHY-1001 : End DR Iter 2; 7.011222s wall, 6.973245s user + 0.078001s system = 7.051245s CPU (100.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 597216, over cnt = 277(0%), over = 277, worst = 1
PHY-1001 : End DR Iter 3; 3.128519s wall, 2.932819s user + 0.015600s system = 2.948419s CPU (94.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 600504, over cnt = 143(0%), over = 143, worst = 1
PHY-1001 : End DR Iter 4; 2.733791s wall, 2.558416s user + 0.015600s system = 2.574016s CPU (94.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 604328, over cnt = 69(0%), over = 69, worst = 1
PHY-1001 : End DR Iter 5; 2.252925s wall, 1.996813s user + 0.015600s system = 2.012413s CPU (89.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 607776, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 6; 4.378311s wall, 3.915625s user + 0.000000s system = 3.915625s CPU (89.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 609864, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 7; 6.184279s wall, 5.148033s user + 0.046800s system = 5.194833s CPU (84.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610392, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 8; 4.698154s wall, 4.446028s user + 0.124801s system = 4.570829s CPU (97.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610392, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 9; 4.162135s wall, 3.681624s user + 0.000000s system = 3.681624s CPU (88.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 610392, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 10; 3.838635s wall, 3.681624s user + 0.000000s system = 3.681624s CPU (95.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610328, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 9; 3.732393s wall, 3.541223s user + 0.000000s system = 3.541223s CPU (94.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610472, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End LB Iter 10; 3.843688s wall, 3.588023s user + 0.000000s system = 3.588023s CPU (93.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610472, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End LB Iter 11; 3.974620s wall, 3.307221s user + 0.000000s system = 3.307221s CPU (83.2%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610472, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End LB Iter 12; 4.000865s wall, 3.447622s user + 0.000000s system = 3.447622s CPU (86.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610472, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End LB Iter 13; 3.701326s wall, 3.510022s user + 0.015600s system = 3.525623s CPU (95.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 610880, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 4.791815s wall, 4.321228s user + 0.046800s system = 4.368028s CPU (91.2%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 610880, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 3; 7.181393s wall, 6.364841s user + 0.015600s system = 6.380441s CPU (88.8%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 610968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 1.797229s wall, 1.575610s user + 0.046800s system = 1.622410s CPU (90.3%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 610968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 3.556873s wall, 3.151220s user + 0.015600s system = 3.166820s CPU (89.0%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 611152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611152
PHY-1001 : End DC Iter 5; 0.640193s wall, 0.421203s user + 0.031200s system = 0.452403s CPU (70.7%)

PHY-1001 : 15 feed throughs used by 13 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  139.093715s wall, 134.784864s user + 0.842405s system = 135.627269s CPU (97.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  147.879743s wall, 143.442919s user + 0.936006s system = 144.378926s CPU (97.6%)

RUN-1004 : used memory is 328 MB, reserved memory is 511 MB, peak memory is 516 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4033   out of   4480   90.02%
#reg                 2894   out of   4480   64.60%
#le                  4033
  #lut only          1139   out of   4033   28.24%
  #reg only             0   out of   4033    0.00%
  #lut&reg           2894   out of   4033   71.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  4.767613s wall, 2.917219s user + 0.171601s system = 3.088820s CPU (64.8%)

RUN-1004 : used memory is 365 MB, reserved memory is 511 MB, peak memory is 516 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2134, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.521795s wall, 0.811205s user + 0.124801s system = 0.936006s CPU (61.5%)

RUN-1004 : used memory is 418 MB, reserved memory is 511 MB, peak memory is 516 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  5.395113s wall, 3.915625s user + 0.062400s system = 3.978026s CPU (73.7%)

RUN-1004 : used memory is 445 MB, reserved memory is 545 MB, peak memory is 516 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2136
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55806
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 157442 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.964446s wall, 18.891721s user + 0.093601s system = 18.985322s CPU (126.9%)

RUN-1004 : used memory is 459 MB, reserved memory is 569 MB, peak memory is 516 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.451470s wall, 1.263608s user + 0.078001s system = 1.341609s CPU (92.4%)

RUN-1004 : used memory is 365 MB, reserved memory is 680 MB, peak memory is 516 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.693517s wall, 1.950012s user + 0.093601s system = 2.043613s CPU (26.6%)

RUN-1004 : used memory is 345 MB, reserved memory is 682 MB, peak memory is 516 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.175395s wall, 0.218401s user + 0.078001s system = 0.296402s CPU (13.6%)

RUN-1004 : used memory is 327 MB, reserved memory is 662 MB, peak memory is 516 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.139617s wall, 3.868825s user + 0.312002s system = 4.180827s CPU (34.4%)

RUN-1004 : used memory is 316 MB, reserved memory is 652 MB, peak memory is 516 MB
GUI-1001 : Download success!
