Analysis & Synthesis report for mips_core
Thu Jan 16 10:18:01 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for data_memory:data_mem_0|altsyncram:ram_rtl_0|altsyncram_ejh1:auto_generated
 17. Parameter Settings for User Entity Instance: bypass:bypass_module
 18. Parameter Settings for User Entity Instance: incrementer:inc_0
 19. Parameter Settings for User Entity Instance: prog_counter:pc_0
 20. Parameter Settings for User Entity Instance: instruction_memory:instr_mem_0
 21. Parameter Settings for User Entity Instance: pip_reg:F_reg_0
 22. Parameter Settings for User Entity Instance: pip_reg:F_reg_1
 23. Parameter Settings for User Entity Instance: reg_file:reg_file_0
 24. Parameter Settings for User Entity Instance: extender:ext_0
 25. Parameter Settings for User Entity Instance: next_pc:next_pc_0
 26. Parameter Settings for User Entity Instance: pip_reg:D_reg_0
 27. Parameter Settings for User Entity Instance: pip_reg:D_reg_1
 28. Parameter Settings for User Entity Instance: pip_reg:D_reg_2
 29. Parameter Settings for User Entity Instance: pip_reg:D_reg_3
 30. Parameter Settings for User Entity Instance: pip_reg:D_reg_4
 31. Parameter Settings for User Entity Instance: pip_reg:D_reg_5
 32. Parameter Settings for User Entity Instance: pip_reg:D_reg_6
 33. Parameter Settings for User Entity Instance: pip_reg:D_reg_7
 34. Parameter Settings for User Entity Instance: pip_reg:D_reg_8
 35. Parameter Settings for User Entity Instance: pip_reg:D_reg_9
 36. Parameter Settings for User Entity Instance: pip_reg:D_reg_10
 37. Parameter Settings for User Entity Instance: pip_reg:D_reg_11
 38. Parameter Settings for User Entity Instance: by_mux:by_mux_0
 39. Parameter Settings for User Entity Instance: by_mux:by_mux_1
 40. Parameter Settings for User Entity Instance: pip_reg:E_reg_0
 41. Parameter Settings for User Entity Instance: pip_reg:E_reg_1
 42. Parameter Settings for User Entity Instance: pip_reg:E_reg_2
 43. Parameter Settings for User Entity Instance: pip_reg:E_reg_3
 44. Parameter Settings for User Entity Instance: pip_reg:E_reg_4
 45. Parameter Settings for User Entity Instance: pip_reg:E_reg_5
 46. Parameter Settings for User Entity Instance: data_control:data_control_0
 47. Parameter Settings for User Entity Instance: bus_mux:mux_0
 48. Parameter Settings for User Entity Instance: data_memory:data_mem_0
 49. Parameter Settings for User Entity Instance: gpio:gpio_0
 50. Parameter Settings for User Entity Instance: pip_reg:M_reg_0
 51. Parameter Settings for User Entity Instance: pip_reg:M_reg_1
 52. Parameter Settings for User Entity Instance: pip_reg:M_reg_2
 53. Parameter Settings for User Entity Instance: pip_reg:M_reg_3
 54. Parameter Settings for User Entity Instance: pip_reg:M_reg_4
 55. Parameter Settings for Inferred Entity Instance: data_memory:data_mem_0|altsyncram:ram_rtl_0
 56. Parameter Settings for Inferred Entity Instance: alu:alu_0|arithm:arithm_0|lpm_divide:Mod0
 57. Parameter Settings for Inferred Entity Instance: alu:alu_0|arithm:arithm_0|lpm_mult:Mult0
 58. Parameter Settings for Inferred Entity Instance: alu:alu_0|arithm:arithm_0|lpm_divide:Div0
 59. altsyncram Parameter Settings by Entity Instance
 60. lpm_mult Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "pip_reg:M_reg_4"
 62. Port Connectivity Checks: "pip_reg:M_reg_3"
 63. Port Connectivity Checks: "pip_reg:M_reg_2"
 64. Port Connectivity Checks: "pip_reg:M_reg_1"
 65. Port Connectivity Checks: "pip_reg:M_reg_0"
 66. Port Connectivity Checks: "data_control:data_control_0"
 67. Port Connectivity Checks: "pip_reg:E_reg_5"
 68. Port Connectivity Checks: "pip_reg:E_reg_4"
 69. Port Connectivity Checks: "pip_reg:E_reg_3"
 70. Port Connectivity Checks: "pip_reg:E_reg_2"
 71. Port Connectivity Checks: "pip_reg:E_reg_1"
 72. Port Connectivity Checks: "pip_reg:E_reg_0"
 73. Port Connectivity Checks: "pip_reg:D_reg_11"
 74. Port Connectivity Checks: "pip_reg:D_reg_10"
 75. Port Connectivity Checks: "pip_reg:D_reg_9"
 76. Port Connectivity Checks: "pip_reg:D_reg_8"
 77. Port Connectivity Checks: "pip_reg:D_reg_7"
 78. Port Connectivity Checks: "pip_reg:D_reg_6"
 79. Port Connectivity Checks: "pip_reg:D_reg_5"
 80. Port Connectivity Checks: "pip_reg:D_reg_4"
 81. Port Connectivity Checks: "pip_reg:D_reg_3"
 82. Port Connectivity Checks: "pip_reg:D_reg_2"
 83. Port Connectivity Checks: "pip_reg:D_reg_1"
 84. Port Connectivity Checks: "pip_reg:D_reg_0"
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 16 10:18:01 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; mips_core                                       ;
; Top-level Entity Name              ; mips_core                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,436                                           ;
;     Total combinational functions  ; 4,168                                           ;
;     Dedicated logic registers      ; 623                                             ;
; Total registers                    ; 623                                             ;
; Total pins                         ; 44                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 4,096                                           ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; mips_core          ; mips_core          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                              ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+
; alu/shift.v                                    ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/alu/shift.v                                            ;         ;
; alu/logic.v                                    ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/alu/logic.v                                            ;         ;
; alu/arithm.v                                   ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/alu/arithm.v                                           ;         ;
; alu/alu.v                                      ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/alu/alu.v                                              ;         ;
; bypass.v                                       ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/bypass.v                                               ;         ;
; reg_file.v                                     ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/reg_file.v                                             ;         ;
; gpio.v                                         ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/gpio.v                                                 ;         ;
; bypass_mux.v                                   ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/bypass_mux.v                                           ;         ;
; mips_core.v                                    ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/mips_core.v                                            ;         ;
; main_control.v                                 ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/main_control.v                                         ;         ;
; asm_table.v                                    ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/asm_table.v                                            ;         ;
; pip_reg.v                                      ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/pip_reg.v                                              ;         ;
; alu_control.v                                  ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/alu_control.v                                          ;         ;
; extender.v                                     ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/extender.v                                             ;         ;
; data_memory.v                                  ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/data_memory.v                                          ;         ;
; bus_mux.v                                      ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/bus_mux.v                                              ;         ;
; prog_counter.v                                 ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/prog_counter.v                                         ;         ;
; instruction_memory.v                           ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/instruction_memory.v                                   ;         ;
; next_pc.v                                      ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/next_pc.v                                              ;         ;
; incrementer.v                                  ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/incrementer.v                                          ;         ;
; data_control.v                                 ; yes             ; User Verilog HDL File                                 ; /home/sr/labs/lab9/data_control.v                                         ;         ;
; mem_data.dat                                   ; yes             ; Auto-Found Unspecified File                           ; /home/sr/labs/lab9/mem_data.dat                                           ;         ;
; /home/sr/labs/lab7/alu/defines.v               ; yes             ; Auto-Found Verilog HDL File                           ; /home/sr/labs/lab7/alu/defines.v                                          ;         ;
; instruction.instr                              ; yes             ; Auto-Found Unspecified File                           ; /home/sr/labs/lab9/instruction.instr                                      ;         ;
; /home/sr/labs/lab5-6/alu/defines.v             ; yes             ; Auto-Found Verilog HDL File                           ; /home/sr/labs/lab5-6/alu/defines.v                                        ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                                 ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ejh1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/sr/labs/lab9/db/altsyncram_ejh1.tdf                                 ;         ;
; db/mips_core.ram0_data_memory_c34c853e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/sr/labs/lab9/db/mips_core.ram0_data_memory_c34c853e.hdl.mif         ;         ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                                ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_28m.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/sr/labs/lab9/db/lpm_divide_28m.tdf                                  ;         ;
; db/sign_div_unsign_9nh.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/sr/labs/lab9/db/sign_div_unsign_9nh.tdf                             ;         ;
; db/alt_u_div_k5f.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/sr/labs/lab9/db/alt_u_div_k5f.tdf                                   ;         ;
; db/add_sub_lkc.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/sr/labs/lab9/db/add_sub_lkc.tdf                                     ;         ;
; db/add_sub_mkc.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/sr/labs/lab9/db/add_sub_mkc.tdf                                     ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                   ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                   ; yes             ; Megafunction                                          ; /opt/quartus/13.0.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_l8t.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /home/sr/labs/lab9/db/mult_l8t.tdf                                        ;         ;
; db/lpm_divide_vfm.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/sr/labs/lab9/db/lpm_divide_vfm.tdf                                  ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 4,436    ;
;                                             ;          ;
; Total combinational functions               ; 4168     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2060     ;
;     -- 3 input functions                    ; 1880     ;
;     -- <=2 input functions                  ; 228      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2965     ;
;     -- arithmetic mode                      ; 1203     ;
;                                             ;          ;
; Total registers                             ; 623      ;
;     -- Dedicated logic registers            ; 623      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 44       ;
; Total memory bits                           ; 4096     ;
; Embedded Multiplier 9-bit elements          ; 8        ;
; Maximum fan-out node                        ; CLOCK_27 ;
; Maximum fan-out                             ; 655      ;
; Total fan-out                               ; 17144    ;
; Average fan-out                             ; 3.52     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mips_core                                   ; 4168 (177)        ; 623 (0)      ; 4096        ; 8            ; 0       ; 4         ; 44   ; 0            ; |mips_core                                                                                                                                                 ; work         ;
;    |alu:alu_0|                               ; 3066 (333)        ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mips_core|alu:alu_0                                                                                                                                       ; work         ;
;       |arithm:arithm_0|                      ; 2347 (88)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0                                                                                                                       ; work         ;
;          |lpm_divide:Div0|                   ; 1075 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_divide:Div0                                                                                                       ; work         ;
;             |lpm_divide_vfm:auto_generated|  ; 1075 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_divide:Div0|lpm_divide_vfm:auto_generated                                                                         ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1075 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                   |alt_u_div_k5f:divider|    ; 1075 (1075)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                       ; work         ;
;          |lpm_divide:Mod0|                   ; 1105 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_divide:Mod0                                                                                                       ; work         ;
;             |lpm_divide_28m:auto_generated|  ; 1105 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_divide:Mod0|lpm_divide_28m:auto_generated                                                                         ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1105 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                   |alt_u_div_k5f:divider|    ; 1105 (1104)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                       ; work         ;
;                      |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;          |lpm_mult:Mult0|                    ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_mult:Mult0                                                                                                        ; work         ;
;             |mult_l8t:auto_generated|        ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mips_core|alu:alu_0|arithm:arithm_0|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                ; work         ;
;       |logic:logic_0|                        ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|logic:logic_0                                                                                                                         ; work         ;
;       |shift:shifter_0|                      ; 348 (348)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu:alu_0|shift:shifter_0                                                                                                                       ; work         ;
;    |alu_control:alu_ctrl_0|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|alu_control:alu_ctrl_0                                                                                                                          ; work         ;
;    |bus_mux:mux_0|                           ; 91 (91)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|bus_mux:mux_0                                                                                                                                   ; work         ;
;    |by_mux:by_mux_0|                         ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|by_mux:by_mux_0                                                                                                                                 ; work         ;
;    |by_mux:by_mux_1|                         ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|by_mux:by_mux_1                                                                                                                                 ; work         ;
;    |bypass:bypass_module|                    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|bypass:bypass_module                                                                                                                            ; work         ;
;    |data_control:data_control_0|             ; 13 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|data_control:data_control_0                                                                                                                     ; work         ;
;       |decod:dec_0|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|data_control:data_control_0|decod:dec_0                                                                                                         ; work         ;
;    |data_memory:data_mem_0|                  ; 77 (77)           ; 74 (74)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|data_memory:data_mem_0                                                                                                                          ; work         ;
;       |altsyncram:ram_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|data_memory:data_mem_0|altsyncram:ram_rtl_0                                                                                                     ; work         ;
;          |altsyncram_ejh1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|data_memory:data_mem_0|altsyncram:ram_rtl_0|altsyncram_ejh1:auto_generated                                                                      ; work         ;
;    |gpio:gpio_0|                             ; 71 (71)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|gpio:gpio_0                                                                                                                                     ; work         ;
;    |incrementer:inc_0|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|incrementer:inc_0                                                                                                                               ; work         ;
;    |instruction_memory:instr_mem_0|          ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|instruction_memory:instr_mem_0                                                                                                                  ; work         ;
;    |main_control:main_ctrl_0|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|main_control:main_ctrl_0                                                                                                                        ; work         ;
;    |next_pc:next_pc_0|                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|next_pc:next_pc_0                                                                                                                               ; work         ;
;    |pip_reg:D_reg_0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_0                                                                                                                                 ; work         ;
;    |pip_reg:D_reg_10|                        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_10                                                                                                                                ; work         ;
;    |pip_reg:D_reg_11|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_11                                                                                                                                ; work         ;
;    |pip_reg:D_reg_1|                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_1                                                                                                                                 ; work         ;
;    |pip_reg:D_reg_2|                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_2                                                                                                                                 ; work         ;
;    |pip_reg:D_reg_3|                         ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_3                                                                                                                                 ; work         ;
;    |pip_reg:D_reg_4|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_4                                                                                                                                 ; work         ;
;    |pip_reg:D_reg_5|                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_5                                                                                                                                 ; work         ;
;    |pip_reg:D_reg_6|                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_6                                                                                                                                 ; work         ;
;    |pip_reg:D_reg_7|                         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_7                                                                                                                                 ; work         ;
;    |pip_reg:D_reg_8|                         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:D_reg_8                                                                                                                                 ; work         ;
;    |pip_reg:E_reg_0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:E_reg_0                                                                                                                                 ; work         ;
;    |pip_reg:E_reg_1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:E_reg_1                                                                                                                                 ; work         ;
;    |pip_reg:E_reg_2|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:E_reg_2                                                                                                                                 ; work         ;
;    |pip_reg:E_reg_3|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:E_reg_3                                                                                                                                 ; work         ;
;    |pip_reg:E_reg_4|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:E_reg_4                                                                                                                                 ; work         ;
;    |pip_reg:E_reg_5|                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:E_reg_5                                                                                                                                 ; work         ;
;    |pip_reg:F_reg_0|                         ; 32 (32)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:F_reg_0                                                                                                                                 ; work         ;
;    |pip_reg:F_reg_1|                         ; 5 (5)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:F_reg_1                                                                                                                                 ; work         ;
;    |pip_reg:M_reg_0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:M_reg_0                                                                                                                                 ; work         ;
;    |pip_reg:M_reg_1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:M_reg_1                                                                                                                                 ; work         ;
;    |pip_reg:M_reg_2|                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:M_reg_2                                                                                                                                 ; work         ;
;    |pip_reg:M_reg_3|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:M_reg_3                                                                                                                                 ; work         ;
;    |pip_reg:M_reg_4|                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|pip_reg:M_reg_4                                                                                                                                 ; work         ;
;    |prog_counter:pc_0|                       ; 5 (5)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|prog_counter:pc_0                                                                                                                               ; work         ;
;    |reg_file:reg_file_0|                     ; 330 (330)         ; 224 (224)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_core|reg_file:reg_file_0                                                                                                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; data_memory:data_mem_0|altsyncram:ram_rtl_0|altsyncram_ejh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; db/mips_core.ram0_data_memory_c34c853e.hdl.mif ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+----------------------------------------------------+---------------------------------------------------------+
; Register name                                      ; Reason for Removal                                      ;
+----------------------------------------------------+---------------------------------------------------------+
; pip_reg:D_reg_10|o_data[17..31]                    ; Merged with pip_reg:D_reg_10|o_data[16]                 ;
; pip_reg:D_reg_9|o_data[4]                          ; Merged with pip_reg:D_reg_10|o_data[15]                 ;
; pip_reg:D_reg_9|o_data[3]                          ; Merged with pip_reg:D_reg_10|o_data[14]                 ;
; pip_reg:D_reg_9|o_data[2]                          ; Merged with pip_reg:D_reg_10|o_data[13]                 ;
; pip_reg:D_reg_9|o_data[1]                          ; Merged with pip_reg:D_reg_10|o_data[12]                 ;
; pip_reg:D_reg_9|o_data[0]                          ; Merged with pip_reg:D_reg_10|o_data[11]                 ;
; pip_reg:F_reg_0|o_data[5..10,15,19,20,24,25,29,30] ; Stuck at GND due to stuck port data_in                  ;
; pip_reg:D_reg_8|o_data[3,4]                        ; Stuck at GND due to stuck port data_in                  ;
; pip_reg:D_reg_7|o_data[3,4]                        ; Stuck at GND due to stuck port data_in                  ;
; pip_reg:D_reg_10|o_data[5..10,15,16]               ; Stuck at GND due to stuck port data_in                  ;
; pip_reg:E_reg_5|o_data[4]                          ; Stuck at GND due to stuck port data_in                  ;
; pip_reg:M_reg_4|o_data[4]                          ; Stuck at GND due to stuck port data_in                  ;
; reg_file:reg_file_0|regs[31][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][4]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][4]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][4]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][3]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][3]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][3]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][2]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][2]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][2]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][1]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][1]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][1]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][0]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][0]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][0]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][31]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][31]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][31]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][30]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][30]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][30]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][29]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][29]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][29]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][28]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][28]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][28]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][27]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][27]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][27]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][26]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][26]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][26]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][25]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][25]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][25]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][24]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][24]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][24]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][23]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][23]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][23]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][22]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][22]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][22]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][21]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][21]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][21]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][20]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][20]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][20]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][19]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][19]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][19]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][18]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][18]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][18]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][17]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][17]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][17]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][16]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][16]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][16]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][15]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][15]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][15]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][14]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][14]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][14]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][13]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][13]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][13]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][12]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][12]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][12]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][11]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][11]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][11]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][10]                   ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][10]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][10]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][9]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][9]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][9]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][8]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][8]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][8]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][7]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][7]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][7]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][6]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][6]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][6]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[31][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[30][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[29][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[28][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[27][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[26][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[25][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[24][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[23][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[22][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[21][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[20][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[19][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[18][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[17][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[16][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[15][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[14][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[13][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[12][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[11][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[10][5]                    ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[9][5]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[8][5]                     ; Lost fanout                                             ;
; reg_file:reg_file_0|regs[0][31]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][30]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][0]                     ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][29]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][28]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][1]                     ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][27]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][26]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][25]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][24]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][2]                     ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][23]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][22]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][21]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][20]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][19]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][18]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][17]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][16]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][3]                     ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][15]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][14]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][13]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][12]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][11]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][10]                    ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][9]                     ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][8]                     ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][7]                     ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][6]                     ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][5]                     ; Stuck at GND due to stuck port clock_enable             ;
; reg_file:reg_file_0|regs[0][4]                     ; Stuck at GND due to stuck port clock_enable             ;
; data_memory:data_mem_0|ram_rtl_0_bypass[24]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[26] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[26]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[28] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[28]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[30] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[30]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[32] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[32]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[34] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[34]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[36] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[36]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[38] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[38]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[40] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[40]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[42] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[42]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[44] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[44]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[46] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[46]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[22] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[22]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[48] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[48]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[50] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[50]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[52] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[52]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[54] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[54]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[56] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[56]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[58] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[58]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[60] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[60]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[62] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[62]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[20] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[20]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[64] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[64]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[66] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[66]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[68] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[68]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[70] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[70]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[18] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[18]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[72] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[72]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[74] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[74]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[16] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[16]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[76] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[76]        ; Merged with data_memory:data_mem_0|ram_rtl_0_bypass[78] ;
; data_memory:data_mem_0|ram_rtl_0_bypass[2]         ; Merged with pip_reg:E_reg_3|o_data[0]                   ;
; data_memory:data_mem_0|ram_rtl_0_bypass[4]         ; Merged with pip_reg:E_reg_3|o_data[1]                   ;
; data_memory:data_mem_0|ram_rtl_0_bypass[6]         ; Merged with pip_reg:E_reg_3|o_data[2]                   ;
; data_memory:data_mem_0|ram_rtl_0_bypass[8]         ; Merged with pip_reg:E_reg_3|o_data[3]                   ;
; data_memory:data_mem_0|ram_rtl_0_bypass[14]        ; Merged with pip_reg:E_reg_3|o_data[6]                   ;
; data_memory:data_mem_0|ram_rtl_0_bypass[12]        ; Merged with pip_reg:E_reg_3|o_data[5]                   ;
; data_memory:data_mem_0|ram_rtl_0_bypass[10]        ; Merged with pip_reg:E_reg_3|o_data[4]                   ;
; pip_reg:F_reg_0|o_data[13]                         ; Merged with pip_reg:F_reg_0|o_data[4]                   ;
; pip_reg:D_reg_10|o_data[13]                        ; Merged with pip_reg:D_reg_10|o_data[4]                  ;
; prog_counter:pc_0|o_data[7..31]                    ; Lost fanout                                             ;
; pip_reg:F_reg_1|o_data[7..31]                      ; Lost fanout                                             ;
; Total Number of Removed Registers = 937            ;                                                         ;
+----------------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; prog_counter:pc_0|o_data[31] ; Lost Fanouts              ; prog_counter:pc_0|o_data[30], prog_counter:pc_0|o_data[29],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[28], prog_counter:pc_0|o_data[27],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[26], prog_counter:pc_0|o_data[25],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[24], prog_counter:pc_0|o_data[23],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[22], prog_counter:pc_0|o_data[21],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[20], prog_counter:pc_0|o_data[19],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[18], prog_counter:pc_0|o_data[17],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[16], prog_counter:pc_0|o_data[15],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[14], prog_counter:pc_0|o_data[13],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[12], prog_counter:pc_0|o_data[11],                           ;
;                              ;                           ; prog_counter:pc_0|o_data[10], prog_counter:pc_0|o_data[9],                            ;
;                              ;                           ; prog_counter:pc_0|o_data[8], prog_counter:pc_0|o_data[7], pip_reg:F_reg_1|o_data[17], ;
;                              ;                           ; pip_reg:F_reg_1|o_data[16], pip_reg:F_reg_1|o_data[15], pip_reg:F_reg_1|o_data[14],   ;
;                              ;                           ; pip_reg:F_reg_1|o_data[13], pip_reg:F_reg_1|o_data[12], pip_reg:F_reg_1|o_data[11],   ;
;                              ;                           ; pip_reg:F_reg_1|o_data[10], pip_reg:F_reg_1|o_data[9], pip_reg:F_reg_1|o_data[8],     ;
;                              ;                           ; pip_reg:F_reg_1|o_data[7]                                                             ;
; pip_reg:D_reg_8|o_data[4]    ; Stuck at GND              ; pip_reg:E_reg_5|o_data[4], pip_reg:M_reg_4|o_data[4],                                 ;
;                              ; due to stuck port data_in ; reg_file:reg_file_0|regs[0][31], reg_file:reg_file_0|regs[0][30],                     ;
;                              ;                           ; reg_file:reg_file_0|regs[0][0], reg_file:reg_file_0|regs[0][29],                      ;
;                              ;                           ; reg_file:reg_file_0|regs[0][28], reg_file:reg_file_0|regs[0][1],                      ;
;                              ;                           ; reg_file:reg_file_0|regs[0][27], reg_file:reg_file_0|regs[0][26],                     ;
;                              ;                           ; reg_file:reg_file_0|regs[0][25], reg_file:reg_file_0|regs[0][24],                     ;
;                              ;                           ; reg_file:reg_file_0|regs[0][2], reg_file:reg_file_0|regs[0][23],                      ;
;                              ;                           ; reg_file:reg_file_0|regs[0][22], reg_file:reg_file_0|regs[0][21],                     ;
;                              ;                           ; reg_file:reg_file_0|regs[0][20], reg_file:reg_file_0|regs[0][19],                     ;
;                              ;                           ; reg_file:reg_file_0|regs[0][18], reg_file:reg_file_0|regs[0][17],                     ;
;                              ;                           ; reg_file:reg_file_0|regs[0][16], reg_file:reg_file_0|regs[0][3],                      ;
;                              ;                           ; reg_file:reg_file_0|regs[0][15], reg_file:reg_file_0|regs[0][14],                     ;
;                              ;                           ; reg_file:reg_file_0|regs[0][13], reg_file:reg_file_0|regs[0][12],                     ;
;                              ;                           ; reg_file:reg_file_0|regs[0][11], reg_file:reg_file_0|regs[0][10],                     ;
;                              ;                           ; reg_file:reg_file_0|regs[0][9], reg_file:reg_file_0|regs[0][8],                       ;
;                              ;                           ; reg_file:reg_file_0|regs[0][7], reg_file:reg_file_0|regs[0][6],                       ;
;                              ;                           ; reg_file:reg_file_0|regs[0][5], reg_file:reg_file_0|regs[0][4]                        ;
; pip_reg:F_reg_0|o_data[30]   ; Stuck at GND              ; pip_reg:D_reg_10|o_data[16], pip_reg:F_reg_1|o_data[25], pip_reg:F_reg_1|o_data[24],  ;
;                              ; due to stuck port data_in ; pip_reg:F_reg_1|o_data[23], pip_reg:F_reg_1|o_data[22], pip_reg:F_reg_1|o_data[21],   ;
;                              ;                           ; pip_reg:F_reg_1|o_data[20], pip_reg:F_reg_1|o_data[31], pip_reg:F_reg_1|o_data[30],   ;
;                              ;                           ; pip_reg:F_reg_1|o_data[29], pip_reg:F_reg_1|o_data[28], pip_reg:F_reg_1|o_data[27],   ;
;                              ;                           ; pip_reg:F_reg_1|o_data[26]                                                            ;
; pip_reg:F_reg_0|o_data[25]   ; Stuck at GND              ; pip_reg:D_reg_7|o_data[4], reg_file:reg_file_0|regs[31][27],                          ;
;                              ; due to stuck port data_in ; reg_file:reg_file_0|regs[30][27], reg_file:reg_file_0|regs[29][27],                   ;
;                              ;                           ; reg_file:reg_file_0|regs[28][27], reg_file:reg_file_0|regs[31][26],                   ;
;                              ;                           ; reg_file:reg_file_0|regs[30][26], reg_file:reg_file_0|regs[29][26],                   ;
;                              ;                           ; reg_file:reg_file_0|regs[28][26]                                                      ;
; pip_reg:F_reg_0|o_data[15]   ; Stuck at GND              ; pip_reg:D_reg_10|o_data[15], pip_reg:F_reg_1|o_data[19], pip_reg:F_reg_1|o_data[18]   ;
;                              ; due to stuck port data_in ;                                                                                       ;
; pip_reg:F_reg_0|o_data[24]   ; Stuck at GND              ; pip_reg:D_reg_7|o_data[3]                                                             ;
;                              ; due to stuck port data_in ;                                                                                       ;
; pip_reg:F_reg_0|o_data[10]   ; Stuck at GND              ; pip_reg:D_reg_10|o_data[10]                                                           ;
;                              ; due to stuck port data_in ;                                                                                       ;
; pip_reg:F_reg_0|o_data[9]    ; Stuck at GND              ; pip_reg:D_reg_10|o_data[9]                                                            ;
;                              ; due to stuck port data_in ;                                                                                       ;
; pip_reg:F_reg_0|o_data[8]    ; Stuck at GND              ; pip_reg:D_reg_10|o_data[8]                                                            ;
;                              ; due to stuck port data_in ;                                                                                       ;
; pip_reg:F_reg_0|o_data[7]    ; Stuck at GND              ; pip_reg:D_reg_10|o_data[7]                                                            ;
;                              ; due to stuck port data_in ;                                                                                       ;
; pip_reg:F_reg_0|o_data[6]    ; Stuck at GND              ; pip_reg:D_reg_10|o_data[6]                                                            ;
;                              ; due to stuck port data_in ;                                                                                       ;
; pip_reg:F_reg_0|o_data[5]    ; Stuck at GND              ; pip_reg:D_reg_10|o_data[5]                                                            ;
;                              ; due to stuck port data_in ;                                                                                       ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 623   ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 550   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 348   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; data_memory:data_mem_0|ram_rtl_0_bypass[39] ; 1       ;
; data_memory:data_mem_0|ram~13               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[78] ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[75] ; 1       ;
; data_memory:data_mem_0|ram~31               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[15] ; 1       ;
; data_memory:data_mem_0|ram~1                ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[73] ; 1       ;
; data_memory:data_mem_0|ram~30               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[29] ; 1       ;
; data_memory:data_mem_0|ram~8                ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[27] ; 1       ;
; data_memory:data_mem_0|ram~7                ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[19] ; 1       ;
; data_memory:data_mem_0|ram~3                ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[33] ; 1       ;
; data_memory:data_mem_0|ram~10               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[37] ; 1       ;
; data_memory:data_mem_0|ram~12               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[35] ; 1       ;
; data_memory:data_mem_0|ram~11               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[45] ; 1       ;
; data_memory:data_mem_0|ram~16               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[43] ; 1       ;
; data_memory:data_mem_0|ram~15               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[47] ; 1       ;
; data_memory:data_mem_0|ram~17               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[49] ; 1       ;
; data_memory:data_mem_0|ram~18               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[53] ; 1       ;
; data_memory:data_mem_0|ram~20               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[55] ; 1       ;
; data_memory:data_mem_0|ram~21               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[65] ; 1       ;
; data_memory:data_mem_0|ram~26               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[67] ; 1       ;
; data_memory:data_mem_0|ram~27               ; 1       ;
; data_memory:data_mem_0|ram_rtl_0_bypass[71] ; 1       ;
; data_memory:data_mem_0|ram~29               ; 1       ;
; Total number of inverted registers = 39     ;         ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                     ;
+---------------------------------------------+----------------------------------+
; Register Name                               ; RAM Name                         ;
+---------------------------------------------+----------------------------------+
; data_memory:data_mem_0|ram_rtl_0_bypass[0]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[1]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[2]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[3]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[4]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[5]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[6]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[7]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[8]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[9]  ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[10] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[11] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[12] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[13] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[14] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[15] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[16] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[17] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[18] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[19] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[20] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[21] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[22] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[23] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[24] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[25] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[26] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[27] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[28] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[29] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[30] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[31] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[32] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[33] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[34] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[35] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[36] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[37] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[38] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[39] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[40] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[41] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[42] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[43] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[44] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[45] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[46] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[47] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[48] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[49] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[50] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[51] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[52] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[53] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[54] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[55] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[56] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[57] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[58] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[59] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[60] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[61] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[62] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[63] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[64] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[65] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[66] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[67] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[68] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[69] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[70] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[71] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[72] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[73] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[74] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[75] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[76] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[77] ; data_memory:data_mem_0|ram_rtl_0 ;
; data_memory:data_mem_0|ram_rtl_0_bypass[78] ; data_memory:data_mem_0|ram_rtl_0 ;
+---------------------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mips_core|pip_reg:D_reg_3|o_data[3]        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |mips_core|prog_counter:pc_0|o_data[6]      ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |mips_core|prog_counter:pc_0|o_data[0]      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mips_core|pip_reg:D_reg_3|o_data[2]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mips_core|by_mux:by_mux_0|Mux26            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mips_core|by_mux:by_mux_1|Mux20            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mips_core|alu:alu_0|ovf_flag               ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |mips_core|reg_file:reg_file_0|o_data_a[19] ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |mips_core|reg_file:reg_file_0|o_data_b[21] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mips_core|gpio:gpio_0|Selector93           ;
; 28:1               ; 14 bits   ; 252 LEs       ; 140 LEs              ; 112 LEs                ; No         ; |mips_core|alu:alu_0|Selector21             ;
; 28:1               ; 14 bits   ; 252 LEs       ; 154 LEs              ; 98 LEs                 ; No         ; |mips_core|alu:alu_0|Selector1              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:data_mem_0|altsyncram:ram_rtl_0|altsyncram_ejh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bypass:bypass_module ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: incrementer:inc_0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prog_counter:pc_0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:instr_mem_0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                     ;
; VOLUME         ; 128   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:F_reg_0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:F_reg_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:reg_file_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; REG_WIDTH      ; 32    ; Signed Integer                          ;
; NUM_OF_REGS    ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extender:ext_0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: next_pc:next_pc_0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_6 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_7 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_8 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_9 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_10 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:D_reg_11 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: by_mux:by_mux_0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: by_mux:by_mux_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:E_reg_0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:E_reg_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:E_reg_2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:E_reg_3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:E_reg_4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:E_reg_5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_control:data_control_0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_mux:mux_0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_mem_0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
; VOLUME         ; 128   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio:gpio_0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:M_reg_0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:M_reg_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:M_reg_2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:M_reg_3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip_reg:M_reg_4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:data_mem_0|altsyncram:ram_rtl_0         ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 32                                             ; Untyped        ;
; WIDTHAD_A                          ; 7                                              ; Untyped        ;
; NUMWORDS_A                         ; 128                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 32                                             ; Untyped        ;
; WIDTHAD_B                          ; 7                                              ; Untyped        ;
; NUMWORDS_B                         ; 128                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/mips_core.ram0_data_memory_c34c853e.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ejh1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_0|arithm:arithm_0|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_28m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_0|arithm:arithm_0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------+
; Parameter Name                                 ; Value      ; Type                        ;
+------------------------------------------------+------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 32         ; Untyped                     ;
; LPM_WIDTHB                                     ; 32         ; Untyped                     ;
; LPM_WIDTHP                                     ; 64         ; Untyped                     ;
; LPM_WIDTHR                                     ; 64         ; Untyped                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                     ;
; LATENCY                                        ; 0          ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                     ;
; USE_EAB                                        ; OFF        ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                     ;
+------------------------------------------------+------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_0|arithm:arithm_0|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; data_memory:data_mem_0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 128                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 32                                          ;
;     -- NUMWORDS_B                         ; 128                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 1                                        ;
; Entity Instance                       ; alu:alu_0|arithm:arithm_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                       ;
;     -- LPM_WIDTHB                     ; 32                                       ;
;     -- LPM_WIDTHP                     ; 64                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:M_reg_4" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:M_reg_3" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:M_reg_2" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:M_reg_1" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:M_reg_0" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_control:data_control_0"                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_write_out[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:E_reg_5" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:E_reg_4" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:E_reg_3" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:E_reg_2" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:E_reg_1" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:E_reg_0" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; we     ; Input ; Info     ; Stuck at VCC    ;
; srst_n ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+----------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_11" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; we   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_10" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; we   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_9" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_8" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_7" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_6" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_5" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_4" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_3" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_2" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_1" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pip_reg:D_reg_0" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; we   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan 16 10:17:13 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_core -c mips_core
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10261): Verilog HDL Event Control warning at dram_w_cahce.v(57): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at dram_w_cahce.v(92): Event Control contains a complex event expression
Info (12021): Found 2 design units, including 2 entities, in source file dram_w_cahce.v
    Info (12023): Found entity 1: cache
    Info (12023): Found entity 2: dram
Info (12021): Found 1 design units, including 1 entities, in source file alu/shift.v
    Info (12023): Found entity 1: shift
Warning (10274): Verilog HDL macro warning at defines.v(15): overriding existing definition for macro "ALU_OP_DIAP", which was defined in "/home/sr/labs/lab7/alu/defines.v", line 16
Warning (10463): Verilog HDL Declaration warning at logic.v(11): "logic" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file alu/logic.v
    Info (12023): Found entity 1: logic
Warning (10274): Verilog HDL macro warning at defines.v(16): overriding existing definition for macro "ALU_OP_DIAP", which was defined in "/home/sr/labs/lab7/alu/defines.v", line 16
Info (12021): Found 0 design units, including 0 entities, in source file alu/defines.v
Info (12021): Found 1 design units, including 1 entities, in source file alu/arithm.v
    Info (12023): Found entity 1: arithm
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file bypass.v
    Info (12023): Found entity 1: bypass
Info (12021): Found 1 design units, including 1 entities, in source file mips_core_tb.v
    Info (12023): Found entity 1: mips_core_tb
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file
Info (12021): Found 2 design units, including 2 entities, in source file gpio.v
    Info (12023): Found entity 1: gpio
    Info (12023): Found entity 2: gpio_cell
Info (12021): Found 1 design units, including 1 entities, in source file bypass_mux.v
    Info (12023): Found entity 1: by_mux
Info (12021): Found 1 design units, including 1 entities, in source file mips_core.v
    Info (12023): Found entity 1: mips_core
Info (12021): Found 1 design units, including 1 entities, in source file main_control.v
    Info (12023): Found entity 1: main_control
Info (12021): Found 0 design units, including 0 entities, in source file asm_table.v
Info (12021): Found 1 design units, including 1 entities, in source file pip_reg.v
    Info (12023): Found entity 1: pip_reg
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control
Info (12021): Found 1 design units, including 1 entities, in source file extender.v
    Info (12023): Found entity 1: extender
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux.v
    Info (12023): Found entity 1: bus_mux
Info (12021): Found 1 design units, including 1 entities, in source file prog_counter.v
    Info (12023): Found entity 1: prog_counter
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: instruction_memory
Info (12021): Found 1 design units, including 1 entities, in source file next_pc.v
    Info (12023): Found entity 1: next_pc
Info (12021): Found 1 design units, including 1 entities, in source file incrementer.v
    Info (12023): Found entity 1: incrementer
Info (12021): Found 2 design units, including 2 entities, in source file data_control.v
    Info (12023): Found entity 1: data_control
    Info (12023): Found entity 2: decod
Info (12127): Elaborating entity "mips_core" for the top level hierarchy
Info (12128): Elaborating entity "bypass" for hierarchy "bypass:bypass_module"
Info (12128): Elaborating entity "incrementer" for hierarchy "incrementer:inc_0"
Info (12128): Elaborating entity "prog_counter" for hierarchy "prog_counter:pc_0"
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:instr_mem_0"
Warning (10850): Verilog HDL warning at instruction_memory.v(15): number of words (21) in memory file does not match the number of elements in the address range [0:127]
Warning (10030): Net "instruction_mem.data_a" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "instruction_mem.waddr_a" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "instruction_mem.we_a" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "pip_reg" for hierarchy "pip_reg:F_reg_0"
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:alu_ctrl_0"
Warning (10230): Verilog HDL assignment warning at alu_control.v(14): truncated value with size 6 to match size of target (5)
Info (12128): Elaborating entity "main_control" for hierarchy "main_control:main_ctrl_0"
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:reg_file_0"
Warning (10240): Verilog HDL Always Construct warning at reg_file.v(23): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "extender" for hierarchy "extender:ext_0"
Info (12128): Elaborating entity "next_pc" for hierarchy "next_pc:next_pc_0"
Info (12128): Elaborating entity "pip_reg" for hierarchy "pip_reg:D_reg_0"
Info (12128): Elaborating entity "pip_reg" for hierarchy "pip_reg:D_reg_3"
Info (12128): Elaborating entity "by_mux" for hierarchy "by_mux:by_mux_0"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_0"
Info (12128): Elaborating entity "shift" for hierarchy "alu:alu_0|shift:shifter_0"
Warning (10230): Verilog HDL assignment warning at shift.v(27): truncated value with size 65 to match size of target (64)
Info (12128): Elaborating entity "arithm" for hierarchy "alu:alu_0|arithm:arithm_0"
Info (12128): Elaborating entity "logic" for hierarchy "alu:alu_0|logic:logic_0"
Info (12128): Elaborating entity "data_control" for hierarchy "data_control:data_control_0"
Info (12128): Elaborating entity "decod" for hierarchy "data_control:data_control_0|decod:dec_0"
Info (12128): Elaborating entity "bus_mux" for hierarchy "bus_mux:mux_0"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_mem_0"
Warning (10850): Verilog HDL warning at data_memory.v(17): number of words (22) in memory file does not match the number of elements in the address range [0:127]
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:gpio_0"
Warning (10762): Verilog HDL Case Statement warning at gpio.v(39): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at gpio.v(52): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "gpio_cell" for hierarchy "gpio:gpio_0|gpio_cell:gpio_0[0]"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/sr/labs/lab9/db/mips_core.ram0_data_memory_c34c853e.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "data_memory:data_mem_0|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/sr/labs/lab9/db/mips_core.ram0_data_memory_c34c853e.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "data_control:data_control_0|decod:dec_0|Ram0" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/sr/labs/lab9/db/mips_core.ram0_instruction_memory_234bd339.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:data_mem_0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mips_core.ram0_data_memory_c34c853e.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:alu_0|arithm:arithm_0|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:alu_0|arithm:arithm_0|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:alu_0|arithm:arithm_0|Div0"
Info (12130): Elaborated megafunction instantiation "data_memory:data_mem_0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "data_memory:data_mem_0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/mips_core.ram0_data_memory_c34c853e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ejh1.tdf
    Info (12023): Found entity 1: altsyncram_ejh1
Info (12130): Elaborated megafunction instantiation "alu:alu_0|arithm:arithm_0|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "alu:alu_0|arithm:arithm_0|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf
    Info (12023): Found entity 1: lpm_divide_28m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info (12023): Found entity 1: alt_u_div_k5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "alu:alu_0|arithm:arithm_0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "alu:alu_0|arithm:arithm_0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "alu:alu_0|arithm:arithm_0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "alu:alu_0|arithm:arithm_0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info (12023): Found entity 1: lpm_divide_vfm
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[5]|io" to the node "gpio:gpio_0|Selector90" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[6]|io" to the node "gpio:gpio_0|Selector89" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[7]|io" to the node "gpio:gpio_0|Selector88" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[29]|io" to the node "gpio:gpio_0|Selector66" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[30]|io" to the node "gpio:gpio_0|Selector65" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[31]|io" to the node "gpio:gpio_0|Selector64" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[8]|io" to the node "gpio:gpio_0|Selector87" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[9]|io" to the node "gpio:gpio_0|Selector86" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[10]|io" to the node "gpio:gpio_0|Selector85" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[11]|io" to the node "gpio:gpio_0|Selector84" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[12]|io" to the node "gpio:gpio_0|Selector83" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[13]|io" to the node "gpio:gpio_0|Selector82" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[14]|io" to the node "gpio:gpio_0|Selector81" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[15]|io" to the node "gpio:gpio_0|Selector80" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[16]|io" to the node "gpio:gpio_0|Selector79" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[17]|io" to the node "gpio:gpio_0|Selector78" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[18]|io" to the node "gpio:gpio_0|Selector77" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[19]|io" to the node "gpio:gpio_0|Selector76" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[20]|io" to the node "gpio:gpio_0|Selector75" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[21]|io" to the node "gpio:gpio_0|Selector74" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[22]|io" to the node "gpio:gpio_0|Selector73" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[23]|io" to the node "gpio:gpio_0|Selector72" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[24]|io" to the node "gpio:gpio_0|Selector71" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[25]|io" to the node "gpio:gpio_0|Selector70" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[26]|io" to the node "gpio:gpio_0|Selector69" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[27]|io" to the node "gpio:gpio_0|Selector68" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio:gpio_0|gpio_cell:gpio_0[28]|io" to the node "gpio:gpio_0|Selector67" into an OR gate
Info (17049): 818 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/sr/labs/lab9/output_files/mips_core.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4612 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 5 bidirectional pins
    Info (21061): Implemented 4528 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 654 megabytes
    Info: Processing ended: Thu Jan 16 10:18:01 2020
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/sr/labs/lab9/output_files/mips_core.map.smsg.


