
ADCS_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000137c8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d0c  08013968  08013968  00023968  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014674  08014674  00030208  2**0
                  CONTENTS
  4 .ARM          00000008  08014674  08014674  00024674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801467c  0801467c  00030208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801467c  0801467c  0002467c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014680  08014680  00024680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08014684  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000265d8  20000208  0801488c  00030208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200267e0  0801488c  000367e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bc43  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000062e6  00000000  00000000  0005be7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002280  00000000  00000000  00062168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002040  00000000  00000000  000643e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b881  00000000  00000000  00066428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a93d  00000000  00000000  00091ca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc4a6  00000000  00000000  000bc5e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b8a8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a1b8  00000000  00000000  001b8adc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000208 	.word	0x20000208
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08013950 	.word	0x08013950

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000020c 	.word	0x2000020c
 80001dc:	08013950 	.word	0x08013950

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <computeChecksum>:
circular_buffer_handle rxcBuff; //rx and search buffer
uint8_t rxBuffer[IMU_BUFFER_LEN]; //memory buffer for rxBuff
uint8_t tmpBuff[IMU_BUFFER_LEN]; //temporary buffer where to store received packets

//function to compute message checksum
static uint8_t computeChecksum(imu_packet_struct * pckt){
 8000f5c:	b480      	push	{r7}
 8000f5e:	b085      	sub	sp, #20
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	if(pckt==NULL) return 0;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d101      	bne.n	8000f6e <computeChecksum+0x12>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e01e      	b.n	8000fac <computeChecksum+0x50>

	uint8_t crc=IMU_BID+pckt->mid+pckt->len;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	781a      	ldrb	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	785b      	ldrb	r3, [r3, #1]
 8000f76:	4413      	add	r3, r2
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	73fb      	strb	r3, [r7, #15]
	for(uint32_t d=0;d<pckt->len;d++){
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	e00a      	b.n	8000f9a <computeChecksum+0x3e>
		crc+=pckt->data[d];
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685a      	ldr	r2, [r3, #4]
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	781a      	ldrb	r2, [r3, #0]
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	4413      	add	r3, r2
 8000f92:	73fb      	strb	r3, [r7, #15]
	for(uint32_t d=0;d<pckt->len;d++){
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	3301      	adds	r3, #1
 8000f98:	60bb      	str	r3, [r7, #8]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	785b      	ldrb	r3, [r3, #1]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d3ee      	bcc.n	8000f84 <computeChecksum+0x28>
	}
	return -crc;
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	425b      	negs	r3, r3
 8000faa:	b2db      	uxtb	r3, r3
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3714      	adds	r7, #20
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <sendMsg>:

//function to send message
static void sendMsg(UART_HandleTypeDef* IMUhandle, imu_packet_struct * pckt){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
	if(pckt==NULL) return;
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d033      	beq.n	8001030 <sendMsg+0x78>

	uint8_t tmp=IMU_PREAMBLE;
 8000fc8:	23fa      	movs	r3, #250	; 0xfa
 8000fca:	73fb      	strb	r3, [r7, #15]
	sendDriver_UART(IMUhandle, &tmp, 1);
 8000fcc:	f107 030f 	add.w	r3, r7, #15
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f000 fbc1 	bl	800175c <sendDriver_UART>
	tmp=IMU_BID;
 8000fda:	23ff      	movs	r3, #255	; 0xff
 8000fdc:	73fb      	strb	r3, [r7, #15]
	sendDriver_UART(IMUhandle, &tmp, 1);
 8000fde:	f107 030f 	add.w	r3, r7, #15
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f000 fbb8 	bl	800175c <sendDriver_UART>
	sendDriver_UART(IMUhandle, &pckt->mid, 1);
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f000 fbb2 	bl	800175c <sendDriver_UART>
	sendDriver_UART(IMUhandle, &pckt->len, 1);
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4619      	mov	r1, r3
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 fbab 	bl	800175c <sendDriver_UART>
	sendDriver_UART(IMUhandle, pckt->data, pckt->len);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	6859      	ldr	r1, [r3, #4]
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	785b      	ldrb	r3, [r3, #1]
 800100e:	461a      	mov	r2, r3
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f000 fba3 	bl	800175c <sendDriver_UART>
	tmp=computeChecksum(pckt);
 8001016:	6838      	ldr	r0, [r7, #0]
 8001018:	f7ff ffa0 	bl	8000f5c <computeChecksum>
 800101c:	4603      	mov	r3, r0
 800101e:	73fb      	strb	r3, [r7, #15]
	sendDriver_UART(IMUhandle, &tmp, 1);
 8001020:	f107 030f 	add.w	r3, r7, #15
 8001024:	2201      	movs	r2, #1
 8001026:	4619      	mov	r1, r3
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f000 fb97 	bl	800175c <sendDriver_UART>
 800102e:	e000      	b.n	8001032 <sendMsg+0x7a>
	if(pckt==NULL) return;
 8001030:	bf00      	nop
}
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <receiveMsg>:
//NB. not checking crc is risky for many reasons but one of the worst is that
//len field could arrive corrupted so always check that len is the expected one
//format can be passed if a specific mid and len are required, otherwise can be left to NULL
//the buffer is automatically shifted out and filled at every call, user can eventually
//flush buffers before calling to get most recent messages
static uint8_t receiveMsg(UART_HandleTypeDef* IMUhandle, imu_packet_struct * pckt, imu_packet_struct* format, uint8_t checkCRC, uint32_t timeout){
 8001038:	b590      	push	{r4, r7, lr}
 800103a:	b099      	sub	sp, #100	; 0x64
 800103c:	af02      	add	r7, sp, #8
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	70fb      	strb	r3, [r7, #3]
	uint32_t startTick=HAL_GetTick();
 8001046:	f006 fa59 	bl	80074fc <HAL_GetTick>
 800104a:	6538      	str	r0, [r7, #80]	; 0x50
	uint8_t len=0; //temporary variable to store target number of bytes to search
 800104c:	2300      	movs	r3, #0
 800104e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t mid=0; //temporary variable to store message id
 8001052:	2300      	movs	r3, #0
 8001054:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	typedef enum{
		_header,
		_packet
	} search_phase;

	search_phase phase=_header;
 8001058:	2300      	movs	r3, #0
 800105a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

	uint8_t headTail[4]={IMU_PREAMBLE,IMU_BID,0,0};
 800105e:	f64f 73fa 	movw	r3, #65530	; 0xfffa
 8001062:	64fb      	str	r3, [r7, #76]	; 0x4c

	search_frame_rule rule;

	rule.head=(uint8_t *) headTail;
 8001064:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001068:	633b      	str	r3, [r7, #48]	; 0x30
	rule.tail=NULL;
 800106a:	2300      	movs	r3, #0
 800106c:	63bb      	str	r3, [r7, #56]	; 0x38
	rule.tailLen=0;
 800106e:	2300      	movs	r3, #0
 8001070:	63fb      	str	r3, [r7, #60]	; 0x3c
	rule.maxLen=0;
 8001072:	2300      	movs	r3, #0
 8001074:	647b      	str	r3, [r7, #68]	; 0x44
	rule.policy=soft;
 8001076:	2302      	movs	r3, #2
 8001078:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48

	circular_buffer_handle foundPckt;
	imu_packet_struct tmpPckt;
	tmpPckt.data=tmpBuff;
 800107c:	4b5c      	ldr	r3, [pc, #368]	; (80011f0 <receiveMsg+0x1b8>)
 800107e:	61fb      	str	r3, [r7, #28]

	do{
		//filling buffer until is full or no more bytes available
		while(!cBuffFull(&rxcBuff)){ //fill buffer with new packets
 8001080:	e010      	b.n	80010a4 <receiveMsg+0x6c>
			uint8_t c;
			if(receiveDriver_UART(IMUhandle, &c, 1)){
 8001082:	f107 0317 	add.w	r3, r7, #23
 8001086:	2201      	movs	r2, #1
 8001088:	4619      	mov	r1, r3
 800108a:	68f8      	ldr	r0, [r7, #12]
 800108c:	f000 fb14 	bl	80016b8 <receiveDriver_UART>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d00d      	beq.n	80010b2 <receiveMsg+0x7a>
				cBuffPush(&rxcBuff, &c, 1,1);
 8001096:	f107 0117 	add.w	r1, r7, #23
 800109a:	2301      	movs	r3, #1
 800109c:	2201      	movs	r2, #1
 800109e:	4855      	ldr	r0, [pc, #340]	; (80011f4 <receiveMsg+0x1bc>)
 80010a0:	f001 fcdf 	bl	8002a62 <cBuffPush>
		while(!cBuffFull(&rxcBuff)){ //fill buffer with new packets
 80010a4:	4853      	ldr	r0, [pc, #332]	; (80011f4 <receiveMsg+0x1bc>)
 80010a6:	f001 ffd0 	bl	800304a <cBuffFull>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d0e8      	beq.n	8001082 <receiveMsg+0x4a>
 80010b0:	e000      	b.n	80010b4 <receiveMsg+0x7c>
			}else{
				break;
 80010b2:	bf00      	nop
			}
		}

		//analyzing buffer
		if(phase==_header){ //if we are searching an header
 80010b4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d129      	bne.n	8001110 <receiveMsg+0xd8>

			if(format!=NULL){	//if format specified
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d00b      	beq.n	80010da <receiveMsg+0xa2>
				mid=format->mid;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
				len=format->len;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	785b      	ldrb	r3, [r3, #1]
 80010ce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				phase=_packet;
 80010d2:	2301      	movs	r3, #1
 80010d4:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
				continue;	//jump to packet search
 80010d8:	e07b      	b.n	80011d2 <receiveMsg+0x19a>
			}

			//search a complete xbus header (shiftOut disabled)
			rule.headLen=2;
 80010da:	2302      	movs	r3, #2
 80010dc:	637b      	str	r3, [r7, #52]	; 0x34
			rule.minLen=2;
 80010de:	2302      	movs	r3, #2
 80010e0:	643b      	str	r3, [r7, #64]	; 0x40
			if(searchFrameAdvance(&rxcBuff, &foundPckt, &rule, SHIFTOUT_FULL | SHIFTOUT_CURR | SHIFTOUT_FAST)){	//if we found a header, get MID and LEN fields
 80010e2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80010e6:	f107 0120 	add.w	r1, r7, #32
 80010ea:	2313      	movs	r3, #19
 80010ec:	4841      	ldr	r0, [pc, #260]	; (80011f4 <receiveMsg+0x1bc>)
 80010ee:	f002 faac 	bl	800364a <searchFrameAdvance>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d06c      	beq.n	80011d2 <receiveMsg+0x19a>
				mid=foundPckt.buff[2];
 80010f8:	6a3b      	ldr	r3, [r7, #32]
 80010fa:	789b      	ldrb	r3, [r3, #2]
 80010fc:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
				len=foundPckt.buff[3];
 8001100:	6a3b      	ldr	r3, [r7, #32]
 8001102:	78db      	ldrb	r3, [r3, #3]
 8001104:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				phase=_packet;
 8001108:	2301      	movs	r3, #1
 800110a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 800110e:	e060      	b.n	80011d2 <receiveMsg+0x19a>
			}
		}else if(phase==_packet){
 8001110:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001114:	2b01      	cmp	r3, #1
 8001116:	d159      	bne.n	80011cc <receiveMsg+0x194>
			headTail[2]=mid;
 8001118:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 800111c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
			headTail[3]=len;
 8001120:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001124:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			rule.headLen=4;
 8001128:	2304      	movs	r3, #4
 800112a:	637b      	str	r3, [r7, #52]	; 0x34
			rule.minLen=len+1;	//len+1 to house CRC
 800112c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001130:	3301      	adds	r3, #1
 8001132:	643b      	str	r3, [r7, #64]	; 0x40

			//search for the complete packet with shiftOut active
			if(searchFrameAdvance(&rxcBuff, &foundPckt, &rule, SHIFTOUT_FULL | SHIFTOUT_NEXT | SHIFTOUT_FAST)){
 8001134:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001138:	f107 0120 	add.w	r1, r7, #32
 800113c:	2315      	movs	r3, #21
 800113e:	482d      	ldr	r0, [pc, #180]	; (80011f4 <receiveMsg+0x1bc>)
 8001140:	f002 fa83 	bl	800364a <searchFrameAdvance>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d043      	beq.n	80011d2 <receiveMsg+0x19a>
#if enable_printf
				printf("RAW IMU FRAME:\n");
#endif
				//cBuffPrint(&foundPckt,PRINTBUFF_HEX | PRINTBUFF_NOEMPTY);

				tmpPckt.mid=mid;
 800114a:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 800114e:	763b      	strb	r3, [r7, #24]
				tmpPckt.len=len;
 8001150:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001154:	767b      	strb	r3, [r7, #25]
				if(len!=0) cBuffRead(&foundPckt,tmpPckt.data,foundPckt.elemNum,0,4);
 8001156:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800115a:	2b00      	cmp	r3, #0
 800115c:	d008      	beq.n	8001170 <receiveMsg+0x138>
 800115e:	69f9      	ldr	r1, [r7, #28]
 8001160:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001162:	f107 0020 	add.w	r0, r7, #32
 8001166:	2304      	movs	r3, #4
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	2300      	movs	r3, #0
 800116c:	f001 fd53 	bl	8002c16 <cBuffRead>

				if(pckt!=NULL){ //if we want the packet to be output
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d00e      	beq.n	8001194 <receiveMsg+0x15c>
					pckt->mid=mid;
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800117c:	701a      	strb	r2, [r3, #0]
					pckt->len=len;
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001184:	705a      	strb	r2, [r3, #1]
					if(len!=0) pckt->data=tmpPckt.data;
 8001186:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800118a:	2b00      	cmp	r3, #0
 800118c:	d002      	beq.n	8001194 <receiveMsg+0x15c>
 800118e:	69fa      	ldr	r2, [r7, #28]
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	605a      	str	r2, [r3, #4]
				}

				//if crc must be checked
				if(checkCRC){
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d016      	beq.n	80011c8 <receiveMsg+0x190>
					if(cBuffReadByte(&foundPckt,1,0)==computeChecksum(&tmpPckt)){	//if correct crc
 800119a:	f107 0320 	add.w	r3, r7, #32
 800119e:	2200      	movs	r2, #0
 80011a0:	2101      	movs	r1, #1
 80011a2:	4618      	mov	r0, r3
 80011a4:	f001 ff08 	bl	8002fb8 <cBuffReadByte>
 80011a8:	4603      	mov	r3, r0
 80011aa:	461c      	mov	r4, r3
 80011ac:	f107 0318 	add.w	r3, r7, #24
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fed3 	bl	8000f5c <computeChecksum>
 80011b6:	4603      	mov	r3, r0
 80011b8:	429c      	cmp	r4, r3
 80011ba:	d101      	bne.n	80011c0 <receiveMsg+0x188>
						return 1;
 80011bc:	2301      	movs	r3, #1
 80011be:	e012      	b.n	80011e6 <receiveMsg+0x1ae>
					}else phase=_header;	//continue search from next byte
 80011c0:	2300      	movs	r3, #0
 80011c2:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 80011c6:	e004      	b.n	80011d2 <receiveMsg+0x19a>
				}else return 1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e00c      	b.n	80011e6 <receiveMsg+0x1ae>
#if enable_printf
				printf("Checksum verification failed!\n");
#endif
			}
		}else{
			phase=_header;	//in case of any state error, return to default state
 80011cc:	2300      	movs	r3, #0
 80011ce:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
		}

	}while((HAL_GetTick()-startTick) < timeout);
 80011d2:	f006 f993 	bl	80074fc <HAL_GetTick>
 80011d6:	4602      	mov	r2, r0
 80011d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80011de:	429a      	cmp	r2, r3
 80011e0:	f63f af60 	bhi.w	80010a4 <receiveMsg+0x6c>

	return 0;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	375c      	adds	r7, #92	; 0x5c
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd90      	pop	{r4, r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000298 	.word	0x20000298
 80011f4:	20000224 	.word	0x20000224

080011f8 <imuAckTransaction>:

//function to send command to imu and wait for the right acknowledge
//the ack should be the next received or the transaction is considered failed
//returns 1 if ack received, 0 otherwise
static uint8_t imuAckTransaction(UART_HandleTypeDef* IMUhandle, imu_packet_struct * cmd, imu_packet_struct * ack, uint32_t timeout){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af02      	add	r7, sp, #8
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
 8001204:	603b      	str	r3, [r7, #0]
	if(cmd==NULL || ack==NULL) return 0;
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d002      	beq.n	8001212 <imuAckTransaction+0x1a>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <imuAckTransaction+0x1e>
 8001212:	2300      	movs	r3, #0
 8001214:	e014      	b.n	8001240 <imuAckTransaction+0x48>

	cBuffFlush(&rxcBuff); //flush circular buffer
 8001216:	480c      	ldr	r0, [pc, #48]	; (8001248 <imuAckTransaction+0x50>)
 8001218:	f001 ff06 	bl	8003028 <cBuffFlush>

	sendMsg(IMUhandle, cmd);
 800121c:	68b9      	ldr	r1, [r7, #8]
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f7ff feca 	bl	8000fb8 <sendMsg>

    if(receiveMsg(IMUhandle, NULL, ack, 1, timeout)){
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2301      	movs	r3, #1
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	2100      	movs	r1, #0
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f7ff ff02 	bl	8001038 <receiveMsg>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <imuAckTransaction+0x46>
    	return 1;
 800123a:	2301      	movs	r3, #1
 800123c:	e000      	b.n	8001240 <imuAckTransaction+0x48>
    }else{
    	return 0;
 800123e:	2300      	movs	r3, #0
    }

}
 8001240:	4618      	mov	r0, r3
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000224 	.word	0x20000224

0800124c <initIMUConfig>:

uint8_t initIMUConfig(UART_HandleTypeDef* IMUhandle){
 800124c:	b580      	push	{r7, lr}
 800124e:	b08a      	sub	sp, #40	; 0x28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
	//initializing circular buffer
	cBuffInit(&rxcBuff, rxBuffer, sizeof(rxBuffer),0);
 8001254:	2300      	movs	r3, #0
 8001256:	2264      	movs	r2, #100	; 0x64
 8001258:	493d      	ldr	r1, [pc, #244]	; (8001350 <initIMUConfig+0x104>)
 800125a:	483e      	ldr	r0, [pc, #248]	; (8001354 <initIMUConfig+0x108>)
 800125c:	f001 fb82 	bl	8002964 <cBuffInit>

    HAL_Delay(500);
 8001260:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001264:	f006 f956 	bl	8007514 <HAL_Delay>

    flushRXDriver_UART(IMUhandle);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f000 fb29 	bl	80018c0 <flushRXDriver_UART>

    imu_packet_struct cmd;
    imu_packet_struct ack;

    cmd.len=0;
 800126e:	2300      	movs	r3, #0
 8001270:	757b      	strb	r3, [r7, #21]
    ack.len=0;
 8001272:	2300      	movs	r3, #0
 8001274:	737b      	strb	r3, [r7, #13]

    //going to config mode
    cmd.mid=IMU_GOTO_CONFIG_MID;
 8001276:	2330      	movs	r3, #48	; 0x30
 8001278:	753b      	strb	r3, [r7, #20]
    ack.mid=IMU_GOTO_CONFIG_ACK_MID;
 800127a:	2331      	movs	r3, #49	; 0x31
 800127c:	733b      	strb	r3, [r7, #12]
    for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 800127e:	2300      	movs	r3, #0
 8001280:	627b      	str	r3, [r7, #36]	; 0x24
 8001282:	e012      	b.n	80012aa <initIMUConfig+0x5e>
    	if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 8001284:	f107 020c 	add.w	r2, r7, #12
 8001288:	f107 0114 	add.w	r1, r7, #20
 800128c:	2364      	movs	r3, #100	; 0x64
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff ffb2 	bl	80011f8 <imuAckTransaction>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10b      	bne.n	80012b2 <initIMUConfig+0x66>
    	else if(retry==(IMU_CONFIG_RETRY-1)) return 0;
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	2b01      	cmp	r3, #1
 800129e:	d101      	bne.n	80012a4 <initIMUConfig+0x58>
 80012a0:	2300      	movs	r3, #0
 80012a2:	e050      	b.n	8001346 <initIMUConfig+0xfa>
    for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 80012a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a6:	3301      	adds	r3, #1
 80012a8:	627b      	str	r3, [r7, #36]	; 0x24
 80012aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d9e9      	bls.n	8001284 <initIMUConfig+0x38>
 80012b0:	e000      	b.n	80012b4 <initIMUConfig+0x68>
    	if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 80012b2:	bf00      	nop
    }

    //set output config
    cmd.mid=IMU_SET_OCONFIG_MID;
 80012b4:	23c0      	movs	r3, #192	; 0xc0
 80012b6:	753b      	strb	r3, [r7, #20]
    cmd.len=IMU_SET_OCONFIG_LEN;
 80012b8:	2308      	movs	r3, #8
 80012ba:	757b      	strb	r3, [r7, #21]
    cmd.data=(uint8_t *)outputConfigData;
 80012bc:	4b26      	ldr	r3, [pc, #152]	; (8001358 <initIMUConfig+0x10c>)
 80012be:	61bb      	str	r3, [r7, #24]
	ack.mid=IMU_SET_OCONFIG_ACK_MID;
 80012c0:	23c1      	movs	r3, #193	; 0xc1
 80012c2:	733b      	strb	r3, [r7, #12]
	ack.len=IMU_SET_OCONFIG_ACK_LEN;
 80012c4:	2308      	movs	r3, #8
 80012c6:	737b      	strb	r3, [r7, #13]
	for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 80012c8:	2300      	movs	r3, #0
 80012ca:	623b      	str	r3, [r7, #32]
 80012cc:	e012      	b.n	80012f4 <initIMUConfig+0xa8>
		if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 80012ce:	f107 020c 	add.w	r2, r7, #12
 80012d2:	f107 0114 	add.w	r1, r7, #20
 80012d6:	2364      	movs	r3, #100	; 0x64
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff ff8d 	bl	80011f8 <imuAckTransaction>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d10b      	bne.n	80012fc <initIMUConfig+0xb0>
		else if(retry==(IMU_CONFIG_RETRY-1)) return 0;
 80012e4:	6a3b      	ldr	r3, [r7, #32]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d101      	bne.n	80012ee <initIMUConfig+0xa2>
 80012ea:	2300      	movs	r3, #0
 80012ec:	e02b      	b.n	8001346 <initIMUConfig+0xfa>
	for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 80012ee:	6a3b      	ldr	r3, [r7, #32]
 80012f0:	3301      	adds	r3, #1
 80012f2:	623b      	str	r3, [r7, #32]
 80012f4:	6a3b      	ldr	r3, [r7, #32]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d9e9      	bls.n	80012ce <initIMUConfig+0x82>
 80012fa:	e000      	b.n	80012fe <initIMUConfig+0xb2>
		if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 80012fc:	bf00      	nop
	}

    //go to measurement state
    cmd.mid=IMU_GOTO_MEAS_MID;
 80012fe:	2310      	movs	r3, #16
 8001300:	753b      	strb	r3, [r7, #20]
    cmd.len=0;
 8001302:	2300      	movs	r3, #0
 8001304:	757b      	strb	r3, [r7, #21]
	ack.mid=IMU_GOTO_MEAS_ACK_MID;
 8001306:	2311      	movs	r3, #17
 8001308:	733b      	strb	r3, [r7, #12]
	ack.len=0;
 800130a:	2300      	movs	r3, #0
 800130c:	737b      	strb	r3, [r7, #13]
	for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 800130e:	2300      	movs	r3, #0
 8001310:	61fb      	str	r3, [r7, #28]
 8001312:	e012      	b.n	800133a <initIMUConfig+0xee>
		if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 8001314:	f107 020c 	add.w	r2, r7, #12
 8001318:	f107 0114 	add.w	r1, r7, #20
 800131c:	2364      	movs	r3, #100	; 0x64
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ff6a 	bl	80011f8 <imuAckTransaction>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d10b      	bne.n	8001342 <initIMUConfig+0xf6>
		else if(retry==(IMU_CONFIG_RETRY-1)) return 0;
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d101      	bne.n	8001334 <initIMUConfig+0xe8>
 8001330:	2300      	movs	r3, #0
 8001332:	e008      	b.n	8001346 <initIMUConfig+0xfa>
	for(uint32_t retry=0;retry<IMU_CONFIG_RETRY;retry++){
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	3301      	adds	r3, #1
 8001338:	61fb      	str	r3, [r7, #28]
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d9e9      	bls.n	8001314 <initIMUConfig+0xc8>
 8001340:	e000      	b.n	8001344 <initIMUConfig+0xf8>
		if(imuAckTransaction(IMUhandle,&cmd,&ack,IMU_ACK_DELAY)) break;
 8001342:	bf00      	nop
	}

	return 1;
 8001344:	2301      	movs	r3, #1
}
 8001346:	4618      	mov	r0, r3
 8001348:	3728      	adds	r7, #40	; 0x28
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000234 	.word	0x20000234
 8001354:	20000224 	.word	0x20000224
 8001358:	08014014 	.word	0x08014014

0800135c <writeIMUDataArray>:
}

/* Extract fields from IMU data field and converts it into host order before placing it inside data array*/
// frame is data field buffer, data is output data array, dataSize is number of data fields
void writeIMUDataArray(uint8_t* frame, uint32_t* data, uint32_t dataSize)
{
 800135c:	b480      	push	{r7}
 800135e:	b089      	sub	sp, #36	; 0x24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
	for(uint32_t d=0;d<dataSize;d++){
 8001368:	2300      	movs	r3, #0
 800136a:	61fb      	str	r3, [r7, #28]
 800136c:	e024      	b.n	80013b8 <writeIMUDataArray+0x5c>
		uint32_t raw=0;
 800136e:	2300      	movs	r3, #0
 8001370:	61bb      	str	r3, [r7, #24]
		for(uint32_t byte=0;byte<4;byte++){
 8001372:	2300      	movs	r3, #0
 8001374:	617b      	str	r3, [r7, #20]
 8001376:	e013      	b.n	80013a0 <writeIMUDataArray+0x44>
			raw|=((uint32_t)frame[d*4+byte])<<(8*(3-byte));
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	009a      	lsls	r2, r3, #2
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	4413      	add	r3, r2
 8001380:	68fa      	ldr	r2, [r7, #12]
 8001382:	4413      	add	r3, r2
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	461a      	mov	r2, r3
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	f1c3 0303 	rsb	r3, r3, #3
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4313      	orrs	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
		for(uint32_t byte=0;byte<4;byte++){
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	3301      	adds	r3, #1
 800139e:	617b      	str	r3, [r7, #20]
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d9e8      	bls.n	8001378 <writeIMUDataArray+0x1c>
		}
		data[d]=raw;
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	68ba      	ldr	r2, [r7, #8]
 80013ac:	4413      	add	r3, r2
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	601a      	str	r2, [r3, #0]
	for(uint32_t d=0;d<dataSize;d++){
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3301      	adds	r3, #1
 80013b6:	61fb      	str	r3, [r7, #28]
 80013b8:	69fa      	ldr	r2, [r7, #28]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d3d6      	bcc.n	800136e <writeIMUDataArray+0x12>
	}
	return;
 80013c0:	bf00      	nop
}
 80013c2:	3724      	adds	r7, #36	; 0x24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <readIMUPacket>:

uint8_t readIMUPacket(UART_HandleTypeDef* IMUhandle, float gyroscope[3], float magnetometer[3], uint32_t timeout)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	; 0x28
 80013d0:	af02      	add	r7, sp, #8
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
 80013d8:	603b      	str	r3, [r7, #0]
	//flush driver rx buffer
	cBuffFlush(&rxcBuff); //flushing local buffer
 80013da:	4817      	ldr	r0, [pc, #92]	; (8001438 <readIMUPacket+0x6c>)
 80013dc:	f001 fe24 	bl	8003028 <cBuffFlush>

	imu_packet_struct format={
 80013e0:	f107 0318 	add.w	r3, r7, #24
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	2336      	movs	r3, #54	; 0x36
 80013ec:	763b      	strb	r3, [r7, #24]
 80013ee:	231e      	movs	r3, #30
 80013f0:	767b      	strb	r3, [r7, #25]
		.len=IMU_DATA_PACKET_LEN,
	};

	imu_packet_struct meas;

	if(receiveMsg(IMUhandle,&meas, &format, 1, timeout)){
 80013f2:	f107 0218 	add.w	r2, r7, #24
 80013f6:	f107 0110 	add.w	r1, r7, #16
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2301      	movs	r3, #1
 8001400:	68f8      	ldr	r0, [r7, #12]
 8001402:	f7ff fe19 	bl	8001038 <receiveMsg>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d00f      	beq.n	800142c <readIMUPacket+0x60>
		//found packet
		//writing gyro data
		writeIMUDataArray(&meas.data[IMU_DATA_GYRO_INDEX], (uint32_t*)gyroscope, 3);
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	3303      	adds	r3, #3
 8001410:	2203      	movs	r2, #3
 8001412:	68b9      	ldr	r1, [r7, #8]
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ffa1 	bl	800135c <writeIMUDataArray>
		//writing mag data
		writeIMUDataArray(&meas.data[IMU_DATA_MAG_INDEX], (uint32_t*)magnetometer, 3);
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	3312      	adds	r3, #18
 800141e:	2203      	movs	r2, #3
 8001420:	6879      	ldr	r1, [r7, #4]
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff ff9a 	bl	800135c <writeIMUDataArray>

		return 1;
 8001428:	2301      	movs	r3, #1
 800142a:	e000      	b.n	800142e <readIMUPacket+0x62>
	}

	return 0;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3720      	adds	r7, #32
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000224 	.word	0x20000224

0800143c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	2b00      	cmp	r3, #0
 800144c:	db0b      	blt.n	8001466 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	f003 021f 	and.w	r2, r3, #31
 8001454:	4907      	ldr	r1, [pc, #28]	; (8001474 <__NVIC_EnableIRQ+0x38>)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	095b      	lsrs	r3, r3, #5
 800145c:	2001      	movs	r0, #1
 800145e:	fa00 f202 	lsl.w	r2, r0, r2
 8001462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	e000e100 	.word	0xe000e100

08001478 <__NVIC_GetEnableIRQ>:
  \return             0  Interrupt is not enabled.
  \return             1  Interrupt is enabled.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001486:	2b00      	cmp	r3, #0
 8001488:	db0d      	blt.n	80014a6 <__NVIC_GetEnableIRQ+0x2e>
  {
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 800148a:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <__NVIC_GetEnableIRQ+0x3c>)
 800148c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001490:	095b      	lsrs	r3, r3, #5
 8001492:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	f003 031f 	and.w	r3, r3, #31
 800149c:	fa22 f303 	lsr.w	r3, r2, r3
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	e000      	b.n	80014a8 <__NVIC_GetEnableIRQ+0x30>
  }
  else
  {
    return(0U);
 80014a6:	2300      	movs	r3, #0
  }
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	e000e100 	.word	0xe000e100

080014b8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	db12      	blt.n	80014f0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	f003 021f 	and.w	r2, r3, #31
 80014d0:	490a      	ldr	r1, [pc, #40]	; (80014fc <__NVIC_DisableIRQ+0x44>)
 80014d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d6:	095b      	lsrs	r3, r3, #5
 80014d8:	2001      	movs	r0, #1
 80014da:	fa00 f202 	lsl.w	r2, r0, r2
 80014de:	3320      	adds	r3, #32
 80014e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80014e4:	f3bf 8f4f 	dsb	sy
}
 80014e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014ea:	f3bf 8f6f 	isb	sy
}
 80014ee:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	e000e100 	.word	0xe000e100

08001500 <initDriver_UART>:
} DriverHandel_UART;

volatile DriverHandel_UART _driverHandle_UART[MAX_UART_HANDLE]; 	//handle structures array

void initDriver_UART()
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
    //initializing the data structure
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001506:	2300      	movs	r3, #0
 8001508:	607b      	str	r3, [r7, #4]
 800150a:	e00b      	b.n	8001524 <initDriver_UART+0x24>
    {
        _driverHandle_UART[handleIndex]._usageFlag = 0;
 800150c:	4a0a      	ldr	r2, [pc, #40]	; (8001538 <initDriver_UART+0x38>)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001514:	fb01 f303 	mul.w	r3, r1, r3
 8001518:	4413      	add	r3, r2
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	3301      	adds	r3, #1
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2b03      	cmp	r3, #3
 8001528:	d9f0      	bls.n	800150c <initDriver_UART+0xc>
    }
}
 800152a:	bf00      	nop
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	200002fc 	.word	0x200002fc

0800153c <addDriver_UART>:

uint8_t addDriver_UART(UART_HandleTypeDef* huartHandle, IRQn_Type irq, fifo_policy policyRX)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af02      	add	r7, sp, #8
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	460b      	mov	r3, r1
 8001546:	70fb      	strb	r3, [r7, #3]
 8001548:	4613      	mov	r3, r2
 800154a:	70bb      	strb	r3, [r7, #2]
    //scan the data structure to find a free position (or if the handle is already inserted)
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e0a6      	b.n	80016a0 <addDriver_UART+0x164>
    {
        //if it finds an occupied position
        if(_driverHandle_UART[handleIndex]._usageFlag == 1)
 8001552:	4a58      	ldr	r2, [pc, #352]	; (80016b4 <addDriver_UART+0x178>)
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800155a:	fb01 f303 	mul.w	r3, r1, r3
 800155e:	4413      	add	r3, r2
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	b2db      	uxtb	r3, r3
 8001564:	2b01      	cmp	r3, #1
 8001566:	d10e      	bne.n	8001586 <addDriver_UART+0x4a>
        {
            //if the handle is already inside the structure
            if(_driverHandle_UART[handleIndex]._huartHandle == huartHandle)
 8001568:	4a52      	ldr	r2, [pc, #328]	; (80016b4 <addDriver_UART+0x178>)
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001570:	fb01 f303 	mul.w	r3, r1, r3
 8001574:	4413      	add	r3, r2
 8001576:	3304      	adds	r3, #4
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	429a      	cmp	r2, r3
 800157e:	f040 808c 	bne.w	800169a <addDriver_UART+0x15e>
            {
                //error
                return 1; 
 8001582:	2301      	movs	r3, #1
 8001584:	e091      	b.n	80016aa <addDriver_UART+0x16e>
            }
        }
        else
        {
        	//disable the IRQ
        	uint32_t irqState=NVIC_GetEnableIRQ(irq);
 8001586:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff ff74 	bl	8001478 <__NVIC_GetEnableIRQ>
 8001590:	60b8      	str	r0, [r7, #8]
        	NVIC_DisableIRQ(irq);
 8001592:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff ff8e 	bl	80014b8 <__NVIC_DisableIRQ>

            //intialize the strcture for this handle
            _driverHandle_UART[handleIndex]._huartHandle = huartHandle;
 800159c:	4a45      	ldr	r2, [pc, #276]	; (80016b4 <addDriver_UART+0x178>)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80015a4:	fb01 f303 	mul.w	r3, r1, r3
 80015a8:	4413      	add	r3, r2
 80015aa:	3304      	adds	r3, #4
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	601a      	str	r2, [r3, #0]
            _driverHandle_UART[handleIndex]._rxQueueHandle = xQueueCreateStatic(SERIAL_RX_BUFF_LEN,1,(void*)&_driverHandle_UART[handleIndex]._rxQueueStorageBuffer,&_driverHandle_UART[handleIndex]._rxQueueBuffer);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f241 12a8 	movw	r2, #4520	; 0x11a8
 80015b6:	fb02 f303 	mul.w	r3, r2, r3
 80015ba:	3310      	adds	r3, #16
 80015bc:	4a3d      	ldr	r2, [pc, #244]	; (80016b4 <addDriver_UART+0x178>)
 80015be:	441a      	add	r2, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80015c6:	fb01 f303 	mul.w	r3, r1, r3
 80015ca:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80015ce:	4939      	ldr	r1, [pc, #228]	; (80016b4 <addDriver_UART+0x178>)
 80015d0:	440b      	add	r3, r1
 80015d2:	2100      	movs	r1, #0
 80015d4:	9100      	str	r1, [sp, #0]
 80015d6:	2101      	movs	r1, #1
 80015d8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80015dc:	f00d f846 	bl	800e66c <xQueueGenericCreateStatic>
 80015e0:	4602      	mov	r2, r0
 80015e2:	4934      	ldr	r1, [pc, #208]	; (80016b4 <addDriver_UART+0x178>)
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f241 10a8 	movw	r0, #4520	; 0x11a8
 80015ea:	fb00 f303 	mul.w	r3, r0, r3
 80015ee:	440b      	add	r3, r1
 80015f0:	330c      	adds	r3, #12
 80015f2:	601a      	str	r2, [r3, #0]
            _driverHandle_UART[handleIndex]._txQueueHandle = xQueueCreateStatic(SERIAL_TX_BUFF_LEN,1,(void*)&_driverHandle_UART[handleIndex]._txQueueStorageBuffer,&_driverHandle_UART[handleIndex]._txQueueBuffer);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f241 12a8 	movw	r2, #4520	; 0x11a8
 80015fa:	fb02 f303 	mul.w	r3, r2, r3
 80015fe:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001602:	4a2c      	ldr	r2, [pc, #176]	; (80016b4 <addDriver_UART+0x178>)
 8001604:	4413      	add	r3, r2
 8001606:	1d1a      	adds	r2, r3, #4
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800160e:	fb01 f303 	mul.w	r3, r1, r3
 8001612:	f503 538a 	add.w	r3, r3, #4416	; 0x1140
 8001616:	3318      	adds	r3, #24
 8001618:	4926      	ldr	r1, [pc, #152]	; (80016b4 <addDriver_UART+0x178>)
 800161a:	440b      	add	r3, r1
 800161c:	3304      	adds	r3, #4
 800161e:	2100      	movs	r1, #0
 8001620:	9100      	str	r1, [sp, #0]
 8001622:	2101      	movs	r1, #1
 8001624:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001628:	f00d f820 	bl	800e66c <xQueueGenericCreateStatic>
 800162c:	4602      	mov	r2, r0
 800162e:	4921      	ldr	r1, [pc, #132]	; (80016b4 <addDriver_UART+0x178>)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f241 10a8 	movw	r0, #4520	; 0x11a8
 8001636:	fb00 f303 	mul.w	r3, r0, r3
 800163a:	440b      	add	r3, r1
 800163c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001640:	601a      	str	r2, [r3, #0]
            _driverHandle_UART[handleIndex]._usageFlag = 1;
 8001642:	4a1c      	ldr	r2, [pc, #112]	; (80016b4 <addDriver_UART+0x178>)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800164a:	fb01 f303 	mul.w	r3, r1, r3
 800164e:	4413      	add	r3, r2
 8001650:	2201      	movs	r2, #1
 8001652:	701a      	strb	r2, [r3, #0]
            _driverHandle_UART[handleIndex]._policyRX = policyRX;
 8001654:	4a17      	ldr	r2, [pc, #92]	; (80016b4 <addDriver_UART+0x178>)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800165c:	fb01 f303 	mul.w	r3, r1, r3
 8001660:	4413      	add	r3, r2
 8001662:	f503 538d 	add.w	r3, r3, #4512	; 0x11a0
 8001666:	3304      	adds	r3, #4
 8001668:	78ba      	ldrb	r2, [r7, #2]
 800166a:	701a      	strb	r2, [r3, #0]

            HAL_UART_Receive_IT(huartHandle,&_driverHandle_UART[handleIndex]._rxByte,1);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001672:	fb02 f303 	mul.w	r3, r2, r3
 8001676:	4a0f      	ldr	r2, [pc, #60]	; (80016b4 <addDriver_UART+0x178>)
 8001678:	4413      	add	r3, r2
 800167a:	3301      	adds	r3, #1
 800167c:	2201      	movs	r2, #1
 800167e:	4619      	mov	r1, r3
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f00b fa7d 	bl	800cb80 <HAL_UART_Receive_IT>

            if(irqState) NVIC_EnableIRQ(irq);
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d004      	beq.n	8001696 <addDriver_UART+0x15a>
 800168c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff fed3 	bl	800143c <__NVIC_EnableIRQ>

            return 0;
 8001696:	2300      	movs	r3, #0
 8001698:	e007      	b.n	80016aa <addDriver_UART+0x16e>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	3301      	adds	r3, #1
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2b03      	cmp	r3, #3
 80016a4:	f67f af55 	bls.w	8001552 <addDriver_UART+0x16>
        }
    }
    return 1;
 80016a8:	2301      	movs	r3, #1
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200002fc 	.word	0x200002fc

080016b8 <receiveDriver_UART>:

uint32_t receiveDriver_UART(UART_HandleTypeDef* huartHandle, uint8_t* buff, uint32_t size){
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]

    if(size == 0) return 0;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d101      	bne.n	80016ce <receiveDriver_UART+0x16>
 80016ca:	2300      	movs	r3, #0
 80016cc:	e03f      	b.n	800174e <receiveDriver_UART+0x96>

    //scanning the array with the structures to find the handle
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
 80016d2:	e038      	b.n	8001746 <receiveDriver_UART+0x8e>
    {
        //if it finds the handle
        if((_driverHandle_UART[handleIndex]._usageFlag == 1) && (huartHandle == _driverHandle_UART[handleIndex]._huartHandle))
 80016d4:	4a20      	ldr	r2, [pc, #128]	; (8001758 <receiveDriver_UART+0xa0>)
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80016dc:	fb01 f303 	mul.w	r3, r1, r3
 80016e0:	4413      	add	r3, r2
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d12a      	bne.n	8001740 <receiveDriver_UART+0x88>
 80016ea:	4a1b      	ldr	r2, [pc, #108]	; (8001758 <receiveDriver_UART+0xa0>)
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80016f2:	fb01 f303 	mul.w	r3, r1, r3
 80016f6:	4413      	add	r3, r2
 80016f8:	3304      	adds	r3, #4
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d11e      	bne.n	8001740 <receiveDriver_UART+0x88>
        {
        	uint8_t rxNum=0;
 8001702:	2300      	movs	r3, #0
 8001704:	74fb      	strb	r3, [r7, #19]
        	while(rxNum<size && xQueueReceive(_driverHandle_UART[handleIndex]._rxQueueHandle,&buff[rxNum],0)==pdTRUE){
 8001706:	e002      	b.n	800170e <receiveDriver_UART+0x56>
        		rxNum++;
 8001708:	7cfb      	ldrb	r3, [r7, #19]
 800170a:	3301      	adds	r3, #1
 800170c:	74fb      	strb	r3, [r7, #19]
        	while(rxNum<size && xQueueReceive(_driverHandle_UART[handleIndex]._rxQueueHandle,&buff[rxNum],0)==pdTRUE){
 800170e:	7cfb      	ldrb	r3, [r7, #19]
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	429a      	cmp	r2, r3
 8001714:	d912      	bls.n	800173c <receiveDriver_UART+0x84>
 8001716:	4a10      	ldr	r2, [pc, #64]	; (8001758 <receiveDriver_UART+0xa0>)
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800171e:	fb01 f303 	mul.w	r3, r1, r3
 8001722:	4413      	add	r3, r2
 8001724:	330c      	adds	r3, #12
 8001726:	6818      	ldr	r0, [r3, #0]
 8001728:	7cfb      	ldrb	r3, [r7, #19]
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	4413      	add	r3, r2
 800172e:	2200      	movs	r2, #0
 8001730:	4619      	mov	r1, r3
 8001732:	f00d f9fd 	bl	800eb30 <xQueueReceive>
 8001736:	4603      	mov	r3, r0
 8001738:	2b01      	cmp	r3, #1
 800173a:	d0e5      	beq.n	8001708 <receiveDriver_UART+0x50>
        	}

            //0 bytes read
            return rxNum;
 800173c:	7cfb      	ldrb	r3, [r7, #19]
 800173e:	e006      	b.n	800174e <receiveDriver_UART+0x96>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	3301      	adds	r3, #1
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	2b03      	cmp	r3, #3
 800174a:	d9c3      	bls.n	80016d4 <receiveDriver_UART+0x1c>
            HAL_UART_Receive_IT(huartHandle,&_driverHandle_UART[handleIndex]._rxByte,1);
            //NVIC_EnableIRQ(_driverHandle_UART[handleIndex]._irq);

        }
    }
    return 0;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200002fc 	.word	0x200002fc

0800175c <sendDriver_UART>:

uint32_t sendDriver_UART(UART_HandleTypeDef* huartHandle,uint8_t* buff,uint32_t size){
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
	if(size == 0) return 0;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <sendDriver_UART+0x16>
 800176e:	2300      	movs	r3, #0
 8001770:	e0a0      	b.n	80018b4 <sendDriver_UART+0x158>

	//scanning the array with the structures to find the handle
	for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	e098      	b.n	80018aa <sendDriver_UART+0x14e>
	{
		//if it finds the handle
		if((_driverHandle_UART[handleIndex]._usageFlag == 1) && (huartHandle == _driverHandle_UART[handleIndex]._huartHandle))
 8001778:	4a50      	ldr	r2, [pc, #320]	; (80018bc <sendDriver_UART+0x160>)
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001780:	fb01 f303 	mul.w	r3, r1, r3
 8001784:	4413      	add	r3, r2
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b01      	cmp	r3, #1
 800178c:	f040 808a 	bne.w	80018a4 <sendDriver_UART+0x148>
 8001790:	4a4a      	ldr	r2, [pc, #296]	; (80018bc <sendDriver_UART+0x160>)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001798:	fb01 f303 	mul.w	r3, r1, r3
 800179c:	4413      	add	r3, r2
 800179e:	3304      	adds	r3, #4
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68fa      	ldr	r2, [r7, #12]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d17d      	bne.n	80018a4 <sendDriver_UART+0x148>
		{
			//inserting bytes inside queue
			uint8_t txNum=0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	74fb      	strb	r3, [r7, #19]
			while((txNum+1)<size && xQueueSendToBack(_driverHandle_UART[handleIndex]._txQueueHandle,&buff[txNum],0)==pdTRUE){
 80017ac:	e002      	b.n	80017b4 <sendDriver_UART+0x58>
				txNum++;
 80017ae:	7cfb      	ldrb	r3, [r7, #19]
 80017b0:	3301      	adds	r3, #1
 80017b2:	74fb      	strb	r3, [r7, #19]
			while((txNum+1)<size && xQueueSendToBack(_driverHandle_UART[handleIndex]._txQueueHandle,&buff[txNum],0)==pdTRUE){
 80017b4:	7cfb      	ldrb	r3, [r7, #19]
 80017b6:	3301      	adds	r3, #1
 80017b8:	461a      	mov	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4293      	cmp	r3, r2
 80017be:	d913      	bls.n	80017e8 <sendDriver_UART+0x8c>
 80017c0:	4a3e      	ldr	r2, [pc, #248]	; (80018bc <sendDriver_UART+0x160>)
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80017c8:	fb01 f303 	mul.w	r3, r1, r3
 80017cc:	4413      	add	r3, r2
 80017ce:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80017d2:	6818      	ldr	r0, [r3, #0]
 80017d4:	7cfb      	ldrb	r3, [r7, #19]
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	18d1      	adds	r1, r2, r3
 80017da:	2300      	movs	r3, #0
 80017dc:	2200      	movs	r2, #0
 80017de:	f00d f80d 	bl	800e7fc <xQueueGenericSend>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d0e2      	beq.n	80017ae <sendDriver_UART+0x52>
			}
			//if no transmission ongoing and pipe is not empty, start transmission now
            //disable the IRQ
        	NVIC_DisableIRQ(_driverHandle_UART[handleIndex]._irq);
 80017e8:	4a34      	ldr	r2, [pc, #208]	; (80018bc <sendDriver_UART+0x160>)
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80017f0:	fb01 f303 	mul.w	r3, r1, r3
 80017f4:	4413      	add	r3, r2
 80017f6:	3308      	adds	r3, #8
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	b25b      	sxtb	r3, r3
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fe5b 	bl	80014b8 <__NVIC_DisableIRQ>

			if(huartHandle->gState == HAL_UART_STATE_READY){
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001806:	2b20      	cmp	r3, #32
 8001808:	d126      	bne.n	8001858 <sendDriver_UART+0xfc>
				_driverHandle_UART[handleIndex]._txByte=buff[txNum];
 800180a:	7cfb      	ldrb	r3, [r7, #19]
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	4413      	add	r3, r2
 8001810:	7818      	ldrb	r0, [r3, #0]
 8001812:	4a2a      	ldr	r2, [pc, #168]	; (80018bc <sendDriver_UART+0x160>)
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800181a:	fb01 f303 	mul.w	r3, r1, r3
 800181e:	4413      	add	r3, r2
 8001820:	3302      	adds	r3, #2
 8001822:	4602      	mov	r2, r0
 8001824:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_IT(_driverHandle_UART[handleIndex]._huartHandle, &_driverHandle_UART[handleIndex]._txByte, 1); //try restarting transmit if not ongoing
 8001826:	4a25      	ldr	r2, [pc, #148]	; (80018bc <sendDriver_UART+0x160>)
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800182e:	fb01 f303 	mul.w	r3, r1, r3
 8001832:	4413      	add	r3, r2
 8001834:	3304      	adds	r3, #4
 8001836:	6818      	ldr	r0, [r3, #0]
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	f241 12a8 	movw	r2, #4520	; 0x11a8
 800183e:	fb02 f303 	mul.w	r3, r2, r3
 8001842:	4a1e      	ldr	r2, [pc, #120]	; (80018bc <sendDriver_UART+0x160>)
 8001844:	4413      	add	r3, r2
 8001846:	3302      	adds	r3, #2
 8001848:	2201      	movs	r2, #1
 800184a:	4619      	mov	r1, r3
 800184c:	f00b f92a 	bl	800caa4 <HAL_UART_Transmit_IT>
				txNum++;
 8001850:	7cfb      	ldrb	r3, [r7, #19]
 8001852:	3301      	adds	r3, #1
 8001854:	74fb      	strb	r3, [r7, #19]
 8001856:	e016      	b.n	8001886 <sendDriver_UART+0x12a>
			}else{
				if(xQueueSendToBack(_driverHandle_UART[handleIndex]._txQueueHandle,&buff[txNum],0)==pdTRUE){
 8001858:	4a18      	ldr	r2, [pc, #96]	; (80018bc <sendDriver_UART+0x160>)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001860:	fb01 f303 	mul.w	r3, r1, r3
 8001864:	4413      	add	r3, r2
 8001866:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800186a:	6818      	ldr	r0, [r3, #0]
 800186c:	7cfb      	ldrb	r3, [r7, #19]
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	18d1      	adds	r1, r2, r3
 8001872:	2300      	movs	r3, #0
 8001874:	2200      	movs	r2, #0
 8001876:	f00c ffc1 	bl	800e7fc <xQueueGenericSend>
 800187a:	4603      	mov	r3, r0
 800187c:	2b01      	cmp	r3, #1
 800187e:	d102      	bne.n	8001886 <sendDriver_UART+0x12a>
					txNum++;
 8001880:	7cfb      	ldrb	r3, [r7, #19]
 8001882:	3301      	adds	r3, #1
 8001884:	74fb      	strb	r3, [r7, #19]
                }
			}

            NVIC_EnableIRQ(_driverHandle_UART[handleIndex]._irq);
 8001886:	4a0d      	ldr	r2, [pc, #52]	; (80018bc <sendDriver_UART+0x160>)
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800188e:	fb01 f303 	mul.w	r3, r1, r3
 8001892:	4413      	add	r3, r2
 8001894:	3308      	adds	r3, #8
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	b25b      	sxtb	r3, r3
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fdce 	bl	800143c <__NVIC_EnableIRQ>

			return txNum;
 80018a0:	7cfb      	ldrb	r3, [r7, #19]
 80018a2:	e007      	b.n	80018b4 <sendDriver_UART+0x158>
	for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	3301      	adds	r3, #1
 80018a8:	617b      	str	r3, [r7, #20]
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	2b03      	cmp	r3, #3
 80018ae:	f67f af63 	bls.w	8001778 <sendDriver_UART+0x1c>
		}
	}

	return 0;
 80018b2:	2300      	movs	r3, #0
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	200002fc 	.word	0x200002fc

080018c0 <flushRXDriver_UART>:

void flushRXDriver_UART(UART_HandleTypeDef* huartHandle){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	//scanning the structure array
	for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 80018c8:	2300      	movs	r3, #0
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	e026      	b.n	800191c <flushRXDriver_UART+0x5c>
	{
		//if it finds the handle in the structure
		if(_driverHandle_UART[handleIndex]._usageFlag == 1 && huartHandle == _driverHandle_UART[handleIndex]._huartHandle)
 80018ce:	4a17      	ldr	r2, [pc, #92]	; (800192c <flushRXDriver_UART+0x6c>)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80018d6:	fb01 f303 	mul.w	r3, r1, r3
 80018da:	4413      	add	r3, r2
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d118      	bne.n	8001916 <flushRXDriver_UART+0x56>
 80018e4:	4a11      	ldr	r2, [pc, #68]	; (800192c <flushRXDriver_UART+0x6c>)
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80018ec:	fb01 f303 	mul.w	r3, r1, r3
 80018f0:	4413      	add	r3, r2
 80018f2:	3304      	adds	r3, #4
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d10c      	bne.n	8001916 <flushRXDriver_UART+0x56>
		{
			//flushing queue
			xQueueReset(_driverHandle_UART[handleIndex]._rxQueueHandle);
 80018fc:	4a0b      	ldr	r2, [pc, #44]	; (800192c <flushRXDriver_UART+0x6c>)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001904:	fb01 f303 	mul.w	r3, r1, r3
 8001908:	4413      	add	r3, r2
 800190a:	330c      	adds	r3, #12
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2100      	movs	r1, #0
 8001910:	4618      	mov	r0, r3
 8001912:	f00c fe43 	bl	800e59c <xQueueGenericReset>
	for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	3301      	adds	r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b03      	cmp	r3, #3
 8001920:	d9d5      	bls.n	80018ce <flushRXDriver_UART+0xe>
		}
	}
}
 8001922:	bf00      	nop
 8001924:	bf00      	nop
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	200002fc 	.word	0x200002fc

08001930 <HAL_UART_ErrorCallback>:
			xQueueReset(_driverHandle_UART[handleIndex]._txQueueHandle);
		}
	}
}

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huartHandle){
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
//scanning the array with the structures to find the handle

    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	e027      	b.n	800198e <HAL_UART_ErrorCallback+0x5e>
    {
        //if it finds the handle
        if((_driverHandle_UART[handleIndex]._usageFlag == 1) && (huartHandle == _driverHandle_UART[handleIndex]._huartHandle))
 800193e:	4a17      	ldr	r2, [pc, #92]	; (800199c <HAL_UART_ErrorCallback+0x6c>)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001946:	fb01 f303 	mul.w	r3, r1, r3
 800194a:	4413      	add	r3, r2
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	b2db      	uxtb	r3, r3
 8001950:	2b01      	cmp	r3, #1
 8001952:	d119      	bne.n	8001988 <HAL_UART_ErrorCallback+0x58>
 8001954:	4a11      	ldr	r2, [pc, #68]	; (800199c <HAL_UART_ErrorCallback+0x6c>)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f241 11a8 	movw	r1, #4520	; 0x11a8
 800195c:	fb01 f303 	mul.w	r3, r1, r3
 8001960:	4413      	add	r3, r2
 8001962:	3304      	adds	r3, #4
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	429a      	cmp	r2, r3
 800196a:	d10d      	bne.n	8001988 <HAL_UART_ErrorCallback+0x58>
        {
            HAL_UART_Receive_IT(huartHandle,&_driverHandle_UART[handleIndex]._rxByte,1);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001972:	fb02 f303 	mul.w	r3, r2, r3
 8001976:	4a09      	ldr	r2, [pc, #36]	; (800199c <HAL_UART_ErrorCallback+0x6c>)
 8001978:	4413      	add	r3, r2
 800197a:	3301      	adds	r3, #1
 800197c:	2201      	movs	r2, #1
 800197e:	4619      	mov	r1, r3
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f00b f8fd 	bl	800cb80 <HAL_UART_Receive_IT>
            return;
 8001986:	e006      	b.n	8001996 <HAL_UART_ErrorCallback+0x66>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	3301      	adds	r3, #1
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2b03      	cmp	r3, #3
 8001992:	d9d4      	bls.n	800193e <HAL_UART_ErrorCallback+0xe>
        }
    }
    return;
 8001994:	bf00      	nop
    
}
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	200002fc 	.word	0x200002fc

080019a0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
	//scanning the structure array
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 80019a8:	2300      	movs	r3, #0
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	e068      	b.n	8001a80 <HAL_UART_RxCpltCallback+0xe0>
    {
        //if it finds the handle in the structure
        if(_driverHandle_UART[handleIndex]._usageFlag == 1 && huart == _driverHandle_UART[handleIndex]._huartHandle)
 80019ae:	4a38      	ldr	r2, [pc, #224]	; (8001a90 <HAL_UART_RxCpltCallback+0xf0>)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80019b6:	fb01 f303 	mul.w	r3, r1, r3
 80019ba:	4413      	add	r3, r2
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d15a      	bne.n	8001a7a <HAL_UART_RxCpltCallback+0xda>
 80019c4:	4a32      	ldr	r2, [pc, #200]	; (8001a90 <HAL_UART_RxCpltCallback+0xf0>)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80019cc:	fb01 f303 	mul.w	r3, r1, r3
 80019d0:	4413      	add	r3, r2
 80019d2:	3304      	adds	r3, #4
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d14e      	bne.n	8001a7a <HAL_UART_RxCpltCallback+0xda>
        {
        	if(_driverHandle_UART[handleIndex]._policyRX==keep_new && xQueueIsQueueFullFromISR(_driverHandle_UART[handleIndex]._rxQueueHandle)){
 80019dc:	4a2c      	ldr	r2, [pc, #176]	; (8001a90 <HAL_UART_RxCpltCallback+0xf0>)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f241 11a8 	movw	r1, #4520	; 0x11a8
 80019e4:	fb01 f303 	mul.w	r3, r1, r3
 80019e8:	4413      	add	r3, r2
 80019ea:	f503 538d 	add.w	r3, r3, #4512	; 0x11a0
 80019ee:	3304      	adds	r3, #4
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d11d      	bne.n	8001a34 <HAL_UART_RxCpltCallback+0x94>
 80019f8:	4a25      	ldr	r2, [pc, #148]	; (8001a90 <HAL_UART_RxCpltCallback+0xf0>)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001a00:	fb01 f303 	mul.w	r3, r1, r3
 8001a04:	4413      	add	r3, r2
 8001a06:	330c      	adds	r3, #12
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f00d fb00 	bl	800f010 <xQueueIsQueueFullFromISR>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00e      	beq.n	8001a34 <HAL_UART_RxCpltCallback+0x94>
        		uint8_t c;
        		xQueueReceiveFromISR(_driverHandle_UART[handleIndex]._rxQueueHandle, &c, NULL);
 8001a16:	4a1e      	ldr	r2, [pc, #120]	; (8001a90 <HAL_UART_RxCpltCallback+0xf0>)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001a1e:	fb01 f303 	mul.w	r3, r1, r3
 8001a22:	4413      	add	r3, r2
 8001a24:	330c      	adds	r3, #12
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f107 010b 	add.w	r1, r7, #11
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f00d f95e 	bl	800ecf0 <xQueueReceiveFromISR>
        	}

            xQueueSendToBackFromISR(_driverHandle_UART[handleIndex]._rxQueueHandle,(void*)&_driverHandle_UART[handleIndex]._rxByte,NULL);
 8001a34:	4a16      	ldr	r2, [pc, #88]	; (8001a90 <HAL_UART_RxCpltCallback+0xf0>)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001a3c:	fb01 f303 	mul.w	r3, r1, r3
 8001a40:	4413      	add	r3, r2
 8001a42:	330c      	adds	r3, #12
 8001a44:	6818      	ldr	r0, [r3, #0]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001a4c:	fb02 f303 	mul.w	r3, r2, r3
 8001a50:	4a0f      	ldr	r2, [pc, #60]	; (8001a90 <HAL_UART_RxCpltCallback+0xf0>)
 8001a52:	4413      	add	r3, r2
 8001a54:	1c59      	adds	r1, r3, #1
 8001a56:	2300      	movs	r3, #0
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f00c ffcd 	bl	800e9f8 <xQueueGenericSendFromISR>

            //relaunching ISR
            HAL_UART_Receive_IT(huart,&_driverHandle_UART[handleIndex]._rxByte,1);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001a64:	fb02 f303 	mul.w	r3, r2, r3
 8001a68:	4a09      	ldr	r2, [pc, #36]	; (8001a90 <HAL_UART_RxCpltCallback+0xf0>)
 8001a6a:	4413      	add	r3, r2
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	2201      	movs	r2, #1
 8001a70:	4619      	mov	r1, r3
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f00b f884 	bl	800cb80 <HAL_UART_Receive_IT>

            return;
 8001a78:	e006      	b.n	8001a88 <HAL_UART_RxCpltCallback+0xe8>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2b03      	cmp	r3, #3
 8001a84:	d993      	bls.n	80019ae <HAL_UART_RxCpltCallback+0xe>
        }
    }
	return;
 8001a86:	bf00      	nop
}
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	200002fc 	.word	0x200002fc

08001a94 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	//scanning the structure array
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	e048      	b.n	8001b34 <HAL_UART_TxCpltCallback+0xa0>
    {
        //if it finds the handle in the structure
        if(_driverHandle_UART[handleIndex]._usageFlag == 1 && huart == _driverHandle_UART[handleIndex]._huartHandle)
 8001aa2:	4a28      	ldr	r2, [pc, #160]	; (8001b44 <HAL_UART_TxCpltCallback+0xb0>)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001aaa:	fb01 f303 	mul.w	r3, r1, r3
 8001aae:	4413      	add	r3, r2
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d13a      	bne.n	8001b2e <HAL_UART_TxCpltCallback+0x9a>
 8001ab8:	4a22      	ldr	r2, [pc, #136]	; (8001b44 <HAL_UART_TxCpltCallback+0xb0>)
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001ac0:	fb01 f303 	mul.w	r3, r1, r3
 8001ac4:	4413      	add	r3, r2
 8001ac6:	3304      	adds	r3, #4
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d12e      	bne.n	8001b2e <HAL_UART_TxCpltCallback+0x9a>
        {
            
			if(xQueueReceiveFromISR(_driverHandle_UART[handleIndex]._txQueueHandle,&_driverHandle_UART[handleIndex]._txByte,NULL)==pdTRUE){
 8001ad0:	4a1c      	ldr	r2, [pc, #112]	; (8001b44 <HAL_UART_TxCpltCallback+0xb0>)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001ad8:	fb01 f303 	mul.w	r3, r1, r3
 8001adc:	4413      	add	r3, r2
 8001ade:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001ae2:	6818      	ldr	r0, [r3, #0]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001aea:	fb02 f303 	mul.w	r3, r2, r3
 8001aee:	4a15      	ldr	r2, [pc, #84]	; (8001b44 <HAL_UART_TxCpltCallback+0xb0>)
 8001af0:	4413      	add	r3, r2
 8001af2:	3302      	adds	r3, #2
 8001af4:	2200      	movs	r2, #0
 8001af6:	4619      	mov	r1, r3
 8001af8:	f00d f8fa 	bl	800ecf0 <xQueueReceiveFromISR>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d11c      	bne.n	8001b3c <HAL_UART_TxCpltCallback+0xa8>
				HAL_UART_Transmit_IT(_driverHandle_UART[handleIndex]._huartHandle, &_driverHandle_UART[handleIndex]._txByte, 1);
 8001b02:	4a10      	ldr	r2, [pc, #64]	; (8001b44 <HAL_UART_TxCpltCallback+0xb0>)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f241 11a8 	movw	r1, #4520	; 0x11a8
 8001b0a:	fb01 f303 	mul.w	r3, r1, r3
 8001b0e:	4413      	add	r3, r2
 8001b10:	3304      	adds	r3, #4
 8001b12:	6818      	ldr	r0, [r3, #0]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f241 12a8 	movw	r2, #4520	; 0x11a8
 8001b1a:	fb02 f303 	mul.w	r3, r2, r3
 8001b1e:	4a09      	ldr	r2, [pc, #36]	; (8001b44 <HAL_UART_TxCpltCallback+0xb0>)
 8001b20:	4413      	add	r3, r2
 8001b22:	3302      	adds	r3, #2
 8001b24:	2201      	movs	r2, #1
 8001b26:	4619      	mov	r1, r3
 8001b28:	f00a ffbc 	bl	800caa4 <HAL_UART_Transmit_IT>
			}

            return;
 8001b2c:	e006      	b.n	8001b3c <HAL_UART_TxCpltCallback+0xa8>
    for(uint32_t handleIndex = 0; handleIndex < MAX_UART_HANDLE; handleIndex++)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	3301      	adds	r3, #1
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d9b3      	bls.n	8001aa2 <HAL_UART_TxCpltCallback+0xe>
        }
    }
	return;
 8001b3a:	e000      	b.n	8001b3e <HAL_UART_TxCpltCallback+0xaa>
            return;
 8001b3c:	bf00      	nop

}
 8001b3e:	3710      	adds	r7, #16
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	200002fc 	.word	0x200002fc

08001b48 <init_actuator_handler>:
//PWM freq puo variare tra 4Hz e 200Khz
//Duty cycle must be written in percentage in this function!!!
//dir = 1; -> FORWARD
//dir = 0; -> REVERSE
void init_actuator_handler(Actuator_struct *act,TIM_HandleTypeDef* htim,uint32_t pwm_channel1,uint32_t pwm_channel2,uint32_t pwm_freq,uint8_t duty_cycle)
{
 8001b48:	b5b0      	push	{r4, r5, r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
 8001b54:	603b      	str	r3, [r7, #0]
	act->htim=htim;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	601a      	str	r2, [r3, #0]
	act->pwm_channel1=pwm_channel1;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	609a      	str	r2, [r3, #8]
	act->pwm_channel2=pwm_channel2;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	60da      	str	r2, [r3, #12]
	act->duty_cycle = duty_cycle;
 8001b68:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b6c:	ee07 3a90 	vmov	s15, r3
 8001b70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	edc3 7a04 	vstr	s15, [r3, #16]
	act->dir = 1; //Initially FORWARD
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	751a      	strb	r2, [r3, #20]

	HAL_TIM_PWM_Stop(act->htim,pwm_channel1);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6879      	ldr	r1, [r7, #4]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f009 fee0 	bl	800b94c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(act->htim,pwm_channel2);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6839      	ldr	r1, [r7, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f009 feda 	bl	800b94c <HAL_TIM_PWM_Stop>

	if(pwm_freq > 200000)  pwm_freq = 200000;
 8001b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b9a:	4a9d      	ldr	r2, [pc, #628]	; (8001e10 <init_actuator_handler+0x2c8>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d902      	bls.n	8001ba6 <init_actuator_handler+0x5e>
 8001ba0:	4b9b      	ldr	r3, [pc, #620]	; (8001e10 <init_actuator_handler+0x2c8>)
 8001ba2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ba4:	e004      	b.n	8001bb0 <init_actuator_handler+0x68>
	else if(pwm_freq < 4) pwm_freq = 4;
 8001ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ba8:	2b03      	cmp	r3, #3
 8001baa:	d801      	bhi.n	8001bb0 <init_actuator_handler+0x68>
 8001bac:	2304      	movs	r3, #4
 8001bae:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t prescaler = (40000000 / (pwm_freq * (act->htim->Init.Period + 1))) - 1;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bba:	fb02 f303 	mul.w	r3, r2, r3
 8001bbe:	4a95      	ldr	r2, [pc, #596]	; (8001e14 <init_actuator_handler+0x2cc>)
 8001bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	617b      	str	r3, [r7, #20]

	// Aggiornare il prescaler
	__HAL_TIM_SET_PRESCALER(act->htim, prescaler);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	629a      	str	r2, [r3, #40]	; 0x28


	uint32_t update_value = (uint32_t)roundf((float)(act->htim->Instance->ARR) * ((100-act->duty_cycle) * 0.01));
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bda:	ee07 3a90 	vmov	s15, r3
 8001bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001be2:	ee17 0a90 	vmov	r0, s15
 8001be6:	f7fe fcb7 	bl	8000558 <__aeabi_f2d>
 8001bea:	4604      	mov	r4, r0
 8001bec:	460d      	mov	r5, r1
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	edd3 7a04 	vldr	s15, [r3, #16]
 8001bf4:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001e18 <init_actuator_handler+0x2d0>
 8001bf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bfc:	ee17 0a90 	vmov	r0, s15
 8001c00:	f7fe fcaa 	bl	8000558 <__aeabi_f2d>
 8001c04:	a380      	add	r3, pc, #512	; (adr r3, 8001e08 <init_actuator_handler+0x2c0>)
 8001c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0a:	f7fe fcfd 	bl	8000608 <__aeabi_dmul>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	460b      	mov	r3, r1
 8001c12:	4620      	mov	r0, r4
 8001c14:	4629      	mov	r1, r5
 8001c16:	f7fe fcf7 	bl	8000608 <__aeabi_dmul>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	4610      	mov	r0, r2
 8001c20:	4619      	mov	r1, r3
 8001c22:	f7fe ffc9 	bl	8000bb8 <__aeabi_d2f>
 8001c26:	4603      	mov	r3, r0
 8001c28:	ee00 3a10 	vmov	s0, r3
 8001c2c:	f011 fc68 	bl	8013500 <roundf>
 8001c30:	eef0 7a40 	vmov.f32	s15, s0
 8001c34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c38:	ee17 3a90 	vmov	r3, s15
 8001c3c:	613b      	str	r3, [r7, #16]
	//if(update_value > act->htim->Instance->ARR)	update_value = act->htim->Instance->ARR;
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel1, (uint32_t)(roundf(act->htim->Instance->ARR)));
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d110      	bne.n	8001c68 <init_actuator_handler+0x120>
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c4e:	ee07 3a90 	vmov	s15, r3
 8001c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c60:	ee17 2a90 	vmov	r2, s15
 8001c64:	635a      	str	r2, [r3, #52]	; 0x34
 8001c66:	e063      	b.n	8001d30 <init_actuator_handler+0x1e8>
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	2b04      	cmp	r3, #4
 8001c6e:	d110      	bne.n	8001c92 <init_actuator_handler+0x14a>
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c78:	ee07 3a90 	vmov	s15, r3
 8001c7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c8a:	ee17 3a90 	vmov	r3, s15
 8001c8e:	6393      	str	r3, [r2, #56]	; 0x38
 8001c90:	e04e      	b.n	8001d30 <init_actuator_handler+0x1e8>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2b08      	cmp	r3, #8
 8001c98:	d110      	bne.n	8001cbc <init_actuator_handler+0x174>
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca2:	ee07 3a90 	vmov	s15, r3
 8001ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cb4:	ee17 3a90 	vmov	r3, s15
 8001cb8:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001cba:	e039      	b.n	8001d30 <init_actuator_handler+0x1e8>
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	2b0c      	cmp	r3, #12
 8001cc2:	d110      	bne.n	8001ce6 <init_actuator_handler+0x19e>
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ccc:	ee07 3a90 	vmov	s15, r3
 8001cd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cde:	ee17 3a90 	vmov	r3, s15
 8001ce2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce4:	e024      	b.n	8001d30 <init_actuator_handler+0x1e8>
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	2b10      	cmp	r3, #16
 8001cec:	d110      	bne.n	8001d10 <init_actuator_handler+0x1c8>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf6:	ee07 3a90 	vmov	s15, r3
 8001cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d08:	ee17 3a90 	vmov	r3, s15
 8001d0c:	6593      	str	r3, [r2, #88]	; 0x58
 8001d0e:	e00f      	b.n	8001d30 <init_actuator_handler+0x1e8>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d18:	ee07 3a90 	vmov	s15, r3
 8001d1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d2a:	ee17 3a90 	vmov	r3, s15
 8001d2e:	65d3      	str	r3, [r2, #92]	; 0x5c
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d10d      	bne.n	8001d54 <init_actuator_handler+0x20c>
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	ee07 3a90 	vmov	s15, r3
 8001d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d4c:	ee17 2a90 	vmov	r2, s15
 8001d50:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001d52:	e054      	b.n	8001dfe <init_actuator_handler+0x2b6>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	2b04      	cmp	r3, #4
 8001d5a:	d10d      	bne.n	8001d78 <init_actuator_handler+0x230>
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	ee07 3a90 	vmov	s15, r3
 8001d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d70:	ee17 3a90 	vmov	r3, s15
 8001d74:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001d76:	e042      	b.n	8001dfe <init_actuator_handler+0x2b6>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	2b08      	cmp	r3, #8
 8001d7e:	d10d      	bne.n	8001d9c <init_actuator_handler+0x254>
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	ee07 3a90 	vmov	s15, r3
 8001d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d94:	ee17 3a90 	vmov	r3, s15
 8001d98:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001d9a:	e030      	b.n	8001dfe <init_actuator_handler+0x2b6>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	2b0c      	cmp	r3, #12
 8001da2:	d10d      	bne.n	8001dc0 <init_actuator_handler+0x278>
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	ee07 3a90 	vmov	s15, r3
 8001daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001db8:	ee17 3a90 	vmov	r3, s15
 8001dbc:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001dbe:	e01e      	b.n	8001dfe <init_actuator_handler+0x2b6>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	2b10      	cmp	r3, #16
 8001dc6:	d10d      	bne.n	8001de4 <init_actuator_handler+0x29c>
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	ee07 3a90 	vmov	s15, r3
 8001dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ddc:	ee17 3a90 	vmov	r3, s15
 8001de0:	6593      	str	r3, [r2, #88]	; 0x58
}
 8001de2:	e00c      	b.n	8001dfe <init_actuator_handler+0x2b6>
	__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	ee07 3a90 	vmov	s15, r3
 8001dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001df8:	ee17 3a90 	vmov	r3, s15
 8001dfc:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001dfe:	bf00      	nop
 8001e00:	3718      	adds	r7, #24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bdb0      	pop	{r4, r5, r7, pc}
 8001e06:	bf00      	nop
 8001e08:	47ae147b 	.word	0x47ae147b
 8001e0c:	3f847ae1 	.word	0x3f847ae1
 8001e10:	00030d40 	.word	0x00030d40
 8001e14:	02625a00 	.word	0x02625a00
 8001e18:	42c80000 	.word	0x42c80000
 8001e1c:	00000000 	.word	0x00000000

08001e20 <get_actuator_current>:

void get_actuator_current(ADC_HandleTypeDef *hadc,volatile float voltagebuf[],volatile float currentbuf[],uint8_t Channels_mask[])
{
 8001e20:	b590      	push	{r4, r7, lr}
 8001e22:	b089      	sub	sp, #36	; 0x24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
 8001e2c:	603b      	str	r3, [r7, #0]
	volatile uint16_t adc_raw[NUM_DRIVERS];
	if(Channels_mask[0] == 1)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d13e      	bne.n	8001eb4 <get_actuator_current+0x94>
	{
		ADC_Select_CH1(hadc);
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	f000 fbf0 	bl	800261c <ADC_Select_CH1>
		HAL_ADC_Start(hadc);
 8001e3c:	68f8      	ldr	r0, [r7, #12]
 8001e3e:	f005 ff01 	bl	8007c44 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8001e42:	210a      	movs	r1, #10
 8001e44:	68f8      	ldr	r0, [r7, #12]
 8001e46:	f005 ff93 	bl	8007d70 <HAL_ADC_PollForConversion>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d002      	beq.n	8001e56 <get_actuator_current+0x36>
		{
			Error_Handler();
 8001e50:	f002 fdba 	bl	80049c8 <Error_Handler>
 8001e54:	e02b      	b.n	8001eae <get_actuator_current+0x8e>
		}
		else
		{
			adc_raw[0] = HAL_ADC_GetValue(hadc);
 8001e56:	68f8      	ldr	r0, [r7, #12]
 8001e58:	f006 f819 	bl	8007e8e <HAL_ADC_GetValue>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	82bb      	strh	r3, [r7, #20]
			voltagebuf[0] = (volatile float)adc_raw[0] * (3.3/(pow(2,12) - 1));
 8001e62:	8abb      	ldrh	r3, [r7, #20]
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	ee07 3a90 	vmov	s15, r3
 8001e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e6e:	ee17 0a90 	vmov	r0, s15
 8001e72:	f7fe fb71 	bl	8000558 <__aeabi_f2d>
 8001e76:	a3a2      	add	r3, pc, #648	; (adr r3, 8002100 <get_actuator_current+0x2e0>)
 8001e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7c:	f7fe fbc4 	bl	8000608 <__aeabi_dmul>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	4610      	mov	r0, r2
 8001e86:	4619      	mov	r1, r3
 8001e88:	f7fe fe96 	bl	8000bb8 <__aeabi_d2f>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	601a      	str	r2, [r3, #0]
			currentbuf[0] = (volatile float)(voltagebuf[0]/(Rsense[0]*Aipropri));
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	edd3 6a00 	vldr	s13, [r3]
 8001e98:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8002108 <get_actuator_current+0x2e8>
 8001e9c:	eddf 7a9b 	vldr	s15, [pc, #620]	; 800210c <get_actuator_current+0x2ec>
 8001ea0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 1 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[0],voltagebuf[0],currentbuf[0]);
#endif
		}
		HAL_ADC_Stop(hadc);
 8001eae:	68f8      	ldr	r0, [r7, #12]
 8001eb0:	f005 ff2b 	bl	8007d0a <HAL_ADC_Stop>
	}
	if(Channels_mask[1] == 1)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d141      	bne.n	8001f42 <get_actuator_current+0x122>
	{
		ADC_Select_CH2(hadc);
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f000 fbd4 	bl	800266c <ADC_Select_CH2>
		HAL_ADC_Start(hadc);
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f005 febd 	bl	8007c44 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8001eca:	210a      	movs	r1, #10
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f005 ff4f 	bl	8007d70 <HAL_ADC_PollForConversion>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d002      	beq.n	8001ede <get_actuator_current+0xbe>
		{
			Error_Handler();
 8001ed8:	f002 fd76 	bl	80049c8 <Error_Handler>
 8001edc:	e02e      	b.n	8001f3c <get_actuator_current+0x11c>
		}
		else
		{
			adc_raw[1] = HAL_ADC_GetValue(hadc);
 8001ede:	68f8      	ldr	r0, [r7, #12]
 8001ee0:	f005 ffd5 	bl	8007e8e <HAL_ADC_GetValue>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	82fb      	strh	r3, [r7, #22]
			voltagebuf[1] = (volatile float)adc_raw[1] * (3.3/(pow(2,12) - 1));
 8001eea:	8afb      	ldrh	r3, [r7, #22]
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	ee07 3a90 	vmov	s15, r3
 8001ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ef6:	ee17 0a90 	vmov	r0, s15
 8001efa:	f7fe fb2d 	bl	8000558 <__aeabi_f2d>
 8001efe:	a380      	add	r3, pc, #512	; (adr r3, 8002100 <get_actuator_current+0x2e0>)
 8001f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f04:	f7fe fb80 	bl	8000608 <__aeabi_dmul>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	4610      	mov	r0, r2
 8001f0e:	4619      	mov	r1, r3
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	1d1c      	adds	r4, r3, #4
 8001f14:	f7fe fe50 	bl	8000bb8 <__aeabi_d2f>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	6023      	str	r3, [r4, #0]
			currentbuf[1] = (volatile float)(voltagebuf[1]/(Rsense[1]*Aipropri));
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	3304      	adds	r3, #4
 8001f20:	edd3 6a00 	vldr	s13, [r3]
 8001f24:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8002110 <get_actuator_current+0x2f0>
 8001f28:	eddf 7a78 	vldr	s15, [pc, #480]	; 800210c <get_actuator_current+0x2ec>
 8001f2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3304      	adds	r3, #4
 8001f34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f38:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 2 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[1],voltagebuf[1],currentbuf[1]);
#endif
		}
		HAL_ADC_Stop(hadc);
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	f005 fee4 	bl	8007d0a <HAL_ADC_Stop>
	}
	if(Channels_mask[2] == 1)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	3302      	adds	r3, #2
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d142      	bne.n	8001fd2 <get_actuator_current+0x1b2>
	{
		ADC_Select_CH3(hadc);
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f000 fbb5 	bl	80026bc <ADC_Select_CH3>
		HAL_ADC_Start(hadc);
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f005 fe76 	bl	8007c44 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8001f58:	210a      	movs	r1, #10
 8001f5a:	68f8      	ldr	r0, [r7, #12]
 8001f5c:	f005 ff08 	bl	8007d70 <HAL_ADC_PollForConversion>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <get_actuator_current+0x14c>
		{
			Error_Handler();
 8001f66:	f002 fd2f 	bl	80049c8 <Error_Handler>
 8001f6a:	e02f      	b.n	8001fcc <get_actuator_current+0x1ac>
		}
		else
		{
			adc_raw[2] = HAL_ADC_GetValue(hadc);
 8001f6c:	68f8      	ldr	r0, [r7, #12]
 8001f6e:	f005 ff8e 	bl	8007e8e <HAL_ADC_GetValue>
 8001f72:	4603      	mov	r3, r0
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	833b      	strh	r3, [r7, #24]
			voltagebuf[2] = (volatile float)adc_raw[2] * (3.3/(pow(2,12) - 1));
 8001f78:	8b3b      	ldrh	r3, [r7, #24]
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	ee07 3a90 	vmov	s15, r3
 8001f80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f84:	ee17 0a90 	vmov	r0, s15
 8001f88:	f7fe fae6 	bl	8000558 <__aeabi_f2d>
 8001f8c:	a35c      	add	r3, pc, #368	; (adr r3, 8002100 <get_actuator_current+0x2e0>)
 8001f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f92:	f7fe fb39 	bl	8000608 <__aeabi_dmul>
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	4610      	mov	r0, r2
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	f103 0408 	add.w	r4, r3, #8
 8001fa4:	f7fe fe08 	bl	8000bb8 <__aeabi_d2f>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	6023      	str	r3, [r4, #0]
			currentbuf[2] = (volatile float)(voltagebuf[2]/(Rsense[2]*Aipropri));
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	3308      	adds	r3, #8
 8001fb0:	edd3 6a00 	vldr	s13, [r3]
 8001fb4:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8002114 <get_actuator_current+0x2f4>
 8001fb8:	eddf 7a54 	vldr	s15, [pc, #336]	; 800210c <get_actuator_current+0x2ec>
 8001fbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3308      	adds	r3, #8
 8001fc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fc8:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 3 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[2],voltagebuf[2],currentbuf[2]);
#endif
		}
		HAL_ADC_Stop(hadc);
 8001fcc:	68f8      	ldr	r0, [r7, #12]
 8001fce:	f005 fe9c 	bl	8007d0a <HAL_ADC_Stop>
	}
	if(Channels_mask[3] == 1)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	3303      	adds	r3, #3
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d142      	bne.n	8002062 <get_actuator_current+0x242>
	{
		ADC_Select_CH4(hadc);
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f000 fb95 	bl	800270c <ADC_Select_CH4>
		HAL_ADC_Start(hadc);
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f005 fe2e 	bl	8007c44 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8001fe8:	210a      	movs	r1, #10
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f005 fec0 	bl	8007d70 <HAL_ADC_PollForConversion>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d002      	beq.n	8001ffc <get_actuator_current+0x1dc>
		{
			Error_Handler();
 8001ff6:	f002 fce7 	bl	80049c8 <Error_Handler>
 8001ffa:	e02f      	b.n	800205c <get_actuator_current+0x23c>
		}
		else
		{
			adc_raw[3] = HAL_ADC_GetValue(hadc);
 8001ffc:	68f8      	ldr	r0, [r7, #12]
 8001ffe:	f005 ff46 	bl	8007e8e <HAL_ADC_GetValue>
 8002002:	4603      	mov	r3, r0
 8002004:	b29b      	uxth	r3, r3
 8002006:	837b      	strh	r3, [r7, #26]
			voltagebuf[3] = (volatile float)adc_raw[3] * (3.3/(pow(2,12) - 1));
 8002008:	8b7b      	ldrh	r3, [r7, #26]
 800200a:	b29b      	uxth	r3, r3
 800200c:	ee07 3a90 	vmov	s15, r3
 8002010:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002014:	ee17 0a90 	vmov	r0, s15
 8002018:	f7fe fa9e 	bl	8000558 <__aeabi_f2d>
 800201c:	a338      	add	r3, pc, #224	; (adr r3, 8002100 <get_actuator_current+0x2e0>)
 800201e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002022:	f7fe faf1 	bl	8000608 <__aeabi_dmul>
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	4610      	mov	r0, r2
 800202c:	4619      	mov	r1, r3
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	f103 040c 	add.w	r4, r3, #12
 8002034:	f7fe fdc0 	bl	8000bb8 <__aeabi_d2f>
 8002038:	4603      	mov	r3, r0
 800203a:	6023      	str	r3, [r4, #0]
			currentbuf[3] = (volatile float)(voltagebuf[3]/(Rsense[3]*Aipropri));
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	330c      	adds	r3, #12
 8002040:	edd3 6a00 	vldr	s13, [r3]
 8002044:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002118 <get_actuator_current+0x2f8>
 8002048:	eddf 7a30 	vldr	s15, [pc, #192]	; 800210c <get_actuator_current+0x2ec>
 800204c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	330c      	adds	r3, #12
 8002054:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002058:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 4 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[3],voltagebuf[3],currentbuf[3]);
#endif
		}
		HAL_ADC_Stop(hadc);
 800205c:	68f8      	ldr	r0, [r7, #12]
 800205e:	f005 fe54 	bl	8007d0a <HAL_ADC_Stop>
	}
	if(Channels_mask[4] == 1)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	3304      	adds	r3, #4
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d142      	bne.n	80020f2 <get_actuator_current+0x2d2>
	{
		ADC_Select_CH16(hadc);
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f000 fb75 	bl	800275c <ADC_Select_CH16>
		HAL_ADC_Start(hadc);
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f005 fde6 	bl	8007c44 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(hadc,10) != HAL_OK)
 8002078:	210a      	movs	r1, #10
 800207a:	68f8      	ldr	r0, [r7, #12]
 800207c:	f005 fe78 	bl	8007d70 <HAL_ADC_PollForConversion>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d002      	beq.n	800208c <get_actuator_current+0x26c>
		{
			Error_Handler();
 8002086:	f002 fc9f 	bl	80049c8 <Error_Handler>
 800208a:	e02f      	b.n	80020ec <get_actuator_current+0x2cc>
		}
		else
		{
			adc_raw[4] = HAL_ADC_GetValue(hadc);
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f005 fefe 	bl	8007e8e <HAL_ADC_GetValue>
 8002092:	4603      	mov	r3, r0
 8002094:	b29b      	uxth	r3, r3
 8002096:	83bb      	strh	r3, [r7, #28]
			voltagebuf[4] = (volatile float)adc_raw[4] * (3.3/(pow(2,12) - 1));
 8002098:	8bbb      	ldrh	r3, [r7, #28]
 800209a:	b29b      	uxth	r3, r3
 800209c:	ee07 3a90 	vmov	s15, r3
 80020a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020a4:	ee17 0a90 	vmov	r0, s15
 80020a8:	f7fe fa56 	bl	8000558 <__aeabi_f2d>
 80020ac:	a314      	add	r3, pc, #80	; (adr r3, 8002100 <get_actuator_current+0x2e0>)
 80020ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b2:	f7fe faa9 	bl	8000608 <__aeabi_dmul>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	4610      	mov	r0, r2
 80020bc:	4619      	mov	r1, r3
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	f103 0410 	add.w	r4, r3, #16
 80020c4:	f7fe fd78 	bl	8000bb8 <__aeabi_d2f>
 80020c8:	4603      	mov	r3, r0
 80020ca:	6023      	str	r3, [r4, #0]
			currentbuf[4] = (volatile float)(voltagebuf[4]/(Rsense[4]*Aipropri));
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	3310      	adds	r3, #16
 80020d0:	edd3 6a00 	vldr	s13, [r3]
 80020d4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800211c <get_actuator_current+0x2fc>
 80020d8:	eddf 7a0c 	vldr	s15, [pc, #48]	; 800210c <get_actuator_current+0x2ec>
 80020dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3310      	adds	r3, #16
 80020e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020e8:	edc3 7a00 	vstr	s15, [r3]
#if enable_printf
			printf("Channel 16 digits: %d,voltage value:  %f v, current value: %f A \n",adc_raw[4],voltagebuf[4],currentbuf[4]);
#endif
		}
		HAL_ADC_Stop(hadc);
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f005 fe0c 	bl	8007d0a <HAL_ADC_Stop>
	}
}
 80020f2:	bf00      	nop
 80020f4:	3724      	adds	r7, #36	; 0x24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd90      	pop	{r4, r7, pc}
 80020fa:	bf00      	nop
 80020fc:	f3af 8000 	nop.w
 8002100:	e734d9b4 	.word	0xe734d9b4
 8002104:	3f4a680c 	.word	0x3f4a680c
 8002108:	44f70000 	.word	0x44f70000
 800210c:	3ace703b 	.word	0x3ace703b
 8002110:	44fd8000 	.word	0x44fd8000
 8002114:	44f54000 	.word	0x44f54000
 8002118:	44f90000 	.word	0x44f90000
 800211c:	44f68000 	.word	0x44f68000

08002120 <update_duty_dir>:

//Duty cycle must be written in percentage in this function!!!
void update_duty_dir(Actuator_struct *act,float duty,bool dir)
{
 8002120:	b5b0      	push	{r4, r5, r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	ed87 0a02 	vstr	s0, [r7, #8]
 800212c:	460b      	mov	r3, r1
 800212e:	71fb      	strb	r3, [r7, #7]
	if(duty!=0)
 8002130:	edd7 7a02 	vldr	s15, [r7, #8]
 8002134:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213c:	f000 8227 	beq.w	800258e <update_duty_dir+0x46e>
	{
		if(duty < 0) duty = duty *-1;
 8002140:	edd7 7a02 	vldr	s15, [r7, #8]
 8002144:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800214c:	d505      	bpl.n	800215a <update_duty_dir+0x3a>
 800214e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002152:	eef1 7a67 	vneg.f32	s15, s15
 8002156:	edc7 7a02 	vstr	s15, [r7, #8]
		act->duty_cycle = duty;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	68ba      	ldr	r2, [r7, #8]
 800215e:	611a      	str	r2, [r3, #16]
		/* The duty cycle value is a percentage of the reload register value (ARR). Rounding is used.*/
		uint32_t update_value = (uint32_t)roundf((float)(act->htim->Instance->ARR) * (duty * 0.01));
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002168:	ee07 3a90 	vmov	s15, r3
 800216c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002170:	ee17 0a90 	vmov	r0, s15
 8002174:	f7fe f9f0 	bl	8000558 <__aeabi_f2d>
 8002178:	4604      	mov	r4, r0
 800217a:	460d      	mov	r5, r1
 800217c:	68b8      	ldr	r0, [r7, #8]
 800217e:	f7fe f9eb 	bl	8000558 <__aeabi_f2d>
 8002182:	a3bd      	add	r3, pc, #756	; (adr r3, 8002478 <update_duty_dir+0x358>)
 8002184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002188:	f7fe fa3e 	bl	8000608 <__aeabi_dmul>
 800218c:	4602      	mov	r2, r0
 800218e:	460b      	mov	r3, r1
 8002190:	4620      	mov	r0, r4
 8002192:	4629      	mov	r1, r5
 8002194:	f7fe fa38 	bl	8000608 <__aeabi_dmul>
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	4610      	mov	r0, r2
 800219e:	4619      	mov	r1, r3
 80021a0:	f7fe fd0a 	bl	8000bb8 <__aeabi_d2f>
 80021a4:	4603      	mov	r3, r0
 80021a6:	ee00 3a10 	vmov	s0, r3
 80021aa:	f011 f9a9 	bl	8013500 <roundf>
 80021ae:	eef0 7a40 	vmov.f32	s15, s0
 80021b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021b6:	ee17 3a90 	vmov	r3, s15
 80021ba:	617b      	str	r3, [r7, #20]

		/*In case of the dutyCycle being calculated is higher than the reload register, fix it to the reload register*/
		if(update_value > act->htim->Instance->ARR)	update_value = act->htim->Instance->ARR;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d904      	bls.n	80021d4 <update_duty_dir+0xb4>
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d2:	617b      	str	r3, [r7, #20]

		if(dir)
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	f000 80e7 	beq.w	80023aa <update_duty_dir+0x28a>
		{
			//IN1 -> 100% PWM
			//IN2 -> Duty Cycle PWM
			act->dir = 1; //REVERSE->FORWARD
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2201      	movs	r2, #1
 80021e0:	751a      	strb	r2, [r3, #20]
			printf("Change of direction: FORWARD!!!!!!! \n");
 80021e2:	48a3      	ldr	r0, [pc, #652]	; (8002470 <update_duty_dir+0x350>)
 80021e4:	f00f f9d0 	bl	8011588 <puts>
			/*Assign the new value of duty cycle to the capture compare register.*/
			//IN1
			__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel1, (uint32_t)(roundf(act->htim->Instance->ARR)));
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d110      	bne.n	8002212 <update_duty_dir+0xf2>
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f8:	ee07 3a90 	vmov	s15, r3
 80021fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800220a:	ee17 2a90 	vmov	r2, s15
 800220e:	635a      	str	r2, [r3, #52]	; 0x34
 8002210:	e063      	b.n	80022da <update_duty_dir+0x1ba>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	2b04      	cmp	r3, #4
 8002218:	d110      	bne.n	800223c <update_duty_dir+0x11c>
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002222:	ee07 3a90 	vmov	s15, r3
 8002226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002234:	ee17 3a90 	vmov	r3, s15
 8002238:	6393      	str	r3, [r2, #56]	; 0x38
 800223a:	e04e      	b.n	80022da <update_duty_dir+0x1ba>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	2b08      	cmp	r3, #8
 8002242:	d110      	bne.n	8002266 <update_duty_dir+0x146>
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224c:	ee07 3a90 	vmov	s15, r3
 8002250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800225e:	ee17 3a90 	vmov	r3, s15
 8002262:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002264:	e039      	b.n	80022da <update_duty_dir+0x1ba>
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	2b0c      	cmp	r3, #12
 800226c:	d110      	bne.n	8002290 <update_duty_dir+0x170>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002276:	ee07 3a90 	vmov	s15, r3
 800227a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002288:	ee17 3a90 	vmov	r3, s15
 800228c:	6413      	str	r3, [r2, #64]	; 0x40
 800228e:	e024      	b.n	80022da <update_duty_dir+0x1ba>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	2b10      	cmp	r3, #16
 8002296:	d110      	bne.n	80022ba <update_duty_dir+0x19a>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a0:	ee07 3a90 	vmov	s15, r3
 80022a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022b2:	ee17 3a90 	vmov	r3, s15
 80022b6:	6593      	str	r3, [r2, #88]	; 0x58
 80022b8:	e00f      	b.n	80022da <update_duty_dir+0x1ba>
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c2:	ee07 3a90 	vmov	s15, r3
 80022c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022d4:	ee17 3a90 	vmov	r3, s15
 80022d8:	65d3      	str	r3, [r2, #92]	; 0x5c
			//IN2
			__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10d      	bne.n	80022fe <update_duty_dir+0x1de>
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	ee07 3a90 	vmov	s15, r3
 80022e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022f6:	ee17 2a90 	vmov	r2, s15
 80022fa:	635a      	str	r2, [r3, #52]	; 0x34
	{
		printf("Error: Duty Cycle value is not a correct value !!!!!!! \n");
	}


}
 80022fc:	e14b      	b.n	8002596 <update_duty_dir+0x476>
			__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(update_value)));
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	2b04      	cmp	r3, #4
 8002304:	d10d      	bne.n	8002322 <update_duty_dir+0x202>
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	ee07 3a90 	vmov	s15, r3
 800230c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800231a:	ee17 3a90 	vmov	r3, s15
 800231e:	6393      	str	r3, [r2, #56]	; 0x38
 8002320:	e139      	b.n	8002596 <update_duty_dir+0x476>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	2b08      	cmp	r3, #8
 8002328:	d10d      	bne.n	8002346 <update_duty_dir+0x226>
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	ee07 3a90 	vmov	s15, r3
 8002330:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800233e:	ee17 3a90 	vmov	r3, s15
 8002342:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002344:	e127      	b.n	8002596 <update_duty_dir+0x476>
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	2b0c      	cmp	r3, #12
 800234c:	d10d      	bne.n	800236a <update_duty_dir+0x24a>
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	ee07 3a90 	vmov	s15, r3
 8002354:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002362:	ee17 3a90 	vmov	r3, s15
 8002366:	6413      	str	r3, [r2, #64]	; 0x40
 8002368:	e115      	b.n	8002596 <update_duty_dir+0x476>
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b10      	cmp	r3, #16
 8002370:	d10d      	bne.n	800238e <update_duty_dir+0x26e>
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	ee07 3a90 	vmov	s15, r3
 8002378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002386:	ee17 3a90 	vmov	r3, s15
 800238a:	6593      	str	r3, [r2, #88]	; 0x58
 800238c:	e103      	b.n	8002596 <update_duty_dir+0x476>
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	ee07 3a90 	vmov	s15, r3
 8002394:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023a2:	ee17 3a90 	vmov	r3, s15
 80023a6:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 80023a8:	e0f5      	b.n	8002596 <update_duty_dir+0x476>
			act->dir = 0;	//FORWARD->REVERSE
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	751a      	strb	r2, [r3, #20]
			printf("Change of direction: REVERSE!!!!!!! \n");
 80023b0:	4830      	ldr	r0, [pc, #192]	; (8002474 <update_duty_dir+0x354>)
 80023b2:	f00f f8e9 	bl	8011588 <puts>
			__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel1, (uint32_t)(roundf(update_value)));
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d10d      	bne.n	80023da <update_duty_dir+0x2ba>
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	ee07 3a90 	vmov	s15, r3
 80023c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023d2:	ee17 2a90 	vmov	r2, s15
 80023d6:	635a      	str	r2, [r3, #52]	; 0x34
 80023d8:	e05f      	b.n	800249a <update_duty_dir+0x37a>
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	2b04      	cmp	r3, #4
 80023e0:	d10d      	bne.n	80023fe <update_duty_dir+0x2de>
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	ee07 3a90 	vmov	s15, r3
 80023e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023f6:	ee17 3a90 	vmov	r3, s15
 80023fa:	6393      	str	r3, [r2, #56]	; 0x38
 80023fc:	e04d      	b.n	800249a <update_duty_dir+0x37a>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b08      	cmp	r3, #8
 8002404:	d10d      	bne.n	8002422 <update_duty_dir+0x302>
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	ee07 3a90 	vmov	s15, r3
 800240c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800241a:	ee17 3a90 	vmov	r3, s15
 800241e:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002420:	e03b      	b.n	800249a <update_duty_dir+0x37a>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	2b0c      	cmp	r3, #12
 8002428:	d10d      	bne.n	8002446 <update_duty_dir+0x326>
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	ee07 3a90 	vmov	s15, r3
 8002430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800243e:	ee17 3a90 	vmov	r3, s15
 8002442:	6413      	str	r3, [r2, #64]	; 0x40
 8002444:	e029      	b.n	800249a <update_duty_dir+0x37a>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	2b10      	cmp	r3, #16
 800244c:	d118      	bne.n	8002480 <update_duty_dir+0x360>
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	ee07 3a90 	vmov	s15, r3
 8002454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002462:	ee17 3a90 	vmov	r3, s15
 8002466:	6593      	str	r3, [r2, #88]	; 0x58
 8002468:	e017      	b.n	800249a <update_duty_dir+0x37a>
 800246a:	bf00      	nop
 800246c:	f3af 8000 	nop.w
 8002470:	08013968 	.word	0x08013968
 8002474:	08013990 	.word	0x08013990
 8002478:	47ae147b 	.word	0x47ae147b
 800247c:	3f847ae1 	.word	0x3f847ae1
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	ee07 3a90 	vmov	s15, r3
 8002486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002494:	ee17 3a90 	vmov	r3, s15
 8002498:	65d3      	str	r3, [r2, #92]	; 0x5c
			__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(act->htim->Instance->ARR)));
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d110      	bne.n	80024c4 <update_duty_dir+0x3a4>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024aa:	ee07 3a90 	vmov	s15, r3
 80024ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024bc:	ee17 2a90 	vmov	r2, s15
 80024c0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80024c2:	e068      	b.n	8002596 <update_duty_dir+0x476>
			__HAL_TIM_SET_COMPARE(act->htim, act->pwm_channel2, (uint32_t)(roundf(act->htim->Instance->ARR)));
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d110      	bne.n	80024ee <update_duty_dir+0x3ce>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d4:	ee07 3a90 	vmov	s15, r3
 80024d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024e6:	ee17 3a90 	vmov	r3, s15
 80024ea:	6393      	str	r3, [r2, #56]	; 0x38
 80024ec:	e053      	b.n	8002596 <update_duty_dir+0x476>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	2b08      	cmp	r3, #8
 80024f4:	d110      	bne.n	8002518 <update_duty_dir+0x3f8>
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fe:	ee07 3a90 	vmov	s15, r3
 8002502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002510:	ee17 3a90 	vmov	r3, s15
 8002514:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002516:	e03e      	b.n	8002596 <update_duty_dir+0x476>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	2b0c      	cmp	r3, #12
 800251e:	d110      	bne.n	8002542 <update_duty_dir+0x422>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002528:	ee07 3a90 	vmov	s15, r3
 800252c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800253a:	ee17 3a90 	vmov	r3, s15
 800253e:	6413      	str	r3, [r2, #64]	; 0x40
 8002540:	e029      	b.n	8002596 <update_duty_dir+0x476>
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	2b10      	cmp	r3, #16
 8002548:	d110      	bne.n	800256c <update_duty_dir+0x44c>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002552:	ee07 3a90 	vmov	s15, r3
 8002556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002564:	ee17 3a90 	vmov	r3, s15
 8002568:	6593      	str	r3, [r2, #88]	; 0x58
 800256a:	e014      	b.n	8002596 <update_duty_dir+0x476>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002574:	ee07 3a90 	vmov	s15, r3
 8002578:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002586:	ee17 3a90 	vmov	r3, s15
 800258a:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800258c:	e003      	b.n	8002596 <update_duty_dir+0x476>
		printf("Error: Duty Cycle value is not a correct value !!!!!!! \n");
 800258e:	4804      	ldr	r0, [pc, #16]	; (80025a0 <update_duty_dir+0x480>)
 8002590:	f00e fffa 	bl	8011588 <puts>
}
 8002594:	e7ff      	b.n	8002596 <update_duty_dir+0x476>
 8002596:	bf00      	nop
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bdb0      	pop	{r4, r5, r7, pc}
 800259e:	bf00      	nop
 80025a0:	080139b8 	.word	0x080139b8

080025a4 <actuator_START>:

void actuator_START(Actuator_struct *act){
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(act->htim, act->pwm_channel1);//Start pwm signal 1
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	4619      	mov	r1, r3
 80025b6:	4610      	mov	r0, r2
 80025b8:	f009 f8e2 	bl	800b780 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(act->htim, act->pwm_channel2);//Start pwm signal 2
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	4619      	mov	r1, r3
 80025c6:	4610      	mov	r0, r2
 80025c8:	f009 f8da 	bl	800b780 <HAL_TIM_PWM_Start>
//#if enable_printf
	printf("PWM signals started !! \n");
 80025cc:	4803      	ldr	r0, [pc, #12]	; (80025dc <actuator_START+0x38>)
 80025ce:	f00e ffdb 	bl	8011588 <puts>
//#endif
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	080139f0 	.word	0x080139f0

080025e0 <actuator_STOP>:
void actuator_STOP(Actuator_struct *act){
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(act->htim, act->pwm_channel1);//Stop pwm signal 1
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	4619      	mov	r1, r3
 80025f2:	4610      	mov	r0, r2
 80025f4:	f009 f9aa 	bl	800b94c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(act->htim, act->pwm_channel2);//Stop pwm signal 2
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	4619      	mov	r1, r3
 8002602:	4610      	mov	r0, r2
 8002604:	f009 f9a2 	bl	800b94c <HAL_TIM_PWM_Stop>
//#if enable_printf
	printf("PWM signals stopped !! \n");
 8002608:	4803      	ldr	r0, [pc, #12]	; (8002618 <actuator_STOP+0x38>)
 800260a:	f00e ffbd 	bl	8011588 <puts>
//#endif
}
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	08013a08 	.word	0x08013a08

0800261c <ADC_Select_CH1>:

void ADC_Select_CH1 (ADC_HandleTypeDef *hadc)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
	  ADC_ChannelConfTypeDef sConfig = {0};
 8002624:	f107 0308 	add.w	r3, r7, #8
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	605a      	str	r2, [r3, #4]
 800262e:	609a      	str	r2, [r3, #8]
 8002630:	60da      	str	r2, [r3, #12]
 8002632:	611a      	str	r2, [r3, #16]
 8002634:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8002636:	4b0c      	ldr	r3, [pc, #48]	; (8002668 <ADC_Select_CH1+0x4c>)
 8002638:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800263a:	2306      	movs	r3, #6
 800263c:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800263e:	2306      	movs	r3, #6
 8002640:	613b      	str	r3, [r7, #16]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002642:	237f      	movs	r3, #127	; 0x7f
 8002644:	617b      	str	r3, [r7, #20]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002646:	2304      	movs	r3, #4
 8002648:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 800264a:	f107 0308 	add.w	r3, r7, #8
 800264e:	4619      	mov	r1, r3
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f005 fc29 	bl	8007ea8 <HAL_ADC_ConfigChannel>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <ADC_Select_CH1+0x44>
	  {
	    Error_Handler();
 800265c:	f002 f9b4 	bl	80049c8 <Error_Handler>
	  }
}
 8002660:	bf00      	nop
 8002662:	3720      	adds	r7, #32
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	04300002 	.word	0x04300002

0800266c <ADC_Select_CH2>:

void ADC_Select_CH2 (ADC_HandleTypeDef *hadc)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002674:	f107 0308 	add.w	r3, r7, #8
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
 8002684:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 8002686:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <ADC_Select_CH2+0x4c>)
 8002688:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800268a:	2306      	movs	r3, #6
 800268c:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5 ;
 800268e:	2306      	movs	r3, #6
 8002690:	613b      	str	r3, [r7, #16]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002692:	237f      	movs	r3, #127	; 0x7f
 8002694:	617b      	str	r3, [r7, #20]
	  	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002696:	2304      	movs	r3, #4
 8002698:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 800269a:	f107 0308 	add.w	r3, r7, #8
 800269e:	4619      	mov	r1, r3
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f005 fc01 	bl	8007ea8 <HAL_ADC_ConfigChannel>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <ADC_Select_CH2+0x44>
	  {
	    Error_Handler();
 80026ac:	f002 f98c 	bl	80049c8 <Error_Handler>
	  }
}
 80026b0:	bf00      	nop
 80026b2:	3720      	adds	r7, #32
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	08600004 	.word	0x08600004

080026bc <ADC_Select_CH3>:

void ADC_Select_CH3 (ADC_HandleTypeDef *hadc)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b088      	sub	sp, #32
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 80026c4:	f107 0308 	add.w	r3, r7, #8
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]
 80026d2:	611a      	str	r2, [r3, #16]
 80026d4:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_3;
 80026d6:	4b0c      	ldr	r3, [pc, #48]	; (8002708 <ADC_Select_CH3+0x4c>)
 80026d8:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 80026da:	2306      	movs	r3, #6
 80026dc:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80026de:	2306      	movs	r3, #6
 80026e0:	613b      	str	r3, [r7, #16]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80026e2:	237f      	movs	r3, #127	; 0x7f
 80026e4:	617b      	str	r3, [r7, #20]
	  	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80026e6:	2304      	movs	r3, #4
 80026e8:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 80026ea:	f107 0308 	add.w	r3, r7, #8
 80026ee:	4619      	mov	r1, r3
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f005 fbd9 	bl	8007ea8 <HAL_ADC_ConfigChannel>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <ADC_Select_CH3+0x44>
	  {
	    Error_Handler();
 80026fc:	f002 f964 	bl	80049c8 <Error_Handler>
	  }
}
 8002700:	bf00      	nop
 8002702:	3720      	adds	r7, #32
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	0c900008 	.word	0x0c900008

0800270c <ADC_Select_CH4>:

void ADC_Select_CH4 (ADC_HandleTypeDef *hadc)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b088      	sub	sp, #32
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002714:	f107 0308 	add.w	r3, r7, #8
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	605a      	str	r2, [r3, #4]
 800271e:	609a      	str	r2, [r3, #8]
 8002720:	60da      	str	r2, [r3, #12]
 8002722:	611a      	str	r2, [r3, #16]
 8002724:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_4;
 8002726:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <ADC_Select_CH4+0x4c>)
 8002728:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800272a:	2306      	movs	r3, #6
 800272c:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800272e:	2306      	movs	r3, #6
 8002730:	613b      	str	r3, [r7, #16]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002732:	237f      	movs	r3, #127	; 0x7f
 8002734:	617b      	str	r3, [r7, #20]
	  	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002736:	2304      	movs	r3, #4
 8002738:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 800273a:	f107 0308 	add.w	r3, r7, #8
 800273e:	4619      	mov	r1, r3
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f005 fbb1 	bl	8007ea8 <HAL_ADC_ConfigChannel>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <ADC_Select_CH4+0x44>
	  {
	    Error_Handler();
 800274c:	f002 f93c 	bl	80049c8 <Error_Handler>
	  }
}
 8002750:	bf00      	nop
 8002752:	3720      	adds	r7, #32
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	10c00010 	.word	0x10c00010

0800275c <ADC_Select_CH16>:

void ADC_Select_CH16 (ADC_HandleTypeDef *hadc)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b088      	sub	sp, #32
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002764:	f107 0308 	add.w	r3, r7, #8
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
 800276c:	605a      	str	r2, [r3, #4]
 800276e:	609a      	str	r2, [r3, #8]
 8002770:	60da      	str	r2, [r3, #12]
 8002772:	611a      	str	r2, [r3, #16]
 8002774:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_16;
 8002776:	4b0c      	ldr	r3, [pc, #48]	; (80027a8 <ADC_Select_CH16+0x4c>)
 8002778:	60bb      	str	r3, [r7, #8]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800277a:	2306      	movs	r3, #6
 800277c:	60fb      	str	r3, [r7, #12]
	  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5 ;sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800277e:	2306      	movs	r3, #6
 8002780:	613b      	str	r3, [r7, #16]
 8002782:	237f      	movs	r3, #127	; 0x7f
 8002784:	617b      	str	r3, [r7, #20]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002786:	2304      	movs	r3, #4
 8002788:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 800278a:	f107 0308 	add.w	r3, r7, #8
 800278e:	4619      	mov	r1, r3
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f005 fb89 	bl	8007ea8 <HAL_ADC_ConfigChannel>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <ADC_Select_CH16+0x44>
	  {
	    Error_Handler();
 800279c:	f002 f914 	bl	80049c8 <Error_Handler>
	  }
}
 80027a0:	bf00      	nop
 80027a2:	3720      	adds	r7, #32
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	43210000 	.word	0x43210000

080027ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80027b2:	463b      	mov	r3, r7
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	605a      	str	r2, [r3, #4]
 80027ba:	609a      	str	r2, [r3, #8]
 80027bc:	60da      	str	r2, [r3, #12]
 80027be:	611a      	str	r2, [r3, #16]
 80027c0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80027c2:	4b24      	ldr	r3, [pc, #144]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027c4:	4a24      	ldr	r2, [pc, #144]	; (8002858 <MX_ADC1_Init+0xac>)
 80027c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80027c8:	4b22      	ldr	r3, [pc, #136]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027ca:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80027ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80027d0:	4b20      	ldr	r3, [pc, #128]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80027d6:	4b1f      	ldr	r3, [pc, #124]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027d8:	2200      	movs	r2, #0
 80027da:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80027dc:	4b1d      	ldr	r3, [pc, #116]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027de:	2201      	movs	r2, #1
 80027e0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027e2:	4b1c      	ldr	r3, [pc, #112]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027e4:	2204      	movs	r2, #4
 80027e6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80027e8:	4b1a      	ldr	r3, [pc, #104]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80027ee:	4b19      	ldr	r3, [pc, #100]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027f0:	2201      	movs	r2, #1
 80027f2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80027f4:	4b17      	ldr	r3, [pc, #92]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027f6:	2201      	movs	r2, #1
 80027f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80027fa:	4b16      	ldr	r3, [pc, #88]	; (8002854 <MX_ADC1_Init+0xa8>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002802:	4b14      	ldr	r3, [pc, #80]	; (8002854 <MX_ADC1_Init+0xa8>)
 8002804:	2200      	movs	r2, #0
 8002806:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002808:	4b12      	ldr	r3, [pc, #72]	; (8002854 <MX_ADC1_Init+0xa8>)
 800280a:	2200      	movs	r2, #0
 800280c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800280e:	4b11      	ldr	r3, [pc, #68]	; (8002854 <MX_ADC1_Init+0xa8>)
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002816:	4b0f      	ldr	r3, [pc, #60]	; (8002854 <MX_ADC1_Init+0xa8>)
 8002818:	2200      	movs	r2, #0
 800281a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 800281c:	4b0d      	ldr	r3, [pc, #52]	; (8002854 <MX_ADC1_Init+0xa8>)
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8002824:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <MX_ADC1_Init+0xa8>)
 8002826:	220c      	movs	r2, #12
 8002828:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 800282a:	4b0a      	ldr	r3, [pc, #40]	; (8002854 <MX_ADC1_Init+0xa8>)
 800282c:	2280      	movs	r2, #128	; 0x80
 800282e:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8002830:	4b08      	ldr	r3, [pc, #32]	; (8002854 <MX_ADC1_Init+0xa8>)
 8002832:	2200      	movs	r2, #0
 8002834:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8002836:	4b07      	ldr	r3, [pc, #28]	; (8002854 <MX_ADC1_Init+0xa8>)
 8002838:	2201      	movs	r2, #1
 800283a:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800283c:	4805      	ldr	r0, [pc, #20]	; (8002854 <MX_ADC1_Init+0xa8>)
 800283e:	f005 f8b5 	bl	80079ac <HAL_ADC_Init>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8002848:	f002 f8be 	bl	80049c8 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800284c:	bf00      	nop
 800284e:	3718      	adds	r7, #24
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	2000499c 	.word	0x2000499c
 8002858:	50040000 	.word	0x50040000

0800285c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b0a4      	sub	sp, #144	; 0x90
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002864:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	605a      	str	r2, [r3, #4]
 800286e:	609a      	str	r2, [r3, #8]
 8002870:	60da      	str	r2, [r3, #12]
 8002872:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	2268      	movs	r2, #104	; 0x68
 800287a:	2100      	movs	r1, #0
 800287c:	4618      	mov	r0, r3
 800287e:	f00e f8ab 	bl	80109d8 <memset>
  if(adcHandle->Instance==ADC1)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a33      	ldr	r2, [pc, #204]	; (8002954 <HAL_ADC_MspInit+0xf8>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d15e      	bne.n	800294a <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800288c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002890:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002892:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002896:	673b      	str	r3, [r7, #112]	; 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002898:	2302      	movs	r3, #2
 800289a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800289c:	2301      	movs	r3, #1
 800289e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80028a0:	2308      	movs	r3, #8
 80028a2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80028a4:	2307      	movs	r3, #7
 80028a6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80028a8:	2302      	movs	r3, #2
 80028aa:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 80028ac:	2304      	movs	r3, #4
 80028ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80028b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028b4:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028b6:	f107 0314 	add.w	r3, r7, #20
 80028ba:	4618      	mov	r0, r3
 80028bc:	f007 fbdc 	bl	800a078 <HAL_RCCEx_PeriphCLKConfig>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80028c6:	f002 f87f 	bl	80049c8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80028ca:	4b23      	ldr	r3, [pc, #140]	; (8002958 <HAL_ADC_MspInit+0xfc>)
 80028cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ce:	4a22      	ldr	r2, [pc, #136]	; (8002958 <HAL_ADC_MspInit+0xfc>)
 80028d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028d6:	4b20      	ldr	r3, [pc, #128]	; (8002958 <HAL_ADC_MspInit+0xfc>)
 80028d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028de:	613b      	str	r3, [r7, #16]
 80028e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028e2:	4b1d      	ldr	r3, [pc, #116]	; (8002958 <HAL_ADC_MspInit+0xfc>)
 80028e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e6:	4a1c      	ldr	r2, [pc, #112]	; (8002958 <HAL_ADC_MspInit+0xfc>)
 80028e8:	f043 0304 	orr.w	r3, r3, #4
 80028ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028ee:	4b1a      	ldr	r3, [pc, #104]	; (8002958 <HAL_ADC_MspInit+0xfc>)
 80028f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f2:	f003 0304 	and.w	r3, r3, #4
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028fa:	4b17      	ldr	r3, [pc, #92]	; (8002958 <HAL_ADC_MspInit+0xfc>)
 80028fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fe:	4a16      	ldr	r2, [pc, #88]	; (8002958 <HAL_ADC_MspInit+0xfc>)
 8002900:	f043 0302 	orr.w	r3, r3, #2
 8002904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002906:	4b14      	ldr	r3, [pc, #80]	; (8002958 <HAL_ADC_MspInit+0xfc>)
 8002908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	60bb      	str	r3, [r7, #8]
 8002910:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002912:	230f      	movs	r3, #15
 8002914:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002916:	230b      	movs	r3, #11
 8002918:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	2300      	movs	r3, #0
 800291e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002922:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002926:	4619      	mov	r1, r3
 8002928:	480c      	ldr	r0, [pc, #48]	; (800295c <HAL_ADC_MspInit+0x100>)
 800292a:	f006 fb45 	bl	8008fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800292e:	2302      	movs	r3, #2
 8002930:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002932:	230b      	movs	r3, #11
 8002934:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002938:	2300      	movs	r3, #0
 800293a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800293e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002942:	4619      	mov	r1, r3
 8002944:	4806      	ldr	r0, [pc, #24]	; (8002960 <HAL_ADC_MspInit+0x104>)
 8002946:	f006 fb37 	bl	8008fb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800294a:	bf00      	nop
 800294c:	3790      	adds	r7, #144	; 0x90
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	50040000 	.word	0x50040000
 8002958:	40021000 	.word	0x40021000
 800295c:	48000800 	.word	0x48000800
 8002960:	48000400 	.word	0x48000400

08002964 <cBuffInit>:
	if(handle==NULL) return 0;

	return (handle->elemNum == 0);
}

void cBuffInit(circular_buffer_handle* handle, uint8_t* buff, uint32_t buffLen, uint32_t elemNum){
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
 8002970:	603b      	str	r3, [r7, #0]
	if(handle== NULL || buff==NULL) return;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00f      	beq.n	8002998 <cBuffInit+0x34>
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00c      	beq.n	8002998 <cBuffInit+0x34>

	handle->buff=buff;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	68ba      	ldr	r2, [r7, #8]
 8002982:	601a      	str	r2, [r3, #0]
	handle->buffLen=buffLen;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	605a      	str	r2, [r3, #4]
	handle->startIndex=0;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2200      	movs	r2, #0
 800298e:	60da      	str	r2, [r3, #12]
	handle->elemNum=elemNum;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	609a      	str	r2, [r3, #8]

	return;
 8002996:	e000      	b.n	800299a <cBuffInit+0x36>
	if(handle== NULL || buff==NULL) return;
 8002998:	bf00      	nop
}
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <cBuffGetVirtIndex>:
		printf("\n");

}
#endif

uint32_t cBuffGetVirtIndex(circular_buffer_handle* handle,uint32_t memIndex){
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
	//special case when startIndex==0 is not critical but present to speed-up execution
	//of plain buffer functions based on circular buffer functions
	if(handle==NULL || handle->buffLen==0) return memIndex;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d003      	beq.n	80029bc <cBuffGetVirtIndex+0x18>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d101      	bne.n	80029c0 <cBuffGetVirtIndex+0x1c>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	e019      	b.n	80029f4 <cBuffGetVirtIndex+0x50>

	memIndex=memIndex % handle->buffLen;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685a      	ldr	r2, [r3, #4]
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80029ca:	fb01 f202 	mul.w	r2, r1, r2
 80029ce:	1a9b      	subs	r3, r3, r2
 80029d0:	603b      	str	r3, [r7, #0]

	if(handle->startIndex<=memIndex){
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d304      	bcc.n	80029e6 <cBuffGetVirtIndex+0x42>
		return memIndex-handle->startIndex;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	e006      	b.n	80029f4 <cBuffGetVirtIndex+0x50>
	}else{
		return handle->buffLen-handle->startIndex+memIndex;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	1ad2      	subs	r2, r2, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	4413      	add	r3, r2
	}
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <cBuffGetMemIndex>:

uint32_t cBuffGetMemIndex(circular_buffer_handle* handle,uint32_t virtIndex){
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
	//special case when startIndex==0 is not critical but present to speed-up execution
	//of plain buffer functions based on circular buffer functions
	if(handle==NULL || handle->buffLen==0) return virtIndex;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d003      	beq.n	8002a18 <cBuffGetMemIndex+0x18>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <cBuffGetMemIndex+0x1c>
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	e01c      	b.n	8002a56 <cBuffGetMemIndex+0x56>

	virtIndex=virtIndex % handle->buffLen;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685a      	ldr	r2, [r3, #4]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	fbb3 f1f2 	udiv	r1, r3, r2
 8002a26:	fb01 f202 	mul.w	r2, r1, r2
 8002a2a:	1a9b      	subs	r3, r3, r2
 8002a2c:	603b      	str	r3, [r7, #0]

	if(virtIndex<(handle->buffLen-handle->startIndex)){
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	683a      	ldr	r2, [r7, #0]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d204      	bcs.n	8002a48 <cBuffGetMemIndex+0x48>
		return handle->startIndex+virtIndex;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	68da      	ldr	r2, [r3, #12]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	4413      	add	r3, r2
 8002a46:	e006      	b.n	8002a56 <cBuffGetMemIndex+0x56>
	}else{
		return virtIndex-(handle->buffLen-handle->startIndex);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68da      	ldr	r2, [r3, #12]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	1ad2      	subs	r2, r2, r3
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	4413      	add	r3, r2
	}
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr

08002a62 <cBuffPush>:

void cBuffPush(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht){
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b086      	sub	sp, #24
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	60f8      	str	r0, [r7, #12]
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->buffLen==0 || dataLen==0 || data==NULL) return;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d06d      	beq.n	8002b52 <cBuffPush+0xf0>
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d069      	beq.n	8002b52 <cBuffPush+0xf0>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d066      	beq.n	8002b52 <cBuffPush+0xf0>
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d063      	beq.n	8002b52 <cBuffPush+0xf0>

	uint32_t pushMemIndx;
	if(ht==0){ //push before head
 8002a8a:	78fb      	ldrb	r3, [r7, #3]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d108      	bne.n	8002aa2 <cBuffPush+0x40>
		//we will start pushing from buffLen-1 virtual index
		pushMemIndx=cBuffGetMemIndex(handle,handle->buffLen-1);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	3b01      	subs	r3, #1
 8002a96:	4619      	mov	r1, r3
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f7ff ffb1 	bl	8002a00 <cBuffGetMemIndex>
 8002a9e:	6178      	str	r0, [r7, #20]
 8002aa0:	e006      	b.n	8002ab0 <cBuffPush+0x4e>
	}else{ //push after tail
		//we will start pushing from elemNum virtual index
		pushMemIndx=cBuffGetMemIndex(handle,handle->elemNum);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f7ff ffa9 	bl	8002a00 <cBuffGetMemIndex>
 8002aae:	6178      	str	r0, [r7, #20]
	}

	for(uint32_t d=0;d<dataLen;d++){
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	e048      	b.n	8002b48 <cBuffPush+0xe6>
		if(ht==0){ //push to head
 8002ab6:	78fb      	ldrb	r3, [r7, #3]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d11f      	bne.n	8002afc <cBuffPush+0x9a>
			//we push data starting from buffer end, going backwards
			//handle->buff[pushMemIndx]=data[dataLen-1-d]; //not tested, push following inverse order
			handle->buff[pushMemIndx]=data[d];
 8002abc:	68ba      	ldr	r2, [r7, #8]
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	441a      	add	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6819      	ldr	r1, [r3, #0]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	440b      	add	r3, r1
 8002aca:	7812      	ldrb	r2, [r2, #0]
 8002acc:	701a      	strb	r2, [r3, #0]
			//if buffer was not full before pushing
			if(handle->elemNum<handle->buffLen){
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d204      	bcs.n	8002ae4 <cBuffPush+0x82>
				//increasing element number counter
				handle->elemNum++;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	1c5a      	adds	r2, r3, #1
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	609a      	str	r2, [r3, #8]
			}
			//new start index is the one we pushed into
			handle->startIndex=pushMemIndx;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	60da      	str	r2, [r3, #12]
			pushMemIndx=cBuffGetMemIndex(handle,handle->buffLen-1);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	3b01      	subs	r3, #1
 8002af0:	4619      	mov	r1, r3
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f7ff ff84 	bl	8002a00 <cBuffGetMemIndex>
 8002af8:	6178      	str	r0, [r7, #20]
 8002afa:	e022      	b.n	8002b42 <cBuffPush+0xe0>
		}else{ //push to tail
			//we push data following the data buffer order
			handle->buff[pushMemIndx]=data[d];
 8002afc:	68ba      	ldr	r2, [r7, #8]
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	441a      	add	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6819      	ldr	r1, [r3, #0]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	440b      	add	r3, r1
 8002b0a:	7812      	ldrb	r2, [r2, #0]
 8002b0c:	701a      	strb	r2, [r3, #0]
			//if buffer was not full before pushing
			if(handle->elemNum<handle->buffLen){
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d205      	bcs.n	8002b26 <cBuffPush+0xc4>
				//increasing element number counter
				handle->elemNum++;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	1c5a      	adds	r2, r3, #1
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	609a      	str	r2, [r3, #8]
 8002b24:	e006      	b.n	8002b34 <cBuffPush+0xd2>
			}else{
				//moving start index to virtual index 1
				handle->startIndex=cBuffGetMemIndex(handle,1);
 8002b26:	2101      	movs	r1, #1
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f7ff ff69 	bl	8002a00 <cBuffGetMemIndex>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	60da      	str	r2, [r3, #12]
			}
			pushMemIndx=cBuffGetMemIndex(handle,handle->elemNum);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f7ff ff60 	bl	8002a00 <cBuffGetMemIndex>
 8002b40:	6178      	str	r0, [r7, #20]
	for(uint32_t d=0;d<dataLen;d++){
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	3301      	adds	r3, #1
 8002b46:	613b      	str	r3, [r7, #16]
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d3b2      	bcc.n	8002ab6 <cBuffPush+0x54>
		}

	}

	return;
 8002b50:	e000      	b.n	8002b54 <cBuffPush+0xf2>
	if(handle==NULL || handle->buffLen==0 || dataLen==0 || data==NULL) return;
 8002b52:	bf00      	nop
}
 8002b54:	3718      	adds	r7, #24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <cBuffPushToFill>:

uint32_t cBuffPushToFill(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht){
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b086      	sub	sp, #24
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	60f8      	str	r0, [r7, #12]
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->buffLen==0 || dataLen==0 || data==NULL) return 0;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d009      	beq.n	8002b82 <cBuffPushToFill+0x28>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d005      	beq.n	8002b82 <cBuffPushToFill+0x28>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d002      	beq.n	8002b82 <cBuffPushToFill+0x28>
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <cBuffPushToFill+0x2c>
 8002b82:	2300      	movs	r3, #0
 8002b84:	e012      	b.n	8002bac <cBuffPushToFill+0x52>

	//compute the available space
	uint32_t available=handle->buffLen-handle->elemNum;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	617b      	str	r3, [r7, #20]

	//compute the minimum between available and dataLen
	if(dataLen<available) available=dataLen;
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d201      	bcs.n	8002b9e <cBuffPushToFill+0x44>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	617b      	str	r3, [r7, #20]

	//pushing bytes
	cBuffPush(handle,data,available,ht);
 8002b9e:	78fb      	ldrb	r3, [r7, #3]
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	68b9      	ldr	r1, [r7, #8]
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f7ff ff5c 	bl	8002a62 <cBuffPush>

	return available;
 8002baa:	697b      	ldr	r3, [r7, #20]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <cBuffPull>:

uint32_t cBuffPull(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht){
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->buffLen==0 || dataLen==0) return 0;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d006      	beq.n	8002bd6 <cBuffPull+0x22>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d002      	beq.n	8002bd6 <cBuffPull+0x22>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <cBuffPull+0x26>
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e019      	b.n	8002c0e <cBuffPull+0x5a>

	//expoiting cBuffRead function to perform data reading
	uint32_t retVal=cBuffRead(handle,data,dataLen,ht,0);
 8002bda:	78fb      	ldrb	r3, [r7, #3]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	9200      	str	r2, [sp, #0]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	68b9      	ldr	r1, [r7, #8]
 8002be4:	68f8      	ldr	r0, [r7, #12]
 8002be6:	f000 f816 	bl	8002c16 <cBuffRead>
 8002bea:	6178      	str	r0, [r7, #20]

	//updating start index and elements number
	if(ht==0){ //pull from head
 8002bec:	78fb      	ldrb	r3, [r7, #3]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d106      	bne.n	8002c00 <cBuffPull+0x4c>
		handle->startIndex=cBuffGetMemIndex(handle,retVal);
 8002bf2:	6979      	ldr	r1, [r7, #20]
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f7ff ff03 	bl	8002a00 <cBuffGetMemIndex>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	60da      	str	r2, [r3, #12]
	}

	handle->elemNum=handle->elemNum-retVal;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	1ad2      	subs	r2, r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	609a      	str	r2, [r3, #8]

	return retVal;
 8002c0c:	697b      	ldr	r3, [r7, #20]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3718      	adds	r7, #24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <cBuffRead>:

	return retVal;
	
}

uint32_t cBuffRead(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht, uint32_t off){
 8002c16:	b590      	push	{r4, r7, lr}
 8002c18:	b087      	sub	sp, #28
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
 8002c22:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->elemNum==0 || dataLen==0 || off>=handle->elemNum) return 0;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d00b      	beq.n	8002c42 <cBuffRead+0x2c>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d007      	beq.n	8002c42 <cBuffRead+0x2c>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d004      	beq.n	8002c42 <cBuffRead+0x2c>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d301      	bcc.n	8002c46 <cBuffRead+0x30>
 8002c42:	2300      	movs	r3, #0
 8002c44:	e044      	b.n	8002cd0 <cBuffRead+0xba>

	//determinign the actual number of bytes we can read
	uint32_t retVal;
	if(dataLen<=handle->elemNum-off){
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	689a      	ldr	r2, [r3, #8]
 8002c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d802      	bhi.n	8002c5a <cBuffRead+0x44>
		retVal=dataLen;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	e004      	b.n	8002c64 <cBuffRead+0x4e>
	}else{
		retVal=handle->elemNum-off;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	617b      	str	r3, [r7, #20]
	}

	if(data!=NULL){ //data reading happens only if data is not NULL
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d031      	beq.n	8002cce <cBuffRead+0xb8>
		for(uint32_t d=0; d<retVal; d++){
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	613b      	str	r3, [r7, #16]
 8002c6e:	e02a      	b.n	8002cc6 <cBuffRead+0xb0>
			if(ht==0){ //read from head
 8002c70:	78fb      	ldrb	r3, [r7, #3]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d110      	bne.n	8002c98 <cBuffRead+0x82>
				//reading data starting from head
				data[d]=handle->buff[cBuffGetMemIndex(handle,d+off)];
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681c      	ldr	r4, [r3, #0]
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c7e:	4413      	add	r3, r2
 8002c80:	4619      	mov	r1, r3
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f7ff febc 	bl	8002a00 <cBuffGetMemIndex>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	18e2      	adds	r2, r4, r3
 8002c8c:	68b9      	ldr	r1, [r7, #8]
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	440b      	add	r3, r1
 8002c92:	7812      	ldrb	r2, [r2, #0]
 8002c94:	701a      	strb	r2, [r3, #0]
 8002c96:	e013      	b.n	8002cc0 <cBuffRead+0xaa>
			}else{ //read from tail
				//reading data starting from tail
				//data[retVal-1-d]=handle->buff[cBuffGetMemIndex(handle,handle->elemNum-1-d)]; //inverted read order, not tested
				data[d]=handle->buff[cBuffGetMemIndex(handle,handle->elemNum-1-d-off)];
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681c      	ldr	r4, [r3, #0]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad2      	subs	r2, r2, r3
 8002ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	4619      	mov	r1, r3
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f7ff fea7 	bl	8002a00 <cBuffGetMemIndex>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	18e2      	adds	r2, r4, r3
 8002cb6:	68b9      	ldr	r1, [r7, #8]
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	440b      	add	r3, r1
 8002cbc:	7812      	ldrb	r2, [r2, #0]
 8002cbe:	701a      	strb	r2, [r3, #0]
		for(uint32_t d=0; d<retVal; d++){
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	613b      	str	r3, [r7, #16]
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d3d0      	bcc.n	8002c70 <cBuffRead+0x5a>
			}
		}
	}

	return retVal;
 8002cce:	697b      	ldr	r3, [r7, #20]
	
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	371c      	adds	r7, #28
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd90      	pop	{r4, r7, pc}

08002cd8 <cBuffCut>:

uint32_t cBuffCut(circular_buffer_handle* handle, uint8_t* data, uint32_t dataLen, uint8_t ht, uint32_t off){
 8002cd8:	b5b0      	push	{r4, r5, r7, lr}
 8002cda:	b08e      	sub	sp, #56	; 0x38
 8002cdc:	af02      	add	r7, sp, #8
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
 8002ce4:	70fb      	strb	r3, [r7, #3]
	if(handle==NULL || handle->elemNum==0 || dataLen==0 || off>=handle->elemNum) return 0;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00b      	beq.n	8002d04 <cBuffCut+0x2c>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d007      	beq.n	8002d04 <cBuffCut+0x2c>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d004      	beq.n	8002d04 <cBuffCut+0x2c>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d301      	bcc.n	8002d08 <cBuffCut+0x30>
 8002d04:	2300      	movs	r3, #0
 8002d06:	e0c5      	b.n	8002e94 <cBuffCut+0x1bc>

	//reading data (using cBuffRead)
	uint32_t readLen=cBuffRead(handle,data,dataLen,ht,off);
 8002d08:	78fa      	ldrb	r2, [r7, #3]
 8002d0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d0c:	9300      	str	r3, [sp, #0]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	68b9      	ldr	r1, [r7, #8]
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f7ff ff7e 	bl	8002c16 <cBuffRead>
 8002d1a:	6178      	str	r0, [r7, #20]

	//returning immediately if nothing to cut
	if(readLen==0) return readLen;
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <cBuffCut+0x4e>
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	e0b6      	b.n	8002e94 <cBuffCut+0x1bc>

	//cutting data from buffer
	//determining the smaller portion of buffer to shift
	uint32_t shiftStart=0; //start of shift (virtual)
 8002d26:	2300      	movs	r3, #0
 8002d28:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t shiftDest=0; //shift destination (virtual)
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t shiftLen=0; //length of shift
 8002d2e:	2300      	movs	r3, #0
 8002d30:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t shiftPiece=0; //shortest memory piece to shift (0:first 1:second)
 8002d32:	2300      	movs	r3, #0
 8002d34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	if(off<=(handle->elemNum-off-readLen)){ //first buffer piece is shortes
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d3e:	1ad2      	subs	r2, r2, r3
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d824      	bhi.n	8002d94 <cBuffCut+0xbc>
		shiftStart=(ht==0) ? off-1 : handle->elemNum-off;
 8002d4a:	78fb      	ldrb	r3, [r7, #3]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d102      	bne.n	8002d56 <cBuffCut+0x7e>
 8002d50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d52:	3b01      	subs	r3, #1
 8002d54:	e003      	b.n	8002d5e <cBuffCut+0x86>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
		shiftDest=(ht==0) ? off-1+readLen : handle->elemNum-off-readLen;
 8002d60:	78fb      	ldrb	r3, [r7, #3]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d104      	bne.n	8002d70 <cBuffCut+0x98>
 8002d66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	e005      	b.n	8002d7c <cBuffCut+0xa4>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	689a      	ldr	r2, [r3, #8]
 8002d74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d76:	1ad2      	subs	r2, r2, r3
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	62bb      	str	r3, [r7, #40]	; 0x28
		shiftLen=off;
 8002d7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d80:	627b      	str	r3, [r7, #36]	; 0x24
		shiftPiece=(ht==0) ? 0 : 1;
 8002d82:	78fb      	ldrb	r3, [r7, #3]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	bf14      	ite	ne
 8002d88:	2301      	movne	r3, #1
 8002d8a:	2300      	moveq	r3, #0
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002d92:	e028      	b.n	8002de6 <cBuffCut+0x10e>
	}else{ //second buffer piece is shortest
		shiftStart=(ht==0) ? off+readLen : handle->elemNum-off-1-readLen;
 8002d94:	78fb      	ldrb	r3, [r7, #3]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d103      	bne.n	8002da2 <cBuffCut+0xca>
 8002d9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	4413      	add	r3, r2
 8002da0:	e006      	b.n	8002db0 <cBuffCut+0xd8>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	689a      	ldr	r2, [r3, #8]
 8002da6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002da8:	1ad2      	subs	r2, r2, r3
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	3b01      	subs	r3, #1
 8002db0:	62fb      	str	r3, [r7, #44]	; 0x2c
		shiftDest=(ht==0) ? off : handle->elemNum-off-1;
 8002db2:	78fb      	ldrb	r3, [r7, #3]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d005      	beq.n	8002dc4 <cBuffCut+0xec>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	e000      	b.n	8002dc6 <cBuffCut+0xee>
 8002dc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dc6:	62bb      	str	r3, [r7, #40]	; 0x28
		shiftLen=handle->elemNum-off-readLen;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dce:	1ad2      	subs	r2, r2, r3
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	627b      	str	r3, [r7, #36]	; 0x24
		shiftPiece=(ht==0) ? 1 : 0;
 8002dd6:	78fb      	ldrb	r3, [r7, #3]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	bf0c      	ite	eq
 8002ddc:	2301      	moveq	r3, #1
 8002dde:	2300      	movne	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	//actual shift
	if(!shiftPiece){ //shift first memory part forward
 8002de6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d129      	bne.n	8002e42 <cBuffCut+0x16a>
		for(uint32_t b=0;b<shiftLen;b++){
 8002dee:	2300      	movs	r3, #0
 8002df0:	61fb      	str	r3, [r7, #28]
 8002df2:	e01a      	b.n	8002e2a <cBuffCut+0x152>
			handle->buff[cBuffGetMemIndex(handle,shiftDest-b)]=handle->buff[cBuffGetMemIndex(handle,shiftStart-b)];
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681c      	ldr	r4, [r3, #0]
 8002df8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	4619      	mov	r1, r3
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f7ff fdfd 	bl	8002a00 <cBuffGetMemIndex>
 8002e06:	4603      	mov	r3, r0
 8002e08:	441c      	add	r4, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681d      	ldr	r5, [r3, #0]
 8002e0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	4619      	mov	r1, r3
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f7ff fdf2 	bl	8002a00 <cBuffGetMemIndex>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	442b      	add	r3, r5
 8002e20:	7822      	ldrb	r2, [r4, #0]
 8002e22:	701a      	strb	r2, [r3, #0]
		for(uint32_t b=0;b<shiftLen;b++){
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	3301      	adds	r3, #1
 8002e28:	61fb      	str	r3, [r7, #28]
 8002e2a:	69fa      	ldr	r2, [r7, #28]
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d3e0      	bcc.n	8002df4 <cBuffCut+0x11c>
		}
		//changing start index
		handle->startIndex=cBuffGetMemIndex(handle,readLen);
 8002e32:	6979      	ldr	r1, [r7, #20]
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f7ff fde3 	bl	8002a00 <cBuffGetMemIndex>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	60da      	str	r2, [r3, #12]
 8002e40:	e021      	b.n	8002e86 <cBuffCut+0x1ae>

	}else{ //shift second memory part backwards
		for(uint32_t b=0;b<shiftLen;b++){
 8002e42:	2300      	movs	r3, #0
 8002e44:	61bb      	str	r3, [r7, #24]
 8002e46:	e01a      	b.n	8002e7e <cBuffCut+0x1a6>
			handle->buff[cBuffGetMemIndex(handle,shiftDest+b)]=handle->buff[cBuffGetMemIndex(handle,shiftStart+b)];
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681c      	ldr	r4, [r3, #0]
 8002e4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	4413      	add	r3, r2
 8002e52:	4619      	mov	r1, r3
 8002e54:	68f8      	ldr	r0, [r7, #12]
 8002e56:	f7ff fdd3 	bl	8002a00 <cBuffGetMemIndex>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	441c      	add	r4, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681d      	ldr	r5, [r3, #0]
 8002e62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	4413      	add	r3, r2
 8002e68:	4619      	mov	r1, r3
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f7ff fdc8 	bl	8002a00 <cBuffGetMemIndex>
 8002e70:	4603      	mov	r3, r0
 8002e72:	442b      	add	r3, r5
 8002e74:	7822      	ldrb	r2, [r4, #0]
 8002e76:	701a      	strb	r2, [r3, #0]
		for(uint32_t b=0;b<shiftLen;b++){
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	61bb      	str	r3, [r7, #24]
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d3e0      	bcc.n	8002e48 <cBuffCut+0x170>
		}
	}
	//changing elemnum
	handle->elemNum=handle->elemNum-readLen;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	1ad2      	subs	r2, r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	609a      	str	r2, [r3, #8]

	return readLen;
 8002e92:	697b      	ldr	r3, [r7, #20]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3730      	adds	r7, #48	; 0x30
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bdb0      	pop	{r4, r5, r7, pc}

08002e9c <cBuffPushRead>:

uint32_t cBuffPushRead(circular_buffer_handle* dest, circular_buffer_handle* source, uint32_t len, uint8_t htDest, uint8_t htSource){
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b08a      	sub	sp, #40	; 0x28
 8002ea0:	af02      	add	r7, sp, #8
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	70fb      	strb	r3, [r7, #3]
	if(dest==NULL || source==NULL || dest->buffLen==0 || source->buffLen==0 || len==0) return 0;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00d      	beq.n	8002ecc <cBuffPushRead+0x30>
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00a      	beq.n	8002ecc <cBuffPushRead+0x30>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d006      	beq.n	8002ecc <cBuffPushRead+0x30>
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d002      	beq.n	8002ecc <cBuffPushRead+0x30>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <cBuffPushRead+0x34>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	e034      	b.n	8002f3a <cBuffPushRead+0x9e>

	//actual number of moved bytes
	uint32_t retVal=len;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	61fb      	str	r3, [r7, #28]
	if(source->elemNum<retVal) retVal=source->elemNum;
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	69fa      	ldr	r2, [r7, #28]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d902      	bls.n	8002ee4 <cBuffPushRead+0x48>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	61fb      	str	r3, [r7, #28]
	if((dest->buffLen-dest->elemNum)<retVal) retVal=dest->buffLen-dest->elemNum;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	69fa      	ldr	r2, [r7, #28]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d905      	bls.n	8002f00 <cBuffPushRead+0x64>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	685a      	ldr	r2, [r3, #4]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	61fb      	str	r3, [r7, #28]

	//moving bytes
	uint8_t byte;
	for(uint32_t b=0;b<retVal;b++){
 8002f00:	2300      	movs	r3, #0
 8002f02:	61bb      	str	r3, [r7, #24]
 8002f04:	e014      	b.n	8002f30 <cBuffPushRead+0x94>
		cBuffRead(source,&byte,1,htSource,b);
 8002f06:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002f0a:	f107 0117 	add.w	r1, r7, #23
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	4613      	mov	r3, r2
 8002f14:	2201      	movs	r2, #1
 8002f16:	68b8      	ldr	r0, [r7, #8]
 8002f18:	f7ff fe7d 	bl	8002c16 <cBuffRead>
		cBuffPush(dest,&byte,1,htDest);
 8002f1c:	78fb      	ldrb	r3, [r7, #3]
 8002f1e:	f107 0117 	add.w	r1, r7, #23
 8002f22:	2201      	movs	r2, #1
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f7ff fd9c 	bl	8002a62 <cBuffPush>
	for(uint32_t b=0;b<retVal;b++){
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	61bb      	str	r3, [r7, #24]
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d3e6      	bcc.n	8002f06 <cBuffPushRead+0x6a>
	}

	return retVal;
 8002f38:	69fb      	ldr	r3, [r7, #28]
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3720      	adds	r7, #32
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <cBuffPushPull>:

uint32_t cBuffPushPull(circular_buffer_handle* dest, circular_buffer_handle* source, uint32_t len, uint8_t htDest, uint8_t htSource){
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b088      	sub	sp, #32
 8002f46:	af02      	add	r7, sp, #8
 8002f48:	60f8      	str	r0, [r7, #12]
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	70fb      	strb	r3, [r7, #3]
	if(dest==NULL || source==NULL || dest->buffLen==0 || source->buffLen==0 || len==0) return 0;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00d      	beq.n	8002f72 <cBuffPushPull+0x30>
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00a      	beq.n	8002f72 <cBuffPushPull+0x30>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d006      	beq.n	8002f72 <cBuffPushPull+0x30>
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d002      	beq.n	8002f72 <cBuffPushPull+0x30>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <cBuffPushPull+0x34>
 8002f72:	2300      	movs	r3, #0
 8002f74:	e01c      	b.n	8002fb0 <cBuffPushPull+0x6e>

	//moving using cBuffPushRead
	uint32_t retVal=cBuffPushRead(dest,source,len,htDest,htSource);
 8002f76:	78fa      	ldrb	r2, [r7, #3]
 8002f78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f7c:	9300      	str	r3, [sp, #0]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	68b9      	ldr	r1, [r7, #8]
 8002f84:	68f8      	ldr	r0, [r7, #12]
 8002f86:	f7ff ff89 	bl	8002e9c <cBuffPushRead>
 8002f8a:	6178      	str	r0, [r7, #20]
	//decreasing element number and chaning startIndex of source
	source->elemNum-=retVal;
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	1ad2      	subs	r2, r2, r3
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	609a      	str	r2, [r3, #8]
	if(!htSource) source->startIndex=cBuffGetMemIndex(source,retVal);
 8002f98:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d106      	bne.n	8002fae <cBuffPushPull+0x6c>
 8002fa0:	6979      	ldr	r1, [r7, #20]
 8002fa2:	68b8      	ldr	r0, [r7, #8]
 8002fa4:	f7ff fd2c 	bl	8002a00 <cBuffGetMemIndex>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	60da      	str	r2, [r3, #12]

	return retVal;
 8002fae:	697b      	ldr	r3, [r7, #20]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <cBuffReadByte>:
	else handle->buff[cBuffGetMemIndex(handle,handle->elemNum-1-off)]=val;

	return;
}

uint8_t cBuffReadByte(circular_buffer_handle* handle, uint8_t ht, uint32_t off){
 8002fb8:	b590      	push	{r4, r7, lr}
 8002fba:	b085      	sub	sp, #20
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	607a      	str	r2, [r7, #4]
 8002fc4:	72fb      	strb	r3, [r7, #11]
	if(handle==NULL || handle->buffLen==0 || handle->elemNum==0 || off>=handle->elemNum) return 0;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00c      	beq.n	8002fe6 <cBuffReadByte+0x2e>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <cBuffReadByte+0x2e>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d004      	beq.n	8002fe6 <cBuffReadByte+0x2e>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d301      	bcc.n	8002fea <cBuffReadByte+0x32>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	e01a      	b.n	8003020 <cBuffReadByte+0x68>

	if(!ht) return handle->buff[cBuffGetMemIndex(handle,off)];
 8002fea:	7afb      	ldrb	r3, [r7, #11]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d109      	bne.n	8003004 <cBuffReadByte+0x4c>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681c      	ldr	r4, [r3, #0]
 8002ff4:	6879      	ldr	r1, [r7, #4]
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f7ff fd02 	bl	8002a00 <cBuffGetMemIndex>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	4423      	add	r3, r4
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	e00d      	b.n	8003020 <cBuffReadByte+0x68>
	//else
	return handle->buff[cBuffGetMemIndex(handle,handle->elemNum-1-off)];
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681c      	ldr	r4, [r3, #0]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	3b01      	subs	r3, #1
 8003012:	4619      	mov	r1, r3
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f7ff fcf3 	bl	8002a00 <cBuffGetMemIndex>
 800301a:	4603      	mov	r3, r0
 800301c:	4423      	add	r3, r4
 800301e:	781b      	ldrb	r3, [r3, #0]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3714      	adds	r7, #20
 8003024:	46bd      	mov	sp, r7
 8003026:	bd90      	pop	{r4, r7, pc}

08003028 <cBuffFlush>:
	//finally assigning the new start index to the buffer
	handle->startIndex=tmpBuff.startIndex;
	return;
}

void cBuffFlush(circular_buffer_handle* handle){
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
	if(handle==NULL) return;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d003      	beq.n	800303e <cBuffFlush+0x16>

	handle->elemNum=0;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	609a      	str	r2, [r3, #8]

	return;
 800303c:	e000      	b.n	8003040 <cBuffFlush+0x18>
	if(handle==NULL) return;
 800303e:	bf00      	nop
}
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <cBuffFull>:

uint8_t cBuffFull(circular_buffer_handle* handle){
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
	if(handle==NULL) return 0;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <cBuffFull+0x12>
 8003058:	2300      	movs	r3, #0
 800305a:	e008      	b.n	800306e <cBuffFull+0x24>

	return (handle->elemNum == handle->buffLen);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689a      	ldr	r2, [r3, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	429a      	cmp	r2, r3
 8003066:	bf0c      	ite	eq
 8003068:	2301      	moveq	r3, #1
 800306a:	2300      	movne	r3, #0
 800306c:	b2db      	uxtb	r3, r3
}
 800306e:	4618      	mov	r0, r3
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <cBuffToCirc>:
	dest->buff=pHandle->buff;
	dest->buffLen=pHandle->buffLen;
	dest->elemNum=pHandle->elemNum;
}

void cBuffToCirc(circular_buffer_handle* dest, circular_buffer_handle* cHandle){
 800307a:	b480      	push	{r7}
 800307c:	b083      	sub	sp, #12
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
 8003082:	6039      	str	r1, [r7, #0]
	if(dest==NULL || cHandle==NULL) return;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d013      	beq.n	80030b2 <cBuffToCirc+0x38>
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d010      	beq.n	80030b2 <cBuffToCirc+0x38>

	dest->buff=cHandle->buff;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	601a      	str	r2, [r3, #0]
	dest->buffLen=cHandle->buffLen;
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	605a      	str	r2, [r3, #4]
	dest->elemNum=cHandle->elemNum;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	609a      	str	r2, [r3, #8]
	dest->startIndex=cHandle->startIndex;
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	68da      	ldr	r2, [r3, #12]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	60da      	str	r2, [r3, #12]
 80030b0:	e000      	b.n	80030b4 <cBuffToCirc+0x3a>
	if(dest==NULL || cHandle==NULL) return;
 80030b2:	bf00      	nop
}
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
	...

080030c0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80030c4:	4b17      	ldr	r3, [pc, #92]	; (8003124 <MX_CAN1_Init+0x64>)
 80030c6:	4a18      	ldr	r2, [pc, #96]	; (8003128 <MX_CAN1_Init+0x68>)
 80030c8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80030ca:	4b16      	ldr	r3, [pc, #88]	; (8003124 <MX_CAN1_Init+0x64>)
 80030cc:	2210      	movs	r2, #16
 80030ce:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80030d0:	4b14      	ldr	r3, [pc, #80]	; (8003124 <MX_CAN1_Init+0x64>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80030d6:	4b13      	ldr	r3, [pc, #76]	; (8003124 <MX_CAN1_Init+0x64>)
 80030d8:	2200      	movs	r2, #0
 80030da:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 80030dc:	4b11      	ldr	r3, [pc, #68]	; (8003124 <MX_CAN1_Init+0x64>)
 80030de:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80030e2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80030e4:	4b0f      	ldr	r3, [pc, #60]	; (8003124 <MX_CAN1_Init+0x64>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80030ea:	4b0e      	ldr	r3, [pc, #56]	; (8003124 <MX_CAN1_Init+0x64>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80030f0:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <MX_CAN1_Init+0x64>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80030f6:	4b0b      	ldr	r3, [pc, #44]	; (8003124 <MX_CAN1_Init+0x64>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80030fc:	4b09      	ldr	r3, [pc, #36]	; (8003124 <MX_CAN1_Init+0x64>)
 80030fe:	2200      	movs	r2, #0
 8003100:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003102:	4b08      	ldr	r3, [pc, #32]	; (8003124 <MX_CAN1_Init+0x64>)
 8003104:	2200      	movs	r2, #0
 8003106:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003108:	4b06      	ldr	r3, [pc, #24]	; (8003124 <MX_CAN1_Init+0x64>)
 800310a:	2200      	movs	r2, #0
 800310c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800310e:	4805      	ldr	r0, [pc, #20]	; (8003124 <MX_CAN1_Init+0x64>)
 8003110:	f005 fcf4 	bl	8008afc <HAL_CAN_Init>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800311a:	f001 fc55 	bl	80049c8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20004a04 	.word	0x20004a04
 8003128:	40006400 	.word	0x40006400

0800312c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b08a      	sub	sp, #40	; 0x28
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003134:	f107 0314 	add.w	r3, r7, #20
 8003138:	2200      	movs	r2, #0
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	605a      	str	r2, [r3, #4]
 800313e:	609a      	str	r2, [r3, #8]
 8003140:	60da      	str	r2, [r3, #12]
 8003142:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a1f      	ldr	r2, [pc, #124]	; (80031c8 <HAL_CAN_MspInit+0x9c>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d138      	bne.n	80031c0 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800314e:	4b1f      	ldr	r3, [pc, #124]	; (80031cc <HAL_CAN_MspInit+0xa0>)
 8003150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003152:	4a1e      	ldr	r2, [pc, #120]	; (80031cc <HAL_CAN_MspInit+0xa0>)
 8003154:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003158:	6593      	str	r3, [r2, #88]	; 0x58
 800315a:	4b1c      	ldr	r3, [pc, #112]	; (80031cc <HAL_CAN_MspInit+0xa0>)
 800315c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003162:	613b      	str	r3, [r7, #16]
 8003164:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003166:	4b19      	ldr	r3, [pc, #100]	; (80031cc <HAL_CAN_MspInit+0xa0>)
 8003168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800316a:	4a18      	ldr	r2, [pc, #96]	; (80031cc <HAL_CAN_MspInit+0xa0>)
 800316c:	f043 0302 	orr.w	r3, r3, #2
 8003170:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003172:	4b16      	ldr	r3, [pc, #88]	; (80031cc <HAL_CAN_MspInit+0xa0>)
 8003174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	60fb      	str	r3, [r7, #12]
 800317c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB5     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800317e:	2320      	movs	r3, #32
 8003180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003182:	2302      	movs	r3, #2
 8003184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003186:	2300      	movs	r3, #0
 8003188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800318a:	2303      	movs	r3, #3
 800318c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_CAN1;
 800318e:	2303      	movs	r3, #3
 8003190:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003192:	f107 0314 	add.w	r3, r7, #20
 8003196:	4619      	mov	r1, r3
 8003198:	480d      	ldr	r0, [pc, #52]	; (80031d0 <HAL_CAN_MspInit+0xa4>)
 800319a:	f005 ff0d 	bl	8008fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800319e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80031a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a4:	2302      	movs	r3, #2
 80031a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a8:	2300      	movs	r3, #0
 80031aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ac:	2303      	movs	r3, #3
 80031ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80031b0:	2309      	movs	r3, #9
 80031b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031b4:	f107 0314 	add.w	r3, r7, #20
 80031b8:	4619      	mov	r1, r3
 80031ba:	4805      	ldr	r0, [pc, #20]	; (80031d0 <HAL_CAN_MspInit+0xa4>)
 80031bc:	f005 fefc 	bl	8008fb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80031c0:	bf00      	nop
 80031c2:	3728      	adds	r7, #40	; 0x28
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40006400 	.word	0x40006400
 80031cc:	40021000 	.word	0x40021000
 80031d0:	48000400 	.word	0x48000400

080031d4 <checkByteIsPartOfPattern>:
 * The function will also set the integer pointed by indx to the index of the byte inside the pattern array
 * (if correspondance is found), if indx is not needed it can be set to NULL, if multiple possible indexes are found, 
 * the indxPolicy will determine if the lowest (indxPolicy==0) or highest (indxPolicy!=0) index is written.
 */
static uint8_t checkByteIsPartOfPattern(circular_buffer_handle* handle, uint32_t pos, uint8_t* patt, \
		uint32_t pattLen, uint32_t* indx, uint8_t indxPolicy){
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08c      	sub	sp, #48	; 0x30
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
 80031e0:	603b      	str	r3, [r7, #0]

	if(handle==NULL || handle->elemNum==0 || patt==NULL || pattLen==0 || pos>=handle->elemNum) return 0;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00e      	beq.n	8003206 <checkByteIsPartOfPattern+0x32>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <checkByteIsPartOfPattern+0x32>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d007      	beq.n	8003206 <checkByteIsPartOfPattern+0x32>
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d004      	beq.n	8003206 <checkByteIsPartOfPattern+0x32>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	429a      	cmp	r2, r3
 8003204:	d301      	bcc.n	800320a <checkByteIsPartOfPattern+0x36>
 8003206:	2300      	movs	r3, #0
 8003208:	e091      	b.n	800332e <checkByteIsPartOfPattern+0x15a>

	//check if complete correspondance is possible
	if(handle->elemNum>=pattLen){
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d860      	bhi.n	80032d6 <checkByteIsPartOfPattern+0x102>
		uint32_t startShift; //first shift of patt that is possible inside buff
		uint32_t endShift;	//last shift(+1) of patt that is possible inside buff

		//computing start and end shift
		//if there's no space for pattern until end of buffer (because we are too near the end of the buffer)
		if((handle->elemNum-pattLen)<pos) startShift=pos-(handle->elemNum-pattLen); else startShift=0;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	68ba      	ldr	r2, [r7, #8]
 800321e:	429a      	cmp	r2, r3
 8003220:	d907      	bls.n	8003232 <checkByteIsPartOfPattern+0x5e>
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	683a      	ldr	r2, [r7, #0]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	4413      	add	r3, r2
 800322e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003230:	e001      	b.n	8003236 <checkByteIsPartOfPattern+0x62>
 8003232:	2300      	movs	r3, #0
 8003234:	62fb      	str	r3, [r7, #44]	; 0x2c
		//if there's no space for pattern from begin of buffer (because we are too near the begin of the buffer)
		if(pos<(pattLen-1)) endShift=pos+1; else endShift=pattLen;
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	3b01      	subs	r3, #1
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	429a      	cmp	r2, r3
 800323e:	d203      	bcs.n	8003248 <checkByteIsPartOfPattern+0x74>
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	3301      	adds	r3, #1
 8003244:	62bb      	str	r3, [r7, #40]	; 0x28
 8003246:	e001      	b.n	800324c <checkByteIsPartOfPattern+0x78>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	62bb      	str	r3, [r7, #40]	; 0x28


		for(uint32_t s=0;s<(endShift-startShift);s++){ //loop to check all possible shifts
 800324c:	2300      	movs	r3, #0
 800324e:	627b      	str	r3, [r7, #36]	; 0x24
 8003250:	e03b      	b.n	80032ca <checkByteIsPartOfPattern+0xf6>
			uint32_t shift;
			if(!indxPolicy) shift=startShift+s;
 8003252:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003256:	2b00      	cmp	r3, #0
 8003258:	d104      	bne.n	8003264 <checkByteIsPartOfPattern+0x90>
 800325a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325e:	4413      	add	r3, r2
 8003260:	623b      	str	r3, [r7, #32]
 8003262:	e004      	b.n	800326e <checkByteIsPartOfPattern+0x9a>
			else			shift=endShift-1-s;
 8003264:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	3b01      	subs	r3, #1
 800326c:	623b      	str	r3, [r7, #32]

			uint8_t complete=1;
 800326e:	2301      	movs	r3, #1
 8003270:	77fb      	strb	r3, [r7, #31]
			for(uint32_t p=0;p<pattLen;p++){
 8003272:	2300      	movs	r3, #0
 8003274:	61bb      	str	r3, [r7, #24]
 8003276:	e016      	b.n	80032a6 <checkByteIsPartOfPattern+0xd2>
				if(cBuffReadByte(handle,0,pos-shift+p)!=patt[p]){
 8003278:	68ba      	ldr	r2, [r7, #8]
 800327a:	6a3b      	ldr	r3, [r7, #32]
 800327c:	1ad2      	subs	r2, r2, r3
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	4413      	add	r3, r2
 8003282:	461a      	mov	r2, r3
 8003284:	2100      	movs	r1, #0
 8003286:	68f8      	ldr	r0, [r7, #12]
 8003288:	f7ff fe96 	bl	8002fb8 <cBuffReadByte>
 800328c:	4603      	mov	r3, r0
 800328e:	4619      	mov	r1, r3
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	4413      	add	r3, r2
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	4299      	cmp	r1, r3
 800329a:	d001      	beq.n	80032a0 <checkByteIsPartOfPattern+0xcc>
					complete=0;
 800329c:	2300      	movs	r3, #0
 800329e:	77fb      	strb	r3, [r7, #31]
			for(uint32_t p=0;p<pattLen;p++){
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	3301      	adds	r3, #1
 80032a4:	61bb      	str	r3, [r7, #24]
 80032a6:	69ba      	ldr	r2, [r7, #24]
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d3e4      	bcc.n	8003278 <checkByteIsPartOfPattern+0xa4>
				}
			}

			if(complete){ //complete correspondance found
 80032ae:	7ffb      	ldrb	r3, [r7, #31]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d007      	beq.n	80032c4 <checkByteIsPartOfPattern+0xf0>
				if(indx!=NULL) *indx=shift;
 80032b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d002      	beq.n	80032c0 <checkByteIsPartOfPattern+0xec>
 80032ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032bc:	6a3a      	ldr	r2, [r7, #32]
 80032be:	601a      	str	r2, [r3, #0]
				return 2;
 80032c0:	2302      	movs	r3, #2
 80032c2:	e034      	b.n	800332e <checkByteIsPartOfPattern+0x15a>
		for(uint32_t s=0;s<(endShift-startShift);s++){ //loop to check all possible shifts
 80032c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c6:	3301      	adds	r3, #1
 80032c8:	627b      	str	r3, [r7, #36]	; 0x24
 80032ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d3bd      	bcc.n	8003252 <checkByteIsPartOfPattern+0x7e>
			}
		}
	}

	//check for partial correspondance
	for(uint32_t p=0;p<pattLen;p++){
 80032d6:	2300      	movs	r3, #0
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	e023      	b.n	8003324 <checkByteIsPartOfPattern+0x150>

		uint32_t shift;
		if(!indxPolicy) shift=p;
 80032dc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d102      	bne.n	80032ea <checkByteIsPartOfPattern+0x116>
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	613b      	str	r3, [r7, #16]
 80032e8:	e004      	b.n	80032f4 <checkByteIsPartOfPattern+0x120>
		else			shift=pattLen-1-p;
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	3b01      	subs	r3, #1
 80032f2:	613b      	str	r3, [r7, #16]

		if(cBuffReadByte(handle,0,pos)==patt[shift]){
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	2100      	movs	r1, #0
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f7ff fe5d 	bl	8002fb8 <cBuffReadByte>
 80032fe:	4603      	mov	r3, r0
 8003300:	4619      	mov	r1, r3
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	4413      	add	r3, r2
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	4299      	cmp	r1, r3
 800330c:	d107      	bne.n	800331e <checkByteIsPartOfPattern+0x14a>
			//partial correspondance found
			if(indx!=NULL) *indx=shift;
 800330e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003310:	2b00      	cmp	r3, #0
 8003312:	d002      	beq.n	800331a <checkByteIsPartOfPattern+0x146>
 8003314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	601a      	str	r2, [r3, #0]
			return 1;
 800331a:	2301      	movs	r3, #1
 800331c:	e007      	b.n	800332e <checkByteIsPartOfPattern+0x15a>
	for(uint32_t p=0;p<pattLen;p++){
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	3301      	adds	r3, #1
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	429a      	cmp	r2, r3
 800332a:	d3d7      	bcc.n	80032dc <checkByteIsPartOfPattern+0x108>
		}
	}

	return 0;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3730      	adds	r7, #48	; 0x30
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <searchFrame>:

uint32_t searchFrame(circular_buffer_handle* stream, circular_buffer_handle* frame, search_frame_rule * rule){
 8003336:	b580      	push	{r7, lr}
 8003338:	b094      	sub	sp, #80	; 0x50
 800333a:	af02      	add	r7, sp, #8
 800333c:	60f8      	str	r0, [r7, #12]
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	607a      	str	r2, [r7, #4]
	//guard checks
	if(stream==NULL || stream->buff == NULL || rule==NULL || stream->elemNum==0 || rule->headLen==0 || rule->head==NULL) return stream->elemNum;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d012      	beq.n	800336e <searchFrame+0x38>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00e      	beq.n	800336e <searchFrame+0x38>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00b      	beq.n	800336e <searchFrame+0x38>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d007      	beq.n	800336e <searchFrame+0x38>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d003      	beq.n	800336e <searchFrame+0x38>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d102      	bne.n	8003374 <searchFrame+0x3e>
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	e166      	b.n	8003642 <searchFrame+0x30c>
	//If packet cannot fit in available bytes
	if(stream->elemNum<(rule->headLen+rule->minLen+rule->tailLen)) return stream->elemNum;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	689a      	ldr	r2, [r3, #8]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6859      	ldr	r1, [r3, #4]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	691b      	ldr	r3, [r3, #16]
 8003380:	4419      	add	r1, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	440b      	add	r3, r1
 8003388:	429a      	cmp	r2, r3
 800338a:	d202      	bcs.n	8003392 <searchFrame+0x5c>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	e157      	b.n	8003642 <searchFrame+0x30c>
	    _waiting,
	    _inside
	} machine_state;

	//variables and flags
	machine_state state=_waiting;	//decoding state machine state
 8003392:	2300      	movs	r3, #0
 8003394:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint32_t startPos=0;	//temporary variable were we save the last byte of head
 8003398:	2300      	movs	r3, #0
 800339a:	643b      	str	r3, [r7, #64]	; 0x40

	uint8_t headPart=0;	//flag to signal if this byte is part of a partial (if 1) or complete (if 2) head
 800339c:	2300      	movs	r3, #0
 800339e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t tailPart=0;	//flag to signal if this byte is part of a partial (if 1) or complete (if 2) tail
 80033a2:	2300      	movs	r3, #0
 80033a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint32_t headIndex=0;	//variable that will contain the index of the byte inside head (if part of it)
 80033a8:	2300      	movs	r3, #0
 80033aa:	61bb      	str	r3, [r7, #24]
	uint32_t tailIndex=0;	//variable that will contain the index of the byte inside tail (if part of it)
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
	uint8_t forbiddenByte=0; //flag to signal that current byte is of forbidden type (head/tail or parts of it depending on mode)
 80033b0:	2300      	movs	r3, #0
 80033b2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

	uint8_t canBeFirst=0; //flag to signal if the current byte can be the first byte of a frame (last byte of head)
 80033b6:	2300      	movs	r3, #0
 80033b8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	uint8_t canBeLast=0; //flag to signal if the current byte can be the last byte of a frame
 80033bc:	2300      	movs	r3, #0
 80033be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t minLenFlag=0;//flag to signal that the minimum length prerequisite has been satisfied
 80033c2:	2300      	movs	r3, #0
 80033c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t currLen=0; //current packet length (head and tail excluded)
 80033c8:	2300      	movs	r3, #0
 80033ca:	63bb      	str	r3, [r7, #56]	; 0x38

    if(rule->policy != hard && rule->policy!=medium) rule->policy=soft;	//correct eventual policy error
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	7e1b      	ldrb	r3, [r3, #24]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d006      	beq.n	80033e2 <searchFrame+0xac>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	7e1b      	ldrb	r3, [r3, #24]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d002      	beq.n	80033e2 <searchFrame+0xac>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2202      	movs	r2, #2
 80033e0:	761a      	strb	r2, [r3, #24]

	//scanning each byte inside the buffer (avoiding to check the last tailLen bytes)
	for(int b=0;b<(stream->elemNum-rule->tailLen);b++){
 80033e2:	2300      	movs	r3, #0
 80033e4:	637b      	str	r3, [r7, #52]	; 0x34
 80033e6:	e121      	b.n	800362c <searchFrame+0x2f6>

		//checking if byte can be part of a head or be a head end
        headPart=checkByteIsPartOfPattern(stream, b, rule->head, rule->headLen, &headIndex, 1);
 80033e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6858      	ldr	r0, [r3, #4]
 80033f2:	2301      	movs	r3, #1
 80033f4:	9301      	str	r3, [sp, #4]
 80033f6:	f107 0318 	add.w	r3, r7, #24
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	4603      	mov	r3, r0
 80033fe:	68f8      	ldr	r0, [r7, #12]
 8003400:	f7ff fee8 	bl	80031d4 <checkByteIsPartOfPattern>
 8003404:	4603      	mov	r3, r0
 8003406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //checking if byte can be part of a tail or be a tail begin
        //if mode is tail-less, tailPart will always remain 0
        tailPart=checkByteIsPartOfPattern(stream, b, rule->tail, rule->tailLen, &tailIndex, 0);
 800340a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68d8      	ldr	r0, [r3, #12]
 8003414:	2300      	movs	r3, #0
 8003416:	9301      	str	r3, [sp, #4]
 8003418:	f107 0314 	add.w	r3, r7, #20
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	4603      	mov	r3, r0
 8003420:	68f8      	ldr	r0, [r7, #12]
 8003422:	f7ff fed7 	bl	80031d4 <checkByteIsPartOfPattern>
 8003426:	4603      	mov	r3, r0
 8003428:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

		//check if byte is forbidden byte
		//for readibility i divided the assignment in different lines
		forbiddenByte=(rule->policy!=soft) && (headPart==2 || tailPart==2 || ((rule->policy==hard) && (headPart==1 || tailPart==1)));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	7e1b      	ldrb	r3, [r3, #24]
 8003430:	2b02      	cmp	r3, #2
 8003432:	d015      	beq.n	8003460 <searchFrame+0x12a>
 8003434:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003438:	2b02      	cmp	r3, #2
 800343a:	d00f      	beq.n	800345c <searchFrame+0x126>
 800343c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003440:	2b02      	cmp	r3, #2
 8003442:	d00b      	beq.n	800345c <searchFrame+0x126>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	7e1b      	ldrb	r3, [r3, #24]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d109      	bne.n	8003460 <searchFrame+0x12a>
 800344c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003450:	2b01      	cmp	r3, #1
 8003452:	d003      	beq.n	800345c <searchFrame+0x126>
 8003454:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003458:	2b01      	cmp	r3, #1
 800345a:	d101      	bne.n	8003460 <searchFrame+0x12a>
 800345c:	2301      	movs	r3, #1
 800345e:	e000      	b.n	8003462 <searchFrame+0x12c>
 8003460:	2300      	movs	r3, #0
 8003462:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

		//checking minLen and maxLen policies
		if(state==_inside){
 8003466:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800346a:	2b01      	cmp	r3, #1
 800346c:	d104      	bne.n	8003478 <searchFrame+0x142>
			currLen=b-startPos;
 800346e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003470:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	63bb      	str	r3, [r7, #56]	; 0x38
 8003476:	e001      	b.n	800347c <searchFrame+0x146>
		}else{
			currLen=0;
 8003478:	2300      	movs	r3, #0
 800347a:	63bb      	str	r3, [r7, #56]	; 0x38
		}
		//the second part is to account for head bytes that are also last bytes
		minLenFlag=currLen>=rule->minLen;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003482:	429a      	cmp	r2, r3
 8003484:	bf2c      	ite	cs
 8003486:	2301      	movcs	r3, #1
 8003488:	2300      	movcc	r3, #0
 800348a:	b2db      	uxtb	r3, r3
 800348c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		forbiddenByte=forbiddenByte || ((rule->maxLen!=0) && (currLen > rule->maxLen));
 8003490:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003494:	2b00      	cmp	r3, #0
 8003496:	d108      	bne.n	80034aa <searchFrame+0x174>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d006      	beq.n	80034ae <searchFrame+0x178>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d901      	bls.n	80034ae <searchFrame+0x178>
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <searchFrame+0x17a>
 80034ae:	2300      	movs	r3, #0
 80034b0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

		//checking if current byte can be the first frame byte (last head byte)
		canBeFirst=(headPart==2) && (headIndex==(rule->headLen-1));
 80034b4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d107      	bne.n	80034cc <searchFrame+0x196>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	1e5a      	subs	r2, r3, #1
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d101      	bne.n	80034cc <searchFrame+0x196>
 80034c8:	2301      	movs	r3, #1
 80034ca:	e000      	b.n	80034ce <searchFrame+0x198>
 80034cc:	2300      	movs	r3, #0
 80034ce:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

		//checking if current byte can be the last frame byte
		if(minLenFlag){
 80034d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d02b      	beq.n	8003532 <searchFrame+0x1fc>
			if(rule->tail== NULL || rule->tailLen==0){//tail-less mode
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <searchFrame+0x1b4>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d103      	bne.n	80034f2 <searchFrame+0x1bc>
				canBeLast=1; 
 80034ea:	2301      	movs	r3, #1
 80034ec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80034f0:	e01f      	b.n	8003532 <searchFrame+0x1fc>
			}else{ //normal mode
				uint32_t tmpTailIndex;
				canBeLast=checkByteIsPartOfPattern(stream, b+1, rule->tail, rule->tailLen, &tmpTailIndex, 0);
 80034f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034f4:	3301      	adds	r3, #1
 80034f6:	4618      	mov	r0, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	68d9      	ldr	r1, [r3, #12]
 8003500:	2300      	movs	r3, #0
 8003502:	9301      	str	r3, [sp, #4]
 8003504:	f107 0310 	add.w	r3, r7, #16
 8003508:	9300      	str	r3, [sp, #0]
 800350a:	460b      	mov	r3, r1
 800350c:	4601      	mov	r1, r0
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f7ff fe60 	bl	80031d4 <checkByteIsPartOfPattern>
 8003514:	4603      	mov	r3, r0
 8003516:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				canBeLast=(canBeLast == 2) && (tmpTailIndex==0);
 800351a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800351e:	2b02      	cmp	r3, #2
 8003520:	d104      	bne.n	800352c <searchFrame+0x1f6>
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d101      	bne.n	800352c <searchFrame+0x1f6>
 8003528:	2301      	movs	r3, #1
 800352a:	e000      	b.n	800352e <searchFrame+0x1f8>
 800352c:	2300      	movs	r3, #0
 800352e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

		//STATE MACHINE
		if(state==_waiting){ 		//if we are waiting for the frame to begin
 8003532:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003536:	2b00      	cmp	r3, #0
 8003538:	d135      	bne.n	80035a6 <searchFrame+0x270>
			if(canBeFirst){ //if we found a frame start
 800353a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800353e:	2b00      	cmp	r3, #0
 8003540:	d071      	beq.n	8003626 <searchFrame+0x2f0>
				state=_inside;
 8003542:	2301      	movs	r3, #1
 8003544:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				startPos=b;
 8003548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800354a:	643b      	str	r3, [r7, #64]	; 0x40

				//we check if we already found a 0 length frame
				if(canBeLast){
 800354c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003550:	2b00      	cmp	r3, #0
 8003552:	d068      	beq.n	8003626 <searchFrame+0x2f0>
					//frame found!

					//computing packet length and starting virtual index
					uint32_t tmpLen=rule->headLen;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	633b      	str	r3, [r7, #48]	; 0x30
					if(rule->tail!=NULL) tmpLen+=rule->tailLen;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d004      	beq.n	800356c <searchFrame+0x236>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003568:	4413      	add	r3, r2
 800356a:	633b      	str	r3, [r7, #48]	; 0x30
					uint32_t startVIndex=startPos+1-rule->headLen;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	3301      	adds	r3, #1
 8003576:	61fb      	str	r3, [r7, #28]

					//filling output handle
					if(frame!=NULL){
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d011      	beq.n	80035a2 <searchFrame+0x26c>
						frame->buff=stream->buff;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	601a      	str	r2, [r3, #0]
						frame->buffLen=stream->buffLen;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	605a      	str	r2, [r3, #4]
						frame->elemNum=tmpLen;
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003592:	609a      	str	r2, [r3, #8]
						frame->startIndex=cBuffGetMemIndex(stream,startVIndex);
 8003594:	69f9      	ldr	r1, [r7, #28]
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f7ff fa32 	bl	8002a00 <cBuffGetMemIndex>
 800359c:	4602      	mov	r2, r0
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	60da      	str	r2, [r3, #12]
					}
					return startVIndex;
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	e04d      	b.n	8003642 <searchFrame+0x30c>
				}
			}
		}else if(state==_inside){
 80035a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d138      	bne.n	8003620 <searchFrame+0x2ea>
			/* checks priority:
			 * Forbidden bytes? -> discard frame and eventually restart with next possible frame
			 * Last frame byte? -> frame found!
			 */

			if(forbiddenByte){
 80035ae:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d005      	beq.n	80035c2 <searchFrame+0x28c>
				//discard frame and eventually restart with next possible frame
				//state back to waiting
				state=_waiting;
 80035b6:	2300      	movs	r3, #0
 80035b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				//after this iteration b will be incremented to the byte next to the old head
				//this can be optimized by taking note of the first occurrence of canBeFirst
				//and jumping there but for now this is enough 
				b=startPos;
 80035bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035be:	637b      	str	r3, [r7, #52]	; 0x34
 80035c0:	e031      	b.n	8003626 <searchFrame+0x2f0>

			}else if(canBeLast){
 80035c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d02d      	beq.n	8003626 <searchFrame+0x2f0>
				//frame found!

				//computing packet length and starting virtual index
				uint32_t tmpLen=currLen+rule->headLen;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035d0:	4413      	add	r3, r2
 80035d2:	62fb      	str	r3, [r7, #44]	; 0x2c
				if(rule->tail!=NULL) tmpLen+=rule->tailLen;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d004      	beq.n	80035e6 <searchFrame+0x2b0>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035e2:	4413      	add	r3, r2
 80035e4:	62fb      	str	r3, [r7, #44]	; 0x2c
				uint32_t startVIndex=startPos+1-rule->headLen;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	3301      	adds	r3, #1
 80035f0:	623b      	str	r3, [r7, #32]

				//filling output handle
				if(frame!=NULL){
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d011      	beq.n	800361c <searchFrame+0x2e6>
					frame->buff=stream->buff;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	601a      	str	r2, [r3, #0]
					frame->buffLen=stream->buffLen;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	605a      	str	r2, [r3, #4]
					frame->elemNum=tmpLen;
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800360c:	609a      	str	r2, [r3, #8]
					frame->startIndex=cBuffGetMemIndex(stream,startVIndex);
 800360e:	6a39      	ldr	r1, [r7, #32]
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f7ff f9f5 	bl	8002a00 <cBuffGetMemIndex>
 8003616:	4602      	mov	r2, r0
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	60da      	str	r2, [r3, #12]
				}
				return startVIndex;
 800361c:	6a3b      	ldr	r3, [r7, #32]
 800361e:	e010      	b.n	8003642 <searchFrame+0x30c>
			}
		}else{
			//to manage state errors (should never happen)
			state=_waiting;
 8003620:	2300      	movs	r3, #0
 8003622:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	for(int b=0;b<(stream->elemNum-rule->tailLen);b++){
 8003626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003628:	3301      	adds	r3, #1
 800362a:	637b      	str	r3, [r7, #52]	; 0x34
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	1ad2      	subs	r2, r2, r3
 8003636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003638:	429a      	cmp	r2, r3
 800363a:	f63f aed5 	bhi.w	80033e8 <searchFrame+0xb2>
		}

    }
	//no valid packet found :(
	return stream->elemNum;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	689b      	ldr	r3, [r3, #8]
}
 8003642:	4618      	mov	r0, r3
 8003644:	3748      	adds	r7, #72	; 0x48
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <searchFrameAdvance>:


uint8_t searchFrameAdvance(circular_buffer_handle* stream, circular_buffer_handle* frame, search_frame_rule * rule, uint8_t shiftFlags){
 800364a:	b580      	push	{r7, lr}
 800364c:	b08e      	sub	sp, #56	; 0x38
 800364e:	af00      	add	r7, sp, #0
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	70fb      	strb	r3, [r7, #3]
	if(stream==NULL || stream->buff == NULL || rule==NULL || stream->elemNum==0 || rule->headLen==0 || rule->head==NULL) return 0;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d012      	beq.n	8003684 <searchFrameAdvance+0x3a>
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00e      	beq.n	8003684 <searchFrameAdvance+0x3a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00b      	beq.n	8003684 <searchFrameAdvance+0x3a>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d007      	beq.n	8003684 <searchFrameAdvance+0x3a>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d003      	beq.n	8003684 <searchFrameAdvance+0x3a>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <searchFrameAdvance+0x3e>
 8003684:	2300      	movs	r3, #0
 8003686:	e06a      	b.n	800375e <searchFrameAdvance+0x114>

	uint32_t startVIndex;
	uint8_t found=0;
 8003688:	2300      	movs	r3, #0
 800368a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	//we start searching for the frame by using searchFrame
	startVIndex=searchFrame(stream, frame, rule);
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	68b9      	ldr	r1, [r7, #8]
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f7ff fe4f 	bl	8003336 <searchFrame>
 8003698:	6338      	str	r0, [r7, #48]	; 0x30

	//if frame was found
	if(startVIndex!=stream->elemNum){
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d026      	beq.n	80036f2 <searchFrameAdvance+0xa8>
		found=1;
 80036a4:	2301      	movs	r3, #1
 80036a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		//shift out depending on flags SHIFTOUT_CURR, SHIFTOUT_NEXT and SHIFTOUT_FOUND
		if(shiftFlags & (SHIFTOUT_CURR | SHIFTOUT_NEXT | SHIFTOUT_FOUND)){ 
 80036aa:	78fb      	ldrb	r3, [r7, #3]
 80036ac:	f003 030e 	and.w	r3, r3, #14
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d02f      	beq.n	8003714 <searchFrameAdvance+0xca>
			cBuffPull(stream, NULL, startVIndex, 0);
 80036b4:	2300      	movs	r3, #0
 80036b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036b8:	2100      	movs	r1, #0
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f7ff fa7a 	bl	8002bb4 <cBuffPull>
			if(shiftFlags & SHIFTOUT_FOUND) cBuffPull(stream, NULL, frame->elemNum, 0);
 80036c0:	78fb      	ldrb	r3, [r7, #3]
 80036c2:	f003 0308 	and.w	r3, r3, #8
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d007      	beq.n	80036da <searchFrameAdvance+0x90>
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	689a      	ldr	r2, [r3, #8]
 80036ce:	2300      	movs	r3, #0
 80036d0:	2100      	movs	r1, #0
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f7ff fa6e 	bl	8002bb4 <cBuffPull>
 80036d8:	e01c      	b.n	8003714 <searchFrameAdvance+0xca>
			else if(shiftFlags & SHIFTOUT_NEXT) cBuffPull(stream, NULL, 1, 0);
 80036da:	78fb      	ldrb	r3, [r7, #3]
 80036dc:	f003 0304 	and.w	r3, r3, #4
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d017      	beq.n	8003714 <searchFrameAdvance+0xca>
 80036e4:	2300      	movs	r3, #0
 80036e6:	2201      	movs	r2, #1
 80036e8:	2100      	movs	r1, #0
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f7ff fa62 	bl	8002bb4 <cBuffPull>
 80036f0:	e010      	b.n	8003714 <searchFrameAdvance+0xca>
		}
	}else{
		//if no packet was found check for SHIFTOUT_FULL flag
		if((shiftFlags & SHIFTOUT_FULL) && cBuffFull(stream)) cBuffPull(stream, NULL, 1, 0);
 80036f2:	78fb      	ldrb	r3, [r7, #3]
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00b      	beq.n	8003714 <searchFrameAdvance+0xca>
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f7ff fca4 	bl	800304a <cBuffFull>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <searchFrameAdvance+0xca>
 8003708:	2300      	movs	r3, #0
 800370a:	2201      	movs	r2, #1
 800370c:	2100      	movs	r1, #0
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f7ff fa50 	bl	8002bb4 <cBuffPull>
	}

	//regardless of packet found or not, perform SHIFTOUT_FAST if requested
	if(shiftFlags & SHIFTOUT_FAST){
 8003714:	78fb      	ldrb	r3, [r7, #3]
 8003716:	f003 0310 	and.w	r3, r3, #16
 800371a:	2b00      	cmp	r3, #0
 800371c:	d01d      	beq.n	800375a <searchFrameAdvance+0x110>
		//temporary rule for searcing next occurrence of first head byte
		search_frame_rule tmpRule={ 
			.head=rule->head,
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
		search_frame_rule tmpRule={ 
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	2301      	movs	r3, #1
 8003726:	617b      	str	r3, [r7, #20]
 8003728:	2300      	movs	r3, #0
 800372a:	61bb      	str	r3, [r7, #24]
 800372c:	2300      	movs	r3, #0
 800372e:	61fb      	str	r3, [r7, #28]
 8003730:	2300      	movs	r3, #0
 8003732:	623b      	str	r3, [r7, #32]
 8003734:	2300      	movs	r3, #0
 8003736:	627b      	str	r3, [r7, #36]	; 0x24
 8003738:	2300      	movs	r3, #0
 800373a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
			.tail=NULL,
			.tailLen=0,
			.policy=hard,
		};
		//search next occurrence of first head byte
		uint32_t nextHead=searchFrame(stream,NULL,&tmpRule);
 800373e:	f107 0310 	add.w	r3, r7, #16
 8003742:	461a      	mov	r2, r3
 8003744:	2100      	movs	r1, #0
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f7ff fdf5 	bl	8003336 <searchFrame>
 800374c:	62f8      	str	r0, [r7, #44]	; 0x2c

		cBuffPull(stream, NULL, nextHead, 0);
 800374e:	2300      	movs	r3, #0
 8003750:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003752:	2100      	movs	r1, #0
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f7ff fa2d 	bl	8002bb4 <cBuffPull>
	}

	return found;
 800375a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800375e:	4618      	mov	r0, r3
 8003760:	3738      	adds	r7, #56	; 0x38
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
	...

08003768 <txFunc1>:
void OBC_Comm_Task(void const *argument);

// defining serial line I/O functions
// using UART driver
uint8_t txFunc1(uint8_t byte)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	71fb      	strb	r3, [r7, #7]
	return (sendDriver_UART(&huart1, &byte, 1) != 0);
 8003772:	1dfb      	adds	r3, r7, #7
 8003774:	2201      	movs	r2, #1
 8003776:	4619      	mov	r1, r3
 8003778:	4806      	ldr	r0, [pc, #24]	; (8003794 <txFunc1+0x2c>)
 800377a:	f7fd ffef 	bl	800175c <sendDriver_UART>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	bf14      	ite	ne
 8003784:	2301      	movne	r3, #1
 8003786:	2300      	moveq	r3, #0
 8003788:	b2db      	uxtb	r3, r3
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	200263d0 	.word	0x200263d0

08003798 <rxFunc1>:
uint8_t rxFunc1(uint8_t *byte)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
	return (receiveDriver_UART(&huart1, byte, 1) != 0);
 80037a0:	2201      	movs	r2, #1
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	4806      	ldr	r0, [pc, #24]	; (80037c0 <rxFunc1+0x28>)
 80037a6:	f7fd ff87 	bl	80016b8 <receiveDriver_UART>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	bf14      	ite	ne
 80037b0:	2301      	movne	r3, #1
 80037b2:	2300      	moveq	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	200263d0 	.word	0x200263d0

080037c4 <sdlTimeTick>:
	return (receiveDriver_UART(&huart4, byte, 1) != 0);
}

// defining tick function for timeouts
uint32_t sdlTimeTick()
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80037c8:	f003 fe98 	bl	80074fc <HAL_GetTick>
 80037cc:	4603      	mov	r3, r0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <__io_putchar>:
/*PUTCHAR_PROTOTYPE{
   HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
   return ch;
}*/
PUTCHAR_PROTOTYPE
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
	uint8_t c = (uint8_t)ch;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	73fb      	strb	r3, [r7, #15]
	sendDriver_UART(&huart2, &c, 1);
 80037e2:	f107 030f 	add.w	r3, r7, #15
 80037e6:	2201      	movs	r2, #1
 80037e8:	4619      	mov	r1, r3
 80037ea:	4804      	ldr	r0, [pc, #16]	; (80037fc <__io_putchar+0x28>)
 80037ec:	f7fd ffb6 	bl	800175c <sendDriver_UART>
	return c;
 80037f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3710      	adds	r7, #16
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	20026454 	.word	0x20026454

08003800 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4a07      	ldr	r2, [pc, #28]	; (800382c <vApplicationGetIdleTaskMemory+0x2c>)
 8003810:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	4a06      	ldr	r2, [pc, #24]	; (8003830 <vApplicationGetIdleTaskMemory+0x30>)
 8003816:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2280      	movs	r2, #128	; 0x80
 800381c:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 800381e:	bf00      	nop
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	2001ca84 	.word	0x2001ca84
 8003830:	2001cad8 	.word	0x2001cad8

08003834 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory(StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
	*ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	4a07      	ldr	r2, [pc, #28]	; (8003860 <vApplicationGetTimerTaskMemory+0x2c>)
 8003844:	601a      	str	r2, [r3, #0]
	*ppxTimerTaskStackBuffer = &xTimerStack[0];
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	4a06      	ldr	r2, [pc, #24]	; (8003864 <vApplicationGetTimerTaskMemory+0x30>)
 800384a:	601a      	str	r2, [r3, #0]
	*pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003852:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8003854:	bf00      	nop
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	2001ccd8 	.word	0x2001ccd8
 8003864:	2001cd2c 	.word	0x2001cd2c

08003868 <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 8003868:	b5b0      	push	{r4, r5, r7, lr}
 800386a:	b0bc      	sub	sp, #240	; 0xf0
 800386c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */

	initDriver_UART();
 800386e:	f7fd fe47 	bl	8001500 <initDriver_UART>
	// UART1 = for printf
	addDriver_UART(&huart2, USART2_IRQn, keep_old);
 8003872:	2200      	movs	r2, #0
 8003874:	2126      	movs	r1, #38	; 0x26
 8003876:	4882      	ldr	r0, [pc, #520]	; (8003a80 <MX_FREERTOS_Init+0x218>)
 8003878:	f7fd fe60 	bl	800153c <addDriver_UART>
	// UART1 = for OBC communication
	addDriver_UART(&huart1, USART1_IRQn, keep_old);
 800387c:	2200      	movs	r2, #0
 800387e:	2125      	movs	r1, #37	; 0x25
 8003880:	4880      	ldr	r0, [pc, #512]	; (8003a84 <MX_FREERTOS_Init+0x21c>)
 8003882:	f7fd fe5b 	bl	800153c <addDriver_UART>
	// UART1 = for IMU
	addDriver_UART(&huart4, UART4_IRQn, keep_new);
 8003886:	2201      	movs	r2, #1
 8003888:	2134      	movs	r1, #52	; 0x34
 800388a:	487f      	ldr	r0, [pc, #508]	; (8003a88 <MX_FREERTOS_Init+0x220>)
 800388c:	f7fd fe56 	bl	800153c <addDriver_UART>

	/* USER CODE END Init */

	/* USER CODE BEGIN RTOS_MUTEX */
	/* add mutexes, ... */
	ControlMutex = xSemaphoreCreateMutexStatic(&xControlMutexBuffer);
 8003890:	497e      	ldr	r1, [pc, #504]	; (8003a8c <MX_FREERTOS_Init+0x224>)
 8003892:	2001      	movs	r0, #1
 8003894:	f00a ff97 	bl	800e7c6 <xQueueCreateMutexStatic>
 8003898:	4603      	mov	r3, r0
 800389a:	4a7d      	ldr	r2, [pc, #500]	; (8003a90 <MX_FREERTOS_Init+0x228>)
 800389c:	6013      	str	r3, [r2, #0]
	configASSERT(ControlMutex);
 800389e:	4b7c      	ldr	r3, [pc, #496]	; (8003a90 <MX_FREERTOS_Init+0x228>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10b      	bne.n	80038be <MX_FREERTOS_Init+0x56>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80038a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038aa:	f383 8811 	msr	BASEPRI, r3
 80038ae:	f3bf 8f6f 	isb	sy
 80038b2:	f3bf 8f4f 	dsb	sy
 80038b6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80038ba:	bf00      	nop
 80038bc:	e7fe      	b.n	80038bc <MX_FREERTOS_Init+0x54>
	xSemaphoreGive(ControlMutex);
 80038be:	4b74      	ldr	r3, [pc, #464]	; (8003a90 <MX_FREERTOS_Init+0x228>)
 80038c0:	6818      	ldr	r0, [r3, #0]
 80038c2:	2300      	movs	r3, #0
 80038c4:	2200      	movs	r2, #0
 80038c6:	2100      	movs	r1, #0
 80038c8:	f00a ff98 	bl	800e7fc <xQueueGenericSend>
	IMURead_ControlMutex = xSemaphoreCreateMutexStatic(&xIMURead_ControlMutexBuffer);
 80038cc:	4971      	ldr	r1, [pc, #452]	; (8003a94 <MX_FREERTOS_Init+0x22c>)
 80038ce:	2001      	movs	r0, #1
 80038d0:	f00a ff79 	bl	800e7c6 <xQueueCreateMutexStatic>
 80038d4:	4603      	mov	r3, r0
 80038d6:	4a70      	ldr	r2, [pc, #448]	; (8003a98 <MX_FREERTOS_Init+0x230>)
 80038d8:	6013      	str	r3, [r2, #0]
	configASSERT(IMURead_ControlMutex);
 80038da:	4b6f      	ldr	r3, [pc, #444]	; (8003a98 <MX_FREERTOS_Init+0x230>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10b      	bne.n	80038fa <MX_FREERTOS_Init+0x92>
	__asm volatile
 80038e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e6:	f383 8811 	msr	BASEPRI, r3
 80038ea:	f3bf 8f6f 	isb	sy
 80038ee:	f3bf 8f4f 	dsb	sy
 80038f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
}
 80038f6:	bf00      	nop
 80038f8:	e7fe      	b.n	80038f8 <MX_FREERTOS_Init+0x90>
	xSemaphoreGive(IMURead_ControlMutex);
 80038fa:	4b67      	ldr	r3, [pc, #412]	; (8003a98 <MX_FREERTOS_Init+0x230>)
 80038fc:	6818      	ldr	r0, [r3, #0]
 80038fe:	2300      	movs	r3, #0
 8003900:	2200      	movs	r2, #0
 8003902:	2100      	movs	r1, #0
 8003904:	f00a ff7a 	bl	800e7fc <xQueueGenericSend>

	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* definition and creation of setAttitudeSem */
	osSemaphoreStaticDef(setAttitudeSem, &setAttitudeSemControlBlock);
 8003908:	2300      	movs	r3, #0
 800390a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800390e:	4b63      	ldr	r3, [pc, #396]	; (8003a9c <MX_FREERTOS_Init+0x234>)
 8003910:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	setAttitudeSemHandle = osSemaphoreCreate(osSemaphore(setAttitudeSem), 1);
 8003914:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003918:	2101      	movs	r1, #1
 800391a:	4618      	mov	r0, r3
 800391c:	f00a fca7 	bl	800e26e <osSemaphoreCreate>
 8003920:	4603      	mov	r3, r0
 8003922:	4a5f      	ldr	r2, [pc, #380]	; (8003aa0 <MX_FREERTOS_Init+0x238>)
 8003924:	6013      	str	r3, [r2, #0]
	/* USER CODE END RTOS_TIMERS */

	/* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	/* definition and creation of IMUQueue1 */
	osMessageQStaticDef(IMUQueue1, 512, uint32_t, IMUQueue1Buffer, &IMUQueue1ControlBlock);
 8003926:	4b5f      	ldr	r3, [pc, #380]	; (8003aa4 <MX_FREERTOS_Init+0x23c>)
 8003928:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 800392c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800392e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	IMUQueue1Handle = osMessageCreate(osMessageQ(IMUQueue1), NULL);
 8003932:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003936:	2100      	movs	r1, #0
 8003938:	4618      	mov	r0, r3
 800393a:	f00a fcb0 	bl	800e29e <osMessageCreate>
 800393e:	4603      	mov	r3, r0
 8003940:	4a59      	ldr	r2, [pc, #356]	; (8003aa8 <MX_FREERTOS_Init+0x240>)
 8003942:	6013      	str	r3, [r2, #0]
	/* definition and creation of IMUQueue2 */
	osMessageQStaticDef(IMUQueue2, 512, uint32_t, IMUQueue2Buffer, &IMUQueue2ControlBlock);
 8003944:	4b59      	ldr	r3, [pc, #356]	; (8003aac <MX_FREERTOS_Init+0x244>)
 8003946:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 800394a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800394c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	IMUQueue2Handle = osMessageCreate(osMessageQ(IMUQueue2), NULL);
 8003950:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003954:	2100      	movs	r1, #0
 8003956:	4618      	mov	r0, r3
 8003958:	f00a fca1 	bl	800e29e <osMessageCreate>
 800395c:	4603      	mov	r3, r0
 800395e:	4a54      	ldr	r2, [pc, #336]	; (8003ab0 <MX_FREERTOS_Init+0x248>)
 8003960:	6013      	str	r3, [r2, #0]
	/* definition and creation of ADCSHouseKeepingQueue */
	osMessageQStaticDef(ADCSHouseKeepingQueue, 512, uint32_t, ADCSHouseKeepingQueueBuffer, &ADCSHouseKeepingQueueControlBlock);
 8003962:	4b54      	ldr	r3, [pc, #336]	; (8003ab4 <MX_FREERTOS_Init+0x24c>)
 8003964:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 8003968:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800396a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ADCSHouseKeepingQueueHandle = osMessageCreate(osMessageQ(ADCSHouseKeepingQueue), NULL);
 800396e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003972:	2100      	movs	r1, #0
 8003974:	4618      	mov	r0, r3
 8003976:	f00a fc92 	bl	800e29e <osMessageCreate>
 800397a:	4603      	mov	r3, r0
 800397c:	4a4e      	ldr	r2, [pc, #312]	; (8003ab8 <MX_FREERTOS_Init+0x250>)
 800397e:	6013      	str	r3, [r2, #0]
	/* definition and creation of setAttitudeADCSQueue */
	osMessageQStaticDef(setAttitudeADCSQueue, 512, uint32_t, setAttitudeADCSQueueBuffer, &setAttitudeADCSQueueControlBlock);
 8003980:	4b4e      	ldr	r3, [pc, #312]	; (8003abc <MX_FREERTOS_Init+0x254>)
 8003982:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 8003986:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003988:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	setAttitudeADCSQueueHandle = osMessageCreate(osMessageQ(setAttitudeADCSQueue), NULL);
 800398c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003990:	2100      	movs	r1, #0
 8003992:	4618      	mov	r0, r3
 8003994:	f00a fc83 	bl	800e29e <osMessageCreate>
 8003998:	4603      	mov	r3, r0
 800399a:	4a49      	ldr	r2, [pc, #292]	; (8003ac0 <MX_FREERTOS_Init+0x258>)
 800399c:	6013      	str	r3, [r2, #0]
	/* definition and creation of setOpModeADCSQueue */
	osMessageQStaticDef(setOpModeADCSQueue, 32, uint32_t, setOpModeADCSQueueBuffer, &setOpModeADCSQueueControlBlock);
 800399e:	4b49      	ldr	r3, [pc, #292]	; (8003ac4 <MX_FREERTOS_Init+0x25c>)
 80039a0:	f107 0490 	add.w	r4, r7, #144	; 0x90
 80039a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80039a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	setOpModeADCSQueueHandle = osMessageCreate(osMessageQ(setOpModeADCSQueue), NULL);
 80039aa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80039ae:	2100      	movs	r1, #0
 80039b0:	4618      	mov	r0, r3
 80039b2:	f00a fc74 	bl	800e29e <osMessageCreate>
 80039b6:	4603      	mov	r3, r0
 80039b8:	4a43      	ldr	r2, [pc, #268]	; (8003ac8 <MX_FREERTOS_Init+0x260>)
 80039ba:	6013      	str	r3, [r2, #0]

	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128, defaultTaskBuffer, &defaultTaskControlBlock);
 80039bc:	4b43      	ldr	r3, [pc, #268]	; (8003acc <MX_FREERTOS_Init+0x264>)
 80039be:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80039c2:	461d      	mov	r5, r3
 80039c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80039cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80039d0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80039d4:	2100      	movs	r1, #0
 80039d6:	4618      	mov	r0, r3
 80039d8:	f00a fc10 	bl	800e1fc <osThreadCreate>
 80039dc:	4603      	mov	r3, r0
 80039de:	4a3c      	ldr	r2, [pc, #240]	; (8003ad0 <MX_FREERTOS_Init+0x268>)
 80039e0:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* definition and creation of FirstCheckTask */
	osThreadStaticDef(FirstCheckTask, Check_current_temp, osPriorityAboveNormal, 0, stack_size, FirstCheckTaskBuffer, &FirstCheckTaskControlBlock);
 80039e2:	4b3c      	ldr	r3, [pc, #240]	; (8003ad4 <MX_FREERTOS_Init+0x26c>)
 80039e4:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80039e8:	461d      	mov	r5, r3
 80039ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039ee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80039f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	FirstCheckTaskHandle = osThreadCreate(osThread(FirstCheckTask), NULL);
 80039f6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80039fa:	2100      	movs	r1, #0
 80039fc:	4618      	mov	r0, r3
 80039fe:	f00a fbfd 	bl	800e1fc <osThreadCreate>
 8003a02:	4603      	mov	r3, r0
 8003a04:	4a34      	ldr	r2, [pc, #208]	; (8003ad8 <MX_FREERTOS_Init+0x270>)
 8003a06:	6013      	str	r3, [r2, #0]
	/* definition and creation of ControlAlgorithmTask */
	osThreadStaticDef(ControlAlgorithmTask, Control_Algorithm_Task, osPriorityBelowNormal, 0, stack_size, ControlAlgorithmTaskBuffer, &ControlAlgorithmTaskControlBlock);
 8003a08:	4b34      	ldr	r3, [pc, #208]	; (8003adc <MX_FREERTOS_Init+0x274>)
 8003a0a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8003a0e:	461d      	mov	r5, r3
 8003a10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	ControlAlgorithmTaskHandle = osThreadCreate(osThread(ControlAlgorithmTask), NULL);
 8003a1c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a20:	2100      	movs	r1, #0
 8003a22:	4618      	mov	r0, r3
 8003a24:	f00a fbea 	bl	800e1fc <osThreadCreate>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	4a2d      	ldr	r2, [pc, #180]	; (8003ae0 <MX_FREERTOS_Init+0x278>)
 8003a2c:	6013      	str	r3, [r2, #0]
	/* definition and creation of IMUTask */
	osThreadStaticDef(IMUTask, IMU_Task, osPriorityNormal, 0, stack_size, IMUTaskBuffer, &IMUTaskControlBlock);
 8003a2e:	4b2d      	ldr	r3, [pc, #180]	; (8003ae4 <MX_FREERTOS_Init+0x27c>)
 8003a30:	f107 0420 	add.w	r4, r7, #32
 8003a34:	461d      	mov	r5, r3
 8003a36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	IMUTaskHandle = osThreadCreate(osThread(IMUTask), NULL);
 8003a42:	f107 0320 	add.w	r3, r7, #32
 8003a46:	2100      	movs	r1, #0
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f00a fbd7 	bl	800e1fc <osThreadCreate>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	4a25      	ldr	r2, [pc, #148]	; (8003ae8 <MX_FREERTOS_Init+0x280>)
 8003a52:	6013      	str	r3, [r2, #0]
	/* definition and creation of OBC_CommTaskHandle */
	osThreadStaticDef(OBC_CommTask, OBC_Comm_Task, osPriorityAboveNormal, 0, stack_size1, OBC_CommTaskBuffer, &OBC_CommTaskControlBlock);
 8003a54:	4b25      	ldr	r3, [pc, #148]	; (8003aec <MX_FREERTOS_Init+0x284>)
 8003a56:	1d3c      	adds	r4, r7, #4
 8003a58:	461d      	mov	r5, r3
 8003a5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a5e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	OBC_CommTaskHandle = osThreadCreate(osThread(OBC_CommTask), NULL);
 8003a66:	1d3b      	adds	r3, r7, #4
 8003a68:	2100      	movs	r1, #0
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f00a fbc6 	bl	800e1fc <osThreadCreate>
 8003a70:	4603      	mov	r3, r0
 8003a72:	4a1f      	ldr	r2, [pc, #124]	; (8003af0 <MX_FREERTOS_Init+0x288>)
 8003a74:	6013      	str	r3, [r2, #0]

	/* USER CODE END RTOS_THREADS */
}
 8003a76:	bf00      	nop
 8003a78:	37f0      	adds	r7, #240	; 0xf0
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	20026454 	.word	0x20026454
 8003a84:	200263d0 	.word	0x200263d0
 8003a88:	2002634c 	.word	0x2002634c
 8003a8c:	20018db0 	.word	0x20018db0
 8003a90:	20018dac 	.word	0x20018dac
 8003a94:	20018dfc 	.word	0x20018dfc
 8003a98:	20018df8 	.word	0x20018df8
 8003a9c:	2001ca3c 	.word	0x2001ca3c
 8003aa0:	2001ca38 	.word	0x2001ca38
 8003aa4:	08013a6c 	.word	0x08013a6c
 8003aa8:	20019290 	.word	0x20019290
 8003aac:	08013a7c 	.word	0x08013a7c
 8003ab0:	2001aadc 	.word	0x2001aadc
 8003ab4:	08013a8c 	.word	0x08013a8c
 8003ab8:	20018e44 	.word	0x20018e44
 8003abc:	08013a9c 	.word	0x08013a9c
 8003ac0:	2001c328 	.word	0x2001c328
 8003ac4:	08013aac 	.word	0x08013aac
 8003ac8:	2001c774 	.word	0x2001c774
 8003acc:	08013abc 	.word	0x08013abc
 8003ad0:	2001c7e0 	.word	0x2001c7e0
 8003ad4:	08013ad8 	.word	0x08013ad8
 8003ad8:	20004c4c 	.word	0x20004c4c
 8003adc:	08013af4 	.word	0x08013af4
 8003ae0:	20008ca4 	.word	0x20008ca4
 8003ae4:	08013b10 	.word	0x08013b10
 8003ae8:	2000ccfc 	.word	0x2000ccfc
 8003aec:	08013b2c 	.word	0x08013b2c
 8003af0:	20010d54 	.word	0x20010d54

08003af4 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;)
	{
		osDelay(1);
 8003afc:	2001      	movs	r0, #1
 8003afe:	f00a fba2 	bl	800e246 <osDelay>
 8003b02:	e7fb      	b.n	8003afc <StartDefaultTask+0x8>

08003b04 <Check_current_temp>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void Check_current_temp(void const *argument)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b090      	sub	sp, #64	; 0x40
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Check_pwr_temp */
	// declaring serial line
	// static serial_line_handle line;
	// Inizialize Serial Line for UART3
	// sdlInitLine(&line,&txFunc3,&rxFunc3,50,2);
	init_tempsens_handler(&ntc_values);
 8003b0c:	4840      	ldr	r0, [pc, #256]	; (8003c10 <Check_current_temp+0x10c>)
 8003b0e:	f001 fc31 	bl	8005374 <init_tempsens_handler>
	volatile float currentbuf[NUM_ACTUATORS], voltagebuf[NUM_ACTUATORS];
	Current_Temp_Struct *local_current_temp_struct = (Current_Temp_Struct *)malloc(sizeof(Current_Temp_Struct));
 8003b12:	2034      	movs	r0, #52	; 0x34
 8003b14:	f00c ff42 	bl	801099c <malloc>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	637b      	str	r3, [r7, #52]	; 0x34
	static uint8_t count = 0;

	/*Start calibration */
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 8003b1c:	217f      	movs	r1, #127	; 0x7f
 8003b1e:	483d      	ldr	r0, [pc, #244]	; (8003c14 <Check_current_temp+0x110>)
 8003b20:	f004 ff8c 	bl	8008a3c <HAL_ADCEx_Calibration_Start>

	/* Infinite loop */
	for (;;)
	{
		// volatile float prev = HAL_GetTick();
		printf("We are in CHECK TASK \n");
 8003b24:	483c      	ldr	r0, [pc, #240]	; (8003c18 <Check_current_temp+0x114>)
 8003b26:	f00d fd2f 	bl	8011588 <puts>
#endif
		//----------------------------------------------------------------------

		// GET TEMPERATURES------------------------------------------------------
		// float prev1 = HAL_GetTick();
		get_temperatures(&hspi2, &ntc_values, count);
 8003b2a:	4b3c      	ldr	r3, [pc, #240]	; (8003c1c <Check_current_temp+0x118>)
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	4937      	ldr	r1, [pc, #220]	; (8003c10 <Check_current_temp+0x10c>)
 8003b32:	483b      	ldr	r0, [pc, #236]	; (8003c20 <Check_current_temp+0x11c>)
 8003b34:	f001 fe7c 	bl	8005830 <get_temperatures>
		// float next1 = HAL_GetTick();
		// printf("Execussion of get_temperatures: %.1f ms\n",next1-prev1);
		count++;
 8003b38:	4b38      	ldr	r3, [pc, #224]	; (8003c1c <Check_current_temp+0x118>)
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	4b36      	ldr	r3, [pc, #216]	; (8003c1c <Check_current_temp+0x118>)
 8003b42:	701a      	strb	r2, [r3, #0]
		//----------------------------------------------------------------------

		// GET ACTUATORS CURRENT
		get_actuator_current(&hadc1, voltagebuf, currentbuf, Channels_mask);
 8003b44:	f107 0220 	add.w	r2, r7, #32
 8003b48:	f107 010c 	add.w	r1, r7, #12
 8003b4c:	4b35      	ldr	r3, [pc, #212]	; (8003c24 <Check_current_temp+0x120>)
 8003b4e:	4831      	ldr	r0, [pc, #196]	; (8003c14 <Check_current_temp+0x110>)
 8003b50:	f7fe f966 	bl	8001e20 <get_actuator_current>
				error_status = 3;
			}

		}
		 */
		switch (error_status)
 8003b54:	4b34      	ldr	r3, [pc, #208]	; (8003c28 <Check_current_temp+0x124>)
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	2b05      	cmp	r3, #5
 8003b5a:	d853      	bhi.n	8003c04 <Check_current_temp+0x100>
 8003b5c:	a201      	add	r2, pc, #4	; (adr r2, 8003b64 <Check_current_temp+0x60>)
 8003b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b62:	bf00      	nop
 8003b64:	08003b7d 	.word	0x08003b7d
 8003b68:	08003c05 	.word	0x08003c05
 8003b6c:	08003c05 	.word	0x08003c05
 8003b70:	08003c05 	.word	0x08003c05
 8003b74:	08003c05 	.word	0x08003c05
 8003b78:	08003c05 	.word	0x08003c05
		{
		case 0:
			// ALL IS OK
			// Send Housekeeping to OBC task

			if (local_current_temp_struct == NULL)
 8003b7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d03f      	beq.n	8003c02 <Check_current_temp+0xfe>
				printf("IMU TASK: allocazione struttura fallita !\n");
#endif
			}
			else
			{
				if (count == 8)
 8003b82:	4b26      	ldr	r3, [pc, #152]	; (8003c1c <Check_current_temp+0x118>)
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	2b08      	cmp	r3, #8
 8003b88:	d13b      	bne.n	8003c02 <Check_current_temp+0xfe>
				{
					for (int i = 0; i < NUM_ACTUATORS; i++)
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b8e:	e00d      	b.n	8003bac <Check_current_temp+0xa8>
					{
						local_current_temp_struct->current[i] = currentbuf[i];
 8003b90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	3340      	adds	r3, #64	; 0x40
 8003b96:	443b      	add	r3, r7
 8003b98:	3b20      	subs	r3, #32
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	440b      	add	r3, r1
 8003ba4:	601a      	str	r2, [r3, #0]
					for (int i = 0; i < NUM_ACTUATORS; i++)
 8003ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ba8:	3301      	adds	r3, #1
 8003baa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bae:	2b04      	cmp	r3, #4
 8003bb0:	ddee      	ble.n	8003b90 <Check_current_temp+0x8c>
#if enable_printf
						printf("Task check: Current n%d,value: %f,current vect:%f \n", i + 1, local_current_temp_struct->current[i], currentbuf[i]);
#endif
					}
					for (int i = NUM_ACTUATORS; i < NUM_TEMP_SENS + NUM_ACTUATORS; i++)
 8003bb2:	2305      	movs	r3, #5
 8003bb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bb6:	e010      	b.n	8003bda <Check_current_temp+0xd6>
					{
						local_current_temp_struct->temperature[i - NUM_ACTUATORS] = ntc_values.temp[i - NUM_ACTUATORS];
 8003bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bba:	1f5a      	subs	r2, r3, #5
 8003bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bbe:	3b05      	subs	r3, #5
 8003bc0:	4913      	ldr	r1, [pc, #76]	; (8003c10 <Check_current_temp+0x10c>)
 8003bc2:	0092      	lsls	r2, r2, #2
 8003bc4:	440a      	add	r2, r1
 8003bc6:	6812      	ldr	r2, [r2, #0]
 8003bc8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003bca:	3304      	adds	r3, #4
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	3304      	adds	r3, #4
 8003bd2:	601a      	str	r2, [r3, #0]
					for (int i = NUM_ACTUATORS; i < NUM_TEMP_SENS + NUM_ACTUATORS; i++)
 8003bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bdc:	2b0c      	cmp	r3, #12
 8003bde:	ddeb      	ble.n	8003bb8 <Check_current_temp+0xb4>
						printf("Task check: Temperature n%d,ntc value: %f,value: %f \n", i - 4, ntc_values.temp[i - NUM_ACTUATORS], local_current_temp_struct->temperature[i - NUM_ACTUATORS]);
#endif
					}

					// Invio queue a OBC Task
					if (osMessagePut(ADCSHouseKeepingQueueHandle, (uint32_t)local_current_temp_struct, 300) != osOK)
 8003be0:	4b12      	ldr	r3, [pc, #72]	; (8003c2c <Check_current_temp+0x128>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003be6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003bea:	4618      	mov	r0, r3
 8003bec:	f00a fb6e 	bl	800e2cc <osMessagePut>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d002      	beq.n	8003bfc <Check_current_temp+0xf8>
					{
#if enable_printf
						printf("Invio a OBC Task fallito \n");
#endif
						free(local_current_temp_struct); // Ensure the receiving task has time to process
 8003bf6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003bf8:	f00c fed8 	bl	80109ac <free>
					{
#if enable_printf
						printf("Dati Inviati a OBC Task\n");
#endif
					}
					count = 0;
 8003bfc:	4b07      	ldr	r3, [pc, #28]	; (8003c1c <Check_current_temp+0x118>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 8003c02:	bf00      	nop
			// Fare partire un interrupt
			break;
		}
		// volatile next = HAL_GetTick();
		// printf("Execussion of check task: %.1f ms\n",next-prev);
		osDelay(300);
 8003c04:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003c08:	f00a fb1d 	bl	800e246 <osDelay>
		printf("We are in CHECK TASK \n");
 8003c0c:	e78a      	b.n	8003b24 <Check_current_temp+0x20>
 8003c0e:	bf00      	nop
 8003c10:	20004a2c 	.word	0x20004a2c
 8003c14:	2000499c 	.word	0x2000499c
 8003c18:	08013b48 	.word	0x08013b48
 8003c1c:	2001d12c 	.word	0x2001d12c
 8003c20:	200261b4 	.word	0x200261b4
 8003c24:	20000000 	.word	0x20000000
 8003c28:	20004c48 	.word	0x20004c48
 8003c2c:	20018e44 	.word	0x20018e44

08003c30 <OBC_Comm_Task>:
	}
	/* USER CODE END Check_pwr_temp */
}

void OBC_Comm_Task(void const *argument)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	f5ad 5d87 	sub.w	sp, sp, #4320	; 0x10e0
 8003c36:	b086      	sub	sp, #24
 8003c38:	af02      	add	r7, sp, #8
 8003c3a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003c3e:	f843 0cdc 	str.w	r0, [r3, #-220]
	/* USER CODE BEGIN OBC_Comm_Task */
	static serial_line_handle line1;
	// Inizialize Serial Line for UART1
	sdlInitLine(&line1, &txFunc1, &rxFunc1, 50, 2);
 8003c42:	2302      	movs	r3, #2
 8003c44:	9300      	str	r3, [sp, #0]
 8003c46:	2332      	movs	r3, #50	; 0x32
 8003c48:	4ab2      	ldr	r2, [pc, #712]	; (8003f14 <OBC_Comm_Task+0x2e4>)
 8003c4a:	49b3      	ldr	r1, [pc, #716]	; (8003f18 <OBC_Comm_Task+0x2e8>)
 8003c4c:	48b3      	ldr	r0, [pc, #716]	; (8003f1c <OBC_Comm_Task+0x2ec>)
 8003c4e:	f002 fb59 	bl	8006304 <sdlInitLine>

	uint8_t opmode = 0;
 8003c52:	2300      	movs	r3, #0
 8003c54:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 8003c58:	f102 020f 	add.w	r2, r2, #15
 8003c5c:	7013      	strb	r3, [r2, #0]
	uint32_t rxLen;

	setAttitudeADCS *RxAttitude = (setAttitudeADCS *)malloc(sizeof(setAttitudeADCS));
 8003c5e:	2031      	movs	r0, #49	; 0x31
 8003c60:	f00c fe9c 	bl	801099c <malloc>
 8003c64:	4603      	mov	r3, r0
 8003c66:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8003c6a:	f102 0218 	add.w	r2, r2, #24
 8003c6e:	6013      	str	r3, [r2, #0]
	housekeepingADCS TxHousekeeping;
	attitudeADCS TxAttitude;
	setOpmodeADCS *RxOpMode = (setOpmodeADCS *)malloc(sizeof(setOpmodeADCS));
 8003c70:	2002      	movs	r0, #2
 8003c72:	f00c fe93 	bl	801099c <malloc>
 8003c76:	4603      	mov	r3, r0
 8003c78:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8003c7c:	f102 0214 	add.w	r2, r2, #20
 8003c80:	6013      	str	r3, [r2, #0]
	char rxBuff[SDL_MAX_PAY_LEN];

	/* Infinite loop */
	for (;;)
	{
		printf("We are in OBC TASK \n");
 8003c82:	48a7      	ldr	r0, [pc, #668]	; (8003f20 <OBC_Comm_Task+0x2f0>)
 8003c84:	f00d fc80 	bl	8011588 <puts>
#if enable_printf
		// printf("We are in OBC TASK \n");
#endif
		/*-------------------RECEIVE FROM OBC-------------------------*/
		// trying to receive a message
		rxLen = sdlReceive(&line1, (uint8_t *)rxBuff, sizeof(rxBuff));
 8003c88:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003c8c:	3b10      	subs	r3, #16
 8003c8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c92:	4619      	mov	r1, r3
 8003c94:	48a1      	ldr	r0, [pc, #644]	; (8003f1c <OBC_Comm_Task+0x2ec>)
 8003c96:	f002 fbf2 	bl	800647e <sdlReceive>
 8003c9a:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003c9e:	f103 0310 	add.w	r3, r3, #16
 8003ca2:	6018      	str	r0, [r3, #0]
		if (rxLen)
 8003ca4:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003ca8:	f103 0310 	add.w	r3, r3, #16
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 80a3 	beq.w	8003dfa <OBC_Comm_Task+0x1ca>
		{
#if enable_printf
			printf("OBC TASK: Received %lu bytes !!!!!!!!!!!!\n", rxLen);
#endif
			if (rxBuff[0] == SETOPMODEADCS_CODE && rxLen == sizeof(setOpmodeADCS))
 8003cb4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003cb8:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d14b      	bne.n	8003d58 <OBC_Comm_Task+0x128>
 8003cc0:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003cc4:	f103 0310 	add.w	r3, r3, #16
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d144      	bne.n	8003d58 <OBC_Comm_Task+0x128>
			{
#if enable_printf
				printf("Received setOpmodeADCS message\n");
#endif
				if (RxOpMode == NULL)
 8003cce:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003cd2:	f103 0314 	add.w	r3, r3, #20
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f000 808d 	beq.w	8003df8 <OBC_Comm_Task+0x1c8>
 8003cde:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003ce2:	f833 2cd0 	ldrh.w	r2, [r3, #-208]
#endif
				}
				else
				{
					// setOpmodeADCS msgStruct;
					memcpy(RxOpMode, rxBuff, sizeof(setOpmodeADCS));
 8003ce6:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003cea:	f103 0314 	add.w	r3, r3, #20
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	801a      	strh	r2, [r3, #0]
					opmode = RxOpMode->opmode;
 8003cf2:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003cf6:	f103 0314 	add.w	r3, r3, #20
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	785b      	ldrb	r3, [r3, #1]
 8003cfe:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 8003d02:	f102 020f 	add.w	r2, r2, #15
 8003d06:	7013      	strb	r3, [r2, #0]
//#if enable_printf
					printf("Opmode changed to %u\n", opmode);
 8003d08:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8003d0c:	f103 030f 	add.w	r3, r3, #15
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	4619      	mov	r1, r3
 8003d14:	4883      	ldr	r0, [pc, #524]	; (8003f24 <OBC_Comm_Task+0x2f4>)
 8003d16:	f00d fbb1 	bl	801147c <iprintf>
//#endif
					// Send OpMode to Control Task
					receivedOpmode = osMessagePut(setOpModeADCSQueueHandle, (uint32_t)RxOpMode, 200);
 8003d1a:	4b83      	ldr	r3, [pc, #524]	; (8003f28 <OBC_Comm_Task+0x2f8>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8003d22:	f102 0214 	add.w	r2, r2, #20
 8003d26:	6811      	ldr	r1, [r2, #0]
 8003d28:	22c8      	movs	r2, #200	; 0xc8
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f00a face 	bl	800e2cc <osMessagePut>
 8003d30:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8003d34:	f103 0308 	add.w	r3, r3, #8
 8003d38:	6018      	str	r0, [r3, #0]
					if (receivedOpmode != osOK)
 8003d3a:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8003d3e:	f103 0308 	add.w	r3, r3, #8
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d057      	beq.n	8003df8 <OBC_Comm_Task+0x1c8>
					{
#if enable_printf
						printf("Invio OpMode a Control Task fallito \n");
#endif
						free(RxOpMode); // Ensure the receiving task has time to process
 8003d48:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003d4c:	f103 0314 	add.w	r3, r3, #20
 8003d50:	6818      	ldr	r0, [r3, #0]
 8003d52:	f00c fe2b 	bl	80109ac <free>
				if (RxOpMode == NULL)
 8003d56:	e04f      	b.n	8003df8 <OBC_Comm_Task+0x1c8>
#endif
					}
				}

			}
			else if (rxBuff[0] == SETATTITUDEADCS_CODE && rxLen == sizeof(setAttitudeADCS))
 8003d58:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003d5c:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d14a      	bne.n	8003dfa <OBC_Comm_Task+0x1ca>
 8003d64:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003d68:	f103 0310 	add.w	r3, r3, #16
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b31      	cmp	r3, #49	; 0x31
 8003d70:	d128      	bne.n	8003dc4 <OBC_Comm_Task+0x194>
#if enable_printf
				printf("OBC TASK:Received setAttitudeADCS message!!!!!!!!!\n");
#endif
				// do something...
				// Send AttitudeADCS to Control Task
				if (RxAttitude == NULL)
 8003d72:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003d76:	f103 0318 	add.w	r3, r3, #24
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d03c      	beq.n	8003dfa <OBC_Comm_Task+0x1ca>
					printf("OBC TASK: allocazione struttura RxAttitude fallita !\n");
#endif
				}
				else
				{
					memcpy(RxAttitude,(char *)rxBuff, sizeof(setAttitudeADCS));
 8003d80:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003d84:	3b10      	subs	r3, #16
 8003d86:	2231      	movs	r2, #49	; 0x31
 8003d88:	4619      	mov	r1, r3
 8003d8a:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003d8e:	f103 0318 	add.w	r3, r3, #24
 8003d92:	6818      	ldr	r0, [r3, #0]
 8003d94:	f00c fe12 	bl	80109bc <memcpy>
					printf("Desired Ang Speed Field in y: %f \n", RxAttitude->dtheta_y);
					printf("Desired Ang Speed Field in z: %f \n", RxAttitude->dtheta_z);

#endif
					// Send Attitude Queue to Control Task
					if (osMessagePut(setAttitudeADCSQueueHandle, (uint32_t)RxAttitude, 200) != osOK)
 8003d98:	4b64      	ldr	r3, [pc, #400]	; (8003f2c <OBC_Comm_Task+0x2fc>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8003da0:	f102 0218 	add.w	r2, r2, #24
 8003da4:	6811      	ldr	r1, [r2, #0]
 8003da6:	22c8      	movs	r2, #200	; 0xc8
 8003da8:	4618      	mov	r0, r3
 8003daa:	f00a fa8f 	bl	800e2cc <osMessagePut>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d022      	beq.n	8003dfa <OBC_Comm_Task+0x1ca>
					{
#if enable_printf
						printf("Invio Attitude a Control Task fallito \n");
#endif
						free(RxAttitude); // Ensure the receiving task has time to process
 8003db4:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003db8:	f103 0318 	add.w	r3, r3, #24
 8003dbc:	6818      	ldr	r0, [r3, #0]
 8003dbe:	f00c fdf5 	bl	80109ac <free>
 8003dc2:	e01a      	b.n	8003dfa <OBC_Comm_Task+0x1ca>
						printf("Dati Attitude Inviati a Control Task\n");
#endif
					}
				}
			}
			else if (rxBuff[0] == ATTITUDEADCS_CODE && rxLen == sizeof(attitudeADCS))
 8003dc4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003dc8:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 8003dcc:	2b15      	cmp	r3, #21
 8003dce:	d114      	bne.n	8003dfa <OBC_Comm_Task+0x1ca>
 8003dd0:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003dd4:	f103 0310 	add.w	r3, r3, #16
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2b41      	cmp	r3, #65	; 0x41
 8003ddc:	d00d      	beq.n	8003dfa <OBC_Comm_Task+0x1ca>
				printf("Received attitudeADCS message\n");
#endif
				// do something...
				//(in theory this should never arrive to ADCS)
			}
			else if (rxBuff[0] == HOUSEKEEPINGADCS_CODE && rxLen == sizeof(housekeepingADCS))
 8003dde:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003de2:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 8003de6:	2b16      	cmp	r3, #22
 8003de8:	d107      	bne.n	8003dfa <OBC_Comm_Task+0x1ca>
 8003dea:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003dee:	f103 0310 	add.w	r3, r3, #16
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b53      	cmp	r3, #83	; 0x53
 8003df6:	e000      	b.n	8003dfa <OBC_Comm_Task+0x1ca>
				if (RxOpMode == NULL)
 8003df8:	bf00      	nop


		// printf("OBC Task: Tick_Time: %lu \n",HAL_GetTick());
		// Receive Telemetry IMU via Queue

		retvalue = osMessageGet(IMUQueue2Handle, 300);
 8003dfa:	4b4d      	ldr	r3, [pc, #308]	; (8003f30 <OBC_Comm_Task+0x300>)
 8003dfc:	6819      	ldr	r1, [r3, #0]
 8003dfe:	f107 0310 	add.w	r3, r7, #16
 8003e02:	3b10      	subs	r3, #16
 8003e04:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f00a fa9f 	bl	800e34c <osMessageGet>
 8003e0e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003e12:	461a      	mov	r2, r3
 8003e14:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003e18:	3af0      	subs	r2, #240	; 0xf0
 8003e1a:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e1c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		if (retvalue.status == osEventMessage)
 8003e20:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2b10      	cmp	r3, #16
 8003e28:	f040 8098 	bne.w	8003f5c <OBC_Comm_Task+0x32c>
		{
			// attitude sampling
			// in this case we just send the local copy of the structure
			// ALWAYS remember to set message code (use the generated defines
			//cnt1++;
			TxAttitude.P_x = RxAttitude->P_xx;
 8003e2c:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003e30:	f103 0318 	add.w	r3, r3, #24
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003e3a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8003e3e:	f102 021d 	add.w	r2, r2, #29
 8003e42:	6013      	str	r3, [r2, #0]
			TxAttitude.P_y = RxAttitude->P_yy;
 8003e44:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003e48:	f103 0318 	add.w	r3, r3, #24
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003e52:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8003e56:	f102 0201 	add.w	r2, r2, #1
 8003e5a:	6013      	str	r3, [r2, #0]
			TxAttitude.P_z = RxAttitude->P_zz;
 8003e5c:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003e60:	f103 0318 	add.w	r3, r3, #24
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8003e6a:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8003e6e:	f102 0205 	add.w	r2, r2, #5
 8003e72:	6013      	str	r3, [r2, #0]
			TxAttitude.D_x = RxAttitude->D_xx;
 8003e74:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003e78:	f103 0318 	add.w	r3, r3, #24
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f8d3 300d 	ldr.w	r3, [r3, #13]
 8003e82:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8003e86:	f102 0209 	add.w	r2, r2, #9
 8003e8a:	6013      	str	r3, [r2, #0]
			TxAttitude.D_y = RxAttitude->D_yy;
 8003e8c:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003e90:	f103 0318 	add.w	r3, r3, #24
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f8d3 3011 	ldr.w	r3, [r3, #17]
 8003e9a:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8003e9e:	f102 020d 	add.w	r2, r2, #13
 8003ea2:	6013      	str	r3, [r2, #0]
			TxAttitude.D_z = RxAttitude->D_zz;
 8003ea4:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8003ea8:	f103 0318 	add.w	r3, r3, #24
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f8d3 3015 	ldr.w	r3, [r3, #21]
 8003eb2:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8003eb6:	f102 0211 	add.w	r2, r2, #17
 8003eba:	6013      	str	r3, [r2, #0]

			processCombinedData((void *)&retvalue, (void *)&TxAttitude, receive_IMUqueue_OBC);
 8003ebc:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8003ec0:	f101 0118 	add.w	r1, r1, #24
 8003ec4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003ec8:	4a1a      	ldr	r2, [pc, #104]	; (8003f34 <OBC_Comm_Task+0x304>)
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f001 f92b 	bl	8005126 <processCombinedData>


			TxAttitude.code = ATTITUDEADCS_CODE;
 8003ed0:	2315      	movs	r3, #21
 8003ed2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8003ed6:	f102 0218 	add.w	r2, r2, #24
 8003eda:	7013      	strb	r3, [r2, #0]
			TxAttitude.ticktime = HAL_GetTick();
 8003edc:	f003 fb0e 	bl	80074fc <HAL_GetTick>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8003ee6:	f102 0215 	add.w	r2, r2, #21
 8003eea:	6013      	str	r3, [r2, #0]
			/*if (cnt1 == 1)
			{*/
#if enable_printf
			printf("OBC TASK--> IMU data at: %lu ms \n", HAL_GetTick());
#endif
			if (sdlSend(&line1, (uint8_t *)&TxAttitude, sizeof(attitudeADCS), 1))
 8003eec:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8003ef0:	f101 0118 	add.w	r1, r1, #24
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	2241      	movs	r2, #65	; 0x41
 8003ef8:	4808      	ldr	r0, [pc, #32]	; (8003f1c <OBC_Comm_Task+0x2ec>)
 8003efa:	f002 fa5b 	bl	80063b4 <sdlSend>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d02b      	beq.n	8003f5c <OBC_Comm_Task+0x32c>
				if(sentAttitudeMessages==5)
				{
					printf("OBC: Sent %lu attitudeADCS messages bytes:%d\n",sentAttitudeMessages,sizeof(attitudeADCS));
					sentAttitudeMessages=0;
				}*/
				for (uint32_t y = 0; y < sizeof(attitudeADCS); y++)
 8003f04:	2300      	movs	r3, #0
 8003f06:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 8003f0a:	f102 0204 	add.w	r2, r2, #4
 8003f0e:	6013      	str	r3, [r2, #0]
 8003f10:	e01d      	b.n	8003f4e <OBC_Comm_Task+0x31e>
 8003f12:	bf00      	nop
 8003f14:	08003799 	.word	0x08003799
 8003f18:	08003769 	.word	0x08003769
 8003f1c:	2001d130 	.word	0x2001d130
 8003f20:	08013b60 	.word	0x08013b60
 8003f24:	08013b74 	.word	0x08013b74
 8003f28:	2001c774 	.word	0x2001c774
 8003f2c:	2001c328 	.word	0x2001c328
 8003f30:	2001aadc 	.word	0x2001aadc
 8003f34:	080051c5 	.word	0x080051c5
 8003f38:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8003f3c:	f103 0304 	add.w	r3, r3, #4
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	3301      	adds	r3, #1
 8003f44:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 8003f48:	f102 0204 	add.w	r2, r2, #4
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8003f52:	f103 0304 	add.w	r3, r3, #4
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2b40      	cmp	r3, #64	; 0x40
 8003f5a:	d9ed      	bls.n	8003f38 <OBC_Comm_Task+0x308>
					//cnt1 = 0;
				//}
		}

		// Receive HouseKeeping sensor values via Queue
		retvalue1 = osMessageGet(ADCSHouseKeepingQueueHandle, 300);
 8003f5c:	4b4b      	ldr	r3, [pc, #300]	; (800408c <OBC_Comm_Task+0x45c>)
 8003f5e:	6819      	ldr	r1, [r3, #0]
 8003f60:	f107 0310 	add.w	r3, r7, #16
 8003f64:	3b10      	subs	r3, #16
 8003f66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f00a f9ee 	bl	800e34c <osMessageGet>
 8003f70:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003f74:	461a      	mov	r2, r3
 8003f76:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003f7a:	f103 030c 	add.w	r3, r3, #12
 8003f7e:	3af0      	subs	r2, #240	; 0xf0
 8003f80:	ca07      	ldmia	r2, {r0, r1, r2}
 8003f82:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		if (retvalue1.status == osEventMessage)
 8003f86:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003f8a:	f103 030c 	add.w	r3, r3, #12
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2b10      	cmp	r3, #16
 8003f92:	d13d      	bne.n	8004010 <OBC_Comm_Task+0x3e0>
		{
			//cnt2++;
			processCombinedData((void *)&retvalue1, (void *)&TxHousekeeping, receive_Current_Tempqueue_OBC);
 8003f94:	f507 5183 	add.w	r1, r7, #4192	; 0x1060
 8003f98:	f101 011c 	add.w	r1, r1, #28
 8003f9c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8003fa0:	f103 030c 	add.w	r3, r3, #12
 8003fa4:	4a3a      	ldr	r2, [pc, #232]	; (8004090 <OBC_Comm_Task+0x460>)
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f001 f8bd 	bl	8005126 <processCombinedData>
//#if enable_printf
			printf("OBC TASK--> Housekeeping at: %lu ms \n", HAL_GetTick());
 8003fac:	f003 faa6 	bl	80074fc <HAL_GetTick>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4837      	ldr	r0, [pc, #220]	; (8004094 <OBC_Comm_Task+0x464>)
 8003fb6:	f00d fa61 	bl	801147c <iprintf>
//#endif
			TxHousekeeping.code = HOUSEKEEPINGADCS_CODE;
 8003fba:	2316      	movs	r3, #22
 8003fbc:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8003fc0:	f102 021c 	add.w	r2, r2, #28
 8003fc4:	7013      	strb	r3, [r2, #0]
			TxHousekeeping.ticktime = HAL_GetTick();
 8003fc6:	f003 fa99 	bl	80074fc <HAL_GetTick>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8003fd0:	f102 020b 	add.w	r2, r2, #11
 8003fd4:	6013      	str	r3, [r2, #0]
			// ALWAYS remember to set message code (use the generated defines
			/*if (cnt2 == 3)
			{*/
				// printf("OBC: Trying to send housekeeping \n");
				// finally we send the message
				if (sdlSend(&line1, (uint8_t *)&TxHousekeeping, sizeof(housekeepingADCS), 1))
 8003fd6:	f507 5183 	add.w	r1, r7, #4192	; 0x1060
 8003fda:	f101 011c 	add.w	r1, r1, #28
 8003fde:	2301      	movs	r3, #1
 8003fe0:	2253      	movs	r2, #83	; 0x53
 8003fe2:	482d      	ldr	r0, [pc, #180]	; (8004098 <OBC_Comm_Task+0x468>)
 8003fe4:	f002 f9e6 	bl	80063b4 <sdlSend>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d010      	beq.n	8004010 <OBC_Comm_Task+0x3e0>
				{
#if enable_printf
					printf("OBC: Sent housekeepingADCS bytes:%d \n", sizeof(housekeepingADCS));
#endif
					for (uint32_t y = 0; y < sizeof(housekeepingADCS); y++)
 8003fee:	2300      	movs	r3, #0
 8003ff0:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	e006      	b.n	8004006 <OBC_Comm_Task+0x3d6>
 8003ff8:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	3301      	adds	r3, #1
 8004000:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 8004004:	6013      	str	r3, [r2, #0]
 8004006:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2b52      	cmp	r3, #82	; 0x52
 800400e:	d9f3      	bls.n	8003ff8 <OBC_Comm_Task+0x3c8>
#endif
				}
				//cnt2 = 0;
			//}
		}
		if (receivedOpmode == osOK)
 8004010:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8004014:	f103 0308 	add.w	r3, r3, #8
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d132      	bne.n	8004084 <OBC_Comm_Task+0x454>
		{
			opmodeADCS opmodeMsg;
			opmodeMsg.opmode = opmode;
 800401e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004022:	461a      	mov	r2, r3
 8004024:	f507 5387 	add.w	r3, r7, #4320	; 0x10e0
 8004028:	f103 030f 	add.w	r3, r3, #15
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	f802 3cd3 	strb.w	r3, [r2, #-211]
			// ALWAYS remember to set message code (use the generated defines
			opmodeMsg.code = OPMODEADCS_CODE;
 8004032:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004036:	2214      	movs	r2, #20
 8004038:	f803 2cd4 	strb.w	r2, [r3, #-212]
			// finally we send the message (WITH ACK REQUESTED)
			// printf("OBC: Trying to send opmodeADCS \n");
			if (sdlSend(&line1, (uint8_t *)&opmodeMsg, sizeof(opmodeADCS), 1))
 800403c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8004040:	3914      	subs	r1, #20
 8004042:	2301      	movs	r3, #1
 8004044:	2202      	movs	r2, #2
 8004046:	4814      	ldr	r0, [pc, #80]	; (8004098 <OBC_Comm_Task+0x468>)
 8004048:	f002 f9b4 	bl	80063b4 <sdlSend>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d018      	beq.n	8004084 <OBC_Comm_Task+0x454>
			{
#if enable_printf
				printf("OBC : Sent opmodeADCS bytes:%d \n", sizeof(opmodeADCS));
#endif
				for (uint32_t y = 0; y < sizeof(opmodeADCS); y++)
 8004052:	2300      	movs	r3, #0
 8004054:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8004058:	f102 021c 	add.w	r2, r2, #28
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	e00a      	b.n	8004076 <OBC_Comm_Task+0x446>
 8004060:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8004064:	f103 031c 	add.w	r3, r3, #28
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3301      	adds	r3, #1
 800406c:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8004070:	f102 021c 	add.w	r2, r2, #28
 8004074:	6013      	str	r3, [r2, #0]
 8004076:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 800407a:	f103 031c 	add.w	r3, r3, #28
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d9ed      	bls.n	8004060 <OBC_Comm_Task+0x430>
#if enable_printf
				printf("OBC: Failed to send opmodeADCS \n");
#endif
			}
		}
		osDelay(200);
 8004084:	20c8      	movs	r0, #200	; 0xc8
 8004086:	f00a f8de 	bl	800e246 <osDelay>
		printf("We are in OBC TASK \n");
 800408a:	e5fa      	b.n	8003c82 <OBC_Comm_Task+0x52>
 800408c:	20018e44 	.word	0x20018e44
 8004090:	0800523d 	.word	0x0800523d
 8004094:	08013b8c 	.word	0x08013b8c
 8004098:	2001d130 	.word	0x2001d130

0800409c <Control_Algorithm_Task>:
	}
	/* USER CODE END OBC_Comm_Task */
}

void Control_Algorithm_Task(void const *argument)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b098      	sub	sp, #96	; 0x60
 80040a0:	af02      	add	r7, sp, #8
 80040a2:	6178      	str	r0, [r7, #20]
	/* USER CODE BEGIN Control_Algorithm_Task */
	uint8_t flag = 0;
 80040a4:	2300      	movs	r3, #0
 80040a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	osEvent retvalue, retvalue1, retvalue2,retvalue3;
	uint8_t internal_opmode;
	setOpmodeADCS *ret_opmode = (setOpmodeADCS *)malloc(sizeof(setOpmodeADCS));
 80040aa:	2002      	movs	r0, #2
 80040ac:	f00c fc76 	bl	801099c <malloc>
 80040b0:	4603      	mov	r3, r0
 80040b2:	653b      	str	r3, [r7, #80]	; 0x50
	setAttitudeADCS *DC_values;

	// Inizialize actuators struct
	init_actuator_handler(&Reaction1, &htim1, TIM_CHANNEL_1, TIM_CHANNEL_2, 20000, 50);
 80040b4:	2332      	movs	r3, #50	; 0x32
 80040b6:	9301      	str	r3, [sp, #4]
 80040b8:	f644 6320 	movw	r3, #20000	; 0x4e20
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	2304      	movs	r3, #4
 80040c0:	2200      	movs	r2, #0
 80040c2:	49b1      	ldr	r1, [pc, #708]	; (8004388 <Control_Algorithm_Task+0x2ec>)
 80040c4:	48b1      	ldr	r0, [pc, #708]	; (800438c <Control_Algorithm_Task+0x2f0>)
 80040c6:	f7fd fd3f 	bl	8001b48 <init_actuator_handler>
	init_actuator_handler(&Reaction2, &htim2, TIM_CHANNEL_3, TIM_CHANNEL_4, 20000, 50);
 80040ca:	2332      	movs	r3, #50	; 0x32
 80040cc:	9301      	str	r3, [sp, #4]
 80040ce:	f644 6320 	movw	r3, #20000	; 0x4e20
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	230c      	movs	r3, #12
 80040d6:	2208      	movs	r2, #8
 80040d8:	49ad      	ldr	r1, [pc, #692]	; (8004390 <Control_Algorithm_Task+0x2f4>)
 80040da:	48ae      	ldr	r0, [pc, #696]	; (8004394 <Control_Algorithm_Task+0x2f8>)
 80040dc:	f7fd fd34 	bl	8001b48 <init_actuator_handler>
	init_actuator_handler(&MagneTorquer1, &htim3, TIM_CHANNEL_1, TIM_CHANNEL_2, 70000, 0); // 70 khz--> Resonant freq
 80040e0:	2300      	movs	r3, #0
 80040e2:	9301      	str	r3, [sp, #4]
 80040e4:	4bac      	ldr	r3, [pc, #688]	; (8004398 <Control_Algorithm_Task+0x2fc>)
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	2304      	movs	r3, #4
 80040ea:	2200      	movs	r2, #0
 80040ec:	49ab      	ldr	r1, [pc, #684]	; (800439c <Control_Algorithm_Task+0x300>)
 80040ee:	48ac      	ldr	r0, [pc, #688]	; (80043a0 <Control_Algorithm_Task+0x304>)
 80040f0:	f7fd fd2a 	bl	8001b48 <init_actuator_handler>
	init_actuator_handler(&MagneTorquer2, &htim3, TIM_CHANNEL_3, TIM_CHANNEL_4, 69000, 0); // 69 Khz--> Resonant freq
 80040f4:	2300      	movs	r3, #0
 80040f6:	9301      	str	r3, [sp, #4]
 80040f8:	4baa      	ldr	r3, [pc, #680]	; (80043a4 <Control_Algorithm_Task+0x308>)
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	230c      	movs	r3, #12
 80040fe:	2208      	movs	r2, #8
 8004100:	49a6      	ldr	r1, [pc, #664]	; (800439c <Control_Algorithm_Task+0x300>)
 8004102:	48a9      	ldr	r0, [pc, #676]	; (80043a8 <Control_Algorithm_Task+0x30c>)
 8004104:	f7fd fd20 	bl	8001b48 <init_actuator_handler>
	init_actuator_handler(&MagneTorquer3, &htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, 65000, 0); // 123.5 khz--> Resonant freq
 8004108:	2300      	movs	r3, #0
 800410a:	9301      	str	r3, [sp, #4]
 800410c:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	2304      	movs	r3, #4
 8004114:	2200      	movs	r2, #0
 8004116:	499e      	ldr	r1, [pc, #632]	; (8004390 <Control_Algorithm_Task+0x2f4>)
 8004118:	48a4      	ldr	r0, [pc, #656]	; (80043ac <Control_Algorithm_Task+0x310>)
 800411a:	f7fd fd15 	bl	8001b48 <init_actuator_handler>
	/*actuator_START(&MagneTorquer1);//Motor z su grafana
	actuator_START(&MagneTorquer2); //Torquer x su grafana,lui va bene
	actuator_START(&MagneTorquer3);*/

	// Inizialize PID struct
	PID_INIT(&PID_Inputs);
 800411e:	48a4      	ldr	r0, [pc, #656]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004120:	f000 ff2e 	bl	8004f80 <PID_INIT>


	/* Infinite loop */
	for (;;)
	{
		printf("We are in Control Algorithm TASK \n");
 8004124:	48a3      	ldr	r0, [pc, #652]	; (80043b4 <Control_Algorithm_Task+0x318>)
 8004126:	f00d fa2f 	bl	8011588 <puts>
#if enable_printf
		// printf("We are in Control Algorithm TASK \n");
#endif

		// Receive Telemetry IMU via Queue
		retvalue = osMessageGet(setOpModeADCSQueueHandle, 200);
 800412a:	4ba3      	ldr	r3, [pc, #652]	; (80043b8 <Control_Algorithm_Task+0x31c>)
 800412c:	6819      	ldr	r1, [r3, #0]
 800412e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004132:	22c8      	movs	r2, #200	; 0xc8
 8004134:	4618      	mov	r0, r3
 8004136:	f00a f909 	bl	800e34c <osMessageGet>
		if(retvalue.status == osEventMessage)
 800413a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800413c:	2b10      	cmp	r3, #16
 800413e:	f040 8260 	bne.w	8004602 <Control_Algorithm_Task+0x566>
		{
			memcpy(ret_opmode,(uint8_t*)(retvalue.value.p), sizeof(setOpmodeADCS));
 8004142:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004144:	881b      	ldrh	r3, [r3, #0]
 8004146:	b29a      	uxth	r2, r3
 8004148:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800414a:	801a      	strh	r2, [r3, #0]
			internal_opmode = ret_opmode->opmode;
 800414c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800414e:	785b      	ldrb	r3, [r3, #1]
 8004150:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			//printf("CAzzo di valore hai: %d \n",internal_opmode);

#if enable_printf
			printf("Control task: Opmode = %d \n",internal_opmode);
#endif
			switch(internal_opmode)
 8004154:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004158:	2b02      	cmp	r3, #2
 800415a:	f000 8170 	beq.w	800443e <Control_Algorithm_Task+0x3a2>
 800415e:	2b02      	cmp	r3, #2
 8004160:	f300 8254 	bgt.w	800460c <Control_Algorithm_Task+0x570>
 8004164:	2b00      	cmp	r3, #0
 8004166:	d002      	beq.n	800416e <Control_Algorithm_Task+0xd2>
 8004168:	2b01      	cmp	r3, #1
 800416a:	d00d      	beq.n	8004188 <Control_Algorithm_Task+0xec>
 800416c:	e24e      	b.n	800460c <Control_Algorithm_Task+0x570>
			{
				case 0:
#if enable_printf
					printf("Control Task: IDLE,no current to actuators !!!!!! \n");
#endif
					actuator_STOP(&MagneTorquer1);//Motor z su grafana
 800416e:	488c      	ldr	r0, [pc, #560]	; (80043a0 <Control_Algorithm_Task+0x304>)
 8004170:	f7fe fa36 	bl	80025e0 <actuator_STOP>
					actuator_STOP(&MagneTorquer2); //Torquer x su grafana
 8004174:	488c      	ldr	r0, [pc, #560]	; (80043a8 <Control_Algorithm_Task+0x30c>)
 8004176:	f7fe fa33 	bl	80025e0 <actuator_STOP>
					actuator_STOP(&MagneTorquer3);
 800417a:	488c      	ldr	r0, [pc, #560]	; (80043ac <Control_Algorithm_Task+0x310>)
 800417c:	f7fe fa30 	bl	80025e0 <actuator_STOP>
					flag = 0;
 8004180:	2300      	movs	r3, #0
 8004182:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

				break;
 8004186:	e241      	b.n	800460c <Control_Algorithm_Task+0x570>

				case 1:
#if enable_printf
					printf("Control Task: Dethumbling, angular speed to 0!!!!!! \n");
#endif
					retvalue1 = osMessageGet(setAttitudeADCSQueueHandle, 200);
 8004188:	4b8c      	ldr	r3, [pc, #560]	; (80043bc <Control_Algorithm_Task+0x320>)
 800418a:	6819      	ldr	r1, [r3, #0]
 800418c:	463b      	mov	r3, r7
 800418e:	22c8      	movs	r2, #200	; 0xc8
 8004190:	4618      	mov	r0, r3
 8004192:	f00a f8db 	bl	800e34c <osMessageGet>
 8004196:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800419a:	463a      	mov	r2, r7
 800419c:	ca07      	ldmia	r2, {r0, r1, r2}
 800419e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					processCombinedData((void *)&retvalue1, (void *)&PID_Inputs, receive_Attitudequeue_control);
 80041a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80041a6:	4a86      	ldr	r2, [pc, #536]	; (80043c0 <Control_Algorithm_Task+0x324>)
 80041a8:	4981      	ldr	r1, [pc, #516]	; (80043b0 <Control_Algorithm_Task+0x314>)
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 ffbb 	bl	8005126 <processCombinedData>

					retvalue2 = osMessageGet(IMUQueue1Handle, 300);
 80041b0:	4b84      	ldr	r3, [pc, #528]	; (80043c4 <Control_Algorithm_Task+0x328>)
 80041b2:	6819      	ldr	r1, [r3, #0]
 80041b4:	463b      	mov	r3, r7
 80041b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80041ba:	4618      	mov	r0, r3
 80041bc:	f00a f8c6 	bl	800e34c <osMessageGet>
 80041c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041c4:	463a      	mov	r2, r7
 80041c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80041c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					processCombinedData((void *)&retvalue2, (void *)&PID_Inputs, receive_IMUqueue_control);
 80041cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041d0:	4a7d      	ldr	r2, [pc, #500]	; (80043c8 <Control_Algorithm_Task+0x32c>)
 80041d2:	4977      	ldr	r1, [pc, #476]	; (80043b0 <Control_Algorithm_Task+0x314>)
 80041d4:	4618      	mov	r0, r3
 80041d6:	f000 ffa6 	bl	8005126 <processCombinedData>

					if(retvalue1.status == osEventMessage && retvalue2.status == osEventMessage)
 80041da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041dc:	2b10      	cmp	r3, #16
 80041de:	f040 8212 	bne.w	8004606 <Control_Algorithm_Task+0x56a>
 80041e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e4:	2b10      	cmp	r3, #16
 80041e6:	f040 820e 	bne.w	8004606 <Control_Algorithm_Task+0x56a>
					{
						if(!PID_Inputs.angSpeed_Desired[0] && !PID_Inputs.angSpeed_Desired[1] && !PID_Inputs.angSpeed_Desired[2])
 80041ea:	4b71      	ldr	r3, [pc, #452]	; (80043b0 <Control_Algorithm_Task+0x314>)
 80041ec:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80041f0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80041f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041f8:	d179      	bne.n	80042ee <Control_Algorithm_Task+0x252>
 80041fa:	4b6d      	ldr	r3, [pc, #436]	; (80043b0 <Control_Algorithm_Task+0x314>)
 80041fc:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8004200:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004208:	d171      	bne.n	80042ee <Control_Algorithm_Task+0x252>
 800420a:	4b69      	ldr	r3, [pc, #420]	; (80043b0 <Control_Algorithm_Task+0x314>)
 800420c:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8004210:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004218:	d169      	bne.n	80042ee <Control_Algorithm_Task+0x252>
						{
#if enable_printf
							printf("Target angular speeds are 0 in every axis ! \n");
#endif
							// ALGORITHM
							PID_Inputs.timestamp = next_time_imu;
 800421a:	4b6c      	ldr	r3, [pc, #432]	; (80043cc <Control_Algorithm_Task+0x330>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a64      	ldr	r2, [pc, #400]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004220:	6013      	str	r3, [r2, #0]
#if enable_printf
							printf(" PID_Inputs.timestamp : %lu",PID_Inputs.timestamp);
#endif
							PID_main(&PID_Inputs);
 8004222:	4863      	ldr	r0, [pc, #396]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004224:	f000 ff22 	bl	800506c <PID_main>

							// X Magnetorquer
							if(PID_Inputs.th_Dutycycle[0] < 0)
 8004228:	4b61      	ldr	r3, [pc, #388]	; (80043b0 <Control_Algorithm_Task+0x314>)
 800422a:	edd3 7a43 	vldr	s15, [r3, #268]	; 0x10c
 800422e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004236:	d509      	bpl.n	800424c <Control_Algorithm_Task+0x1b0>
							{
								//Change dir :
								update_duty_dir(&MagneTorquer1,PID_Inputs.th_Dutycycle[0],0);
 8004238:	4b5d      	ldr	r3, [pc, #372]	; (80043b0 <Control_Algorithm_Task+0x314>)
 800423a:	edd3 7a43 	vldr	s15, [r3, #268]	; 0x10c
 800423e:	2100      	movs	r1, #0
 8004240:	eeb0 0a67 	vmov.f32	s0, s15
 8004244:	4856      	ldr	r0, [pc, #344]	; (80043a0 <Control_Algorithm_Task+0x304>)
 8004246:	f7fd ff6b 	bl	8002120 <update_duty_dir>
 800424a:	e008      	b.n	800425e <Control_Algorithm_Task+0x1c2>
							}
							else
							{
								//No change dir:
								update_duty_dir(&MagneTorquer1,PID_Inputs.th_Dutycycle[0],1);
 800424c:	4b58      	ldr	r3, [pc, #352]	; (80043b0 <Control_Algorithm_Task+0x314>)
 800424e:	edd3 7a43 	vldr	s15, [r3, #268]	; 0x10c
 8004252:	2101      	movs	r1, #1
 8004254:	eeb0 0a67 	vmov.f32	s0, s15
 8004258:	4851      	ldr	r0, [pc, #324]	; (80043a0 <Control_Algorithm_Task+0x304>)
 800425a:	f7fd ff61 	bl	8002120 <update_duty_dir>
							}
							// Y Magnetorquer
							if(PID_Inputs.th_Dutycycle[1] < 0)
 800425e:	4b54      	ldr	r3, [pc, #336]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004260:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 8004264:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800426c:	d509      	bpl.n	8004282 <Control_Algorithm_Task+0x1e6>
							{
								//Change dir :
								update_duty_dir(&MagneTorquer2,PID_Inputs.th_Dutycycle[1],0);
 800426e:	4b50      	ldr	r3, [pc, #320]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004270:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 8004274:	2100      	movs	r1, #0
 8004276:	eeb0 0a67 	vmov.f32	s0, s15
 800427a:	484b      	ldr	r0, [pc, #300]	; (80043a8 <Control_Algorithm_Task+0x30c>)
 800427c:	f7fd ff50 	bl	8002120 <update_duty_dir>
 8004280:	e008      	b.n	8004294 <Control_Algorithm_Task+0x1f8>
							}
							else
							{
								//No change dir:
								update_duty_dir(&MagneTorquer2,PID_Inputs.th_Dutycycle[1],1);
 8004282:	4b4b      	ldr	r3, [pc, #300]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004284:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 8004288:	2101      	movs	r1, #1
 800428a:	eeb0 0a67 	vmov.f32	s0, s15
 800428e:	4846      	ldr	r0, [pc, #280]	; (80043a8 <Control_Algorithm_Task+0x30c>)
 8004290:	f7fd ff46 	bl	8002120 <update_duty_dir>
							}

							// Z Magnetorquer
							if(PID_Inputs.th_Dutycycle[2]<0)
 8004294:	4b46      	ldr	r3, [pc, #280]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004296:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 800429a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800429e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a2:	d509      	bpl.n	80042b8 <Control_Algorithm_Task+0x21c>
							{
								//Change dir :
								update_duty_dir(&MagneTorquer3,PID_Inputs.th_Dutycycle[2],0);
 80042a4:	4b42      	ldr	r3, [pc, #264]	; (80043b0 <Control_Algorithm_Task+0x314>)
 80042a6:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 80042aa:	2100      	movs	r1, #0
 80042ac:	eeb0 0a67 	vmov.f32	s0, s15
 80042b0:	483e      	ldr	r0, [pc, #248]	; (80043ac <Control_Algorithm_Task+0x310>)
 80042b2:	f7fd ff35 	bl	8002120 <update_duty_dir>
 80042b6:	e008      	b.n	80042ca <Control_Algorithm_Task+0x22e>
							}
							else
							{
								//No change dir:
								update_duty_dir(&MagneTorquer3,PID_Inputs.th_Dutycycle[2],1);
 80042b8:	4b3d      	ldr	r3, [pc, #244]	; (80043b0 <Control_Algorithm_Task+0x314>)
 80042ba:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 80042be:	2101      	movs	r1, #1
 80042c0:	eeb0 0a67 	vmov.f32	s0, s15
 80042c4:	4839      	ldr	r0, [pc, #228]	; (80043ac <Control_Algorithm_Task+0x310>)
 80042c6:	f7fd ff2b 	bl	8002120 <update_duty_dir>
							}

							if (!flag)
 80042ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f040 80b4 	bne.w	800443c <Control_Algorithm_Task+0x3a0>
							{
								actuator_START(&MagneTorquer1);//Motor z su grafana
 80042d4:	4832      	ldr	r0, [pc, #200]	; (80043a0 <Control_Algorithm_Task+0x304>)
 80042d6:	f7fe f965 	bl	80025a4 <actuator_START>
								actuator_START(&MagneTorquer2); //Torquer x su grafana,lui va bene
 80042da:	4833      	ldr	r0, [pc, #204]	; (80043a8 <Control_Algorithm_Task+0x30c>)
 80042dc:	f7fe f962 	bl	80025a4 <actuator_START>
								actuator_START(&MagneTorquer3); //
 80042e0:	4832      	ldr	r0, [pc, #200]	; (80043ac <Control_Algorithm_Task+0x310>)
 80042e2:	f7fe f95f 	bl	80025a4 <actuator_START>
								flag = 1;
 80042e6:	2301      	movs	r3, #1
 80042e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							if (!flag)
 80042ec:	e0a6      	b.n	800443c <Control_Algorithm_Task+0x3a0>
							// 	xSemaphoreGive(IMURead_ControlMutex);
							// 	printf("Control Task : Released IMURead_ControlMutex control");
							// }
						}
						else
							if(PID_Inputs.angSpeed_Desired[0] != 0 || PID_Inputs.angSpeed_Desired[1]!= 0 || PID_Inputs.angSpeed_Desired[2]!= 0)
 80042ee:	4b30      	ldr	r3, [pc, #192]	; (80043b0 <Control_Algorithm_Task+0x314>)
 80042f0:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80042f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80042f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042fc:	d110      	bne.n	8004320 <Control_Algorithm_Task+0x284>
 80042fe:	4b2c      	ldr	r3, [pc, #176]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004300:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8004304:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800430c:	d108      	bne.n	8004320 <Control_Algorithm_Task+0x284>
 800430e:	4b28      	ldr	r3, [pc, #160]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004310:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8004314:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800431c:	f000 8173 	beq.w	8004606 <Control_Algorithm_Task+0x56a>
						{
#if enable_printf
							printf("Angular speeds different from 0!! \n");
#endif
							// ALGORITHM
							PID_Inputs.timestamp = next_time_imu;
 8004320:	4b2a      	ldr	r3, [pc, #168]	; (80043cc <Control_Algorithm_Task+0x330>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a22      	ldr	r2, [pc, #136]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004326:	6013      	str	r3, [r2, #0]
#if enable_printf
							printf(" PID_Inputs.timestamp : %lu",PID_Inputs.timestamp);
#endif
							PID_main(&PID_Inputs);
 8004328:	4821      	ldr	r0, [pc, #132]	; (80043b0 <Control_Algorithm_Task+0x314>)
 800432a:	f000 fe9f 	bl	800506c <PID_main>
							// X Magnetorquer
							if(PID_Inputs.th_Dutycycle[0] < 0)
 800432e:	4b20      	ldr	r3, [pc, #128]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004330:	edd3 7a43 	vldr	s15, [r3, #268]	; 0x10c
 8004334:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800433c:	d509      	bpl.n	8004352 <Control_Algorithm_Task+0x2b6>
							{
								//Change dir :
								update_duty_dir(&MagneTorquer1,PID_Inputs.th_Dutycycle[0],0);
 800433e:	4b1c      	ldr	r3, [pc, #112]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004340:	edd3 7a43 	vldr	s15, [r3, #268]	; 0x10c
 8004344:	2100      	movs	r1, #0
 8004346:	eeb0 0a67 	vmov.f32	s0, s15
 800434a:	4815      	ldr	r0, [pc, #84]	; (80043a0 <Control_Algorithm_Task+0x304>)
 800434c:	f7fd fee8 	bl	8002120 <update_duty_dir>
 8004350:	e008      	b.n	8004364 <Control_Algorithm_Task+0x2c8>
							}
							else
							{
								//No change dir:
								update_duty_dir(&MagneTorquer1,PID_Inputs.th_Dutycycle[0],1);
 8004352:	4b17      	ldr	r3, [pc, #92]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004354:	edd3 7a43 	vldr	s15, [r3, #268]	; 0x10c
 8004358:	2101      	movs	r1, #1
 800435a:	eeb0 0a67 	vmov.f32	s0, s15
 800435e:	4810      	ldr	r0, [pc, #64]	; (80043a0 <Control_Algorithm_Task+0x304>)
 8004360:	f7fd fede 	bl	8002120 <update_duty_dir>
							}
							// Y Magnetorquer
							if(PID_Inputs.th_Dutycycle[1] < 0)
 8004364:	4b12      	ldr	r3, [pc, #72]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004366:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 800436a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800436e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004372:	d52d      	bpl.n	80043d0 <Control_Algorithm_Task+0x334>
							{
								//Change dir :
								update_duty_dir(&MagneTorquer2,PID_Inputs.th_Dutycycle[1],0);
 8004374:	4b0e      	ldr	r3, [pc, #56]	; (80043b0 <Control_Algorithm_Task+0x314>)
 8004376:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 800437a:	2100      	movs	r1, #0
 800437c:	eeb0 0a67 	vmov.f32	s0, s15
 8004380:	4809      	ldr	r0, [pc, #36]	; (80043a8 <Control_Algorithm_Task+0x30c>)
 8004382:	f7fd fecd 	bl	8002120 <update_duty_dir>
 8004386:	e02c      	b.n	80043e2 <Control_Algorithm_Task+0x346>
 8004388:	20026268 	.word	0x20026268
 800438c:	20004bcc 	.word	0x20004bcc
 8004390:	200262b4 	.word	0x200262b4
 8004394:	20004be4 	.word	0x20004be4
 8004398:	00011170 	.word	0x00011170
 800439c:	20026300 	.word	0x20026300
 80043a0:	20004bfc 	.word	0x20004bfc
 80043a4:	00010d88 	.word	0x00010d88
 80043a8:	20004c14 	.word	0x20004c14
 80043ac:	20004c2c 	.word	0x20004c2c
 80043b0:	20004a78 	.word	0x20004a78
 80043b4:	08013bb4 	.word	0x08013bb4
 80043b8:	2001c774 	.word	0x2001c774
 80043bc:	2001c328 	.word	0x2001c328
 80043c0:	080052d5 	.word	0x080052d5
 80043c4:	20019290 	.word	0x20019290
 80043c8:	08005145 	.word	0x08005145
 80043cc:	20004c44 	.word	0x20004c44
							}
							else
							{
								//No change dir:
								update_duty_dir(&MagneTorquer2,PID_Inputs.th_Dutycycle[1],1);
 80043d0:	4b91      	ldr	r3, [pc, #580]	; (8004618 <Control_Algorithm_Task+0x57c>)
 80043d2:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 80043d6:	2101      	movs	r1, #1
 80043d8:	eeb0 0a67 	vmov.f32	s0, s15
 80043dc:	488f      	ldr	r0, [pc, #572]	; (800461c <Control_Algorithm_Task+0x580>)
 80043de:	f7fd fe9f 	bl	8002120 <update_duty_dir>
							}

							// Z Magnetorquer
							if(PID_Inputs.th_Dutycycle[2]<0)
 80043e2:	4b8d      	ldr	r3, [pc, #564]	; (8004618 <Control_Algorithm_Task+0x57c>)
 80043e4:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 80043e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80043ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043f0:	d509      	bpl.n	8004406 <Control_Algorithm_Task+0x36a>
							{
								//Change dir :
								update_duty_dir(&MagneTorquer3,PID_Inputs.th_Dutycycle[2],0);
 80043f2:	4b89      	ldr	r3, [pc, #548]	; (8004618 <Control_Algorithm_Task+0x57c>)
 80043f4:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 80043f8:	2100      	movs	r1, #0
 80043fa:	eeb0 0a67 	vmov.f32	s0, s15
 80043fe:	4888      	ldr	r0, [pc, #544]	; (8004620 <Control_Algorithm_Task+0x584>)
 8004400:	f7fd fe8e 	bl	8002120 <update_duty_dir>
 8004404:	e008      	b.n	8004418 <Control_Algorithm_Task+0x37c>
							}
							else
							{
								//No change dir:
								update_duty_dir(&MagneTorquer3,PID_Inputs.th_Dutycycle[2],1);
 8004406:	4b84      	ldr	r3, [pc, #528]	; (8004618 <Control_Algorithm_Task+0x57c>)
 8004408:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 800440c:	2101      	movs	r1, #1
 800440e:	eeb0 0a67 	vmov.f32	s0, s15
 8004412:	4883      	ldr	r0, [pc, #524]	; (8004620 <Control_Algorithm_Task+0x584>)
 8004414:	f7fd fe84 	bl	8002120 <update_duty_dir>
							}

							if (!flag)
 8004418:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800441c:	2b00      	cmp	r3, #0
 800441e:	f040 80f2 	bne.w	8004606 <Control_Algorithm_Task+0x56a>
							{
								actuator_START(&MagneTorquer1);//Motor z su grafana
 8004422:	4880      	ldr	r0, [pc, #512]	; (8004624 <Control_Algorithm_Task+0x588>)
 8004424:	f7fe f8be 	bl	80025a4 <actuator_START>
								actuator_START(&MagneTorquer2); //Torquer x su grafana,lui va bene
 8004428:	487c      	ldr	r0, [pc, #496]	; (800461c <Control_Algorithm_Task+0x580>)
 800442a:	f7fe f8bb 	bl	80025a4 <actuator_START>
								actuator_START(&MagneTorquer3);
 800442e:	487c      	ldr	r0, [pc, #496]	; (8004620 <Control_Algorithm_Task+0x584>)
 8004430:	f7fe f8b8 	bl	80025a4 <actuator_START>
								flag = 1;
 8004434:	2301      	movs	r3, #1
 8004436:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						}

				}


				break;
 800443a:	e0e4      	b.n	8004606 <Control_Algorithm_Task+0x56a>
 800443c:	e0e3      	b.n	8004606 <Control_Algorithm_Task+0x56a>

				case 2:
#if enable_printf
				printf("Control Task: Single Magnetorquer test!!!!!! \n");
#endif
				retvalue3 = osMessageGet(setAttitudeADCSQueueHandle, 200);
 800443e:	4b7a      	ldr	r3, [pc, #488]	; (8004628 <Control_Algorithm_Task+0x58c>)
 8004440:	6819      	ldr	r1, [r3, #0]
 8004442:	f107 0318 	add.w	r3, r7, #24
 8004446:	22c8      	movs	r2, #200	; 0xc8
 8004448:	4618      	mov	r0, r3
 800444a:	f009 ff7f 	bl	800e34c <osMessageGet>
				if(retvalue3.status == osEventMessage)
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	2b10      	cmp	r3, #16
 8004452:	f040 80da 	bne.w	800460a <Control_Algorithm_Task+0x56e>
				{
					
					DC_values = (setAttitudeADCS *)retvalue3.value.p;
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	64bb      	str	r3, [r7, #72]	; 0x48
#if enable_printf
					printf("DC x: %f \n",DC_values->DC_xx);
					printf("DC y: %f \n",DC_values->DC_yy);
					printf("DC z: %f \n",DC_values->DC_zz);
#endif
					if(DC_values->DC_xx != 0 && DC_values->DC_yy == 0 && DC_values->DC_zz == 0)
 800445a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800445c:	f8d3 3019 	ldr.w	r3, [r3, #25]
 8004460:	ee07 3a90 	vmov	s15, r3
 8004464:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800446c:	d03c      	beq.n	80044e8 <Control_Algorithm_Task+0x44c>
 800446e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004470:	f8d3 301d 	ldr.w	r3, [r3, #29]
 8004474:	ee07 3a90 	vmov	s15, r3
 8004478:	eef5 7a40 	vcmp.f32	s15, #0.0
 800447c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004480:	d132      	bne.n	80044e8 <Control_Algorithm_Task+0x44c>
 8004482:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004484:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 8004488:	ee07 3a90 	vmov	s15, r3
 800448c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004494:	d128      	bne.n	80044e8 <Control_Algorithm_Task+0x44c>
					{
						if(DC_values->DC_xx > 0)
 8004496:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004498:	f8d3 3019 	ldr.w	r3, [r3, #25]
 800449c:	ee07 3a90 	vmov	s15, r3
 80044a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80044a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a8:	dd09      	ble.n	80044be <Control_Algorithm_Task+0x422>
						{
							//Forward:
							update_duty_dir(&MagneTorquer1,DC_values->DC_xx,1);
 80044aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044ac:	f8d3 3019 	ldr.w	r3, [r3, #25]
 80044b0:	2101      	movs	r1, #1
 80044b2:	ee00 3a10 	vmov	s0, r3
 80044b6:	485b      	ldr	r0, [pc, #364]	; (8004624 <Control_Algorithm_Task+0x588>)
 80044b8:	f7fd fe32 	bl	8002120 <update_duty_dir>
 80044bc:	e008      	b.n	80044d0 <Control_Algorithm_Task+0x434>
						}
						else
						{
							//Change dir :
							update_duty_dir(&MagneTorquer1,DC_values->DC_xx,0);
 80044be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044c0:	f8d3 3019 	ldr.w	r3, [r3, #25]
 80044c4:	2100      	movs	r1, #0
 80044c6:	ee00 3a10 	vmov	s0, r3
 80044ca:	4856      	ldr	r0, [pc, #344]	; (8004624 <Control_Algorithm_Task+0x588>)
 80044cc:	f7fd fe28 	bl	8002120 <update_duty_dir>
						}
						if (!flag)
 80044d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f040 8093 	bne.w	8004600 <Control_Algorithm_Task+0x564>
						{
							actuator_START(&MagneTorquer1);
 80044da:	4852      	ldr	r0, [pc, #328]	; (8004624 <Control_Algorithm_Task+0x588>)
 80044dc:	f7fe f862 	bl	80025a4 <actuator_START>
							flag = 1;
 80044e0:	2301      	movs	r3, #1
 80044e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						if (!flag)
 80044e6:	e08b      	b.n	8004600 <Control_Algorithm_Task+0x564>
						}

					}
					else if(DC_values->DC_yy != 0 && DC_values->DC_xx == 0 && DC_values->DC_zz == 0)
 80044e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044ea:	f8d3 301d 	ldr.w	r3, [r3, #29]
 80044ee:	ee07 3a90 	vmov	s15, r3
 80044f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80044f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044fa:	d03b      	beq.n	8004574 <Control_Algorithm_Task+0x4d8>
 80044fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044fe:	f8d3 3019 	ldr.w	r3, [r3, #25]
 8004502:	ee07 3a90 	vmov	s15, r3
 8004506:	eef5 7a40 	vcmp.f32	s15, #0.0
 800450a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800450e:	d131      	bne.n	8004574 <Control_Algorithm_Task+0x4d8>
 8004510:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004512:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 8004516:	ee07 3a90 	vmov	s15, r3
 800451a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800451e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004522:	d127      	bne.n	8004574 <Control_Algorithm_Task+0x4d8>
					{
						if(DC_values->DC_yy > 0)
 8004524:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004526:	f8d3 301d 	ldr.w	r3, [r3, #29]
 800452a:	ee07 3a90 	vmov	s15, r3
 800452e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004536:	dd09      	ble.n	800454c <Control_Algorithm_Task+0x4b0>
						{
							//No change dir:
							update_duty_dir(&MagneTorquer2,DC_values->DC_yy,1);
 8004538:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800453a:	f8d3 301d 	ldr.w	r3, [r3, #29]
 800453e:	2101      	movs	r1, #1
 8004540:	ee00 3a10 	vmov	s0, r3
 8004544:	4835      	ldr	r0, [pc, #212]	; (800461c <Control_Algorithm_Task+0x580>)
 8004546:	f7fd fdeb 	bl	8002120 <update_duty_dir>
 800454a:	e008      	b.n	800455e <Control_Algorithm_Task+0x4c2>
						}
						else
						{
							//Change dir :
							update_duty_dir(&MagneTorquer2,DC_values->DC_yy,0);
 800454c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800454e:	f8d3 301d 	ldr.w	r3, [r3, #29]
 8004552:	2100      	movs	r1, #0
 8004554:	ee00 3a10 	vmov	s0, r3
 8004558:	4830      	ldr	r0, [pc, #192]	; (800461c <Control_Algorithm_Task+0x580>)
 800455a:	f7fd fde1 	bl	8002120 <update_duty_dir>
						}
						if (!flag)
 800455e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004562:	2b00      	cmp	r3, #0
 8004564:	d14c      	bne.n	8004600 <Control_Algorithm_Task+0x564>
						{
							actuator_START(&MagneTorquer2);
 8004566:	482d      	ldr	r0, [pc, #180]	; (800461c <Control_Algorithm_Task+0x580>)
 8004568:	f7fe f81c 	bl	80025a4 <actuator_START>
							flag = 1;
 800456c:	2301      	movs	r3, #1
 800456e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						if (!flag)
 8004572:	e045      	b.n	8004600 <Control_Algorithm_Task+0x564>
						}
					}
					else if(DC_values->DC_zz != 0 && DC_values->DC_xx == 0 && DC_values->DC_yy == 0)
 8004574:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004576:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 800457a:	ee07 3a90 	vmov	s15, r3
 800457e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004586:	d040      	beq.n	800460a <Control_Algorithm_Task+0x56e>
 8004588:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800458a:	f8d3 3019 	ldr.w	r3, [r3, #25]
 800458e:	ee07 3a90 	vmov	s15, r3
 8004592:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800459a:	d136      	bne.n	800460a <Control_Algorithm_Task+0x56e>
 800459c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800459e:	f8d3 301d 	ldr.w	r3, [r3, #29]
 80045a2:	ee07 3a90 	vmov	s15, r3
 80045a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80045aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ae:	d12c      	bne.n	800460a <Control_Algorithm_Task+0x56e>
					{
						if(DC_values->DC_zz > 0)
 80045b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045b2:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 80045b6:	ee07 3a90 	vmov	s15, r3
 80045ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80045be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045c2:	dd09      	ble.n	80045d8 <Control_Algorithm_Task+0x53c>
						{
							//No change dir:
							update_duty_dir(&MagneTorquer3,DC_values->DC_zz,1);
 80045c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045c6:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 80045ca:	2101      	movs	r1, #1
 80045cc:	ee00 3a10 	vmov	s0, r3
 80045d0:	4813      	ldr	r0, [pc, #76]	; (8004620 <Control_Algorithm_Task+0x584>)
 80045d2:	f7fd fda5 	bl	8002120 <update_duty_dir>
 80045d6:	e008      	b.n	80045ea <Control_Algorithm_Task+0x54e>
						}
						else
						{
							//Change dir :
							update_duty_dir(&MagneTorquer3,DC_values->DC_zz,0);
 80045d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045da:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 80045de:	2100      	movs	r1, #0
 80045e0:	ee00 3a10 	vmov	s0, r3
 80045e4:	480e      	ldr	r0, [pc, #56]	; (8004620 <Control_Algorithm_Task+0x584>)
 80045e6:	f7fd fd9b 	bl	8002120 <update_duty_dir>
						}
						if (!flag)
 80045ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10b      	bne.n	800460a <Control_Algorithm_Task+0x56e>
						{
							actuator_START(&MagneTorquer3);
 80045f2:	480b      	ldr	r0, [pc, #44]	; (8004620 <Control_Algorithm_Task+0x584>)
 80045f4:	f7fd ffd6 	bl	80025a4 <actuator_START>
							flag = 1;
 80045f8:	2301      	movs	r3, #1
 80045fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					}
				}



				break;
 80045fe:	e004      	b.n	800460a <Control_Algorithm_Task+0x56e>
 8004600:	e003      	b.n	800460a <Control_Algorithm_Task+0x56e>
			}
		}
 8004602:	bf00      	nop
 8004604:	e002      	b.n	800460c <Control_Algorithm_Task+0x570>
				break;
 8004606:	bf00      	nop
 8004608:	e000      	b.n	800460c <Control_Algorithm_Task+0x570>
				break;
 800460a:	bf00      	nop


		osDelay(500);
 800460c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004610:	f009 fe19 	bl	800e246 <osDelay>
		printf("We are in Control Algorithm TASK \n");
 8004614:	e586      	b.n	8004124 <Control_Algorithm_Task+0x88>
 8004616:	bf00      	nop
 8004618:	20004a78 	.word	0x20004a78
 800461c:	20004c14 	.word	0x20004c14
 8004620:	20004c2c 	.word	0x20004c2c
 8004624:	20004bfc 	.word	0x20004bfc
 8004628:	2001c328 	.word	0x2001c328

0800462c <IMU_Task>:
	}
	/* USER CODE END Control_Algorithm_Task */
}

void IMU_Task(void const *argument)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b08c      	sub	sp, #48	; 0x30
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN IMU_Task */
#if enable_printf
	printf("Initializing IMU \n");
#endif
	// uint8_t ret = 1;
	uint8_t ret = initIMUConfig(&huart4);
 8004634:	484e      	ldr	r0, [pc, #312]	; (8004770 <IMU_Task+0x144>)
 8004636:	f7fc fe09 	bl	800124c <initIMUConfig>
 800463a:	4603      	mov	r3, r0
 800463c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		printf("IMU correctly configured \n");
	else
		printf("Error configuring IMU \n");
#endif

	float gyro[3] = {1, 2, 3};
 8004640:	4a4c      	ldr	r2, [pc, #304]	; (8004774 <IMU_Task+0x148>)
 8004642:	f107 0314 	add.w	r3, r7, #20
 8004646:	ca07      	ldmia	r2, {r0, r1, r2}
 8004648:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float mag[3] = {4, 5, 6};
 800464c:	4a4a      	ldr	r2, [pc, #296]	; (8004778 <IMU_Task+0x14c>)
 800464e:	f107 0308 	add.w	r3, r7, #8
 8004652:	ca07      	ldmia	r2, {r0, r1, r2}
 8004654:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint8_t first_time = 1;
 8004658:	2301      	movs	r3, #1
 800465a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	imu_queue_struct *local_imu_struct = (imu_queue_struct *)malloc(sizeof(imu_queue_struct));
 800465e:	2018      	movs	r0, #24
 8004660:	f00c f99c 	bl	801099c <malloc>
 8004664:	4603      	mov	r3, r0
 8004666:	623b      	str	r3, [r7, #32]
	/* Infinite loop */
	for (;;)
	{
		printf("We are in IMU TASK \n");
 8004668:	4844      	ldr	r0, [pc, #272]	; (800477c <IMU_Task+0x150>)
 800466a:	f00c ff8d 	bl	8011588 <puts>
		// da CubeMx.

		// if (xSemaphoreTake(IMURead_ControlMutex, (TickType_t)10) == pdTRUE)//If reading IMU DO NOT CONTROL
		// {
		// 	printf("IMU Task : Taken IMURead_Control control");
				ret = readIMUPacket(&huart4, gyro, mag, 500); // mag measured in Gauss(G) unit -> 1G = 10^-4 Tesla
 800466e:	f107 0208 	add.w	r2, r7, #8
 8004672:	f107 0114 	add.w	r1, r7, #20
 8004676:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800467a:	483d      	ldr	r0, [pc, #244]	; (8004770 <IMU_Task+0x144>)
 800467c:	f7fc fea6 	bl	80013cc <readIMUPacket>
 8004680:	4603      	mov	r3, r0
 8004682:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if(first_time)
 8004686:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800468a:	2b00      	cmp	r3, #0
 800468c:	d006      	beq.n	800469c <IMU_Task+0x70>
					{
						next_time_imu = 1;
 800468e:	4b3c      	ldr	r3, [pc, #240]	; (8004780 <IMU_Task+0x154>)
 8004690:	2201      	movs	r2, #1
 8004692:	601a      	str	r2, [r3, #0]
						first_time = 0;
 8004694:	2300      	movs	r3, #0
 8004696:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800469a:	e007      	b.n	80046ac <IMU_Task+0x80>
					}
				else
					next_time_imu = HAL_GetTick() - next_time_imu;
 800469c:	f002 ff2e 	bl	80074fc <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	4b37      	ldr	r3, [pc, #220]	; (8004780 <IMU_Task+0x154>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	4a35      	ldr	r2, [pc, #212]	; (8004780 <IMU_Task+0x154>)
 80046aa:	6013      	str	r3, [r2, #0]

				mag[0] /= 10; // mag[0] /= 10000;				  // %10 = 1mT , %10000 = 1T  --> equivalenza: 1G = 10^-4 Tesla
 80046ac:	ed97 7a02 	vldr	s14, [r7, #8]
 80046b0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80046b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046b8:	edc7 7a02 	vstr	s15, [r7, #8]
				mag[1] /= 10; // mag[1] /= 10000;				  // %10 = 1mT , %10000 = 1T  --> equivalenza: 1G = 10^-4 Tesla
 80046bc:	ed97 7a03 	vldr	s14, [r7, #12]
 80046c0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80046c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046c8:	edc7 7a03 	vstr	s15, [r7, #12]
				mag[2] /= 10; // mag[2] /= 10000;				  // %10 = 1mT , %10000 = 1T  --> equivalenza: 1G = 10^-4 Tesla
 80046cc:	ed97 7a04 	vldr	s14, [r7, #16]
 80046d0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80046d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046d8:	edc7 7a04 	vstr	s15, [r7, #16]

				//printf("Next: %lu \n",next_time_imu);
				if (ret)
 80046dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d040      	beq.n	8004766 <IMU_Task+0x13a>
					for(uint32_t field=0; field<3;field++){
					printf("%f \t",mag[field]);
					}
					printf("\n");*/

					if (local_imu_struct == NULL)
 80046e4:	6a3b      	ldr	r3, [r7, #32]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d0be      	beq.n	8004668 <IMU_Task+0x3c>
#endif
					}
					else
					{
						// Riempio struct con valori letti da IMU,per poi inviareli a Task Controllo
						for (int i = 0; i < 3; i++)
 80046ea:	2300      	movs	r3, #0
 80046ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80046ee:	e01a      	b.n	8004726 <IMU_Task+0xfa>
						{
							local_imu_struct->gyro_msr[i] = gyro[i];
 80046f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	3330      	adds	r3, #48	; 0x30
 80046f6:	443b      	add	r3, r7
 80046f8:	3b1c      	subs	r3, #28
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	6a39      	ldr	r1, [r7, #32]
 80046fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	440b      	add	r3, r1
 8004704:	601a      	str	r2, [r3, #0]
#if enable_printf
							// printf("IMU TASK: Giro[%d] : %f \n",i,local_imu_struct->gyro_msr[i]);
#endif
							local_imu_struct->mag_msr[i] = mag[i];
 8004706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	3330      	adds	r3, #48	; 0x30
 800470c:	443b      	add	r3, r7
 800470e:	3b28      	subs	r3, #40	; 0x28
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	6a39      	ldr	r1, [r7, #32]
 8004714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004716:	3302      	adds	r3, #2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	440b      	add	r3, r1
 800471c:	3304      	adds	r3, #4
 800471e:	601a      	str	r2, [r3, #0]
						for (int i = 0; i < 3; i++)
 8004720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004722:	3301      	adds	r3, #1
 8004724:	62bb      	str	r3, [r7, #40]	; 0x28
 8004726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004728:	2b02      	cmp	r3, #2
 800472a:	dde1      	ble.n	80046f0 <IMU_Task+0xc4>
							// printf("IMU TASK: Magn Field[%d] : %f \n",i,local_imu_struct->mag_msr[i]);
#endif
						}

						// Invio queue a Control Task
						if (osMessagePut(IMUQueue1Handle, (uint32_t)local_imu_struct, 300) != osOK)
 800472c:	4b15      	ldr	r3, [pc, #84]	; (8004784 <IMU_Task+0x158>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	6a39      	ldr	r1, [r7, #32]
 8004732:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004736:	4618      	mov	r0, r3
 8004738:	f009 fdc8 	bl	800e2cc <osMessagePut>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d002      	beq.n	8004748 <IMU_Task+0x11c>
						{
#if enable_printf
							printf("Invio a Control Task fallito \n");
#endif
							free(local_imu_struct); // Ensure the receiving task has time to process
 8004742:	6a38      	ldr	r0, [r7, #32]
 8004744:	f00c f932 	bl	80109ac <free>
#if enable_printf
							printf("Dati Inviati a Control Task \n");
#endif
						}
						// Invio queue a OBC Task
						if (osMessagePut(IMUQueue2Handle, (uint32_t)local_imu_struct, 300) != osOK)
 8004748:	4b0f      	ldr	r3, [pc, #60]	; (8004788 <IMU_Task+0x15c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	6a39      	ldr	r1, [r7, #32]
 800474e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004752:	4618      	mov	r0, r3
 8004754:	f009 fdba 	bl	800e2cc <osMessagePut>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d084      	beq.n	8004668 <IMU_Task+0x3c>
						{
#if enable_printf
							printf("Invio a OBC Task fallito \n");
#endif
							free(local_imu_struct); // Ensure the receiving task has time to process
 800475e:	6a38      	ldr	r0, [r7, #32]
 8004760:	f00c f924 	bl	80109ac <free>
 8004764:	e780      	b.n	8004668 <IMU_Task+0x3c>
#endif
				// xSemaphoreGive(IMURead_ControlMutex);
				// printf("IMU Task : Released IMURead_Control control");
				//}

				osDelay(1000);
 8004766:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800476a:	f009 fd6c 	bl	800e246 <osDelay>
		printf("We are in IMU TASK \n");
 800476e:	e77b      	b.n	8004668 <IMU_Task+0x3c>
 8004770:	2002634c 	.word	0x2002634c
 8004774:	08013bec 	.word	0x08013bec
 8004778:	08013bf8 	.word	0x08013bf8
 800477c:	08013bd8 	.word	0x08013bd8
 8004780:	20004c44 	.word	0x20004c44
 8004784:	20019290 	.word	0x20019290
 8004788:	2001aadc 	.word	0x2001aadc

0800478c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b08a      	sub	sp, #40	; 0x28
 8004790:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004792:	f107 0314 	add.w	r3, r7, #20
 8004796:	2200      	movs	r2, #0
 8004798:	601a      	str	r2, [r3, #0]
 800479a:	605a      	str	r2, [r3, #4]
 800479c:	609a      	str	r2, [r3, #8]
 800479e:	60da      	str	r2, [r3, #12]
 80047a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047a2:	4b43      	ldr	r3, [pc, #268]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a6:	4a42      	ldr	r2, [pc, #264]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047a8:	f043 0304 	orr.w	r3, r3, #4
 80047ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047ae:	4b40      	ldr	r3, [pc, #256]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047b2:	f003 0304 	and.w	r3, r3, #4
 80047b6:	613b      	str	r3, [r7, #16]
 80047b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ba:	4b3d      	ldr	r3, [pc, #244]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047be:	4a3c      	ldr	r2, [pc, #240]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047c0:	f043 0301 	orr.w	r3, r3, #1
 80047c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047c6:	4b3a      	ldr	r3, [pc, #232]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	60fb      	str	r3, [r7, #12]
 80047d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80047d2:	4b37      	ldr	r3, [pc, #220]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047d6:	4a36      	ldr	r2, [pc, #216]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047d8:	f043 0302 	orr.w	r3, r3, #2
 80047dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047de:	4b34      	ldr	r3, [pc, #208]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	60bb      	str	r3, [r7, #8]
 80047e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80047ea:	4b31      	ldr	r3, [pc, #196]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ee:	4a30      	ldr	r2, [pc, #192]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047f0:	f043 0308 	orr.w	r3, r3, #8
 80047f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047f6:	4b2e      	ldr	r3, [pc, #184]	; (80048b0 <MX_GPIO_Init+0x124>)
 80047f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047fa:	f003 0308 	and.w	r3, r3, #8
 80047fe:	607b      	str	r3, [r7, #4]
 8004800:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD4_Pin, GPIO_PIN_RESET);
 8004802:	2200      	movs	r2, #0
 8004804:	2130      	movs	r1, #48	; 0x30
 8004806:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800480a:	f004 fd4f 	bl	80092ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 800480e:	2200      	movs	r2, #0
 8004810:	f240 1101 	movw	r1, #257	; 0x101
 8004814:	4827      	ldr	r0, [pc, #156]	; (80048b4 <MX_GPIO_Init+0x128>)
 8004816:	f004 fd49 	bl	80092ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800481a:	2201      	movs	r2, #1
 800481c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004820:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004824:	f004 fd42 	bl	80092ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8004828:	2200      	movs	r2, #0
 800482a:	2104      	movs	r1, #4
 800482c:	4822      	ldr	r0, [pc, #136]	; (80048b8 <MX_GPIO_Init+0x12c>)
 800482e:	f004 fd3d 	bl	80092ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004832:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004838:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800483c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483e:	2300      	movs	r3, #0
 8004840:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004842:	f107 0314 	add.w	r3, r7, #20
 8004846:	4619      	mov	r1, r3
 8004848:	481c      	ldr	r0, [pc, #112]	; (80048bc <MX_GPIO_Init+0x130>)
 800484a:	f004 fbb5 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PAPin PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD4_Pin|GPIO_PIN_12;
 800484e:	f241 0330 	movw	r3, #4144	; 0x1030
 8004852:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004854:	2301      	movs	r3, #1
 8004856:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004858:	2300      	movs	r3, #0
 800485a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800485c:	2300      	movs	r3, #0
 800485e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004860:	f107 0314 	add.w	r3, r7, #20
 8004864:	4619      	mov	r1, r3
 8004866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800486a:	f004 fba5 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 800486e:	f240 1301 	movw	r3, #257	; 0x101
 8004872:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004874:	2301      	movs	r3, #1
 8004876:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004878:	2300      	movs	r3, #0
 800487a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800487c:	2300      	movs	r3, #0
 800487e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004880:	f107 0314 	add.w	r3, r7, #20
 8004884:	4619      	mov	r1, r3
 8004886:	480b      	ldr	r0, [pc, #44]	; (80048b4 <MX_GPIO_Init+0x128>)
 8004888:	f004 fb96 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800488c:	2304      	movs	r3, #4
 800488e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004890:	2301      	movs	r3, #1
 8004892:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004894:	2300      	movs	r3, #0
 8004896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004898:	2300      	movs	r3, #0
 800489a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800489c:	f107 0314 	add.w	r3, r7, #20
 80048a0:	4619      	mov	r1, r3
 80048a2:	4805      	ldr	r0, [pc, #20]	; (80048b8 <MX_GPIO_Init+0x12c>)
 80048a4:	f004 fb88 	bl	8008fb8 <HAL_GPIO_Init>

}
 80048a8:	bf00      	nop
 80048aa:	3728      	adds	r7, #40	; 0x28
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40021000 	.word	0x40021000
 80048b4:	48000400 	.word	0x48000400
 80048b8:	48000c00 	.word	0x48000c00
 80048bc:	48000800 	.word	0x48000800

080048c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80048c4:	f002 fde6 	bl	8007494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80048c8:	f000 f81b 	bl	8004902 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80048cc:	f7ff ff5e 	bl	800478c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80048d0:	f002 fba0 	bl	8007014 <MX_USART2_UART_Init>
  MX_UART4_Init();
 80048d4:	f002 fb3e 	bl	8006f54 <MX_UART4_Init>
  MX_USART1_UART_Init();
 80048d8:	f002 fb6c 	bl	8006fb4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80048dc:	f002 fbca 	bl	8007074 <MX_USART3_UART_Init>
  MX_CAN1_Init();
 80048e0:	f7fe fbee 	bl	80030c0 <MX_CAN1_Init>
  MX_TIM1_Init();
 80048e4:	f002 f84c 	bl	8006980 <MX_TIM1_Init>
  MX_TIM2_Init();
 80048e8:	f002 f902 	bl	8006af0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80048ec:	f002 f996 	bl	8006c1c <MX_TIM3_Init>
  MX_ADC1_Init();
 80048f0:	f7fd ff5c 	bl	80027ac <MX_ADC1_Init>
  MX_SPI2_Init();
 80048f4:	f001 fe00 	bl	80064f8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80048f8:	f7fe ffb6 	bl	8003868 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80048fc:	f009 fc77 	bl	800e1ee <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004900:	e7fe      	b.n	8004900 <main+0x40>

08004902 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004902:	b580      	push	{r7, lr}
 8004904:	b096      	sub	sp, #88	; 0x58
 8004906:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004908:	f107 0314 	add.w	r3, r7, #20
 800490c:	2244      	movs	r2, #68	; 0x44
 800490e:	2100      	movs	r1, #0
 8004910:	4618      	mov	r0, r3
 8004912:	f00c f861 	bl	80109d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004916:	463b      	mov	r3, r7
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	605a      	str	r2, [r3, #4]
 800491e:	609a      	str	r2, [r3, #8]
 8004920:	60da      	str	r2, [r3, #12]
 8004922:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004924:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004928:	f004 fce6 	bl	80092f8 <HAL_PWREx_ControlVoltageScaling>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8004932:	f000 f849 	bl	80049c8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004936:	2302      	movs	r3, #2
 8004938:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800493a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800493e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004940:	2340      	movs	r3, #64	; 0x40
 8004942:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004944:	2302      	movs	r3, #2
 8004946:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004948:	2302      	movs	r3, #2
 800494a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800494c:	2301      	movs	r3, #1
 800494e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8004950:	230a      	movs	r3, #10
 8004952:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004954:	2307      	movs	r3, #7
 8004956:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004958:	2302      	movs	r3, #2
 800495a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800495c:	2302      	movs	r3, #2
 800495e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004960:	f107 0314 	add.w	r3, r7, #20
 8004964:	4618      	mov	r0, r3
 8004966:	f004 fd1d 	bl	80093a4 <HAL_RCC_OscConfig>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d001      	beq.n	8004974 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8004970:	f000 f82a 	bl	80049c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004974:	230f      	movs	r3, #15
 8004976:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004978:	2303      	movs	r3, #3
 800497a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800497c:	2380      	movs	r3, #128	; 0x80
 800497e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004980:	2300      	movs	r3, #0
 8004982:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004984:	2300      	movs	r3, #0
 8004986:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004988:	463b      	mov	r3, r7
 800498a:	2102      	movs	r1, #2
 800498c:	4618      	mov	r0, r3
 800498e:	f005 f91d 	bl	8009bcc <HAL_RCC_ClockConfig>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d001      	beq.n	800499c <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004998:	f000 f816 	bl	80049c8 <Error_Handler>
  }
}
 800499c:	bf00      	nop
 800499e:	3758      	adds	r7, #88	; 0x58
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a04      	ldr	r2, [pc, #16]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d101      	bne.n	80049ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80049b6:	f002 fd8d 	bl	80074d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80049ba:	bf00      	nop
 80049bc:	3708      	adds	r7, #8
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40001000 	.word	0x40001000

080049c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80049cc:	b672      	cpsid	i
}
 80049ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80049d0:	e7fe      	b.n	80049d0 <Error_Handler+0x8>
	...

080049d4 <PID_attitude_error_calculation>:
const float torquer_Req_Ohm[3] = {30.7, 30.7, 23};     //OHMs, x,y,z
const float torquer_Vdd[3] = {11.77, 11.77, 11.77};         //V_dd , x,y,z
uint8_t flag = 1;


void PID_attitude_error_calculation(PID_Inputs_struct *PID_Inputs){
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]

//  PID_Inputs->accell_Error[0] = PID_Inputs->accell_Desired[0] - PID_Inputs->accell_Measured[0];
//  PID_Inputs->accell_Error[1] = PID_Inputs->accell_Desired[1] - PID_Inputs->accell_Measured[1];
//  PID_Inputs->accell_Error[2] = PID_Inputs->accell_Desired[2] - PID_Inputs->accell_Measured[2];

  PID_Inputs->angSpeed_Error[0] = PID_Inputs->angSpeed_Desired[0] - PID_Inputs->angSpeed_Measured[0];
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80049e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
  PID_Inputs->angSpeed_Error[1] = PID_Inputs->angSpeed_Desired[1] - PID_Inputs->angSpeed_Measured[1];
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80049fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
  PID_Inputs->angSpeed_Error[2] = PID_Inputs->angSpeed_Desired[2] - PID_Inputs->angSpeed_Measured[2];
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8004a14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90

  printf(" PID_Inputs->angSpeed_Error[0]: %f \n",PID_Inputs->angSpeed_Error[0]);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7fb fd97 	bl	8000558 <__aeabi_f2d>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	480e      	ldr	r0, [pc, #56]	; (8004a68 <PID_attitude_error_calculation+0x94>)
 8004a30:	f00c fd24 	bl	801147c <iprintf>
  printf(" PID_Inputs->angSpeed_Error[1]: %f \n",PID_Inputs->angSpeed_Error[1]);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7fb fd8c 	bl	8000558 <__aeabi_f2d>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	4809      	ldr	r0, [pc, #36]	; (8004a6c <PID_attitude_error_calculation+0x98>)
 8004a46:	f00c fd19 	bl	801147c <iprintf>
  printf(" PID_Inputs->angSpeed_Error[2]: %f \n",PID_Inputs->angSpeed_Error[2]);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a50:	4618      	mov	r0, r3
 8004a52:	f7fb fd81 	bl	8000558 <__aeabi_f2d>
 8004a56:	4602      	mov	r2, r0
 8004a58:	460b      	mov	r3, r1
 8004a5a:	4805      	ldr	r0, [pc, #20]	; (8004a70 <PID_attitude_error_calculation+0x9c>)
 8004a5c:	f00c fd0e 	bl	801147c <iprintf>
}
 8004a60:	bf00      	nop
 8004a62:	3708      	adds	r7, #8
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	08013c04 	.word	0x08013c04
 8004a6c:	08013c2c 	.word	0x08013c2c
 8004a70:	08013c54 	.word	0x08013c54

08004a74 <PID_attitude_Derivative_calculation>:


void PID_attitude_Derivative_calculation(PID_Inputs_struct *PID_Inputs)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
//    PID_Inputs->d_Accell_Err_dt[0] = (PID_Inputs->accell_Measured[3] - PID_Inputs->accell_Measured[0]) / PID_Inputs->timestamp;
//    PID_Inputs->d_Accell_Err_dt[1] = (PID_Inputs->accell_Measured[4] - PID_Inputs->accell_Measured[1]) / PID_Inputs->timestamp;
//    PID_Inputs->d_Accell_Err_dt[2] = (PID_Inputs->accell_Measured[5] - PID_Inputs->accell_Measured[2]) / PID_Inputs->timestamp;
	if(!flag)
 8004a7c:	4b3a      	ldr	r3, [pc, #232]	; (8004b68 <PID_attitude_Derivative_calculation+0xf4>)
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d139      	bne.n	8004af8 <PID_attitude_Derivative_calculation+0x84>
	{
		PID_Inputs->d_AngSpeed_Err_dt[0] = (PID_Inputs->angSpeed_Error[3] - PID_Inputs->angSpeed_Error[0]) / PID_Inputs->timestamp;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8004a90:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	ee07 3a90 	vmov	s15, r3
 8004a9c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004aa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
		PID_Inputs->d_AngSpeed_Err_dt[1] = (PID_Inputs->angSpeed_Error[4] - PID_Inputs->angSpeed_Error[1]) / PID_Inputs->timestamp;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8004ab6:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	ee07 3a90 	vmov	s15, r3
 8004ac2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		PID_Inputs->d_AngSpeed_Err_dt[2] = (PID_Inputs->angSpeed_Error[5] - PID_Inputs->angSpeed_Error[2]) / PID_Inputs->timestamp;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8004adc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	ee07 3a90 	vmov	s15, r3
 8004ae8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004aec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
 8004af6:	e011      	b.n	8004b1c <PID_attitude_Derivative_calculation+0xa8>
	}
	else
	{
		flag = 0;
 8004af8:	4b1b      	ldr	r3, [pc, #108]	; (8004b68 <PID_attitude_Derivative_calculation+0xf4>)
 8004afa:	2200      	movs	r2, #0
 8004afc:	701a      	strb	r2, [r3, #0]
		PID_Inputs->d_AngSpeed_Err_dt[0] = 0;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f04f 0200 	mov.w	r2, #0
 8004b04:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		PID_Inputs->d_AngSpeed_Err_dt[1] = 0;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f04f 0200 	mov.w	r2, #0
 8004b0e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		PID_Inputs->d_AngSpeed_Err_dt[2] = 0;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f04f 0200 	mov.w	r2, #0
 8004b18:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	}

    printf(" PID_Inputs->d_AngSpeed_Err_dt[0]: %f \n",PID_Inputs->d_AngSpeed_Err_dt[0]);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7fb fd18 	bl	8000558 <__aeabi_f2d>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	480f      	ldr	r0, [pc, #60]	; (8004b6c <PID_attitude_Derivative_calculation+0xf8>)
 8004b2e:	f00c fca5 	bl	801147c <iprintf>
    printf(" PID_Inputs->d_AngSpeed_Err_dt[1]: %f \n",PID_Inputs->d_AngSpeed_Err_dt[1]);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f7fb fd0d 	bl	8000558 <__aeabi_f2d>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	460b      	mov	r3, r1
 8004b42:	480b      	ldr	r0, [pc, #44]	; (8004b70 <PID_attitude_Derivative_calculation+0xfc>)
 8004b44:	f00c fc9a 	bl	801147c <iprintf>
    printf(" PID_Inputs->d_AngSpeed_Err_dt[2]: %f \n",PID_Inputs->d_AngSpeed_Err_dt[2]);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7fb fd02 	bl	8000558 <__aeabi_f2d>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	4806      	ldr	r0, [pc, #24]	; (8004b74 <PID_attitude_Derivative_calculation+0x100>)
 8004b5a:	f00c fc8f 	bl	801147c <iprintf>
}
 8004b5e:	bf00      	nop
 8004b60:	3708      	adds	r7, #8
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	20000005 	.word	0x20000005
 8004b6c:	08013c7c 	.word	0x08013c7c
 8004b70:	08013ca4 	.word	0x08013ca4
 8004b74:	08013ccc 	.word	0x08013ccc

08004b78 <PID_angSpeed_error_2_torque>:
}

*/


void PID_angSpeed_error_2_torque(PID_Inputs_struct *PID_Inputs){
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]


    PID_Inputs->Torque_required[0] = PID_Inputs->P_Gain[0] * PID_Inputs->angSpeed_Error[0] + PID_Inputs->D_Gain[0] * PID_Inputs->d_AngSpeed_Err_dt[0];
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	ed93 7a46 	vldr	s14, [r3, #280]	; 0x118
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8004b8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	edd3 6a49 	vldr	s13, [r3, #292]	; 0x124
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8004b9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ba0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8

    PID_Inputs->Torque_required[1] = PID_Inputs->P_Gain[1] * PID_Inputs->angSpeed_Error[1] + PID_Inputs->D_Gain[1] * PID_Inputs->d_AngSpeed_Err_dt[1];
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	ed93 7a47 	vldr	s14, [r3, #284]	; 0x11c
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8004bb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	edd3 6a4a 	vldr	s13, [r3, #296]	; 0x128
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8004bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	edc3 7a3b 	vstr	s15, [r3, #236]	; 0xec

    PID_Inputs->Torque_required[2] = PID_Inputs->P_Gain[2] * PID_Inputs->angSpeed_Error[2] + PID_Inputs->D_Gain[2] * PID_Inputs->d_AngSpeed_Err_dt[2];
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	ed93 7a48 	vldr	s14, [r3, #288]	; 0x120
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8004be0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	edd3 6a4b 	vldr	s13, [r3, #300]	; 0x12c
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	edd3 7a2a 	vldr	s15, [r3, #168]	; 0xa8
 8004bf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004bf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	edc3 7a3c 	vstr	s15, [r3, #240]	; 0xf0

    printf(" PID_Inputs->Torque_required[0]: %f \n",PID_Inputs->Torque_required[0]);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004c04:	4618      	mov	r0, r3
 8004c06:	f7fb fca7 	bl	8000558 <__aeabi_f2d>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	480e      	ldr	r0, [pc, #56]	; (8004c48 <PID_angSpeed_error_2_torque+0xd0>)
 8004c10:	f00c fc34 	bl	801147c <iprintf>
    printf(" PID_Inputs->Torque_required[1]: %f \n",PID_Inputs->Torque_required[0]);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7fb fc9c 	bl	8000558 <__aeabi_f2d>
 8004c20:	4602      	mov	r2, r0
 8004c22:	460b      	mov	r3, r1
 8004c24:	4809      	ldr	r0, [pc, #36]	; (8004c4c <PID_angSpeed_error_2_torque+0xd4>)
 8004c26:	f00c fc29 	bl	801147c <iprintf>
    printf(" PID_Inputs->Torque_required[2]: %f \n",PID_Inputs->Torque_required[0]);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7fb fc91 	bl	8000558 <__aeabi_f2d>
 8004c36:	4602      	mov	r2, r0
 8004c38:	460b      	mov	r3, r1
 8004c3a:	4805      	ldr	r0, [pc, #20]	; (8004c50 <PID_angSpeed_error_2_torque+0xd8>)
 8004c3c:	f00c fc1e 	bl	801147c <iprintf>

}
 8004c40:	bf00      	nop
 8004c42:	3708      	adds	r7, #8
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	08013cf4 	.word	0x08013cf4
 8004c4c:	08013d1c 	.word	0x08013d1c
 8004c50:	08013d44 	.word	0x08013d44

08004c54 <PID_torque_2_dipole>:




void PID_torque_2_dipole(PID_Inputs_struct *PID_Inputs){
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]


    PID_Inputs->dipole_Moment[0] = ((PID_Inputs->B[1] * PID_Inputs->Torque_required[2]) - (PID_Inputs->B[2] * PID_Inputs->Torque_required[1])) /
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	ed93 7a53 	vldr	s14, [r3, #332]	; 0x14c
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8004c68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	edd3 6a54 	vldr	s13, [r3, #336]	; 0x150
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 8004c78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c7c:	ee77 6a67 	vsub.f32	s13, s14, s15
                            ((PID_Inputs->B[0] * PID_Inputs->B[0]) + (PID_Inputs->B[1] * PID_Inputs->B[1]) + (PID_Inputs->B[2] * PID_Inputs->B[2]));
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	ed93 7a52 	vldr	s14, [r3, #328]	; 0x148
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	edd3 7a52 	vldr	s15, [r3, #328]	; 0x148
 8004c8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	ed93 6a53 	vldr	s12, [r3, #332]	; 0x14c
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	edd3 7a53 	vldr	s15, [r3, #332]	; 0x14c
 8004c9c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004ca0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	ed93 6a54 	vldr	s12, [r3, #336]	; 0x150
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	edd3 7a54 	vldr	s15, [r3, #336]	; 0x150
 8004cb0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004cb4:	ee37 7a27 	vadd.f32	s14, s14, s15
    PID_Inputs->dipole_Moment[0] = ((PID_Inputs->B[1] * PID_Inputs->Torque_required[2]) - (PID_Inputs->B[2] * PID_Inputs->Torque_required[1])) /
 8004cb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	edc3 7a3d 	vstr	s15, [r3, #244]	; 0xf4

    PID_Inputs->dipole_Moment[1] = ((PID_Inputs->B[2] * PID_Inputs->Torque_required[0]) - (PID_Inputs->B[0] * PID_Inputs->Torque_required[2])) /
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	ed93 7a54 	vldr	s14, [r3, #336]	; 0x150
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 8004cce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	edd3 6a52 	vldr	s13, [r3, #328]	; 0x148
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8004cde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ce2:	ee77 6a67 	vsub.f32	s13, s14, s15
                            ((PID_Inputs->B[0] * PID_Inputs->B[0]) + (PID_Inputs->B[1] * PID_Inputs->B[1]) + (PID_Inputs->B[2] * PID_Inputs->B[2]));
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	ed93 7a52 	vldr	s14, [r3, #328]	; 0x148
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	edd3 7a52 	vldr	s15, [r3, #328]	; 0x148
 8004cf2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	ed93 6a53 	vldr	s12, [r3, #332]	; 0x14c
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	edd3 7a53 	vldr	s15, [r3, #332]	; 0x14c
 8004d02:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004d06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	ed93 6a54 	vldr	s12, [r3, #336]	; 0x150
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	edd3 7a54 	vldr	s15, [r3, #336]	; 0x150
 8004d16:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004d1a:	ee37 7a27 	vadd.f32	s14, s14, s15
    PID_Inputs->dipole_Moment[1] = ((PID_Inputs->B[2] * PID_Inputs->Torque_required[0]) - (PID_Inputs->B[0] * PID_Inputs->Torque_required[2])) /
 8004d1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	edc3 7a3e 	vstr	s15, [r3, #248]	; 0xf8

    PID_Inputs->dipole_Moment[2] = ((PID_Inputs->B[0] * PID_Inputs->Torque_required[1]) - (PID_Inputs->B[1] * PID_Inputs->Torque_required[0])) /
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	ed93 7a52 	vldr	s14, [r3, #328]	; 0x148
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 8004d34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	edd3 6a53 	vldr	s13, [r3, #332]	; 0x14c
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 8004d44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d48:	ee77 6a67 	vsub.f32	s13, s14, s15
                            ((PID_Inputs->B[0] * PID_Inputs->B[0]) + (PID_Inputs->B[1] * PID_Inputs->B[1]) + (PID_Inputs->B[2] * PID_Inputs->B[2]));
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	ed93 7a52 	vldr	s14, [r3, #328]	; 0x148
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	edd3 7a52 	vldr	s15, [r3, #328]	; 0x148
 8004d58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	ed93 6a53 	vldr	s12, [r3, #332]	; 0x14c
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	edd3 7a53 	vldr	s15, [r3, #332]	; 0x14c
 8004d68:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004d6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	ed93 6a54 	vldr	s12, [r3, #336]	; 0x150
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	edd3 7a54 	vldr	s15, [r3, #336]	; 0x150
 8004d7c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004d80:	ee37 7a27 	vadd.f32	s14, s14, s15
    PID_Inputs->dipole_Moment[2] = ((PID_Inputs->B[0] * PID_Inputs->Torque_required[1]) - (PID_Inputs->B[1] * PID_Inputs->Torque_required[0])) /
 8004d84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	edc3 7a3f 	vstr	s15, [r3, #252]	; 0xfc

   printf(" PID_Inputs->dipole_Moment[0]: %f \n",PID_Inputs->dipole_Moment[0]);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fb fbdf 	bl	8000558 <__aeabi_f2d>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	480e      	ldr	r0, [pc, #56]	; (8004dd8 <PID_torque_2_dipole+0x184>)
 8004da0:	f00c fb6c 	bl	801147c <iprintf>
   printf(" PID_Inputs->dipole_Moment[1]: %f \n",PID_Inputs->dipole_Moment[1]);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7fb fbd4 	bl	8000558 <__aeabi_f2d>
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	4809      	ldr	r0, [pc, #36]	; (8004ddc <PID_torque_2_dipole+0x188>)
 8004db6:	f00c fb61 	bl	801147c <iprintf>
   printf(" PID_Inputs->dipole_Moment[2]: %f \n",PID_Inputs->dipole_Moment[2]);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f7fb fbc9 	bl	8000558 <__aeabi_f2d>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4805      	ldr	r0, [pc, #20]	; (8004de0 <PID_torque_2_dipole+0x18c>)
 8004dcc:	f00c fb56 	bl	801147c <iprintf>

}
 8004dd0:	bf00      	nop
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	08013d6c 	.word	0x08013d6c
 8004ddc:	08013d90 	.word	0x08013d90
 8004de0:	08013db4 	.word	0x08013db4

08004de4 <PID_dipole_2_current>:



void PID_dipole_2_current(PID_Inputs_struct *PID_Inputs){
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]


    PID_Inputs->th_Current[0] = PID_Inputs->dipole_Moment[0] / (PID_Inputs->N_spires[0] * PID_Inputs->A_torquers[0]);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	edd3 6a3d 	vldr	s13, [r3, #244]	; 0xf4
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	ed93 7a01 	vldr	s14, [r3, #4]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	edd3 7a04 	vldr	s15, [r3, #16]
 8004dfe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	edc3 7a40 	vstr	s15, [r3, #256]	; 0x100

    PID_Inputs->th_Current[1] = PID_Inputs->dipole_Moment[1] / (PID_Inputs->N_spires[1] * PID_Inputs->A_torquers[1]);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	edd3 6a3e 	vldr	s13, [r3, #248]	; 0xf8
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	ed93 7a02 	vldr	s14, [r3, #8]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	edd3 7a05 	vldr	s15, [r3, #20]
 8004e1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	edc3 7a41 	vstr	s15, [r3, #260]	; 0x104

    PID_Inputs->th_Current[2] = PID_Inputs->dipole_Moment[2] / (PID_Inputs->N_spires[2] * PID_Inputs->A_torquers[2]);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	edd3 6a3f 	vldr	s13, [r3, #252]	; 0xfc
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	ed93 7a03 	vldr	s14, [r3, #12]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	edd3 7a06 	vldr	s15, [r3, #24]
 8004e3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	edc3 7a42 	vstr	s15, [r3, #264]	; 0x108

    printf(" PID_Inputs->th_Current[0]: %f \n",PID_Inputs->th_Current[0]);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fb fb80 	bl	8000558 <__aeabi_f2d>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	480e      	ldr	r0, [pc, #56]	; (8004e98 <PID_dipole_2_current+0xb4>)
 8004e5e:	f00c fb0d 	bl	801147c <iprintf>
    printf(" PID_Inputs->th_Current[1]: %f \n",PID_Inputs->th_Current[1]);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f7fb fb75 	bl	8000558 <__aeabi_f2d>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	460b      	mov	r3, r1
 8004e72:	480a      	ldr	r0, [pc, #40]	; (8004e9c <PID_dipole_2_current+0xb8>)
 8004e74:	f00c fb02 	bl	801147c <iprintf>
    printf(" PID_Inputs->th_Current[2]: %f \n",PID_Inputs->th_Current[2]);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fb fb6a 	bl	8000558 <__aeabi_f2d>
 8004e84:	4602      	mov	r2, r0
 8004e86:	460b      	mov	r3, r1
 8004e88:	4805      	ldr	r0, [pc, #20]	; (8004ea0 <PID_dipole_2_current+0xbc>)
 8004e8a:	f00c faf7 	bl	801147c <iprintf>


}
 8004e8e:	bf00      	nop
 8004e90:	3708      	adds	r7, #8
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	08013dd8 	.word	0x08013dd8
 8004e9c:	08013dfc 	.word	0x08013dfc
 8004ea0:	08013e20 	.word	0x08013e20

08004ea4 <PID_current_2_DutyCycle>:


void PID_current_2_DutyCycle(PID_Inputs_struct *PID_Inputs){
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]

    PID_Inputs->th_Dutycycle[0] =  100*((PID_Inputs->th_Current[0] * PID_Inputs->torquer_Req_Ohm[0]) / PID_Inputs->torquer_Vdd[0]);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	ed93 7a40 	vldr	s14, [r3, #256]	; 0x100
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	edd3 7a07 	vldr	s15, [r3, #28]
 8004eb8:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ec6:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004f70 <PID_current_2_DutyCycle+0xcc>
 8004eca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	edc3 7a43 	vstr	s15, [r3, #268]	; 0x10c

    PID_Inputs->th_Dutycycle[1] =  100*((PID_Inputs->th_Current[1] * PID_Inputs->torquer_Req_Ohm[1]) / PID_Inputs->torquer_Vdd[1]);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	ed93 7a41 	vldr	s14, [r3, #260]	; 0x104
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	edd3 7a08 	vldr	s15, [r3, #32]
 8004ee0:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004eea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004eee:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8004f70 <PID_current_2_DutyCycle+0xcc>
 8004ef2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	edc3 7a44 	vstr	s15, [r3, #272]	; 0x110

    PID_Inputs->th_Dutycycle[2] =  100*((PID_Inputs->th_Current[2] * PID_Inputs->torquer_Req_Ohm[2]) / PID_Inputs->torquer_Vdd[2]);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	ed93 7a42 	vldr	s14, [r3, #264]	; 0x108
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004f08:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004f12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f16:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8004f70 <PID_current_2_DutyCycle+0xcc>
 8004f1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	edc3 7a45 	vstr	s15, [r3, #276]	; 0x114

    printf(" PID_Inputs->th_Dutycycle[0]: %f \n",PID_Inputs->th_Dutycycle[0]);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f7fb fb14 	bl	8000558 <__aeabi_f2d>
 8004f30:	4602      	mov	r2, r0
 8004f32:	460b      	mov	r3, r1
 8004f34:	480f      	ldr	r0, [pc, #60]	; (8004f74 <PID_current_2_DutyCycle+0xd0>)
 8004f36:	f00c faa1 	bl	801147c <iprintf>
    printf(" PID_Inputs->th_Dutycycle[1]: %f \n",PID_Inputs->th_Dutycycle[0]);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7fb fb09 	bl	8000558 <__aeabi_f2d>
 8004f46:	4602      	mov	r2, r0
 8004f48:	460b      	mov	r3, r1
 8004f4a:	480b      	ldr	r0, [pc, #44]	; (8004f78 <PID_current_2_DutyCycle+0xd4>)
 8004f4c:	f00c fa96 	bl	801147c <iprintf>
    printf(" PID_Inputs->th_Dutycycle[2]: %f \n",PID_Inputs->th_Dutycycle[0]);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7fb fafe 	bl	8000558 <__aeabi_f2d>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	4806      	ldr	r0, [pc, #24]	; (8004f7c <PID_current_2_DutyCycle+0xd8>)
 8004f62:	f00c fa8b 	bl	801147c <iprintf>

}
 8004f66:	bf00      	nop
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	42c80000 	.word	0x42c80000
 8004f74:	08013e44 	.word	0x08013e44
 8004f78:	08013e68 	.word	0x08013e68
 8004f7c:	08013e8c 	.word	0x08013e8c

08004f80 <PID_INIT>:

void PID_INIT(PID_Inputs_struct *PID_Inputs){
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]

  for (uint8_t i = 0; i < 3; i++) {
 8004f88:	2300      	movs	r3, #0
 8004f8a:	73fb      	strb	r3, [r7, #15]
 8004f8c:	e057      	b.n	800503e <PID_INIT+0xbe>

    PID_Inputs->N_spires[i] = N_spires[i];
 8004f8e:	7bfa      	ldrb	r2, [r7, #15]
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
 8004f92:	4930      	ldr	r1, [pc, #192]	; (8005054 <PID_INIT+0xd4>)
 8004f94:	0092      	lsls	r2, r2, #2
 8004f96:	440a      	add	r2, r1
 8004f98:	6812      	ldr	r2, [r2, #0]
 8004f9a:	6879      	ldr	r1, [r7, #4]
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	440b      	add	r3, r1
 8004fa0:	3304      	adds	r3, #4
 8004fa2:	601a      	str	r2, [r3, #0]
    PID_Inputs->A_torquers[i] = A_torquers[i];
 8004fa4:	7bfa      	ldrb	r2, [r7, #15]
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	492b      	ldr	r1, [pc, #172]	; (8005058 <PID_INIT+0xd8>)
 8004faa:	0092      	lsls	r2, r2, #2
 8004fac:	440a      	add	r2, r1
 8004fae:	6812      	ldr	r2, [r2, #0]
 8004fb0:	6879      	ldr	r1, [r7, #4]
 8004fb2:	3304      	adds	r3, #4
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	440b      	add	r3, r1
 8004fb8:	601a      	str	r2, [r3, #0]
    PID_Inputs->torquer_Req_Ohm[i] = torquer_Req_Ohm[i];
 8004fba:	7bfa      	ldrb	r2, [r7, #15]
 8004fbc:	7bfb      	ldrb	r3, [r7, #15]
 8004fbe:	4927      	ldr	r1, [pc, #156]	; (800505c <PID_INIT+0xdc>)
 8004fc0:	0092      	lsls	r2, r2, #2
 8004fc2:	440a      	add	r2, r1
 8004fc4:	6812      	ldr	r2, [r2, #0]
 8004fc6:	6879      	ldr	r1, [r7, #4]
 8004fc8:	3306      	adds	r3, #6
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	440b      	add	r3, r1
 8004fce:	3304      	adds	r3, #4
 8004fd0:	601a      	str	r2, [r3, #0]
    PID_Inputs->torquer_Vdd[i] = torquer_Vdd[i];
 8004fd2:	7bfa      	ldrb	r2, [r7, #15]
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
 8004fd6:	4922      	ldr	r1, [pc, #136]	; (8005060 <PID_INIT+0xe0>)
 8004fd8:	0092      	lsls	r2, r2, #2
 8004fda:	440a      	add	r2, r1
 8004fdc:	6812      	ldr	r2, [r2, #0]
 8004fde:	6879      	ldr	r1, [r7, #4]
 8004fe0:	330a      	adds	r3, #10
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	440b      	add	r3, r1
 8004fe6:	601a      	str	r2, [r3, #0]
    PID_Inputs->P_Gain[i] = 1;
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	3346      	adds	r3, #70	; 0x46
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4413      	add	r3, r2
 8004ff2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004ff6:	601a      	str	r2, [r3, #0]
    PID_Inputs->D_Gain[i] = 2;
 8004ff8:	7bfb      	ldrb	r3, [r7, #15]
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	3348      	adds	r3, #72	; 0x48
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	4413      	add	r3, r2
 8005002:	3304      	adds	r3, #4
 8005004:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005008:	601a      	str	r2, [r3, #0]
	PID_Inputs->angSpeed_Measured[i] = 0.1; //rad/s
 800500a:	7bfb      	ldrb	r3, [r7, #15]
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	331c      	adds	r3, #28
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4413      	add	r3, r2
 8005014:	4a13      	ldr	r2, [pc, #76]	; (8005064 <PID_INIT+0xe4>)
 8005016:	601a      	str	r2, [r3, #0]
	PID_Inputs->angSpeed_Desired[i] = 0.5; //rad/s
 8005018:	7bfb      	ldrb	r3, [r7, #15]
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	331e      	adds	r3, #30
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	3304      	adds	r3, #4
 8005024:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8005028:	601a      	str	r2, [r3, #0]
	PID_Inputs->B[i] = 0.05;
 800502a:	7bfb      	ldrb	r3, [r7, #15]
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	3352      	adds	r3, #82	; 0x52
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4413      	add	r3, r2
 8005034:	4a0c      	ldr	r2, [pc, #48]	; (8005068 <PID_INIT+0xe8>)
 8005036:	601a      	str	r2, [r3, #0]
  for (uint8_t i = 0; i < 3; i++) {
 8005038:	7bfb      	ldrb	r3, [r7, #15]
 800503a:	3301      	adds	r3, #1
 800503c:	73fb      	strb	r3, [r7, #15]
 800503e:	7bfb      	ldrb	r3, [r7, #15]
 8005040:	2b02      	cmp	r3, #2
 8005042:	d9a4      	bls.n	8004f8e <PID_INIT+0xe>
  }


}
 8005044:	bf00      	nop
 8005046:	bf00      	nop
 8005048:	3714      	adds	r7, #20
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	0801401c 	.word	0x0801401c
 8005058:	08014028 	.word	0x08014028
 800505c:	08014034 	.word	0x08014034
 8005060:	08014040 	.word	0x08014040
 8005064:	3dcccccd 	.word	0x3dcccccd
 8005068:	3d4ccccd 	.word	0x3d4ccccd

0800506c <PID_main>:




// MAIN FUNCTION! Call it to do PID but read comment before
void PID_main(PID_Inputs_struct *PID_Inputs){
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]

  // Update PID_Inputs_struct with gyro measurements and desired attitude and timestamp BEFORE CALLING this fuction

  PID_attitude_error_calculation(PID_Inputs);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f7ff fcad 	bl	80049d4 <PID_attitude_error_calculation>
  PID_attitude_Derivative_calculation(PID_Inputs);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f7ff fcfa 	bl	8004a74 <PID_attitude_Derivative_calculation>
  PID_angSpeed_error_2_torque(PID_Inputs);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f7ff fd79 	bl	8004b78 <PID_angSpeed_error_2_torque>
  PID_torque_2_dipole(PID_Inputs);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f7ff fde4 	bl	8004c54 <PID_torque_2_dipole>
  PID_dipole_2_current(PID_Inputs);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f7ff fea9 	bl	8004de4 <PID_dipole_2_current>
  PID_current_2_DutyCycle(PID_Inputs);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f7ff ff06 	bl	8004ea4 <PID_current_2_DutyCycle>

  for (uint8_t i = 0; i < 3; i++) {
 8005098:	2300      	movs	r3, #0
 800509a:	73fb      	strb	r3, [r7, #15]
 800509c:	e01d      	b.n	80050da <PID_main+0x6e>
  	PID_Inputs->angSpeed_Measured[i] = PID_Inputs->angSpeed_Measured[i] + PID_Inputs->angSpeed_Measured[i] / 10; //rad/s
 800509e:	7bfb      	ldrb	r3, [r7, #15]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	331c      	adds	r3, #28
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	4413      	add	r3, r2
 80050a8:	ed93 7a00 	vldr	s14, [r3]
 80050ac:	7bfb      	ldrb	r3, [r7, #15]
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	331c      	adds	r3, #28
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	4413      	add	r3, r2
 80050b6:	edd3 6a00 	vldr	s13, [r3]
 80050ba:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 80050be:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80050c2:	7bfb      	ldrb	r3, [r7, #15]
 80050c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	331c      	adds	r3, #28
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	4413      	add	r3, r2
 80050d0:	edc3 7a00 	vstr	s15, [r3]
  for (uint8_t i = 0; i < 3; i++) {
 80050d4:	7bfb      	ldrb	r3, [r7, #15]
 80050d6:	3301      	adds	r3, #1
 80050d8:	73fb      	strb	r3, [r7, #15]
 80050da:	7bfb      	ldrb	r3, [r7, #15]
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d9de      	bls.n	800509e <PID_main+0x32>
  }

    // update of the ERROR buffer
  for (uint8_t i = 0; i < sizeof(PID_Inputs->d_AngSpeed_Err_dt); i++) {
 80050e0:	2300      	movs	r3, #0
 80050e2:	73bb      	strb	r3, [r7, #14]
 80050e4:	e017      	b.n	8005116 <PID_main+0xaa>

    PID_Inputs->angSpeed_Error[i + 3] = PID_Inputs->angSpeed_Error[i];
 80050e6:	7bba      	ldrb	r2, [r7, #14]
 80050e8:	7bbb      	ldrb	r3, [r7, #14]
 80050ea:	3303      	adds	r3, #3
 80050ec:	6879      	ldr	r1, [r7, #4]
 80050ee:	3222      	adds	r2, #34	; 0x22
 80050f0:	0092      	lsls	r2, r2, #2
 80050f2:	440a      	add	r2, r1
 80050f4:	6812      	ldr	r2, [r2, #0]
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	3322      	adds	r3, #34	; 0x22
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	440b      	add	r3, r1
 80050fe:	601a      	str	r2, [r3, #0]
    PID_Inputs->angSpeed_Error[i] = 0;
 8005100:	7bbb      	ldrb	r3, [r7, #14]
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	3322      	adds	r3, #34	; 0x22
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4413      	add	r3, r2
 800510a:	f04f 0200 	mov.w	r2, #0
 800510e:	601a      	str	r2, [r3, #0]
  for (uint8_t i = 0; i < sizeof(PID_Inputs->d_AngSpeed_Err_dt); i++) {
 8005110:	7bbb      	ldrb	r3, [r7, #14]
 8005112:	3301      	adds	r3, #1
 8005114:	73bb      	strb	r3, [r7, #14]
 8005116:	7bbb      	ldrb	r3, [r7, #14]
 8005118:	2b0b      	cmp	r3, #11
 800511a:	d9e4      	bls.n	80050e6 <PID_main+0x7a>

  }


}
 800511c:	bf00      	nop
 800511e:	bf00      	nop
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <processCombinedData>:

#include "queue_structs.h"



void processCombinedData(void *event,void *strct1, CombinedDataProcessor processor) {
 8005126:	b580      	push	{r7, lr}
 8005128:	b084      	sub	sp, #16
 800512a:	af00      	add	r7, sp, #0
 800512c:	60f8      	str	r0, [r7, #12]
 800512e:	60b9      	str	r1, [r7, #8]
 8005130:	607a      	str	r2, [r7, #4]
    processor(event,strct1);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68b9      	ldr	r1, [r7, #8]
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	4798      	blx	r3
}
 800513a:	bf00      	nop
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
	...

08005144 <receive_IMUqueue_control>:
	{

	}

}
void receive_IMUqueue_control(void *event,void *PID_struct) {
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]

	imu_queue_struct *int_queue_struct;
	PID_Inputs_struct *int_pid_struct = (PID_Inputs_struct *)PID_struct;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	613b      	str	r3, [r7, #16]

	if (((osEvent *)event)->status == osEventMessage)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2b10      	cmp	r3, #16
 8005158:	d127      	bne.n	80051aa <receive_IMUqueue_control+0x66>
	{
		int_queue_struct = (imu_queue_struct *)((osEvent *) event)->value.p;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	60fb      	str	r3, [r7, #12]
#if enable_printf
		printf("Control TASK: Received IMU measured values via Queue \n");
#endif
		for(int i=0;i<3;i++){
 8005160:	2300      	movs	r3, #0
 8005162:	617b      	str	r3, [r7, #20]
 8005164:	e01a      	b.n	800519c <receive_IMUqueue_control+0x58>

				int_pid_struct->angSpeed_Measured[i] = int_queue_struct->gyro_msr[i];
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	4413      	add	r3, r2
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	6939      	ldr	r1, [r7, #16]
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	331c      	adds	r3, #28
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	440b      	add	r3, r1
 800517a:	601a      	str	r2, [r3, #0]
#if enable_printf
				printf("Control: Giro[%d] : %f \n",i,int_pid_struct->angSpeed_Measured[i]);
#endif
				int_pid_struct->B[i] = int_queue_struct->mag_msr[i];
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	3302      	adds	r3, #2
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	4413      	add	r3, r2
 8005186:	3304      	adds	r3, #4
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	6939      	ldr	r1, [r7, #16]
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	3352      	adds	r3, #82	; 0x52
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	440b      	add	r3, r1
 8005194:	601a      	str	r2, [r3, #0]
		for(int i=0;i<3;i++){
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	3301      	adds	r3, #1
 800519a:	617b      	str	r3, [r7, #20]
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	2b02      	cmp	r3, #2
 80051a0:	dde1      	ble.n	8005166 <receive_IMUqueue_control+0x22>
#if enable_printf
				printf("Control: Magn Field[%d] : %f \n",i,int_pid_struct->B[i]);
#endif
		}
		free(int_queue_struct);
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f00b fc02 	bl	80109ac <free>
	}
	else
	{
		printf("Control Task: Ricezione IMU fallita con status: %d \n\n", ((osEvent *)event)->status);
	}
}
 80051a8:	e005      	b.n	80051b6 <receive_IMUqueue_control+0x72>
		printf("Control Task: Ricezione IMU fallita con status: %d \n\n", ((osEvent *)event)->status);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4619      	mov	r1, r3
 80051b0:	4803      	ldr	r0, [pc, #12]	; (80051c0 <receive_IMUqueue_control+0x7c>)
 80051b2:	f00c f963 	bl	801147c <iprintf>
}
 80051b6:	bf00      	nop
 80051b8:	3718      	adds	r7, #24
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	08013eb0 	.word	0x08013eb0

080051c4 <receive_IMUqueue_OBC>:

void receive_IMUqueue_OBC(void *event,void *attitude) {
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b084      	sub	sp, #16
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	6039      	str	r1, [r7, #0]

	imu_queue_struct *int_queue_struct;
	attitudeADCS *int_attitude_struct = (attitudeADCS *)attitude;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	60fb      	str	r3, [r7, #12]

	if (((osEvent *)event)->status == osEventMessage)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2b10      	cmp	r3, #16
 80051d8:	d124      	bne.n	8005224 <receive_IMUqueue_OBC+0x60>
	{
		int_queue_struct = (imu_queue_struct *)((osEvent *) event)->value.p;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	60bb      	str	r3, [r7, #8]
#if enable_printf
		printf("OBC TASK: Received IMU measured values via Queue \n");
#endif
		int_attitude_struct->omega_x = int_queue_struct->gyro_msr[0];
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	3301      	adds	r3, #1
 80051e8:	601a      	str	r2, [r3, #0]
		int_attitude_struct->omega_y = int_queue_struct->gyro_msr[1];
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	3305      	adds	r3, #5
 80051f2:	601a      	str	r2, [r3, #0]
		int_attitude_struct->omega_z = int_queue_struct->gyro_msr[2];
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	3309      	adds	r3, #9
 80051fc:	601a      	str	r2, [r3, #0]
		int_attitude_struct->b_x = int_queue_struct->mag_msr[0];
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	68da      	ldr	r2, [r3, #12]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	330d      	adds	r3, #13
 8005206:	601a      	str	r2, [r3, #0]
		int_attitude_struct->b_y = int_queue_struct->mag_msr[1];
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	691a      	ldr	r2, [r3, #16]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	3311      	adds	r3, #17
 8005210:	601a      	str	r2, [r3, #0]
		int_attitude_struct->b_z = int_queue_struct->mag_msr[2];
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	695a      	ldr	r2, [r3, #20]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3315      	adds	r3, #21
 800521a:	601a      	str	r2, [r3, #0]
		printf("OBC: Giro[2] : %f \n",int_attitude_struct->omega_z);
		printf("OBC: Magn Field[0] : %f \n",int_attitude_struct->b_x);
		printf("OBC: Magn Field[1] : %f \n",int_attitude_struct->b_y);
		printf("OBC: Magn Field[2] : %f \n",int_attitude_struct->b_z);
#endif
		free(int_queue_struct);
 800521c:	68b8      	ldr	r0, [r7, #8]
 800521e:	f00b fbc5 	bl	80109ac <free>
		}
		else
		{
			printf("OBC TASK:Ricezione IMU fallita con status: %d \n\n", ((osEvent *)event)->status);
		}
}
 8005222:	e005      	b.n	8005230 <receive_IMUqueue_OBC+0x6c>
			printf("OBC TASK:Ricezione IMU fallita con status: %d \n\n", ((osEvent *)event)->status);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4619      	mov	r1, r3
 800522a:	4803      	ldr	r0, [pc, #12]	; (8005238 <receive_IMUqueue_OBC+0x74>)
 800522c:	f00c f926 	bl	801147c <iprintf>
}
 8005230:	bf00      	nop
 8005232:	3710      	adds	r7, #16
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	08013ee8 	.word	0x08013ee8

0800523c <receive_Current_Tempqueue_OBC>:
void receive_Current_Tempqueue_OBC(void *event,void *current_temp_struct)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b086      	sub	sp, #24
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
	Current_Temp_Struct *int_queue_struct;
	housekeepingADCS *int_HK_struct = (housekeepingADCS *)current_temp_struct;
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	613b      	str	r3, [r7, #16]
	if (((osEvent *)event)->status == osEventMessage)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2b10      	cmp	r3, #16
 8005250:	d133      	bne.n	80052ba <receive_Current_Tempqueue_OBC+0x7e>
	{
		int_queue_struct = (Current_Temp_Struct *)((osEvent *) event)->value.p;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	60fb      	str	r3, [r7, #12]
#if enable_printf
		printf("OBC TASK: Received Currents and Temperatures values via Queue \n");
#endif
		for(int i=0;i<NUM_ACTUATORS+NUM_TEMP_SENS;i++)
 8005258:	2300      	movs	r3, #0
 800525a:	617b      	str	r3, [r7, #20]
 800525c:	e026      	b.n	80052ac <receive_Current_Tempqueue_OBC+0x70>
		{
			if(i<NUM_ACTUATORS){
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2b04      	cmp	r3, #4
 8005262:	dc0d      	bgt.n	8005280 <receive_Current_Tempqueue_OBC+0x44>
	    			int_HK_struct->current[i] = int_queue_struct->current[i];
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	4413      	add	r3, r2
 800526c:	6819      	ldr	r1, [r3, #0]
 800526e:	693a      	ldr	r2, [r7, #16]
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	330c      	adds	r3, #12
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	4413      	add	r3, r2
 8005278:	3301      	adds	r3, #1
 800527a:	460a      	mov	r2, r1
 800527c:	601a      	str	r2, [r3, #0]
 800527e:	e012      	b.n	80052a6 <receive_Current_Tempqueue_OBC+0x6a>
#if enable_printf
	    			printf("OBC Task: Actuator %d current: %f Current_Temp_buff: %f \n",i+1,int_HK_struct->current[i],int_queue_struct->current[i]);
#endif
			}
	    	else
	    		if(i<NUM_ACTUATORS+NUM_TEMP_SENS){
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	2b0c      	cmp	r3, #12
 8005284:	dc0f      	bgt.n	80052a6 <receive_Current_Tempqueue_OBC+0x6a>
	    			int_HK_struct->temperature[i - NUM_ACTUATORS] = int_queue_struct->temperature[i - NUM_ACTUATORS];
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	1f5a      	subs	r2, r3, #5
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	3b05      	subs	r3, #5
 800528e:	68f9      	ldr	r1, [r7, #12]
 8005290:	3204      	adds	r2, #4
 8005292:	0092      	lsls	r2, r2, #2
 8005294:	440a      	add	r2, r1
 8005296:	3204      	adds	r2, #4
 8005298:	6811      	ldr	r1, [r2, #0]
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	4413      	add	r3, r2
 80052a0:	3301      	adds	r3, #1
 80052a2:	460a      	mov	r2, r1
 80052a4:	601a      	str	r2, [r3, #0]
		for(int i=0;i<NUM_ACTUATORS+NUM_TEMP_SENS;i++)
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	3301      	adds	r3, #1
 80052aa:	617b      	str	r3, [r7, #20]
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	2b0c      	cmp	r3, #12
 80052b0:	ddd5      	ble.n	800525e <receive_Current_Tempqueue_OBC+0x22>
#if enable_printf
	    			printf("OBC Task: Temperature n%d value: %f Current_Temp_buff: %f \n",i - 4,int_HK_struct->temperature[i - NUM_ACTUATORS],int_queue_struct->temperature[i - NUM_ACTUATORS]);
#endif
	    		}
		}
		free(int_queue_struct);
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	f00b fb7a 	bl	80109ac <free>
	else
	{
		printf("OBC TASK: Ricezione correnti e temperature fallita con status: %d \n\n", ((osEvent *)event)->status);
	}

}
 80052b8:	e005      	b.n	80052c6 <receive_Current_Tempqueue_OBC+0x8a>
		printf("OBC TASK: Ricezione correnti e temperature fallita con status: %d \n\n", ((osEvent *)event)->status);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4619      	mov	r1, r3
 80052c0:	4803      	ldr	r0, [pc, #12]	; (80052d0 <receive_Current_Tempqueue_OBC+0x94>)
 80052c2:	f00c f8db 	bl	801147c <iprintf>
}
 80052c6:	bf00      	nop
 80052c8:	3718      	adds	r7, #24
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	08013f1c 	.word	0x08013f1c

080052d4 <receive_Attitudequeue_control>:

void receive_Attitudequeue_control(void *event,void * PID_struct)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
	setAttitudeADCS *int_attitude_adcs;
	PID_Inputs_struct *int_PID_struct = (PID_Inputs_struct *)PID_struct;
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	60fb      	str	r3, [r7, #12]
	if(((osEvent *)event)->status == osEventMessage)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2b10      	cmp	r3, #16
 80052e8:	d138      	bne.n	800535c <receive_Attitudequeue_control+0x88>
	{	
#if enable_printf
		printf("Control TASK: Received AttitudeADCS values via Queue \n");
#endif
		int_attitude_adcs = (setAttitudeADCS *)((osEvent *) event)->value.p;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	60bb      	str	r3, [r7, #8]
		int_PID_struct->P_Gain[0] = int_attitude_adcs->P_xx;
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
		int_PID_struct->P_Gain[1] = int_attitude_adcs->P_yy;
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	f8c2 311c 	str.w	r3, [r2, #284]	; 0x11c
		int_PID_struct->P_Gain[2] = int_attitude_adcs->P_zz;
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f8d3 3009 	ldr.w	r3, [r3, #9]
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
		int_PID_struct->D_Gain[0] = int_attitude_adcs->D_xx;
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	f8d3 300d 	ldr.w	r3, [r3, #13]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
		int_PID_struct->D_Gain[1] = int_attitude_adcs->D_yy;
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	f8d3 3011 	ldr.w	r3, [r3, #17]
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
		int_PID_struct->D_Gain[2] =	int_attitude_adcs->D_zz;
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f8d3 3015 	ldr.w	r3, [r3, #21]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
		int_PID_struct->angSpeed_Desired[0] = int_attitude_adcs->dtheta_x; //desired
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	f8d3 3025 	ldr.w	r3, [r3, #37]	; 0x25
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	67d3      	str	r3, [r2, #124]	; 0x7c
		int_PID_struct->angSpeed_Desired[1] = int_attitude_adcs->dtheta_y; //desired
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	f8d3 3029 	ldr.w	r3, [r3, #41]	; 0x29
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		int_PID_struct->angSpeed_Desired[2] = int_attitude_adcs->dtheta_z; //desired
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	f8d3 302d 	ldr.w	r3, [r3, #45]	; 0x2d
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		}*/
	}
	else{
		printf("Control Task: Ricezione AttitudeADCS fallita con status: %d \n\n", ((osEvent *)event)->status);
	}
}
 800535a:	e005      	b.n	8005368 <receive_Attitudequeue_control+0x94>
		printf("Control Task: Ricezione AttitudeADCS fallita con status: %d \n\n", ((osEvent *)event)->status);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4619      	mov	r1, r3
 8005362:	4803      	ldr	r0, [pc, #12]	; (8005370 <receive_Attitudequeue_control+0x9c>)
 8005364:	f00c f88a 	bl	801147c <iprintf>
}
 8005368:	bf00      	nop
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	08013f64 	.word	0x08013f64

08005374 <init_tempsens_handler>:
//uint8_t WRITE_ON_MR = 0x10; //The first byte to send on DIN to CR to start Conversation in Single MODE
//uint8_t MR_FOR_SINGLE_MOD = 0x86; //The second byte to send on DIN to start Conversation in Single MODE
uint8_t READ_DATAREG = 0x38; //The byte to send on DIN to start obtain the result of Conversation on Dout
uint8_t READ_STATUSREG = 0x08; //The byte to send on DIN to the CR to obtain the content of Status Reg

void init_tempsens_handler(Temp_values *Temp_values){
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
    Temp_values->temp[0] = 0;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f04f 0200 	mov.w	r2, #0
 8005382:	601a      	str	r2, [r3, #0]
    Temp_values->temp[1] = 0;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f04f 0200 	mov.w	r2, #0
 800538a:	605a      	str	r2, [r3, #4]
    Temp_values->temp[2] = 0;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f04f 0200 	mov.w	r2, #0
 8005392:	609a      	str	r2, [r3, #8]
    Temp_values->temp[3] = 0;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f04f 0200 	mov.w	r2, #0
 800539a:	60da      	str	r2, [r3, #12]
    Temp_values->temp[4] = 0;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f04f 0200 	mov.w	r2, #0
 80053a2:	611a      	str	r2, [r3, #16]
    Temp_values->temp[5] = 0;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f04f 0200 	mov.w	r2, #0
 80053aa:	615a      	str	r2, [r3, #20]
    Temp_values->temp[6] = 0;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f04f 0200 	mov.w	r2, #0
 80053b2:	619a      	str	r2, [r3, #24]
    Temp_values->temp[7] = 0;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f04f 0200 	mov.w	r2, #0
 80053ba:	61da      	str	r2, [r3, #28]
    Temp_values->values.R[0] = 10040; //ohm
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a13      	ldr	r2, [pc, #76]	; (800540c <init_tempsens_handler+0x98>)
 80053c0:	625a      	str	r2, [r3, #36]	; 0x24
    Temp_values->values.R[1] = 10020; //ohm
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a12      	ldr	r2, [pc, #72]	; (8005410 <init_tempsens_handler+0x9c>)
 80053c6:	629a      	str	r2, [r3, #40]	; 0x28
    Temp_values->values.R[2] = 10000; //ohm
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a12      	ldr	r2, [pc, #72]	; (8005414 <init_tempsens_handler+0xa0>)
 80053cc:	62da      	str	r2, [r3, #44]	; 0x2c
    Temp_values->values.R[3] = 10020; //ohm
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a0f      	ldr	r2, [pc, #60]	; (8005410 <init_tempsens_handler+0x9c>)
 80053d2:	631a      	str	r2, [r3, #48]	; 0x30
    Temp_values->values.R[4] = 10000; //ohm
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a0f      	ldr	r2, [pc, #60]	; (8005414 <init_tempsens_handler+0xa0>)
 80053d8:	635a      	str	r2, [r3, #52]	; 0x34
    Temp_values->values.R[5] = 10010; //ohm
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a0e      	ldr	r2, [pc, #56]	; (8005418 <init_tempsens_handler+0xa4>)
 80053de:	639a      	str	r2, [r3, #56]	; 0x38
    Temp_values->values.R[6] = 10000; //ohm
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a0c      	ldr	r2, [pc, #48]	; (8005414 <init_tempsens_handler+0xa0>)
 80053e4:	63da      	str	r2, [r3, #60]	; 0x3c
    Temp_values->values.R[7] = 10000; //ohm
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a0a      	ldr	r2, [pc, #40]	; (8005414 <init_tempsens_handler+0xa0>)
 80053ea:	641a      	str	r2, [r3, #64]	; 0x40
    Temp_values->values.R_25 = 10000; //ohm
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a09      	ldr	r2, [pc, #36]	; (8005414 <init_tempsens_handler+0xa0>)
 80053f0:	621a      	str	r2, [r3, #32]
    Temp_values->values.B = 3977; //k
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a09      	ldr	r2, [pc, #36]	; (800541c <init_tempsens_handler+0xa8>)
 80053f6:	645a      	str	r2, [r3, #68]	; 0x44
    Temp_values->values.Vdd = 3.3; //v
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a09      	ldr	r2, [pc, #36]	; (8005420 <init_tempsens_handler+0xac>)
 80053fc:	649a      	str	r2, [r3, #72]	; 0x48
}
 80053fe:	bf00      	nop
 8005400:	370c      	adds	r7, #12
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	461ce000 	.word	0x461ce000
 8005410:	461c9000 	.word	0x461c9000
 8005414:	461c4000 	.word	0x461c4000
 8005418:	461c6800 	.word	0x461c6800
 800541c:	45789000 	.word	0x45789000
 8005420:	40533333 	.word	0x40533333

08005424 <select_input>:

void select_input(uint8_t sel)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	4603      	mov	r3, r0
 800542c:	71fb      	strb	r3, [r7, #7]
    //s3 must be put to 0 always,otherwise the mux would not put out the signal
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //s3 = 0
 800542e:	2200      	movs	r2, #0
 8005430:	2110      	movs	r1, #16
 8005432:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005436:	f003 ff39 	bl	80092ac <HAL_GPIO_WritePin>
    switch (sel)
 800543a:	79fb      	ldrb	r3, [r7, #7]
 800543c:	2b07      	cmp	r3, #7
 800543e:	f200 809b 	bhi.w	8005578 <select_input+0x154>
 8005442:	a201      	add	r2, pc, #4	; (adr r2, 8005448 <select_input+0x24>)
 8005444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005448:	08005469 	.word	0x08005469
 800544c:	0800548b 	.word	0x0800548b
 8005450:	080054ad 	.word	0x080054ad
 8005454:	080054cf 	.word	0x080054cf
 8005458:	080054f1 	.word	0x080054f1
 800545c:	08005513 	.word	0x08005513
 8005460:	08005535 	.word	0x08005535
 8005464:	08005557 	.word	0x08005557
    {
    case 0:
        /* code */
        //Select Y0
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); //s2 = 0
 8005468:	2200      	movs	r2, #0
 800546a:	2101      	movs	r1, #1
 800546c:	4846      	ldr	r0, [pc, #280]	; (8005588 <select_input+0x164>)
 800546e:	f003 ff1d 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //s1 = 0
 8005472:	2200      	movs	r2, #0
 8005474:	2104      	movs	r1, #4
 8005476:	4845      	ldr	r0, [pc, #276]	; (800558c <select_input+0x168>)
 8005478:	f003 ff18 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //s0 = 0
 800547c:	2200      	movs	r2, #0
 800547e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005482:	4841      	ldr	r0, [pc, #260]	; (8005588 <select_input+0x164>)
 8005484:	f003 ff12 	bl	80092ac <HAL_GPIO_WritePin>
        
        
        break;
 8005488:	e07a      	b.n	8005580 <select_input+0x15c>
    case 1:
        /* code */
        //Select Y1
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); //s2 = 0
 800548a:	2200      	movs	r2, #0
 800548c:	2101      	movs	r1, #1
 800548e:	483e      	ldr	r0, [pc, #248]	; (8005588 <select_input+0x164>)
 8005490:	f003 ff0c 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //s1 = 0
 8005494:	2200      	movs	r2, #0
 8005496:	2104      	movs	r1, #4
 8005498:	483c      	ldr	r0, [pc, #240]	; (800558c <select_input+0x168>)
 800549a:	f003 ff07 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //s0 = 1
 800549e:	2201      	movs	r2, #1
 80054a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054a4:	4838      	ldr	r0, [pc, #224]	; (8005588 <select_input+0x164>)
 80054a6:	f003 ff01 	bl	80092ac <HAL_GPIO_WritePin>
        break;
 80054aa:	e069      	b.n	8005580 <select_input+0x15c>
    case 2:
        /* code */
        //Select Y2
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); //s2 = 0
 80054ac:	2200      	movs	r2, #0
 80054ae:	2101      	movs	r1, #1
 80054b0:	4835      	ldr	r0, [pc, #212]	; (8005588 <select_input+0x164>)
 80054b2:	f003 fefb 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); //s1 = 1
 80054b6:	2201      	movs	r2, #1
 80054b8:	2104      	movs	r1, #4
 80054ba:	4834      	ldr	r0, [pc, #208]	; (800558c <select_input+0x168>)
 80054bc:	f003 fef6 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //s0 = 0
 80054c0:	2200      	movs	r2, #0
 80054c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054c6:	4830      	ldr	r0, [pc, #192]	; (8005588 <select_input+0x164>)
 80054c8:	f003 fef0 	bl	80092ac <HAL_GPIO_WritePin>
        break;
 80054cc:	e058      	b.n	8005580 <select_input+0x15c>
    case 3:
        /* code */
        //Select Y3
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); //s2 = 0
 80054ce:	2200      	movs	r2, #0
 80054d0:	2101      	movs	r1, #1
 80054d2:	482d      	ldr	r0, [pc, #180]	; (8005588 <select_input+0x164>)
 80054d4:	f003 feea 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); //s1 = 1
 80054d8:	2201      	movs	r2, #1
 80054da:	2104      	movs	r1, #4
 80054dc:	482b      	ldr	r0, [pc, #172]	; (800558c <select_input+0x168>)
 80054de:	f003 fee5 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //s0 = 1
 80054e2:	2201      	movs	r2, #1
 80054e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054e8:	4827      	ldr	r0, [pc, #156]	; (8005588 <select_input+0x164>)
 80054ea:	f003 fedf 	bl	80092ac <HAL_GPIO_WritePin>
        break;
 80054ee:	e047      	b.n	8005580 <select_input+0x15c>
    case 4:
        /* code */
        //Select Y4
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); //s2 = 1
 80054f0:	2201      	movs	r2, #1
 80054f2:	2101      	movs	r1, #1
 80054f4:	4824      	ldr	r0, [pc, #144]	; (8005588 <select_input+0x164>)
 80054f6:	f003 fed9 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //s1 = 0
 80054fa:	2200      	movs	r2, #0
 80054fc:	2104      	movs	r1, #4
 80054fe:	4823      	ldr	r0, [pc, #140]	; (800558c <select_input+0x168>)
 8005500:	f003 fed4 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //s0 = 0
 8005504:	2200      	movs	r2, #0
 8005506:	f44f 7180 	mov.w	r1, #256	; 0x100
 800550a:	481f      	ldr	r0, [pc, #124]	; (8005588 <select_input+0x164>)
 800550c:	f003 fece 	bl	80092ac <HAL_GPIO_WritePin>
        break;
 8005510:	e036      	b.n	8005580 <select_input+0x15c>
    case 5:
        /* code */
        //Select Y5
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); //s2 = 1
 8005512:	2201      	movs	r2, #1
 8005514:	2101      	movs	r1, #1
 8005516:	481c      	ldr	r0, [pc, #112]	; (8005588 <select_input+0x164>)
 8005518:	f003 fec8 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //s1 = 0
 800551c:	2200      	movs	r2, #0
 800551e:	2104      	movs	r1, #4
 8005520:	481a      	ldr	r0, [pc, #104]	; (800558c <select_input+0x168>)
 8005522:	f003 fec3 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //s0 = 1
 8005526:	2201      	movs	r2, #1
 8005528:	f44f 7180 	mov.w	r1, #256	; 0x100
 800552c:	4816      	ldr	r0, [pc, #88]	; (8005588 <select_input+0x164>)
 800552e:	f003 febd 	bl	80092ac <HAL_GPIO_WritePin>
        break;
 8005532:	e025      	b.n	8005580 <select_input+0x15c>
    case 6:
        /* code */
        //Select Y6
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); //s2 = 1
 8005534:	2201      	movs	r2, #1
 8005536:	2101      	movs	r1, #1
 8005538:	4813      	ldr	r0, [pc, #76]	; (8005588 <select_input+0x164>)
 800553a:	f003 feb7 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); //s1 = 1
 800553e:	2201      	movs	r2, #1
 8005540:	2104      	movs	r1, #4
 8005542:	4812      	ldr	r0, [pc, #72]	; (800558c <select_input+0x168>)
 8005544:	f003 feb2 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //s0 = 0
 8005548:	2200      	movs	r2, #0
 800554a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800554e:	480e      	ldr	r0, [pc, #56]	; (8005588 <select_input+0x164>)
 8005550:	f003 feac 	bl	80092ac <HAL_GPIO_WritePin>
        break;
 8005554:	e014      	b.n	8005580 <select_input+0x15c>
    case 7:
        /* code */
        //Select Y7
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); //s2 = 1
 8005556:	2201      	movs	r2, #1
 8005558:	2101      	movs	r1, #1
 800555a:	480b      	ldr	r0, [pc, #44]	; (8005588 <select_input+0x164>)
 800555c:	f003 fea6 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); //s1 = 1
 8005560:	2201      	movs	r2, #1
 8005562:	2104      	movs	r1, #4
 8005564:	4809      	ldr	r0, [pc, #36]	; (800558c <select_input+0x168>)
 8005566:	f003 fea1 	bl	80092ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //s0 = 1
 800556a:	2201      	movs	r2, #1
 800556c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005570:	4805      	ldr	r0, [pc, #20]	; (8005588 <select_input+0x164>)
 8005572:	f003 fe9b 	bl	80092ac <HAL_GPIO_WritePin>
        break;
 8005576:	e003      	b.n	8005580 <select_input+0x15c>

    default:
        /* code */
        //Error, print that the sel value is not correct
    	printf("Error: selection signal is NOT CORRECT!!! \n");
 8005578:	4805      	ldr	r0, [pc, #20]	; (8005590 <select_input+0x16c>)
 800557a:	f00c f805 	bl	8011588 <puts>
        break;
 800557e:	bf00      	nop
    }
}
 8005580:	bf00      	nop
 8005582:	3708      	adds	r7, #8
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	48000400 	.word	0x48000400
 800558c:	48000c00 	.word	0x48000c00
 8005590:	08013fa4 	.word	0x08013fa4
 8005594:	00000000 	.word	0x00000000

08005598 <ADC_Conversion>:

float ADC_Conversion(SPI_HandleTypeDef *spi_struct,uint8_t mode)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	460b      	mov	r3, r1
 80055a2:	70fb      	strb	r3, [r7, #3]
    uint8_t spi_data[2];
    volatile uint16_t dec_data;
    //uint8_t status_reg_val;
    uint32_t time_start = 0; //ms
 80055a4:	2300      	movs	r3, #0
 80055a6:	61fb      	str	r3, [r7, #28]
    uint32_t timeout = 100; //ms
 80055a8:	2364      	movs	r3, #100	; 0x64
 80055aa:	61bb      	str	r3, [r7, #24]
    volatile float data = 0;
 80055ac:	f04f 0300 	mov.w	r3, #0
 80055b0:	60fb      	str	r3, [r7, #12]
    if(mode == 0) //Continuous conversion mode
 80055b2:	78fb      	ldrb	r3, [r7, #3]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d145      	bne.n	8005644 <ADC_Conversion+0xac>
    {
#if enable_printf
    	printf("Continuous conversion mode \n");
#endif
    	//CS LOW: Enable communication
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80055b8:	2200      	movs	r2, #0
 80055ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80055be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80055c2:	f003 fe73 	bl	80092ac <HAL_GPIO_WritePin>
    	//time_start = HAL_GetTick() + 100;
    	//while(HAL_GetTick()<time_start);
    	HAL_SPI_Transmit(spi_struct,&READ_DATAREG, 1,timeout);
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	2201      	movs	r2, #1
 80055ca:	4959      	ldr	r1, [pc, #356]	; (8005730 <ADC_Conversion+0x198>)
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f005 f954 	bl	800a87a <HAL_SPI_Transmit>
    	HAL_SPI_Receive(spi_struct,spi_data, 2,timeout);
 80055d2:	f107 0114 	add.w	r1, r7, #20
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	2202      	movs	r2, #2
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f005 fabb 	bl	800ab56 <HAL_SPI_Receive>
    	//CS HIGH: Disable communication
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80055e0:	2201      	movs	r2, #1
 80055e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80055e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80055ea:	f003 fe5f 	bl	80092ac <HAL_GPIO_WritePin>
    	dec_data = (spi_data[0]<<8)|spi_data[1];
 80055ee:	7d3b      	ldrb	r3, [r7, #20]
 80055f0:	021b      	lsls	r3, r3, #8
 80055f2:	b21a      	sxth	r2, r3
 80055f4:	7d7b      	ldrb	r3, [r7, #21]
 80055f6:	b21b      	sxth	r3, r3
 80055f8:	4313      	orrs	r3, r2
 80055fa:	b21b      	sxth	r3, r3
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	827b      	strh	r3, [r7, #18]
    	data = ((float)dec_data/pow(2,N))*Vref;
 8005600:	8a7b      	ldrh	r3, [r7, #18]
 8005602:	b29b      	uxth	r3, r3
 8005604:	ee07 3a90 	vmov	s15, r3
 8005608:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800560c:	ee17 0a90 	vmov	r0, s15
 8005610:	f7fa ffa2 	bl	8000558 <__aeabi_f2d>
 8005614:	f04f 0200 	mov.w	r2, #0
 8005618:	4b46      	ldr	r3, [pc, #280]	; (8005734 <ADC_Conversion+0x19c>)
 800561a:	f7fb f91f 	bl	800085c <__aeabi_ddiv>
 800561e:	4602      	mov	r2, r0
 8005620:	460b      	mov	r3, r1
 8005622:	4610      	mov	r0, r2
 8005624:	4619      	mov	r1, r3
 8005626:	a33e      	add	r3, pc, #248	; (adr r3, 8005720 <ADC_Conversion+0x188>)
 8005628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562c:	f7fa ffec 	bl	8000608 <__aeabi_dmul>
 8005630:	4602      	mov	r2, r0
 8005632:	460b      	mov	r3, r1
 8005634:	4610      	mov	r0, r2
 8005636:	4619      	mov	r1, r3
 8005638:	f7fb fabe 	bl	8000bb8 <__aeabi_d2f>
 800563c:	4603      	mov	r3, r0
 800563e:	60fb      	str	r3, [r7, #12]
#if enable_printf
        printf("Transmitted packet and received bytes: %d, data =  %f v \n",dec_data,data);
#endif
        return data;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	e065      	b.n	8005710 <ADC_Conversion+0x178>
    }
    else if(mode == 1) //Single conversion mode
 8005644:	78fb      	ldrb	r3, [r7, #3]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d157      	bne.n	80056fa <ADC_Conversion+0x162>
    {
#if enable_printf
    	printf("Single conversion mode \n");
#endif
    	//CS LOW: Enable communication
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800564a:	2200      	movs	r2, #0
 800564c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005654:	f003 fe2a 	bl	80092ac <HAL_GPIO_WritePin>

    	HAL_SPI_Transmit(spi_struct,single_mode_pckt, 2, timeout);
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	2202      	movs	r2, #2
 800565c:	4936      	ldr	r1, [pc, #216]	; (8005738 <ADC_Conversion+0x1a0>)
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f005 f90b 	bl	800a87a <HAL_SPI_Transmit>
    	time_start = HAL_GetTick() + 200;
 8005664:	f001 ff4a 	bl	80074fc <HAL_GetTick>
 8005668:	4603      	mov	r3, r0
 800566a:	33c8      	adds	r3, #200	; 0xc8
 800566c:	61fb      	str	r3, [r7, #28]
    	//printf("time_start : %lu, cpu time: %lu \n",time_start,HAL_GetTick());
    	while(HAL_GetTick()<time_start);
 800566e:	bf00      	nop
 8005670:	f001 ff44 	bl	80074fc <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	4293      	cmp	r3, r2
 800567a:	d8f9      	bhi.n	8005670 <ADC_Conversion+0xd8>
    	//Get the result of conversion
    	HAL_SPI_Transmit(spi_struct,&READ_DATAREG, 1,timeout);
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	2201      	movs	r2, #1
 8005680:	492b      	ldr	r1, [pc, #172]	; (8005730 <ADC_Conversion+0x198>)
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f005 f8f9 	bl	800a87a <HAL_SPI_Transmit>
    	HAL_SPI_Receive(spi_struct,spi_data, 2,timeout);
 8005688:	f107 0114 	add.w	r1, r7, #20
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	2202      	movs	r2, #2
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f005 fa60 	bl	800ab56 <HAL_SPI_Receive>
    	//HAL_SPI_TransmitReceive(spi_struct,&READ_DATAREG,spi_data,1,timeout+100);
    	//CS HIGH: Disable communication
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8005696:	2201      	movs	r2, #1
 8005698:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800569c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056a0:	f003 fe04 	bl	80092ac <HAL_GPIO_WritePin>
    	//Process result of conversuion
   		dec_data = (spi_data[0]<<8)|spi_data[1];
 80056a4:	7d3b      	ldrb	r3, [r7, #20]
 80056a6:	021b      	lsls	r3, r3, #8
 80056a8:	b21a      	sxth	r2, r3
 80056aa:	7d7b      	ldrb	r3, [r7, #21]
 80056ac:	b21b      	sxth	r3, r3
 80056ae:	4313      	orrs	r3, r2
 80056b0:	b21b      	sxth	r3, r3
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	827b      	strh	r3, [r7, #18]
   		data = (((float)dec_data)/(pow(2,N)-1))*Vref;
 80056b6:	8a7b      	ldrh	r3, [r7, #18]
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	ee07 3a90 	vmov	s15, r3
 80056be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056c2:	ee17 0a90 	vmov	r0, s15
 80056c6:	f7fa ff47 	bl	8000558 <__aeabi_f2d>
 80056ca:	a317      	add	r3, pc, #92	; (adr r3, 8005728 <ADC_Conversion+0x190>)
 80056cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d0:	f7fb f8c4 	bl	800085c <__aeabi_ddiv>
 80056d4:	4602      	mov	r2, r0
 80056d6:	460b      	mov	r3, r1
 80056d8:	4610      	mov	r0, r2
 80056da:	4619      	mov	r1, r3
 80056dc:	a310      	add	r3, pc, #64	; (adr r3, 8005720 <ADC_Conversion+0x188>)
 80056de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e2:	f7fa ff91 	bl	8000608 <__aeabi_dmul>
 80056e6:	4602      	mov	r2, r0
 80056e8:	460b      	mov	r3, r1
 80056ea:	4610      	mov	r0, r2
 80056ec:	4619      	mov	r1, r3
 80056ee:	f7fb fa63 	bl	8000bb8 <__aeabi_d2f>
 80056f2:	4603      	mov	r3, r0
 80056f4:	60fb      	str	r3, [r7, #12]
#if enable_printf
   		printf("Transmitted packet and received bytes: %d, data =  %f v \n",dec_data,data);
#endif
   		return data;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	e00a      	b.n	8005710 <ADC_Conversion+0x178>
    }
    else if(mode == 2) //Continuous read Mode
 80056fa:	78fb      	ldrb	r3, [r7, #3]
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d102      	bne.n	8005706 <ADC_Conversion+0x16e>
    {
#if enable_printf
    	printf("Continuous read mode \n");
#endif
		return 1;
 8005700:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005704:	e004      	b.n	8005710 <ADC_Conversion+0x178>
    }
    else{
        //Stampa che non  stato inserito il mode corretto perch deve essere compreso tra 0 e 2
    	printf("Error: mode value must between 0 and 2!!! \n");
 8005706:	480d      	ldr	r0, [pc, #52]	; (800573c <ADC_Conversion+0x1a4>)
 8005708:	f00b ff3e 	bl	8011588 <puts>

    	return 0;
 800570c:	f04f 0300 	mov.w	r3, #0
    }

}
 8005710:	ee07 3a90 	vmov	s15, r3
 8005714:	eeb0 0a67 	vmov.f32	s0, s15
 8005718:	3720      	adds	r7, #32
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	66666666 	.word	0x66666666
 8005724:	400a6666 	.word	0x400a6666
 8005728:	00000000 	.word	0x00000000
 800572c:	40efffe0 	.word	0x40efffe0
 8005730:	2000000a 	.word	0x2000000a
 8005734:	40f00000 	.word	0x40f00000
 8005738:	20000008 	.word	0x20000008
 800573c:	08013fd0 	.word	0x08013fd0

08005740 <voltage_to_temperature_conv>:

void voltage_to_temperature_conv(float value,Temp_values *s1,uint8_t i){
 8005740:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005744:	b084      	sub	sp, #16
 8005746:	af00      	add	r7, sp, #0
 8005748:	ed87 0a03 	vstr	s0, [r7, #12]
 800574c:	60b8      	str	r0, [r7, #8]
 800574e:	460b      	mov	r3, r1
 8005750:	71fb      	strb	r3, [r7, #7]

	//printf("Value: %f, B: %f, Vdd: %f, R_25: %f, R: %f \n",value,s1->values.B,s1->values.Vdd,s1->values.R_25,s1->values.R[i]);
	s1->temp[i] = ((298.15 * s1->values.B)/(s1->values.B - (298.15*(ln(((s1->values.Vdd/value)-1)*(s1->values.R_25/s1->values.R[i])))))) - 273.15;
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005756:	4618      	mov	r0, r3
 8005758:	f7fa fefe 	bl	8000558 <__aeabi_f2d>
 800575c:	a330      	add	r3, pc, #192	; (adr r3, 8005820 <voltage_to_temperature_conv+0xe0>)
 800575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005762:	f7fa ff51 	bl	8000608 <__aeabi_dmul>
 8005766:	4602      	mov	r2, r0
 8005768:	460b      	mov	r3, r1
 800576a:	4690      	mov	r8, r2
 800576c:	4699      	mov	r9, r3
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005772:	4618      	mov	r0, r3
 8005774:	f7fa fef0 	bl	8000558 <__aeabi_f2d>
 8005778:	4604      	mov	r4, r0
 800577a:	460d      	mov	r5, r1
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 8005782:	ed97 7a03 	vldr	s14, [r7, #12]
 8005786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800578a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800578e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	ed93 6a08 	vldr	s12, [r3, #32]
 8005798:	79fb      	ldrb	r3, [r7, #7]
 800579a:	68ba      	ldr	r2, [r7, #8]
 800579c:	3308      	adds	r3, #8
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	4413      	add	r3, r2
 80057a2:	3304      	adds	r3, #4
 80057a4:	edd3 6a00 	vldr	s13, [r3]
 80057a8:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80057ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057b0:	ee17 0a90 	vmov	r0, s15
 80057b4:	f7fa fed0 	bl	8000558 <__aeabi_f2d>
 80057b8:	4602      	mov	r2, r0
 80057ba:	460b      	mov	r3, r1
 80057bc:	ec43 2b10 	vmov	d0, r2, r3
 80057c0:	f00d fec2 	bl	8013548 <log>
 80057c4:	ec51 0b10 	vmov	r0, r1, d0
 80057c8:	a315      	add	r3, pc, #84	; (adr r3, 8005820 <voltage_to_temperature_conv+0xe0>)
 80057ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ce:	f7fa ff1b 	bl	8000608 <__aeabi_dmul>
 80057d2:	4602      	mov	r2, r0
 80057d4:	460b      	mov	r3, r1
 80057d6:	4620      	mov	r0, r4
 80057d8:	4629      	mov	r1, r5
 80057da:	f7fa fd5d 	bl	8000298 <__aeabi_dsub>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4640      	mov	r0, r8
 80057e4:	4649      	mov	r1, r9
 80057e6:	f7fb f839 	bl	800085c <__aeabi_ddiv>
 80057ea:	4602      	mov	r2, r0
 80057ec:	460b      	mov	r3, r1
 80057ee:	4610      	mov	r0, r2
 80057f0:	4619      	mov	r1, r3
 80057f2:	a30d      	add	r3, pc, #52	; (adr r3, 8005828 <voltage_to_temperature_conv+0xe8>)
 80057f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f8:	f7fa fd4e 	bl	8000298 <__aeabi_dsub>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	79fc      	ldrb	r4, [r7, #7]
 8005802:	4610      	mov	r0, r2
 8005804:	4619      	mov	r1, r3
 8005806:	f7fb f9d7 	bl	8000bb8 <__aeabi_d2f>
 800580a:	4601      	mov	r1, r0
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	00a3      	lsls	r3, r4, #2
 8005810:	4413      	add	r3, r2
 8005812:	6019      	str	r1, [r3, #0]
	//printf("Temperature: %f \n",s1->temp[i]);
}
 8005814:	bf00      	nop
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800581e:	bf00      	nop
 8005820:	66666666 	.word	0x66666666
 8005824:	4072a266 	.word	0x4072a266
 8005828:	66666666 	.word	0x66666666
 800582c:	40711266 	.word	0x40711266

08005830 <get_temperatures>:

void get_temperatures(SPI_HandleTypeDef *spi_struct,Temp_values *temp_struct, uint8_t counter)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b086      	sub	sp, #24
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	4613      	mov	r3, r2
 800583c:	71fb      	strb	r3, [r7, #7]
	volatile float conv_result;
	switch(counter)
 800583e:	79fb      	ldrb	r3, [r7, #7]
 8005840:	2b07      	cmp	r3, #7
 8005842:	f200 80b3 	bhi.w	80059ac <get_temperatures+0x17c>
 8005846:	a201      	add	r2, pc, #4	; (adr r2, 800584c <get_temperatures+0x1c>)
 8005848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584c:	0800586d 	.word	0x0800586d
 8005850:	08005895 	.word	0x08005895
 8005854:	080058bd 	.word	0x080058bd
 8005858:	080058e5 	.word	0x080058e5
 800585c:	0800590d 	.word	0x0800590d
 8005860:	08005935 	.word	0x08005935
 8005864:	0800595d 	.word	0x0800595d
 8005868:	08005985 	.word	0x08005985
	{
		case 0:

		select_input(0);
 800586c:	2000      	movs	r0, #0
 800586e:	f7ff fdd9 	bl	8005424 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 8005872:	2101      	movs	r1, #1
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f7ff fe8f 	bl	8005598 <ADC_Conversion>
 800587a:	eef0 7a40 	vmov.f32	s15, s0
 800587e:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,0);
 8005882:	edd7 7a05 	vldr	s15, [r7, #20]
 8005886:	2100      	movs	r1, #0
 8005888:	68b8      	ldr	r0, [r7, #8]
 800588a:	eeb0 0a67 	vmov.f32	s0, s15
 800588e:	f7ff ff57 	bl	8005740 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 1 Temp : %.2f \n",temp_struct->temp[0]);
#endif
		//HAL_Delay(100);

		break;
 8005892:	e08c      	b.n	80059ae <get_temperatures+0x17e>

		case 1:

		select_input(1);
 8005894:	2001      	movs	r0, #1
 8005896:	f7ff fdc5 	bl	8005424 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 800589a:	2101      	movs	r1, #1
 800589c:	68f8      	ldr	r0, [r7, #12]
 800589e:	f7ff fe7b 	bl	8005598 <ADC_Conversion>
 80058a2:	eef0 7a40 	vmov.f32	s15, s0
 80058a6:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,1);
 80058aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80058ae:	2101      	movs	r1, #1
 80058b0:	68b8      	ldr	r0, [r7, #8]
 80058b2:	eeb0 0a67 	vmov.f32	s0, s15
 80058b6:	f7ff ff43 	bl	8005740 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 2 Temp : %.2f \n",temp_struct->temp[1]);
#endif
		//HAL_Delay(100);

		break;
 80058ba:	e078      	b.n	80059ae <get_temperatures+0x17e>

		case 2:

		select_input(2);
 80058bc:	2002      	movs	r0, #2
 80058be:	f7ff fdb1 	bl	8005424 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 80058c2:	2101      	movs	r1, #1
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f7ff fe67 	bl	8005598 <ADC_Conversion>
 80058ca:	eef0 7a40 	vmov.f32	s15, s0
 80058ce:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,2);
 80058d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80058d6:	2102      	movs	r1, #2
 80058d8:	68b8      	ldr	r0, [r7, #8]
 80058da:	eeb0 0a67 	vmov.f32	s0, s15
 80058de:	f7ff ff2f 	bl	8005740 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 3 Temp : %.2f \n",temp_struct->temp[2]);
#endif
		//HAL_Delay(100);

		break;
 80058e2:	e064      	b.n	80059ae <get_temperatures+0x17e>

		case 3:

		select_input(3);
 80058e4:	2003      	movs	r0, #3
 80058e6:	f7ff fd9d 	bl	8005424 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 80058ea:	2101      	movs	r1, #1
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f7ff fe53 	bl	8005598 <ADC_Conversion>
 80058f2:	eef0 7a40 	vmov.f32	s15, s0
 80058f6:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,3);
 80058fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80058fe:	2103      	movs	r1, #3
 8005900:	68b8      	ldr	r0, [r7, #8]
 8005902:	eeb0 0a67 	vmov.f32	s0, s15
 8005906:	f7ff ff1b 	bl	8005740 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 4 Temp : %.2f \n",temp_struct->temp[3]);
#endif
		//HAL_Delay(100);
		break;
 800590a:	e050      	b.n	80059ae <get_temperatures+0x17e>

		case 4:

		select_input(4);
 800590c:	2004      	movs	r0, #4
 800590e:	f7ff fd89 	bl	8005424 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 8005912:	2101      	movs	r1, #1
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f7ff fe3f 	bl	8005598 <ADC_Conversion>
 800591a:	eef0 7a40 	vmov.f32	s15, s0
 800591e:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,4);
 8005922:	edd7 7a05 	vldr	s15, [r7, #20]
 8005926:	2104      	movs	r1, #4
 8005928:	68b8      	ldr	r0, [r7, #8]
 800592a:	eeb0 0a67 	vmov.f32	s0, s15
 800592e:	f7ff ff07 	bl	8005740 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 5 Temp : %.2f \n",temp_struct->temp[4]);
#endif
		//HAL_Delay(100);

		break;
 8005932:	e03c      	b.n	80059ae <get_temperatures+0x17e>
		case 5:

		select_input(5);
 8005934:	2005      	movs	r0, #5
 8005936:	f7ff fd75 	bl	8005424 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 800593a:	2101      	movs	r1, #1
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f7ff fe2b 	bl	8005598 <ADC_Conversion>
 8005942:	eef0 7a40 	vmov.f32	s15, s0
 8005946:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,5);
 800594a:	edd7 7a05 	vldr	s15, [r7, #20]
 800594e:	2105      	movs	r1, #5
 8005950:	68b8      	ldr	r0, [r7, #8]
 8005952:	eeb0 0a67 	vmov.f32	s0, s15
 8005956:	f7ff fef3 	bl	8005740 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 6 Temp : %.2f \n",temp_struct->temp[5]);
#endif
		//HAL_Delay(100);

		break;
 800595a:	e028      	b.n	80059ae <get_temperatures+0x17e>

		case 6:

		select_input(6);
 800595c:	2006      	movs	r0, #6
 800595e:	f7ff fd61 	bl	8005424 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 8005962:	2101      	movs	r1, #1
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f7ff fe17 	bl	8005598 <ADC_Conversion>
 800596a:	eef0 7a40 	vmov.f32	s15, s0
 800596e:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,6);
 8005972:	edd7 7a05 	vldr	s15, [r7, #20]
 8005976:	2106      	movs	r1, #6
 8005978:	68b8      	ldr	r0, [r7, #8]
 800597a:	eeb0 0a67 	vmov.f32	s0, s15
 800597e:	f7ff fedf 	bl	8005740 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 7 Temp : %.2f \n",temp_struct->temp[6]);
#endif
		//HAL_Delay(100);

		break;
 8005982:	e014      	b.n	80059ae <get_temperatures+0x17e>

		case 7:

		select_input(7);
 8005984:	2007      	movs	r0, #7
 8005986:	f7ff fd4d 	bl	8005424 <select_input>
		//Single conversion mode
		conv_result = ADC_Conversion(spi_struct,1);
 800598a:	2101      	movs	r1, #1
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f7ff fe03 	bl	8005598 <ADC_Conversion>
 8005992:	eef0 7a40 	vmov.f32	s15, s0
 8005996:	edc7 7a05 	vstr	s15, [r7, #20]
		voltage_to_temperature_conv(conv_result,temp_struct,7);
 800599a:	edd7 7a05 	vldr	s15, [r7, #20]
 800599e:	2107      	movs	r1, #7
 80059a0:	68b8      	ldr	r0, [r7, #8]
 80059a2:	eeb0 0a67 	vmov.f32	s0, s15
 80059a6:	f7ff fecb 	bl	8005740 <voltage_to_temperature_conv>
#if enable_printf
		printf("Sensors 8 Temp : %.2f \n",temp_struct->temp[7]);
#endif
		//HAL_Delay(100);

		break;
 80059aa:	e000      	b.n	80059ae <get_temperatures+0x17e>

		default:
#if enable_printf
		printf("CHECK TASK: get_temperatures -> Nothing is happening");
#endif
		break;
 80059ac:	bf00      	nop

	}

}
 80059ae:	bf00      	nop
 80059b0:	3718      	adds	r7, #24
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop

080059b8 <num16ToNet>:
	.policy=hard,
};

// NETWORK ORDERING -----------------------------------------------------------

void num16ToNet(uint8_t net[2], uint16_t num){
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	460b      	mov	r3, r1
 80059c2:	807b      	strh	r3, [r7, #2]
    net[0]=(uint8_t)((num>>8) & 0xFF);
 80059c4:	887b      	ldrh	r3, [r7, #2]
 80059c6:	0a1b      	lsrs	r3, r3, #8
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	701a      	strb	r2, [r3, #0]
    net[1]=(uint8_t)(num & 0xFF);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	3301      	adds	r3, #1
 80059d4:	887a      	ldrh	r2, [r7, #2]
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	701a      	strb	r2, [r3, #0]
    return;
 80059da:	bf00      	nop
}
 80059dc:	370c      	adds	r7, #12
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr

080059e6 <netToNum16>:

uint16_t netToNum16(uint8_t net[2]){
 80059e6:	b480      	push	{r7}
 80059e8:	b083      	sub	sp, #12
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
    return ((uint16_t)net[0]<<8) | ((uint16_t)net[1]);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	b21a      	sxth	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	3301      	adds	r3, #1
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	b21b      	sxth	r3, r3
 80059fe:	4313      	orrs	r3, r2
 8005a00:	b21b      	sxth	r3, r3
 8005a02:	b29b      	uxth	r3, r3
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <doByteStuffing>:

// STUFFING -------------------------------------------------------------------

uint8_t doByteStuffing(circular_buffer_handle* data){
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
    if(data==NULL || data->buff==NULL || data->buffLen==0 || data->elemNum==0 || data->elemNum==data->buffLen) return 0;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d011      	beq.n	8005a42 <doByteStuffing+0x32>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00d      	beq.n	8005a42 <doByteStuffing+0x32>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d009      	beq.n	8005a42 <doByteStuffing+0x32>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d005      	beq.n	8005a42 <doByteStuffing+0x32>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	689a      	ldr	r2, [r3, #8]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d101      	bne.n	8005a46 <doByteStuffing+0x36>
 8005a42:	2300      	movs	r3, #0
 8005a44:	e038      	b.n	8005ab8 <doByteStuffing+0xa8>

    uint32_t elemNum=data->elemNum;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	617b      	str	r3, [r7, #20]

    while(elemNum){
 8005a4c:	e030      	b.n	8005ab0 <doByteStuffing+0xa0>
        uint8_t tmpByte;
        uint32_t numByte;
        //pull byte from buffer head
        cBuffPull(data,&tmpByte,1,0);
 8005a4e:	f107 010f 	add.w	r1, r7, #15
 8005a52:	2300      	movs	r3, #0
 8005a54:	2201      	movs	r2, #1
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f7fd f8ac 	bl	8002bb4 <cBuffPull>
        //check if character needs escaping
        if(tmpByte==FRAME_FLAG || tmpByte == ESCAPE_FLAG){
 8005a5c:	7bfb      	ldrb	r3, [r7, #15]
 8005a5e:	2b7e      	cmp	r3, #126	; 0x7e
 8005a60:	d002      	beq.n	8005a68 <doByteStuffing+0x58>
 8005a62:	7bfb      	ldrb	r3, [r7, #15]
 8005a64:	2b7d      	cmp	r3, #125	; 0x7d
 8005a66:	d113      	bne.n	8005a90 <doByteStuffing+0x80>
            uint8_t escape=ESCAPE_FLAG;
 8005a68:	237d      	movs	r3, #125	; 0x7d
 8005a6a:	73bb      	strb	r3, [r7, #14]
            //try pushing escape flag
            numByte=cBuffPushToFill(data,&escape,1,1);
 8005a6c:	f107 010e 	add.w	r1, r7, #14
 8005a70:	2301      	movs	r3, #1
 8005a72:	2201      	movs	r2, #1
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f7fd f870 	bl	8002b5a <cBuffPushToFill>
 8005a7a:	6138      	str	r0, [r7, #16]
            if(numByte==0) return 0; //buffer is full, operation failed
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d101      	bne.n	8005a86 <doByteStuffing+0x76>
 8005a82:	2300      	movs	r3, #0
 8005a84:	e018      	b.n	8005ab8 <doByteStuffing+0xa8>
            //flip 5th byte bit
            tmpByte=INVERTBIT5(tmpByte);
 8005a86:	7bfb      	ldrb	r3, [r7, #15]
 8005a88:	f083 0320 	eor.w	r3, r3, #32
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	73fb      	strb	r3, [r7, #15]
        }
        //try pushing byte
        numByte=cBuffPushToFill(data,&tmpByte,1,1);
 8005a90:	f107 010f 	add.w	r1, r7, #15
 8005a94:	2301      	movs	r3, #1
 8005a96:	2201      	movs	r2, #1
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f7fd f85e 	bl	8002b5a <cBuffPushToFill>
 8005a9e:	6138      	str	r0, [r7, #16]
        if(numByte==0) return 0; //buffer is full, operation failed
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d101      	bne.n	8005aaa <doByteStuffing+0x9a>
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	e006      	b.n	8005ab8 <doByteStuffing+0xa8>

        //decrement remaining bytes
        elemNum--;
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	3b01      	subs	r3, #1
 8005aae:	617b      	str	r3, [r7, #20]
    while(elemNum){
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1cb      	bne.n	8005a4e <doByteStuffing+0x3e>
    }

    return 1;
 8005ab6:	2301      	movs	r3, #1
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3718      	adds	r7, #24
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <undoByteStuffing>:

uint8_t undoByteStuffing(circular_buffer_handle* data){
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
    if(data==NULL || data->buff==NULL || data->buffLen==0 || data->elemNum==0) return 0;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d00b      	beq.n	8005ae6 <undoByteStuffing+0x26>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d007      	beq.n	8005ae6 <undoByteStuffing+0x26>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d003      	beq.n	8005ae6 <undoByteStuffing+0x26>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d101      	bne.n	8005aea <undoByteStuffing+0x2a>
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	e044      	b.n	8005b74 <undoByteStuffing+0xb4>

    uint32_t elemNum=data->elemNum;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	60fb      	str	r3, [r7, #12]

    while(elemNum){
 8005af0:	e03c      	b.n	8005b6c <undoByteStuffing+0xac>
        uint8_t tmpByte;
        //pull byte from buffer head
        cBuffPull(data,&tmpByte,1,0);
 8005af2:	f107 010b 	add.w	r1, r7, #11
 8005af6:	2300      	movs	r3, #0
 8005af8:	2201      	movs	r2, #1
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f7fd f85a 	bl	8002bb4 <cBuffPull>
        elemNum--;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	3b01      	subs	r3, #1
 8005b04:	60fb      	str	r3, [r7, #12]
        if(tmpByte == FRAME_FLAG) return 0; //error, cannot have frame flag inside payload
 8005b06:	7afb      	ldrb	r3, [r7, #11]
 8005b08:	2b7e      	cmp	r3, #126	; 0x7e
 8005b0a:	d101      	bne.n	8005b10 <undoByteStuffing+0x50>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	e031      	b.n	8005b74 <undoByteStuffing+0xb4>
        //check if it's an escape byte
        if(tmpByte == ESCAPE_FLAG){
 8005b10:	7afb      	ldrb	r3, [r7, #11]
 8005b12:	2b7d      	cmp	r3, #125	; 0x7d
 8005b14:	d123      	bne.n	8005b5e <undoByteStuffing+0x9e>
			//if buffer is over we simply delete the escape flag
			//(this shouldn't happen in a properly stuffed buffer)
            if(elemNum==0) return 0;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d101      	bne.n	8005b20 <undoByteStuffing+0x60>
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	e029      	b.n	8005b74 <undoByteStuffing+0xb4>

            //pull byte from buffer head
            cBuffPull(data,&tmpByte,1,0);
 8005b20:	f107 010b 	add.w	r1, r7, #11
 8005b24:	2300      	movs	r3, #0
 8005b26:	2201      	movs	r2, #1
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f7fd f843 	bl	8002bb4 <cBuffPull>
            elemNum--;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	3b01      	subs	r3, #1
 8005b32:	60fb      	str	r3, [r7, #12]

            //flip 5th byte bit
            tmpByte=INVERTBIT5(tmpByte);
 8005b34:	7afb      	ldrb	r3, [r7, #11]
 8005b36:	f083 0320 	eor.w	r3, r3, #32
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	72fb      	strb	r3, [r7, #11]

            //if a 7d is encountered without escaping anything
            if(tmpByte != ESCAPE_FLAG && tmpByte != FRAME_FLAG) return 0;
 8005b3e:	7afb      	ldrb	r3, [r7, #11]
 8005b40:	2b7d      	cmp	r3, #125	; 0x7d
 8005b42:	d004      	beq.n	8005b4e <undoByteStuffing+0x8e>
 8005b44:	7afb      	ldrb	r3, [r7, #11]
 8005b46:	2b7e      	cmp	r3, #126	; 0x7e
 8005b48:	d001      	beq.n	8005b4e <undoByteStuffing+0x8e>
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	e012      	b.n	8005b74 <undoByteStuffing+0xb4>

            //push byte on tail
            cBuffPushToFill(data,&tmpByte,1,1);
 8005b4e:	f107 010b 	add.w	r1, r7, #11
 8005b52:	2301      	movs	r3, #1
 8005b54:	2201      	movs	r2, #1
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f7fc ffff 	bl	8002b5a <cBuffPushToFill>
 8005b5c:	e006      	b.n	8005b6c <undoByteStuffing+0xac>

        }else{
			//push byte on tail
			cBuffPushToFill(data,&tmpByte,1,1);
 8005b5e:	f107 010b 	add.w	r1, r7, #11
 8005b62:	2301      	movs	r3, #1
 8005b64:	2201      	movs	r2, #1
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f7fc fff7 	bl	8002b5a <cBuffPushToFill>
    while(elemNum){
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1bf      	bne.n	8005af2 <undoByteStuffing+0x32>
		}
    }
    
    return 1;
 8005b72:	2301      	movs	r3, #1
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3710      	adds	r7, #16
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <computeCRCwithLUT>:
0xcb7d, 0xdb5c, 0xeb3f, 0xfb1e, 0x8bf9, 0x9bd8, 0xabbb, 0xbb9a, 0x4a75, 0x5a54, 0x6a37, 0x7a16, 0x0af1, 0x1ad0, 0x2ab3, 0x3a92,
0xfd2e, 0xed0f, 0xdd6c, 0xcd4d, 0xbdaa, 0xad8b, 0x9de8, 0x8dc9, 0x7c26, 0x6c07, 0x5c64, 0x4c45, 0x3ca2, 0x2c83, 0x1ce0, 0x0cc1,
0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8, 0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0,
};

uint16_t computeCRCwithLUT(circular_buffer_handle* dataBuff){
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b086      	sub	sp, #24
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
	if(dataBuff==NULL || dataBuff->buff==NULL) return 0;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d003      	beq.n	8005b92 <computeCRCwithLUT+0x16>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d101      	bne.n	8005b96 <computeCRCwithLUT+0x1a>
 8005b92:	2300      	movs	r3, #0
 8005b94:	e02e      	b.n	8005bf4 <computeCRCwithLUT+0x78>

	const uint16_t initVal=CRC_INITIAL;
 8005b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b9a:	81fb      	strh	r3, [r7, #14]

	uint16_t crc=initVal;
 8005b9c:	89fb      	ldrh	r3, [r7, #14]
 8005b9e:	82fb      	strh	r3, [r7, #22]

	for(uint32_t b=0;b<dataBuff->elemNum;b++){
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	613b      	str	r3, [r7, #16]
 8005ba4:	e020      	b.n	8005be8 <computeCRCwithLUT+0x6c>
		uint16_t byte=((uint16_t)cBuffReadByte(dataBuff,0,b));
 8005ba6:	693a      	ldr	r2, [r7, #16]
 8005ba8:	2100      	movs	r1, #0
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f7fd fa04 	bl	8002fb8 <cBuffReadByte>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	81bb      	strh	r3, [r7, #12]

		crc=(byte<<8) ^ crc;
 8005bb4:	89bb      	ldrh	r3, [r7, #12]
 8005bb6:	021b      	lsls	r3, r3, #8
 8005bb8:	b21a      	sxth	r2, r3
 8005bba:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005bbe:	4053      	eors	r3, r2
 8005bc0:	b21b      	sxth	r3, r3
 8005bc2:	82fb      	strh	r3, [r7, #22]

		crc=(crc<<8) ^ CRCLUT1021[(uint8_t) (crc>>8)];
 8005bc4:	8afb      	ldrh	r3, [r7, #22]
 8005bc6:	021b      	lsls	r3, r3, #8
 8005bc8:	b21a      	sxth	r2, r3
 8005bca:	8afb      	ldrh	r3, [r7, #22]
 8005bcc:	0a1b      	lsrs	r3, r3, #8
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	4b09      	ldr	r3, [pc, #36]	; (8005bfc <computeCRCwithLUT+0x80>)
 8005bd6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8005bda:	b21b      	sxth	r3, r3
 8005bdc:	4053      	eors	r3, r2
 8005bde:	b21b      	sxth	r3, r3
 8005be0:	82fb      	strh	r3, [r7, #22]
	for(uint32_t b=0;b<dataBuff->elemNum;b++){
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	3301      	adds	r3, #1
 8005be6:	613b      	str	r3, [r7, #16]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d3d9      	bcc.n	8005ba6 <computeCRCwithLUT+0x2a>
	}

	return crc;
 8005bf2:	8afb      	ldrh	r3, [r7, #22]
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3718      	adds	r7, #24
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	08014050 	.word	0x08014050

08005c00 <addCRC>:

uint8_t addCRC(circular_buffer_handle* data){
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
    if(data==NULL || data->buff==NULL || data->buffLen==0) return 0;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d007      	beq.n	8005c1e <addCRC+0x1e>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d003      	beq.n	8005c1e <addCRC+0x1e>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <addCRC+0x22>
 8005c1e:	2300      	movs	r3, #0
 8005c20:	e018      	b.n	8005c54 <addCRC+0x54>

    uint16_t CRC=computeCRCwithLUT(data);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f7ff ffaa 	bl	8005b7c <computeCRCwithLUT>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	81fb      	strh	r3, [r7, #14]
    //append crc to frame (network order)
    uint8_t tmpCRC[2];
    num16ToNet(tmpCRC,CRC);
 8005c2c:	89fa      	ldrh	r2, [r7, #14]
 8005c2e:	f107 030c 	add.w	r3, r7, #12
 8005c32:	4611      	mov	r1, r2
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7ff febf 	bl	80059b8 <num16ToNet>
    if(cBuffPushToFill(data,tmpCRC,2,1) == 2) return 1;
 8005c3a:	f107 010c 	add.w	r1, r7, #12
 8005c3e:	2301      	movs	r3, #1
 8005c40:	2202      	movs	r2, #2
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f7fc ff89 	bl	8002b5a <cBuffPushToFill>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d101      	bne.n	8005c52 <addCRC+0x52>
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e000      	b.n	8005c54 <addCRC+0x54>
    //else
    return 0;
 8005c52:	2300      	movs	r3, #0
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3710      	adds	r7, #16
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <removeVerifyCRC>:

uint8_t removeVerifyCRC(circular_buffer_handle* data){
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
    if(data==NULL || data->buff==NULL || data->buffLen==0 || data->elemNum<2) return 0;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00b      	beq.n	8005c82 <removeVerifyCRC+0x26>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d007      	beq.n	8005c82 <removeVerifyCRC+0x26>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d003      	beq.n	8005c82 <removeVerifyCRC+0x26>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d801      	bhi.n	8005c86 <removeVerifyCRC+0x2a>
 8005c82:	2300      	movs	r3, #0
 8005c84:	e010      	b.n	8005ca8 <removeVerifyCRC+0x4c>

    //compute CRC (should be 0)
    uint16_t CRC=computeCRCwithLUT(data);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f7ff ff78 	bl	8005b7c <computeCRCwithLUT>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	81fb      	strh	r3, [r7, #14]
    //pull CRC bytes from buffer
    cBuffPull(data,NULL,2,1);
 8005c90:	2301      	movs	r3, #1
 8005c92:	2202      	movs	r2, #2
 8005c94:	2100      	movs	r1, #0
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f7fc ff8c 	bl	8002bb4 <cBuffPull>

    if(!CRC) return 1;
 8005c9c:	89fb      	ldrh	r3, [r7, #14]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d101      	bne.n	8005ca6 <removeVerifyCRC+0x4a>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e000      	b.n	8005ca8 <removeVerifyCRC+0x4c>
    //else
    return 0;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <computeHash>:
 * right now it simply returns the value of the hash counter to
 * generate the hash, it can be modified to implement more robust
 * types of hashes but in our case we will only use it to identify
 * frames uniquely for acknowledges so it should be good enough
 */
uint16_t computeHash(uint8_t * hashData, uint32_t dataLen){
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
    return ++hashCnt;
 8005cba:	4b07      	ldr	r3, [pc, #28]	; (8005cd8 <computeHash+0x28>)
 8005cbc:	881b      	ldrh	r3, [r3, #0]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	b29a      	uxth	r2, r3
 8005cc2:	4b05      	ldr	r3, [pc, #20]	; (8005cd8 <computeHash+0x28>)
 8005cc4:	801a      	strh	r2, [r3, #0]
 8005cc6:	4b04      	ldr	r3, [pc, #16]	; (8005cd8 <computeHash+0x28>)
 8005cc8:	881b      	ldrh	r3, [r3, #0]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	200261b0 	.word	0x200261b0

08005cdc <frame>:
 * 
 * @param payload circular buffer handle containing the payload and inside
 *                which the frame will be built
 * @return uint8_t 0 if an error occurred (buffer too small), !0 otherwise
 */
uint8_t frame(circular_buffer_handle * payload){
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
    if(payload==NULL || payload->buff==NULL) return 0;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d003      	beq.n	8005cf2 <frame+0x16>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <frame+0x1a>
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	e02a      	b.n	8005d4c <frame+0x70>

    //add crc to buffer
    if(!addCRC(payload)) return 0;
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7ff ff82 	bl	8005c00 <addCRC>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d101      	bne.n	8005d06 <frame+0x2a>
 8005d02:	2300      	movs	r3, #0
 8005d04:	e022      	b.n	8005d4c <frame+0x70>

    //perform byte stuffing
    if(!doByteStuffing(payload)) return 0;
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f7ff fe82 	bl	8005a10 <doByteStuffing>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <frame+0x3a>
 8005d12:	2300      	movs	r3, #0
 8005d14:	e01a      	b.n	8005d4c <frame+0x70>

    //add head and tail
    uint8_t flag=FRAME_FLAG;
 8005d16:	237e      	movs	r3, #126	; 0x7e
 8005d18:	73fb      	strb	r3, [r7, #15]
    if(!cBuffPushToFill(payload,&flag,1,0)) return 0;
 8005d1a:	f107 010f 	add.w	r1, r7, #15
 8005d1e:	2300      	movs	r3, #0
 8005d20:	2201      	movs	r2, #1
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f7fc ff19 	bl	8002b5a <cBuffPushToFill>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d101      	bne.n	8005d32 <frame+0x56>
 8005d2e:	2300      	movs	r3, #0
 8005d30:	e00c      	b.n	8005d4c <frame+0x70>
    if(!cBuffPushToFill(payload,&flag,1,1)) return 0;
 8005d32:	f107 010f 	add.w	r1, r7, #15
 8005d36:	2301      	movs	r3, #1
 8005d38:	2201      	movs	r2, #1
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7fc ff0d 	bl	8002b5a <cBuffPushToFill>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d101      	bne.n	8005d4a <frame+0x6e>
 8005d46:	2300      	movs	r3, #0
 8005d48:	e000      	b.n	8005d4c <frame+0x70>

    return 1;
 8005d4a:	2301      	movs	r3, #1
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <deframe>:
 * 
 * @param frame circular buffer handle containing the frame and inside which
 *              the payload will be written
 * @return uint8_t 0 if an error occurred, !0 otherwise
 */
uint8_t deframe(circular_buffer_handle * frame){
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
    if(frame==NULL || frame->buff==NULL) return 0;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d003      	beq.n	8005d6a <deframe+0x16>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <deframe+0x1a>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	e034      	b.n	8005dd8 <deframe+0x84>

    //remove head and tail
    uint8_t flag=0;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	73fb      	strb	r3, [r7, #15]
    if(!cBuffPull(frame,&flag,1,0)) return 0;
 8005d72:	f107 010f 	add.w	r1, r7, #15
 8005d76:	2300      	movs	r3, #0
 8005d78:	2201      	movs	r2, #1
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f7fc ff1a 	bl	8002bb4 <cBuffPull>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <deframe+0x36>
 8005d86:	2300      	movs	r3, #0
 8005d88:	e026      	b.n	8005dd8 <deframe+0x84>
    if(flag!=FRAME_FLAG) return 0;
 8005d8a:	7bfb      	ldrb	r3, [r7, #15]
 8005d8c:	2b7e      	cmp	r3, #126	; 0x7e
 8005d8e:	d001      	beq.n	8005d94 <deframe+0x40>
 8005d90:	2300      	movs	r3, #0
 8005d92:	e021      	b.n	8005dd8 <deframe+0x84>
    if(!cBuffPull(frame,&flag,1,1)) return 0;
 8005d94:	f107 010f 	add.w	r1, r7, #15
 8005d98:	2301      	movs	r3, #1
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f7fc ff09 	bl	8002bb4 <cBuffPull>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <deframe+0x58>
 8005da8:	2300      	movs	r3, #0
 8005daa:	e015      	b.n	8005dd8 <deframe+0x84>
    if(flag!=FRAME_FLAG) return 0;
 8005dac:	7bfb      	ldrb	r3, [r7, #15]
 8005dae:	2b7e      	cmp	r3, #126	; 0x7e
 8005db0:	d001      	beq.n	8005db6 <deframe+0x62>
 8005db2:	2300      	movs	r3, #0
 8005db4:	e010      	b.n	8005dd8 <deframe+0x84>

    //remove byte stuffing
    if(!undoByteStuffing(frame)) return 0;
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f7ff fe82 	bl	8005ac0 <undoByteStuffing>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d101      	bne.n	8005dc6 <deframe+0x72>
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	e008      	b.n	8005dd8 <deframe+0x84>

    //remove and verify CRC
    if(!removeVerifyCRC(frame)) return 0;
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f7ff ff48 	bl	8005c5c <removeVerifyCRC>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <deframe+0x82>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	e000      	b.n	8005dd8 <deframe+0x84>

    return 1;
 8005dd6:	2301      	movs	r3, #1
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3710      	adds	r7, #16
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <sendFrame>:

// BASIC I/O FUNCTIONS --------------------------------------------------------
//sends a frame on line txBuff
uint8_t sendFrame(serial_line_handle* line, uint8_t frameCode, uint8_t ackWanted, uint16_t hash, uint8_t* buff, uint32_t len){
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	4608      	mov	r0, r1
 8005dea:	4611      	mov	r1, r2
 8005dec:	461a      	mov	r2, r3
 8005dee:	4603      	mov	r3, r0
 8005df0:	70fb      	strb	r3, [r7, #3]
 8005df2:	460b      	mov	r3, r1
 8005df4:	70bb      	strb	r3, [r7, #2]
 8005df6:	4613      	mov	r3, r2
 8005df8:	803b      	strh	r3, [r7, #0]
    if(line==NULL || line->txFunc==NULL) return 0;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d003      	beq.n	8005e08 <sendFrame+0x28>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <sendFrame+0x2c>
 8005e08:	2300      	movs	r3, #0
 8005e0a:	e065      	b.n	8005ed8 <sendFrame+0xf8>

    if(len>SDL_MAX_PAY_LEN) return 0;
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e12:	d901      	bls.n	8005e18 <sendFrame+0x38>
 8005e14:	2300      	movs	r3, #0
 8005e16:	e05f      	b.n	8005ed8 <sendFrame+0xf8>

    //initializing temporary circular buffer
    cBuffInit(&line->tmpBuff,line->tmpBuffArray,sizeof(line->tmpBuffArray),0);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 8005e1e:	3024      	adds	r0, #36	; 0x24
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f503 5100 	add.w	r1, r3, #8192	; 0x2000
 8005e26:	3134      	adds	r1, #52	; 0x34
 8005e28:	2300      	movs	r3, #0
 8005e2a:	f242 020c 	movw	r2, #8204	; 0x200c
 8005e2e:	f7fc fd99 	bl	8002964 <cBuffInit>

    //creating frameHeader
    frameHeader header={
 8005e32:	78fb      	ldrb	r3, [r7, #3]
 8005e34:	733b      	strb	r3, [r7, #12]
 8005e36:	78bb      	ldrb	r3, [r7, #2]
 8005e38:	737b      	strb	r3, [r7, #13]
 8005e3a:	883b      	ldrh	r3, [r7, #0]
 8005e3c:	81fb      	strh	r3, [r7, #14]
        .ackWanted=ackWanted,
        .hash=hash
    };

    //network ordering header
    num16ToNet((uint8_t*)&header.hash,header.hash);
 8005e3e:	89fa      	ldrh	r2, [r7, #14]
 8005e40:	f107 030c 	add.w	r3, r7, #12
 8005e44:	3302      	adds	r3, #2
 8005e46:	4611      	mov	r1, r2
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f7ff fdb5 	bl	80059b8 <num16ToNet>

    //copying header inside circular buffer
    if(cBuffPushToFill(&line->tmpBuff,(uint8_t *)&header,sizeof(frameHeader),1)!=sizeof(frameHeader)) return 0;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 8005e54:	3024      	adds	r0, #36	; 0x24
 8005e56:	f107 010c 	add.w	r1, r7, #12
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	2204      	movs	r2, #4
 8005e5e:	f7fc fe7c 	bl	8002b5a <cBuffPushToFill>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b04      	cmp	r3, #4
 8005e66:	d001      	beq.n	8005e6c <sendFrame+0x8c>
 8005e68:	2300      	movs	r3, #0
 8005e6a:	e035      	b.n	8005ed8 <sendFrame+0xf8>

    //copying data inside circular buffer
    if(buff!=NULL) if(cBuffPushToFill(&line->tmpBuff,buff,len,1)!=len) return 0;
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00e      	beq.n	8005e90 <sendFrame+0xb0>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 8005e78:	3024      	adds	r0, #36	; 0x24
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	69fa      	ldr	r2, [r7, #28]
 8005e7e:	69b9      	ldr	r1, [r7, #24]
 8005e80:	f7fc fe6b 	bl	8002b5a <cBuffPushToFill>
 8005e84:	4602      	mov	r2, r0
 8005e86:	69fb      	ldr	r3, [r7, #28]
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d001      	beq.n	8005e90 <sendFrame+0xb0>
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	e023      	b.n	8005ed8 <sendFrame+0xf8>

    //framing the payload
    if(!frame(&line->tmpBuff)) return 0;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005e96:	3324      	adds	r3, #36	; 0x24
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f7ff ff1f 	bl	8005cdc <frame>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d10b      	bne.n	8005ebc <sendFrame+0xdc>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	e017      	b.n	8005ed8 <sendFrame+0xf8>

    //sending the payload through the line
    uint8_t byte;
    while(cBuffPull(&line->tmpBuff,&byte,1,0)){
        //if the transmission fails, return 0
        if(!line->txFunc(byte)) return 0;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	7afa      	ldrb	r2, [r7, #11]
 8005eae:	4610      	mov	r0, r2
 8005eb0:	4798      	blx	r3
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d101      	bne.n	8005ebc <sendFrame+0xdc>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	e00d      	b.n	8005ed8 <sendFrame+0xf8>
    while(cBuffPull(&line->tmpBuff,&byte,1,0)){
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 8005ec2:	3024      	adds	r0, #36	; 0x24
 8005ec4:	f107 010b 	add.w	r1, r7, #11
 8005ec8:	2300      	movs	r3, #0
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f7fc fe72 	bl	8002bb4 <cBuffPull>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1e8      	bne.n	8005ea8 <sendFrame+0xc8>
    }
 
    return 1;
 8005ed6:	2301      	movs	r3, #1
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3710      	adds	r7, #16
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <receiveFrame>:

//receives a frame from line rxBuff, searching for a certain frameCode, if some remCodes are specified (not NULL or empty)
//it also removes those codes from rxBuff, otherwise it leaves them unchanged
//the eventually received frame will be placed inside line tmpBuff (HEADER INCLUDED!)
//returns 0 if no frame found, !0 otherwise
uint8_t receiveFrame(serial_line_handle* line, uint8_t frameCode, circular_buffer_handle* remCodes){
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b094      	sub	sp, #80	; 0x50
 8005ee4:	af02      	add	r7, sp, #8
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	460b      	mov	r3, r1
 8005eea:	607a      	str	r2, [r7, #4]
 8005eec:	72fb      	strb	r3, [r7, #11]
    if(line==NULL || line->rxFunc==NULL) return 0;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d003      	beq.n	8005efc <receiveFrame+0x1c>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <receiveFrame+0x20>
 8005efc:	2300      	movs	r3, #0
 8005efe:	e0db      	b.n	80060b8 <receiveFrame+0x1d8>

    //initializing temporary circular buffer
    cBuffInit(&line->tmpBuff,line->tmpBuffArray,sizeof(line->tmpBuffArray),0);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 8005f06:	3024      	adds	r0, #36	; 0x24
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f503 5100 	add.w	r1, r3, #8192	; 0x2000
 8005f0e:	3134      	adds	r1, #52	; 0x34
 8005f10:	2300      	movs	r3, #0
 8005f12:	f242 020c 	movw	r2, #8204	; 0x200c
 8005f16:	f7fc fd25 	bl	8002964 <cBuffInit>

    //fill the rxBuffer with new bytes
    uint8_t byte;
    while(!cBuffFull(&line->rxBuff)){
 8005f1a:	e011      	b.n	8005f40 <receiveFrame+0x60>
        if(line->rxFunc(&byte)){
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	f107 023b 	add.w	r2, r7, #59	; 0x3b
 8005f24:	4610      	mov	r0, r2
 8005f26:	4798      	blx	r3
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d011      	beq.n	8005f52 <receiveFrame+0x72>
            cBuffPush(&line->rxBuff,&byte,1,1);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f103 0008 	add.w	r0, r3, #8
 8005f34:	f107 013b 	add.w	r1, r7, #59	; 0x3b
 8005f38:	2301      	movs	r3, #1
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f7fc fd91 	bl	8002a62 <cBuffPush>
    while(!cBuffFull(&line->rxBuff)){
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	3308      	adds	r3, #8
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7fd f880 	bl	800304a <cBuffFull>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d0e5      	beq.n	8005f1c <receiveFrame+0x3c>
 8005f50:	e000      	b.n	8005f54 <receiveFrame+0x74>
        }else break;
 8005f52:	bf00      	nop
    //handle to store found frames
    circular_buffer_handle frameHandle;
    //dummy buffer to perform buffer advancement
    circular_buffer_handle dummyBuff;
    //copying rxBuff into dummy buffer
    cBuffToCirc(&dummyBuff,&line->rxBuff);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f103 0208 	add.w	r2, r3, #8
 8005f5a:	f107 0318 	add.w	r3, r7, #24
 8005f5e:	4611      	mov	r1, r2
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7fd f88a 	bl	800307a <cBuffToCirc>
    //we search on dummy handle, shifting it out to current found frame
    while(searchFrameAdvance(&dummyBuff,&frameHandle,&rule,SHIFTOUT_NEXT | SHIFTOUT_FAST)){
 8005f66:	e09a      	b.n	800609e <receiveFrame+0x1be>
        //flush tmp buffer
        cBuffFlush(&line->tmpBuff);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005f6e:	3324      	adds	r3, #36	; 0x24
 8005f70:	4618      	mov	r0, r3
 8005f72:	f7fd f859 	bl	8003028 <cBuffFlush>
        //copy on temporary buffer
        cBuffPushRead(&line->tmpBuff,&frameHandle,frameHandle.elemNum,1,0);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 8005f7c:	3024      	adds	r0, #36	; 0x24
 8005f7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f80:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8005f84:	2300      	movs	r3, #0
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	2301      	movs	r3, #1
 8005f8a:	f7fc ff87 	bl	8002e9c <cBuffPushRead>
        //try deframing
        if(!deframe(&line->tmpBuff)) continue;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005f94:	3324      	adds	r3, #36	; 0x24
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7ff fedc 	bl	8005d54 <deframe>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d078      	beq.n	8006094 <receiveFrame+0x1b4>

        //check if it corresponds to wanted frame code
        frameHeader tmpHeader;
        uint8_t toBeCut=0; //flag to signal that frame needs to be cut from rxBuff
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        uint8_t found=0; //frame found flag
 8005fa8:	2300      	movs	r3, #0
 8005faa:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
        //reading header
        if(cBuffRead(&line->tmpBuff,(uint8_t *)&tmpHeader,sizeof(frameHeader),0,0)!=sizeof(frameHeader)) continue;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 8005fb4:	3024      	adds	r0, #36	; 0x24
 8005fb6:	f107 0114 	add.w	r1, r7, #20
 8005fba:	2300      	movs	r3, #0
 8005fbc:	9300      	str	r3, [sp, #0]
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	2204      	movs	r2, #4
 8005fc2:	f7fc fe28 	bl	8002c16 <cBuffRead>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b04      	cmp	r3, #4
 8005fca:	d165      	bne.n	8006098 <receiveFrame+0x1b8>
        //host ordering header
        tmpHeader.hash=netToNum16((uint8_t*)&tmpHeader.hash);
 8005fcc:	f107 0314 	add.w	r3, r7, #20
 8005fd0:	3302      	adds	r3, #2
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7ff fd07 	bl	80059e6 <netToNum16>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	82fb      	strh	r3, [r7, #22]
        if(line->tmpBuff.elemNum>(SDL_MAX_PAY_LEN+sizeof(frameHeader))) continue;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe4:	f241 0204 	movw	r2, #4100	; 0x1004
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d857      	bhi.n	800609c <receiveFrame+0x1bc>
        if(tmpHeader.code==frameCode){
 8005fec:	7d3b      	ldrb	r3, [r7, #20]
 8005fee:	7afa      	ldrb	r2, [r7, #11]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d106      	bne.n	8006002 <receiveFrame+0x122>
            //frame found
            toBeCut=1;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            found=1;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8006000:	e01b      	b.n	800603a <receiveFrame+0x15a>
        }else{
            if(remCodes!=NULL){
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d018      	beq.n	800603a <receiveFrame+0x15a>
                for(uint32_t c=0; c<remCodes->elemNum; c++){
 8006008:	2300      	movs	r3, #0
 800600a:	643b      	str	r3, [r7, #64]	; 0x40
 800600c:	e010      	b.n	8006030 <receiveFrame+0x150>
                    if(cBuffReadByte(remCodes,0,c)==tmpHeader.hash){
 800600e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006010:	2100      	movs	r1, #0
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f7fc ffd0 	bl	8002fb8 <cBuffReadByte>
 8006018:	4603      	mov	r3, r0
 800601a:	b29a      	uxth	r2, r3
 800601c:	8afb      	ldrh	r3, [r7, #22]
 800601e:	429a      	cmp	r2, r3
 8006020:	d103      	bne.n	800602a <receiveFrame+0x14a>
                        toBeCut=1;
 8006022:	2301      	movs	r3, #1
 8006024:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                        break;
 8006028:	e007      	b.n	800603a <receiveFrame+0x15a>
                for(uint32_t c=0; c<remCodes->elemNum; c++){
 800602a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800602c:	3301      	adds	r3, #1
 800602e:	643b      	str	r3, [r7, #64]	; 0x40
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006036:	429a      	cmp	r2, r3
 8006038:	d3e9      	bcc.n	800600e <receiveFrame+0x12e>
                    }
                }
            }
        }

        if(toBeCut){ //if frame needs to be cut
 800603a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800603e:	2b00      	cmp	r3, #0
 8006040:	d022      	beq.n	8006088 <receiveFrame+0x1a8>
            //we cut the found frame from buffers
            //saving the virtual index of the found frame inside rxBuff
            uint32_t frameIndx=cBuffGetVirtIndex(&line->rxBuff,frameHandle.startIndex);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	3308      	adds	r3, #8
 8006046:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006048:	4611      	mov	r1, r2
 800604a:	4618      	mov	r0, r3
 800604c:	f7fc fcaa 	bl	80029a4 <cBuffGetVirtIndex>
 8006050:	63f8      	str	r0, [r7, #60]	; 0x3c
            //cutting found frame from rxBuff
            cBuffCut(&line->rxBuff,NULL,frameHandle.elemNum,0,frameIndx);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f103 0008 	add.w	r0, r3, #8
 8006058:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800605a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	2300      	movs	r3, #0
 8006060:	2100      	movs	r1, #0
 8006062:	f7fc fe39 	bl	8002cd8 <cBuffCut>
            //reconstructing dummy buffer
            cBuffToCirc(&dummyBuff,&line->rxBuff);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f103 0208 	add.w	r2, r3, #8
 800606c:	f107 0318 	add.w	r3, r7, #24
 8006070:	4611      	mov	r1, r2
 8006072:	4618      	mov	r0, r3
 8006074:	f7fd f801 	bl	800307a <cBuffToCirc>
            cBuffPull(&dummyBuff,NULL,frameIndx+1,0);
 8006078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	f107 0018 	add.w	r0, r7, #24
 8006080:	2300      	movs	r3, #0
 8006082:	2100      	movs	r1, #0
 8006084:	f7fc fd96 	bl	8002bb4 <cBuffPull>
        }

        if(found) return 1;
 8006088:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800608c:	2b00      	cmp	r3, #0
 800608e:	d006      	beq.n	800609e <receiveFrame+0x1be>
 8006090:	2301      	movs	r3, #1
 8006092:	e011      	b.n	80060b8 <receiveFrame+0x1d8>
        if(!deframe(&line->tmpBuff)) continue;
 8006094:	bf00      	nop
 8006096:	e002      	b.n	800609e <receiveFrame+0x1be>
        if(cBuffRead(&line->tmpBuff,(uint8_t *)&tmpHeader,sizeof(frameHeader),0,0)!=sizeof(frameHeader)) continue;
 8006098:	bf00      	nop
 800609a:	e000      	b.n	800609e <receiveFrame+0x1be>
        if(line->tmpBuff.elemNum>(SDL_MAX_PAY_LEN+sizeof(frameHeader))) continue;
 800609c:	bf00      	nop
    while(searchFrameAdvance(&dummyBuff,&frameHandle,&rule,SHIFTOUT_NEXT | SHIFTOUT_FAST)){
 800609e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80060a2:	f107 0018 	add.w	r0, r7, #24
 80060a6:	2314      	movs	r3, #20
 80060a8:	4a05      	ldr	r2, [pc, #20]	; (80060c0 <receiveFrame+0x1e0>)
 80060aa:	f7fd face 	bl	800364a <searchFrameAdvance>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	f47f af59 	bne.w	8005f68 <receiveFrame+0x88>
    }

    return 0;
 80060b6:	2300      	movs	r3, #0
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3748      	adds	r7, #72	; 0x48
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	2000000c 	.word	0x2000000c

080060c4 <receiveFrameAndAck>:
//receive a frame and eventually acknowledge it
//returns the length of frame if received, 0 otherwise
//searches for a frame with code frameCode, and eventually removes remCodes frames from rxBuff (if not NULL or empty)
//pushes the received code in rxFrame tail, if not NULL, ONLY pushing if there's enough space
//if there's not enough space to store the frame, the ack is not sent even if requested
uint32_t receiveFrameAndAck(serial_line_handle* line, circular_buffer_handle* rxFrame, uint8_t frameCode, circular_buffer_handle* remCodes){
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08a      	sub	sp, #40	; 0x28
 80060c8:	af02      	add	r7, sp, #8
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	603b      	str	r3, [r7, #0]
 80060d0:	4613      	mov	r3, r2
 80060d2:	71fb      	strb	r3, [r7, #7]
    if(line==NULL || line->rxFunc==NULL) return 0;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d003      	beq.n	80060e2 <receiveFrameAndAck+0x1e>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <receiveFrameAndAck+0x22>
 80060e2:	2300      	movs	r3, #0
 80060e4:	e05e      	b.n	80061a4 <receiveFrameAndAck+0xe0>
    
    //if frame received
    if(receiveFrame(line, frameCode,remCodes)){
 80060e6:	79fb      	ldrb	r3, [r7, #7]
 80060e8:	683a      	ldr	r2, [r7, #0]
 80060ea:	4619      	mov	r1, r3
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f7ff fef7 	bl	8005ee0 <receiveFrame>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d054      	beq.n	80061a2 <receiveFrameAndAck+0xde>
        //get header
        frameHeader tmpHeader;
        cBuffPull(&line->tmpBuff,(uint8_t *)&tmpHeader,sizeof(frameHeader),0);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 80060fe:	3024      	adds	r0, #36	; 0x24
 8006100:	f107 0114 	add.w	r1, r7, #20
 8006104:	2300      	movs	r3, #0
 8006106:	2204      	movs	r2, #4
 8006108:	f7fc fd54 	bl	8002bb4 <cBuffPull>
        //host ordering header
        tmpHeader.hash=netToNum16((uint8_t*)&tmpHeader.hash);
 800610c:	f107 0314 	add.w	r3, r7, #20
 8006110:	3302      	adds	r3, #2
 8006112:	4618      	mov	r0, r3
 8006114:	f7ff fc67 	bl	80059e6 <netToNum16>
 8006118:	4603      	mov	r3, r0
 800611a:	82fb      	strh	r3, [r7, #22]

        uint8_t sendAck=1;
 800611c:	2301      	movs	r3, #1
 800611e:	77fb      	strb	r3, [r7, #31]
        uint32_t len=line->tmpBuff.elemNum;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006128:	61bb      	str	r3, [r7, #24]
        //verify if the frame was already received
        if(tmpHeader.hash == line->lastRxHash){
 800612a:	8afa      	ldrh	r2, [r7, #22]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8006132:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006136:	429a      	cmp	r2, r3
 8006138:	d102      	bne.n	8006140 <receiveFrameAndAck+0x7c>
            len=0; 
 800613a:	2300      	movs	r3, #0
 800613c:	61bb      	str	r3, [r7, #24]
 800613e:	e018      	b.n	8006172 <receiveFrameAndAck+0xae>
        }else{
            if(rxFrame!=NULL){
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d015      	beq.n	8006172 <receiveFrameAndAck+0xae>
                //pushing it on buffer (if enough space)
                if((rxFrame->buffLen-rxFrame->elemNum)>=len){
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	685a      	ldr	r2, [r3, #4]
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	429a      	cmp	r2, r3
 8006154:	d80b      	bhi.n	800616e <receiveFrameAndAck+0xaa>
                    cBuffPushPull(rxFrame, &line->tmpBuff, len, 1,0);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f503 5100 	add.w	r1, r3, #8192	; 0x2000
 800615c:	3124      	adds	r1, #36	; 0x24
 800615e:	2300      	movs	r3, #0
 8006160:	9300      	str	r3, [sp, #0]
 8006162:	2301      	movs	r3, #1
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	68b8      	ldr	r0, [r7, #8]
 8006168:	f7fc feeb 	bl	8002f42 <cBuffPushPull>
 800616c:	e001      	b.n	8006172 <receiveFrameAndAck+0xae>
                }else sendAck=0;
 800616e:	2300      	movs	r3, #0
 8006170:	77fb      	strb	r3, [r7, #31]
            }
        }

        //send ack back if needed (if ack sending fails it's considered as lost on the line, the frame is received anyway)
        if(tmpHeader.ackWanted && sendAck){ 
 8006172:	7d7b      	ldrb	r3, [r7, #21]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d012      	beq.n	800619e <receiveFrameAndAck+0xda>
 8006178:	7ffb      	ldrb	r3, [r7, #31]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00f      	beq.n	800619e <receiveFrameAndAck+0xda>
            sendFrame(line, FRMCODE_ACK, 0, tmpHeader.hash,NULL,0);
 800617e:	8afb      	ldrh	r3, [r7, #22]
 8006180:	2200      	movs	r2, #0
 8006182:	9201      	str	r2, [sp, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	9200      	str	r2, [sp, #0]
 8006188:	2200      	movs	r2, #0
 800618a:	2101      	movs	r1, #1
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f7ff fe27 	bl	8005de0 <sendFrame>
            //saving last acknowledged hash
            line->lastRxHash=tmpHeader.hash;
 8006192:	8afa      	ldrh	r2, [r7, #22]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800619a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        }

        return len;
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	e000      	b.n	80061a4 <receiveFrameAndAck+0xe0>
    }

    return 0;
 80061a2:	2300      	movs	r3, #0

}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3720      	adds	r7, #32
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <receiveAck>:

//tries receiving a single ack with the given hash
//to be called multiple times to scan the whole buffer
uint8_t receiveAck(serial_line_handle* line, uint16_t hash){
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	460b      	mov	r3, r1
 80061b6:	807b      	strh	r3, [r7, #2]
    if(line==NULL || line->rxFunc==NULL) return 0;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <receiveAck+0x1a>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <receiveAck+0x1e>
 80061c6:	2300      	movs	r3, #0
 80061c8:	e020      	b.n	800620c <receiveAck+0x60>

    if(receiveFrame(line,FRMCODE_ACK,NULL)){
 80061ca:	2200      	movs	r2, #0
 80061cc:	2101      	movs	r1, #1
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7ff fe86 	bl	8005ee0 <receiveFrame>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d017      	beq.n	800620a <receiveAck+0x5e>
        //get header
        frameHeader tmpHeader;
        cBuffPull(&line->tmpBuff,(uint8_t *)&tmpHeader,sizeof(frameHeader),0);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 80061e0:	3024      	adds	r0, #36	; 0x24
 80061e2:	f107 010c 	add.w	r1, r7, #12
 80061e6:	2300      	movs	r3, #0
 80061e8:	2204      	movs	r2, #4
 80061ea:	f7fc fce3 	bl	8002bb4 <cBuffPull>
        //host ordering header
        tmpHeader.hash=netToNum16((uint8_t*)&tmpHeader.hash);
 80061ee:	f107 030c 	add.w	r3, r7, #12
 80061f2:	3302      	adds	r3, #2
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7ff fbf6 	bl	80059e6 <netToNum16>
 80061fa:	4603      	mov	r3, r0
 80061fc:	81fb      	strh	r3, [r7, #14]
        //check if hash correct
        if(tmpHeader.hash == hash) return 1;
 80061fe:	89fb      	ldrh	r3, [r7, #14]
 8006200:	887a      	ldrh	r2, [r7, #2]
 8006202:	429a      	cmp	r2, r3
 8006204:	d101      	bne.n	800620a <receiveAck+0x5e>
 8006206:	2301      	movs	r3, #1
 8006208:	e000      	b.n	800620c <receiveAck+0x60>
    }

    return 0;
 800620a:	2300      	movs	r3, #0

}
 800620c:	4618      	mov	r0, r3
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <receiveInQueueAndAck>:

#ifdef SDL_ANTILOCK_DEPTH
//receives frames placing them inside anti lock queue (and eventually responding with an ack)
//returns 0 in case of failure, length of frame otherwise
uint32_t receiveInQueueAndAck(serial_line_handle* line, uint8_t frameCode, circular_buffer_handle* remCodes){
 8006214:	b580      	push	{r7, lr}
 8006216:	b086      	sub	sp, #24
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	460b      	mov	r3, r1
 800621e:	607a      	str	r2, [r7, #4]
 8006220:	72fb      	strb	r3, [r7, #11]
    if(line==NULL || line->rxFunc==NULL) return 0;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d003      	beq.n	8006230 <receiveInQueueAndAck+0x1c>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d101      	bne.n	8006234 <receiveInQueueAndAck+0x20>
 8006230:	2300      	movs	r3, #0
 8006232:	e024      	b.n	800627e <receiveInQueueAndAck+0x6a>

    //check if there's space in antiLockQueue
    if(line->alockQueue.elemNum==line->alockQueue.buffLen) return 0;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f503 4310 	add.w	r3, r3, #36864	; 0x9000
 800623a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f503 4310 	add.w	r3, r3, #36864	; 0x9000
 8006242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006244:	429a      	cmp	r2, r3
 8006246:	d101      	bne.n	800624c <receiveInQueueAndAck+0x38>
 8006248:	2300      	movs	r3, #0
 800624a:	e018      	b.n	800627e <receiveInQueueAndAck+0x6a>

    //otherwise try receiving a frame
    uint32_t len=receiveFrameAndAck(line,&line->alockBuff, frameCode, remCodes);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f503 4180 	add.w	r1, r3, #16384	; 0x4000
 8006252:	314c      	adds	r1, #76	; 0x4c
 8006254:	7afa      	ldrb	r2, [r7, #11]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f7ff ff33 	bl	80060c4 <receiveFrameAndAck>
 800625e:	4603      	mov	r3, r0
 8006260:	617b      	str	r3, [r7, #20]

    //if frame received
    if(len){
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d009      	beq.n	800627c <receiveInQueueAndAck+0x68>
        cBuffPush(&line->alockQueue,(uint8_t*)&len,sizeof(line->tmpBuff.elemNum),1);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f503 4010 	add.w	r0, r3, #36864	; 0x9000
 800626e:	305c      	adds	r0, #92	; 0x5c
 8006270:	f107 0114 	add.w	r1, r7, #20
 8006274:	2301      	movs	r3, #1
 8006276:	2204      	movs	r2, #4
 8006278:	f7fc fbf3 	bl	8002a62 <cBuffPush>
    }

    return len;
 800627c:	697b      	ldr	r3, [r7, #20]
}
 800627e:	4618      	mov	r0, r3
 8006280:	3718      	adds	r7, #24
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <readFromQueue>:

//reads a frame from anti lock queue
//returns length of frame, otherwise 0
//places frame inside rxFrame (if not null), only if there's enough space
uint32_t readFromQueue(serial_line_handle* line, circular_buffer_handle* rxFrame){
 8006286:	b580      	push	{r7, lr}
 8006288:	b086      	sub	sp, #24
 800628a:	af02      	add	r7, sp, #8
 800628c:	6078      	str	r0, [r7, #4]
 800628e:	6039      	str	r1, [r7, #0]
    if(line==NULL) return 0;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d101      	bne.n	800629a <readFromQueue+0x14>
 8006296:	2300      	movs	r3, #0
 8006298:	e030      	b.n	80062fc <readFromQueue+0x76>

    //check if there are frames in queue
    uint32_t frameLen=0;
 800629a:	2300      	movs	r3, #0
 800629c:	60bb      	str	r3, [r7, #8]
    cBuffPull(&line->alockQueue,(uint8_t*)&frameLen,sizeof(frameLen),0);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f503 4010 	add.w	r0, r3, #36864	; 0x9000
 80062a4:	305c      	adds	r0, #92	; 0x5c
 80062a6:	f107 0108 	add.w	r1, r7, #8
 80062aa:	2300      	movs	r3, #0
 80062ac:	2204      	movs	r2, #4
 80062ae:	f7fc fc81 	bl	8002bb4 <cBuffPull>

    //read frame from queue
    if(rxFrame!=NULL){
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d020      	beq.n	80062fa <readFromQueue+0x74>
        //pushing it on buffer (if enough space)
        uint32_t len=frameLen;
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	60fb      	str	r3, [r7, #12]
        if((rxFrame->buffLen-rxFrame->elemNum)>=len){
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	685a      	ldr	r2, [r3, #4]
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d80b      	bhi.n	80062e4 <readFromQueue+0x5e>
            cBuffPushPull(rxFrame, &line->alockBuff, len, 1,0);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f503 4180 	add.w	r1, r3, #16384	; 0x4000
 80062d2:	314c      	adds	r1, #76	; 0x4c
 80062d4:	2300      	movs	r3, #0
 80062d6:	9300      	str	r3, [sp, #0]
 80062d8:	2301      	movs	r3, #1
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	6838      	ldr	r0, [r7, #0]
 80062de:	f7fc fe30 	bl	8002f42 <cBuffPushPull>
 80062e2:	e00a      	b.n	80062fa <readFromQueue+0x74>
        }else{
            //otherwise just discard the frame
            cBuffPull(&line->alockBuff,NULL,len,0);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f503 4080 	add.w	r0, r3, #16384	; 0x4000
 80062ea:	304c      	adds	r0, #76	; 0x4c
 80062ec:	2300      	movs	r3, #0
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	2100      	movs	r1, #0
 80062f2:	f7fc fc5f 	bl	8002bb4 <cBuffPull>
            return 0;
 80062f6:	2300      	movs	r3, #0
 80062f8:	e000      	b.n	80062fc <readFromQueue+0x76>
        }
    }

    return frameLen;
 80062fa:	68bb      	ldr	r3, [r7, #8]
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3710      	adds	r7, #16
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}

08006304 <sdlInitLine>:
#endif

// SIMPLE DATA LINK FUNCTIONS -------------------------------------------------
void sdlInitLine(serial_line_handle* line, uint8_t (*txFunc)(uint8_t byte), uint8_t (*rxFunc)(uint8_t* byte), uint32_t timeout, uint32_t retries){
 8006304:	b580      	push	{r7, lr}
 8006306:	b084      	sub	sp, #16
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	607a      	str	r2, [r7, #4]
 8006310:	603b      	str	r3, [r7, #0]
    if(line==NULL) return;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d049      	beq.n	80063ac <sdlInitLine+0xa8>

    line->txFunc=txFunc;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	601a      	str	r2, [r3, #0]
    line->rxFunc=rxFunc;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	605a      	str	r2, [r3, #4]
    cBuffInit(&line->rxBuff,line->rxBuffArray,sizeof(line->rxBuffArray),0);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f103 0008 	add.w	r0, r3, #8
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f103 0118 	add.w	r1, r3, #24
 8006330:	2300      	movs	r3, #0
 8006332:	f242 020c 	movw	r2, #8204	; 0x200c
 8006336:	f7fc fb15 	bl	8002964 <cBuffInit>
    line->timeout=timeout;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8006340:	461a      	mov	r2, r3
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	6413      	str	r3, [r2, #64]	; 0x40
    line->retries=retries;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800634c:	461a      	mov	r2, r3
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	6453      	str	r3, [r2, #68]	; 0x44
    line->lastRxHash=0;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8006358:	2200      	movs	r2, #0
 800635a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    cBuffInit(&line->tmpBuff,line->tmpBuffArray,sizeof(line->tmpBuffArray),0);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
 8006364:	3024      	adds	r0, #36	; 0x24
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f503 5100 	add.w	r1, r3, #8192	; 0x2000
 800636c:	3134      	adds	r1, #52	; 0x34
 800636e:	2300      	movs	r3, #0
 8006370:	f242 020c 	movw	r2, #8204	; 0x200c
 8006374:	f7fc faf6 	bl	8002964 <cBuffInit>

#ifdef SDL_ANTILOCK_DEPTH
    cBuffInit(&line->alockBuff,line->alockBuffArray,sizeof(line->alockBuffArray),0);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f503 4080 	add.w	r0, r3, #16384	; 0x4000
 800637e:	304c      	adds	r0, #76	; 0x4c
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f503 4180 	add.w	r1, r3, #16384	; 0x4000
 8006386:	315c      	adds	r1, #92	; 0x5c
 8006388:	2300      	movs	r3, #0
 800638a:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
 800638e:	f7fc fae9 	bl	8002964 <cBuffInit>
    cBuffInit(&line->alockQueue,line->alockQueueArray,sizeof(line->alockQueueArray),0);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f503 4010 	add.w	r0, r3, #36864	; 0x9000
 8006398:	305c      	adds	r0, #92	; 0x5c
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f503 4110 	add.w	r1, r3, #36864	; 0x9000
 80063a0:	316c      	adds	r1, #108	; 0x6c
 80063a2:	2300      	movs	r3, #0
 80063a4:	2214      	movs	r2, #20
 80063a6:	f7fc fadd 	bl	8002964 <cBuffInit>
 80063aa:	e000      	b.n	80063ae <sdlInitLine+0xaa>
    if(line==NULL) return;
 80063ac:	bf00      	nop
#endif
}
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <sdlSend>:

uint8_t sdlSend(serial_line_handle* line, uint8_t* buff, uint32_t len, uint8_t ackWanted){
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08a      	sub	sp, #40	; 0x28
 80063b8:	af02      	add	r7, sp, #8
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
 80063c0:	70fb      	strb	r3, [r7, #3]
    if(line==NULL || line->txFunc==NULL || buff==NULL || len==0) return 0;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d009      	beq.n	80063dc <sdlSend+0x28>
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d005      	beq.n	80063dc <sdlSend+0x28>
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d002      	beq.n	80063dc <sdlSend+0x28>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d101      	bne.n	80063e0 <sdlSend+0x2c>
 80063dc:	2300      	movs	r3, #0
 80063de:	e04a      	b.n	8006476 <sdlSend+0xc2>

    if(len>SDL_MAX_PAY_LEN) return 0;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063e6:	d901      	bls.n	80063ec <sdlSend+0x38>
 80063e8:	2300      	movs	r3, #0
 80063ea:	e044      	b.n	8006476 <sdlSend+0xc2>

    //generating hash
    uint16_t hash=computeHash(buff,len);
 80063ec:	6879      	ldr	r1, [r7, #4]
 80063ee:	68b8      	ldr	r0, [r7, #8]
 80063f0:	f7ff fc5e 	bl	8005cb0 <computeHash>
 80063f4:	4603      	mov	r3, r0
 80063f6:	837b      	strh	r3, [r7, #26]

    //try sending frame
    uint32_t retryNum=0;
 80063f8:	2300      	movs	r3, #0
 80063fa:	61fb      	str	r3, [r7, #28]
    do{
        retryNum++;
 80063fc:	69fb      	ldr	r3, [r7, #28]
 80063fe:	3301      	adds	r3, #1
 8006400:	61fb      	str	r3, [r7, #28]
        
        //send data
        if(!sendFrame(line,FRMCODE_DATA,ackWanted,hash,buff,len)) continue;
 8006402:	8b79      	ldrh	r1, [r7, #26]
 8006404:	78fa      	ldrb	r2, [r7, #3]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	9301      	str	r3, [sp, #4]
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	460b      	mov	r3, r1
 8006410:	2100      	movs	r1, #0
 8006412:	68f8      	ldr	r0, [r7, #12]
 8006414:	f7ff fce4 	bl	8005de0 <sendFrame>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d022      	beq.n	8006464 <sdlSend+0xb0>

        if(!ackWanted) return 1;
 800641e:	78fb      	ldrb	r3, [r7, #3]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d101      	bne.n	8006428 <sdlSend+0x74>
 8006424:	2301      	movs	r3, #1
 8006426:	e026      	b.n	8006476 <sdlSend+0xc2>
#ifdef SDL_DEBUG
        __sdlTestSendCallback(line);
#endif

        //saving starting tick for timeout
        uint32_t startTick=sdlTimeTick();
 8006428:	f7fd f9cc 	bl	80037c4 <sdlTimeTick>
 800642c:	6178      	str	r0, [r7, #20]
        do{
            if(receiveAck(line,hash)) return 1;
 800642e:	8b7b      	ldrh	r3, [r7, #26]
 8006430:	4619      	mov	r1, r3
 8006432:	68f8      	ldr	r0, [r7, #12]
 8006434:	f7ff feba 	bl	80061ac <receiveAck>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d001      	beq.n	8006442 <sdlSend+0x8e>
 800643e:	2301      	movs	r3, #1
 8006440:	e019      	b.n	8006476 <sdlSend+0xc2>

#ifdef SDL_ANTILOCK_DEPTH
        //if anti lock active, fill the queue while waiting
        receiveInQueueAndAck(line,FRMCODE_DATA,NULL);
 8006442:	2200      	movs	r2, #0
 8006444:	2100      	movs	r1, #0
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	f7ff fee4 	bl	8006214 <receiveInQueueAndAck>
#endif
        }while((sdlTimeTick()-startTick)<=line->timeout);
 800644c:	f7fd f9ba 	bl	80037c4 <sdlTimeTick>
 8006450:	4602      	mov	r2, r0
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	1ad2      	subs	r2, r2, r3
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800645c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645e:	429a      	cmp	r2, r3
 8006460:	d9e5      	bls.n	800642e <sdlSend+0x7a>
 8006462:	e000      	b.n	8006466 <sdlSend+0xb2>
        if(!sendFrame(line,FRMCODE_DATA,ackWanted,hash,buff,len)) continue;
 8006464:	bf00      	nop

    }while(retryNum<=line->retries);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800646c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800646e:	69fa      	ldr	r2, [r7, #28]
 8006470:	429a      	cmp	r2, r3
 8006472:	d9c3      	bls.n	80063fc <sdlSend+0x48>

    return 0;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3720      	adds	r7, #32
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}

0800647e <sdlReceive>:

uint32_t sdlReceive(serial_line_handle* line, uint8_t* buff, uint32_t len){
 800647e:	b580      	push	{r7, lr}
 8006480:	b08e      	sub	sp, #56	; 0x38
 8006482:	af00      	add	r7, sp, #0
 8006484:	60f8      	str	r0, [r7, #12]
 8006486:	60b9      	str	r1, [r7, #8]
 8006488:	607a      	str	r2, [r7, #4]
    if(line==NULL || line->rxFunc==NULL) return 0;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d003      	beq.n	8006498 <sdlReceive+0x1a>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d101      	bne.n	800649c <sdlReceive+0x1e>
 8006498:	2300      	movs	r3, #0
 800649a:	e029      	b.n	80064f0 <sdlReceive+0x72>

    uint32_t retVal=0;
 800649c:	2300      	movs	r3, #0
 800649e:	637b      	str	r3, [r7, #52]	; 0x34

    //temporary cBuffer
    circular_buffer_handle dummyHandle;
    cBuffInit(&dummyHandle, buff, len,0);
 80064a0:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80064a4:	2300      	movs	r3, #0
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	68b9      	ldr	r1, [r7, #8]
 80064aa:	f7fc fa5b 	bl	8002964 <cBuffInit>

#ifdef SDL_ANTILOCK_DEPTH
    //try reading from queue
    retVal=readFromQueue(line, &dummyHandle);
 80064ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064b2:	4619      	mov	r1, r3
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f7ff fee6 	bl	8006286 <readFromQueue>
 80064ba:	6378      	str	r0, [r7, #52]	; 0x34
    if(retVal) return retVal;
 80064bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d001      	beq.n	80064c6 <sdlReceive+0x48>
 80064c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064c4:	e014      	b.n	80064f0 <sdlReceive+0x72>
#endif

    //otherwise try receiving a fresh frame
    uint8_t remCode[]={FRMCODE_ACK}; //we remove old acks from buffer
 80064c6:	2301      	movs	r3, #1
 80064c8:	f887 3020 	strb.w	r3, [r7, #32]
    circular_buffer_handle remCodes;
    cBuffInit(&remCodes,remCode,sizeof(remCode),sizeof(remCode));
 80064cc:	f107 0120 	add.w	r1, r7, #32
 80064d0:	f107 0010 	add.w	r0, r7, #16
 80064d4:	2301      	movs	r3, #1
 80064d6:	2201      	movs	r2, #1
 80064d8:	f7fc fa44 	bl	8002964 <cBuffInit>
    retVal=receiveFrameAndAck(line,&dummyHandle,FRMCODE_DATA,&remCodes);
 80064dc:	f107 0310 	add.w	r3, r7, #16
 80064e0:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80064e4:	2200      	movs	r2, #0
 80064e6:	68f8      	ldr	r0, [r7, #12]
 80064e8:	f7ff fdec 	bl	80060c4 <receiveFrameAndAck>
 80064ec:	6378      	str	r0, [r7, #52]	; 0x34

    return retVal;
 80064ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3738      	adds	r7, #56	; 0x38
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80064fc:	4b1b      	ldr	r3, [pc, #108]	; (800656c <MX_SPI2_Init+0x74>)
 80064fe:	4a1c      	ldr	r2, [pc, #112]	; (8006570 <MX_SPI2_Init+0x78>)
 8006500:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006502:	4b1a      	ldr	r3, [pc, #104]	; (800656c <MX_SPI2_Init+0x74>)
 8006504:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006508:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800650a:	4b18      	ldr	r3, [pc, #96]	; (800656c <MX_SPI2_Init+0x74>)
 800650c:	2200      	movs	r2, #0
 800650e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006510:	4b16      	ldr	r3, [pc, #88]	; (800656c <MX_SPI2_Init+0x74>)
 8006512:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006516:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006518:	4b14      	ldr	r3, [pc, #80]	; (800656c <MX_SPI2_Init+0x74>)
 800651a:	2200      	movs	r2, #0
 800651c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800651e:	4b13      	ldr	r3, [pc, #76]	; (800656c <MX_SPI2_Init+0x74>)
 8006520:	2200      	movs	r2, #0
 8006522:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006524:	4b11      	ldr	r3, [pc, #68]	; (800656c <MX_SPI2_Init+0x74>)
 8006526:	f44f 7200 	mov.w	r2, #512	; 0x200
 800652a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800652c:	4b0f      	ldr	r3, [pc, #60]	; (800656c <MX_SPI2_Init+0x74>)
 800652e:	2220      	movs	r2, #32
 8006530:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006532:	4b0e      	ldr	r3, [pc, #56]	; (800656c <MX_SPI2_Init+0x74>)
 8006534:	2200      	movs	r2, #0
 8006536:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006538:	4b0c      	ldr	r3, [pc, #48]	; (800656c <MX_SPI2_Init+0x74>)
 800653a:	2200      	movs	r2, #0
 800653c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800653e:	4b0b      	ldr	r3, [pc, #44]	; (800656c <MX_SPI2_Init+0x74>)
 8006540:	2200      	movs	r2, #0
 8006542:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8006544:	4b09      	ldr	r3, [pc, #36]	; (800656c <MX_SPI2_Init+0x74>)
 8006546:	2207      	movs	r2, #7
 8006548:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800654a:	4b08      	ldr	r3, [pc, #32]	; (800656c <MX_SPI2_Init+0x74>)
 800654c:	2200      	movs	r2, #0
 800654e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006550:	4b06      	ldr	r3, [pc, #24]	; (800656c <MX_SPI2_Init+0x74>)
 8006552:	2208      	movs	r2, #8
 8006554:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006556:	4805      	ldr	r0, [pc, #20]	; (800656c <MX_SPI2_Init+0x74>)
 8006558:	f004 f8ec 	bl	800a734 <HAL_SPI_Init>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d001      	beq.n	8006566 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8006562:	f7fe fa31 	bl	80049c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006566:	bf00      	nop
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	200261b4 	.word	0x200261b4
 8006570:	40003800 	.word	0x40003800

08006574 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b08a      	sub	sp, #40	; 0x28
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800657c:	f107 0314 	add.w	r3, r7, #20
 8006580:	2200      	movs	r2, #0
 8006582:	601a      	str	r2, [r3, #0]
 8006584:	605a      	str	r2, [r3, #4]
 8006586:	609a      	str	r2, [r3, #8]
 8006588:	60da      	str	r2, [r3, #12]
 800658a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a17      	ldr	r2, [pc, #92]	; (80065f0 <HAL_SPI_MspInit+0x7c>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d128      	bne.n	80065e8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006596:	4b17      	ldr	r3, [pc, #92]	; (80065f4 <HAL_SPI_MspInit+0x80>)
 8006598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800659a:	4a16      	ldr	r2, [pc, #88]	; (80065f4 <HAL_SPI_MspInit+0x80>)
 800659c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80065a0:	6593      	str	r3, [r2, #88]	; 0x58
 80065a2:	4b14      	ldr	r3, [pc, #80]	; (80065f4 <HAL_SPI_MspInit+0x80>)
 80065a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065aa:	613b      	str	r3, [r7, #16]
 80065ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065ae:	4b11      	ldr	r3, [pc, #68]	; (80065f4 <HAL_SPI_MspInit+0x80>)
 80065b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065b2:	4a10      	ldr	r2, [pc, #64]	; (80065f4 <HAL_SPI_MspInit+0x80>)
 80065b4:	f043 0302 	orr.w	r3, r3, #2
 80065b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80065ba:	4b0e      	ldr	r3, [pc, #56]	; (80065f4 <HAL_SPI_MspInit+0x80>)
 80065bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	60fb      	str	r3, [r7, #12]
 80065c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80065c6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80065ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065cc:	2302      	movs	r3, #2
 80065ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065d0:	2300      	movs	r3, #0
 80065d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80065d4:	2303      	movs	r3, #3
 80065d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80065d8:	2305      	movs	r3, #5
 80065da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065dc:	f107 0314 	add.w	r3, r7, #20
 80065e0:	4619      	mov	r1, r3
 80065e2:	4805      	ldr	r0, [pc, #20]	; (80065f8 <HAL_SPI_MspInit+0x84>)
 80065e4:	f002 fce8 	bl	8008fb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80065e8:	bf00      	nop
 80065ea:	3728      	adds	r7, #40	; 0x28
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	40003800 	.word	0x40003800
 80065f4:	40021000 	.word	0x40021000
 80065f8:	48000400 	.word	0x48000400

080065fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006602:	4b11      	ldr	r3, [pc, #68]	; (8006648 <HAL_MspInit+0x4c>)
 8006604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006606:	4a10      	ldr	r2, [pc, #64]	; (8006648 <HAL_MspInit+0x4c>)
 8006608:	f043 0301 	orr.w	r3, r3, #1
 800660c:	6613      	str	r3, [r2, #96]	; 0x60
 800660e:	4b0e      	ldr	r3, [pc, #56]	; (8006648 <HAL_MspInit+0x4c>)
 8006610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	607b      	str	r3, [r7, #4]
 8006618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800661a:	4b0b      	ldr	r3, [pc, #44]	; (8006648 <HAL_MspInit+0x4c>)
 800661c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800661e:	4a0a      	ldr	r2, [pc, #40]	; (8006648 <HAL_MspInit+0x4c>)
 8006620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006624:	6593      	str	r3, [r2, #88]	; 0x58
 8006626:	4b08      	ldr	r3, [pc, #32]	; (8006648 <HAL_MspInit+0x4c>)
 8006628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800662a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800662e:	603b      	str	r3, [r7, #0]
 8006630:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006632:	2200      	movs	r2, #0
 8006634:	210f      	movs	r1, #15
 8006636:	f06f 0001 	mvn.w	r0, #1
 800663a:	f002 fc13 	bl	8008e64 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800663e:	bf00      	nop
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	40021000 	.word	0x40021000

0800664c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b08e      	sub	sp, #56	; 0x38
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8006654:	2300      	movs	r3, #0
 8006656:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800665a:	4b34      	ldr	r3, [pc, #208]	; (800672c <HAL_InitTick+0xe0>)
 800665c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800665e:	4a33      	ldr	r2, [pc, #204]	; (800672c <HAL_InitTick+0xe0>)
 8006660:	f043 0310 	orr.w	r3, r3, #16
 8006664:	6593      	str	r3, [r2, #88]	; 0x58
 8006666:	4b31      	ldr	r3, [pc, #196]	; (800672c <HAL_InitTick+0xe0>)
 8006668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800666a:	f003 0310 	and.w	r3, r3, #16
 800666e:	60fb      	str	r3, [r7, #12]
 8006670:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006672:	f107 0210 	add.w	r2, r7, #16
 8006676:	f107 0314 	add.w	r3, r7, #20
 800667a:	4611      	mov	r1, r2
 800667c:	4618      	mov	r0, r3
 800667e:	f003 fc69 	bl	8009f54 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8006682:	6a3b      	ldr	r3, [r7, #32]
 8006684:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8006686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006688:	2b00      	cmp	r3, #0
 800668a:	d103      	bne.n	8006694 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800668c:	f003 fc36 	bl	8009efc <HAL_RCC_GetPCLK1Freq>
 8006690:	6378      	str	r0, [r7, #52]	; 0x34
 8006692:	e004      	b.n	800669e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8006694:	f003 fc32 	bl	8009efc <HAL_RCC_GetPCLK1Freq>
 8006698:	4603      	mov	r3, r0
 800669a:	005b      	lsls	r3, r3, #1
 800669c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800669e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066a0:	4a23      	ldr	r2, [pc, #140]	; (8006730 <HAL_InitTick+0xe4>)
 80066a2:	fba2 2303 	umull	r2, r3, r2, r3
 80066a6:	0c9b      	lsrs	r3, r3, #18
 80066a8:	3b01      	subs	r3, #1
 80066aa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80066ac:	4b21      	ldr	r3, [pc, #132]	; (8006734 <HAL_InitTick+0xe8>)
 80066ae:	4a22      	ldr	r2, [pc, #136]	; (8006738 <HAL_InitTick+0xec>)
 80066b0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80066b2:	4b20      	ldr	r3, [pc, #128]	; (8006734 <HAL_InitTick+0xe8>)
 80066b4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80066b8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80066ba:	4a1e      	ldr	r2, [pc, #120]	; (8006734 <HAL_InitTick+0xe8>)
 80066bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066be:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80066c0:	4b1c      	ldr	r3, [pc, #112]	; (8006734 <HAL_InitTick+0xe8>)
 80066c2:	2200      	movs	r2, #0
 80066c4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066c6:	4b1b      	ldr	r3, [pc, #108]	; (8006734 <HAL_InitTick+0xe8>)
 80066c8:	2200      	movs	r2, #0
 80066ca:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80066cc:	4b19      	ldr	r3, [pc, #100]	; (8006734 <HAL_InitTick+0xe8>)
 80066ce:	2200      	movs	r2, #0
 80066d0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80066d2:	4818      	ldr	r0, [pc, #96]	; (8006734 <HAL_InitTick+0xe8>)
 80066d4:	f004 ff3e 	bl	800b554 <HAL_TIM_Base_Init>
 80066d8:	4603      	mov	r3, r0
 80066da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80066de:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d11b      	bne.n	800671e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80066e6:	4813      	ldr	r0, [pc, #76]	; (8006734 <HAL_InitTick+0xe8>)
 80066e8:	f004 ff8c 	bl	800b604 <HAL_TIM_Base_Start_IT>
 80066ec:	4603      	mov	r3, r0
 80066ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80066f2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d111      	bne.n	800671e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80066fa:	2036      	movs	r0, #54	; 0x36
 80066fc:	f002 fbce 	bl	8008e9c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b0f      	cmp	r3, #15
 8006704:	d808      	bhi.n	8006718 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8006706:	2200      	movs	r2, #0
 8006708:	6879      	ldr	r1, [r7, #4]
 800670a:	2036      	movs	r0, #54	; 0x36
 800670c:	f002 fbaa 	bl	8008e64 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006710:	4a0a      	ldr	r2, [pc, #40]	; (800673c <HAL_InitTick+0xf0>)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6013      	str	r3, [r2, #0]
 8006716:	e002      	b.n	800671e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800671e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8006722:	4618      	mov	r0, r3
 8006724:	3738      	adds	r7, #56	; 0x38
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	40021000 	.word	0x40021000
 8006730:	431bde83 	.word	0x431bde83
 8006734:	20026218 	.word	0x20026218
 8006738:	40001000 	.word	0x40001000
 800673c:	2000002c 	.word	0x2000002c

08006740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006740:	b480      	push	{r7}
 8006742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006744:	e7fe      	b.n	8006744 <NMI_Handler+0x4>

08006746 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006746:	b480      	push	{r7}
 8006748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800674a:	e7fe      	b.n	800674a <HardFault_Handler+0x4>

0800674c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800674c:	b480      	push	{r7}
 800674e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006750:	e7fe      	b.n	8006750 <MemManage_Handler+0x4>

08006752 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006752:	b480      	push	{r7}
 8006754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006756:	e7fe      	b.n	8006756 <BusFault_Handler+0x4>

08006758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006758:	b480      	push	{r7}
 800675a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800675c:	e7fe      	b.n	800675c <UsageFault_Handler+0x4>

0800675e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800675e:	b480      	push	{r7}
 8006760:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006762:	bf00      	nop
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006770:	4802      	ldr	r0, [pc, #8]	; (800677c <USART1_IRQHandler+0x10>)
 8006772:	f006 fa5b 	bl	800cc2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006776:	bf00      	nop
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	200263d0 	.word	0x200263d0

08006780 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006784:	4802      	ldr	r0, [pc, #8]	; (8006790 <USART2_IRQHandler+0x10>)
 8006786:	f006 fa51 	bl	800cc2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800678a:	bf00      	nop
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20026454 	.word	0x20026454

08006794 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006798:	4802      	ldr	r0, [pc, #8]	; (80067a4 <USART3_IRQHandler+0x10>)
 800679a:	f006 fa47 	bl	800cc2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800679e:	bf00      	nop
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	200264d8 	.word	0x200264d8

080067a8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80067ac:	4802      	ldr	r0, [pc, #8]	; (80067b8 <UART4_IRQHandler+0x10>)
 80067ae:	f006 fa3d 	bl	800cc2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80067b2:	bf00      	nop
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	2002634c 	.word	0x2002634c

080067bc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 underrun error interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80067c0:	4802      	ldr	r0, [pc, #8]	; (80067cc <TIM6_DAC_IRQHandler+0x10>)
 80067c2:	f005 f94b 	bl	800ba5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80067c6:	bf00      	nop
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	bf00      	nop
 80067cc:	20026218 	.word	0x20026218

080067d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80067d0:	b480      	push	{r7}
 80067d2:	af00      	add	r7, sp, #0
	return 1;
 80067d4:	2301      	movs	r3, #1
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <_kill>:

int _kill(int pid, int sig)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80067ea:	f00a f8ad 	bl	8010948 <__errno>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2216      	movs	r2, #22
 80067f2:	601a      	str	r2, [r3, #0]
	return -1;
 80067f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3708      	adds	r7, #8
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <_exit>:

void _exit (int status)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006808:	f04f 31ff 	mov.w	r1, #4294967295
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f7ff ffe7 	bl	80067e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8006812:	e7fe      	b.n	8006812 <_exit+0x12>

08006814 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b086      	sub	sp, #24
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006820:	2300      	movs	r3, #0
 8006822:	617b      	str	r3, [r7, #20]
 8006824:	e00a      	b.n	800683c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006826:	f3af 8000 	nop.w
 800682a:	4601      	mov	r1, r0
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	1c5a      	adds	r2, r3, #1
 8006830:	60ba      	str	r2, [r7, #8]
 8006832:	b2ca      	uxtb	r2, r1
 8006834:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	3301      	adds	r3, #1
 800683a:	617b      	str	r3, [r7, #20]
 800683c:	697a      	ldr	r2, [r7, #20]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	429a      	cmp	r2, r3
 8006842:	dbf0      	blt.n	8006826 <_read+0x12>
	}

return len;
 8006844:	687b      	ldr	r3, [r7, #4]
}
 8006846:	4618      	mov	r0, r3
 8006848:	3718      	adds	r7, #24
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b086      	sub	sp, #24
 8006852:	af00      	add	r7, sp, #0
 8006854:	60f8      	str	r0, [r7, #12]
 8006856:	60b9      	str	r1, [r7, #8]
 8006858:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800685a:	2300      	movs	r3, #0
 800685c:	617b      	str	r3, [r7, #20]
 800685e:	e009      	b.n	8006874 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	1c5a      	adds	r2, r3, #1
 8006864:	60ba      	str	r2, [r7, #8]
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	4618      	mov	r0, r3
 800686a:	f7fc ffb3 	bl	80037d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	3301      	adds	r3, #1
 8006872:	617b      	str	r3, [r7, #20]
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	429a      	cmp	r2, r3
 800687a:	dbf1      	blt.n	8006860 <_write+0x12>
	}
	return len;
 800687c:	687b      	ldr	r3, [r7, #4]
}
 800687e:	4618      	mov	r0, r3
 8006880:	3718      	adds	r7, #24
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}

08006886 <_close>:

int _close(int file)
{
 8006886:	b480      	push	{r7}
 8006888:	b083      	sub	sp, #12
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
	return -1;
 800688e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006892:	4618      	mov	r0, r3
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr

0800689e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800689e:	b480      	push	{r7}
 80068a0:	b083      	sub	sp, #12
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
 80068a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80068ae:	605a      	str	r2, [r3, #4]
	return 0;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <_isatty>:

int _isatty(int file)
{
 80068be:	b480      	push	{r7}
 80068c0:	b083      	sub	sp, #12
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
	return 1;
 80068c6:	2301      	movs	r3, #1
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b085      	sub	sp, #20
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	607a      	str	r2, [r7, #4]
	return 0;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3714      	adds	r7, #20
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
	...

080068f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80068f8:	4a14      	ldr	r2, [pc, #80]	; (800694c <_sbrk+0x5c>)
 80068fa:	4b15      	ldr	r3, [pc, #84]	; (8006950 <_sbrk+0x60>)
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006904:	4b13      	ldr	r3, [pc, #76]	; (8006954 <_sbrk+0x64>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d102      	bne.n	8006912 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800690c:	4b11      	ldr	r3, [pc, #68]	; (8006954 <_sbrk+0x64>)
 800690e:	4a12      	ldr	r2, [pc, #72]	; (8006958 <_sbrk+0x68>)
 8006910:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006912:	4b10      	ldr	r3, [pc, #64]	; (8006954 <_sbrk+0x64>)
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4413      	add	r3, r2
 800691a:	693a      	ldr	r2, [r7, #16]
 800691c:	429a      	cmp	r2, r3
 800691e:	d207      	bcs.n	8006930 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006920:	f00a f812 	bl	8010948 <__errno>
 8006924:	4603      	mov	r3, r0
 8006926:	220c      	movs	r2, #12
 8006928:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800692a:	f04f 33ff 	mov.w	r3, #4294967295
 800692e:	e009      	b.n	8006944 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006930:	4b08      	ldr	r3, [pc, #32]	; (8006954 <_sbrk+0x64>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006936:	4b07      	ldr	r3, [pc, #28]	; (8006954 <_sbrk+0x64>)
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4413      	add	r3, r2
 800693e:	4a05      	ldr	r2, [pc, #20]	; (8006954 <_sbrk+0x64>)
 8006940:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006942:	68fb      	ldr	r3, [r7, #12]
}
 8006944:	4618      	mov	r0, r3
 8006946:	3718      	adds	r7, #24
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}
 800694c:	20028000 	.word	0x20028000
 8006950:	00000400 	.word	0x00000400
 8006954:	20026264 	.word	0x20026264
 8006958:	200267e0 	.word	0x200267e0

0800695c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800695c:	b480      	push	{r7}
 800695e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8006960:	4b06      	ldr	r3, [pc, #24]	; (800697c <SystemInit+0x20>)
 8006962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006966:	4a05      	ldr	r2, [pc, #20]	; (800697c <SystemInit+0x20>)
 8006968:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800696c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8006970:	bf00      	nop
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	e000ed00 	.word	0xe000ed00

08006980 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b09a      	sub	sp, #104	; 0x68
 8006984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006986:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800698a:	2200      	movs	r2, #0
 800698c:	601a      	str	r2, [r3, #0]
 800698e:	605a      	str	r2, [r3, #4]
 8006990:	609a      	str	r2, [r3, #8]
 8006992:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006994:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006998:	2200      	movs	r2, #0
 800699a:	601a      	str	r2, [r3, #0]
 800699c:	605a      	str	r2, [r3, #4]
 800699e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80069a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80069a4:	2200      	movs	r2, #0
 80069a6:	601a      	str	r2, [r3, #0]
 80069a8:	605a      	str	r2, [r3, #4]
 80069aa:	609a      	str	r2, [r3, #8]
 80069ac:	60da      	str	r2, [r3, #12]
 80069ae:	611a      	str	r2, [r3, #16]
 80069b0:	615a      	str	r2, [r3, #20]
 80069b2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80069b4:	1d3b      	adds	r3, r7, #4
 80069b6:	222c      	movs	r2, #44	; 0x2c
 80069b8:	2100      	movs	r1, #0
 80069ba:	4618      	mov	r0, r3
 80069bc:	f00a f80c 	bl	80109d8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80069c0:	4b49      	ldr	r3, [pc, #292]	; (8006ae8 <MX_TIM1_Init+0x168>)
 80069c2:	4a4a      	ldr	r2, [pc, #296]	; (8006aec <MX_TIM1_Init+0x16c>)
 80069c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80069c6:	4b48      	ldr	r3, [pc, #288]	; (8006ae8 <MX_TIM1_Init+0x168>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069cc:	4b46      	ldr	r3, [pc, #280]	; (8006ae8 <MX_TIM1_Init+0x168>)
 80069ce:	2200      	movs	r2, #0
 80069d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 199;
 80069d2:	4b45      	ldr	r3, [pc, #276]	; (8006ae8 <MX_TIM1_Init+0x168>)
 80069d4:	22c7      	movs	r2, #199	; 0xc7
 80069d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80069d8:	4b43      	ldr	r3, [pc, #268]	; (8006ae8 <MX_TIM1_Init+0x168>)
 80069da:	2200      	movs	r2, #0
 80069dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80069de:	4b42      	ldr	r3, [pc, #264]	; (8006ae8 <MX_TIM1_Init+0x168>)
 80069e0:	2200      	movs	r2, #0
 80069e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80069e4:	4b40      	ldr	r3, [pc, #256]	; (8006ae8 <MX_TIM1_Init+0x168>)
 80069e6:	2200      	movs	r2, #0
 80069e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80069ea:	483f      	ldr	r0, [pc, #252]	; (8006ae8 <MX_TIM1_Init+0x168>)
 80069ec:	f004 fdb2 	bl	800b554 <HAL_TIM_Base_Init>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80069f6:	f7fd ffe7 	bl	80049c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80069fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80069fe:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006a00:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006a04:	4619      	mov	r1, r3
 8006a06:	4838      	ldr	r0, [pc, #224]	; (8006ae8 <MX_TIM1_Init+0x168>)
 8006a08:	f005 fa5c 	bl	800bec4 <HAL_TIM_ConfigClockSource>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d001      	beq.n	8006a16 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8006a12:	f7fd ffd9 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006a16:	4834      	ldr	r0, [pc, #208]	; (8006ae8 <MX_TIM1_Init+0x168>)
 8006a18:	f004 fe50 	bl	800b6bc <HAL_TIM_PWM_Init>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d001      	beq.n	8006a26 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8006a22:	f7fd ffd1 	bl	80049c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a26:	2300      	movs	r3, #0
 8006a28:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006a32:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006a36:	4619      	mov	r1, r3
 8006a38:	482b      	ldr	r0, [pc, #172]	; (8006ae8 <MX_TIM1_Init+0x168>)
 8006a3a:	f005 fee1 	bl	800c800 <HAL_TIMEx_MasterConfigSynchronization>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d001      	beq.n	8006a48 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8006a44:	f7fd ffc0 	bl	80049c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006a48:	2360      	movs	r3, #96	; 0x60
 8006a4a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006a50:	2300      	movs	r3, #0
 8006a52:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006a54:	2300      	movs	r3, #0
 8006a56:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006a60:	2300      	movs	r3, #0
 8006a62:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006a64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a68:	2200      	movs	r2, #0
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	481e      	ldr	r0, [pc, #120]	; (8006ae8 <MX_TIM1_Init+0x168>)
 8006a6e:	f005 f915 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d001      	beq.n	8006a7c <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8006a78:	f7fd ffa6 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006a7c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a80:	2204      	movs	r2, #4
 8006a82:	4619      	mov	r1, r3
 8006a84:	4818      	ldr	r0, [pc, #96]	; (8006ae8 <MX_TIM1_Init+0x168>)
 8006a86:	f005 f909 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d001      	beq.n	8006a94 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8006a90:	f7fd ff9a 	bl	80049c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006a94:	2300      	movs	r3, #0
 8006a96:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006aa8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006aac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8006ab6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006aba:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8006abc:	2300      	movs	r3, #0
 8006abe:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006ac4:	1d3b      	adds	r3, r7, #4
 8006ac6:	4619      	mov	r1, r3
 8006ac8:	4807      	ldr	r0, [pc, #28]	; (8006ae8 <MX_TIM1_Init+0x168>)
 8006aca:	f005 ff07 	bl	800c8dc <HAL_TIMEx_ConfigBreakDeadTime>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d001      	beq.n	8006ad8 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8006ad4:	f7fd ff78 	bl	80049c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006ad8:	4803      	ldr	r0, [pc, #12]	; (8006ae8 <MX_TIM1_Init+0x168>)
 8006ada:	f000 f97d 	bl	8006dd8 <HAL_TIM_MspPostInit>

}
 8006ade:	bf00      	nop
 8006ae0:	3768      	adds	r7, #104	; 0x68
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	20026268 	.word	0x20026268
 8006aec:	40012c00 	.word	0x40012c00

08006af0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b08e      	sub	sp, #56	; 0x38
 8006af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006af6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006afa:	2200      	movs	r2, #0
 8006afc:	601a      	str	r2, [r3, #0]
 8006afe:	605a      	str	r2, [r3, #4]
 8006b00:	609a      	str	r2, [r3, #8]
 8006b02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006b04:	f107 031c 	add.w	r3, r7, #28
 8006b08:	2200      	movs	r2, #0
 8006b0a:	601a      	str	r2, [r3, #0]
 8006b0c:	605a      	str	r2, [r3, #4]
 8006b0e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006b10:	463b      	mov	r3, r7
 8006b12:	2200      	movs	r2, #0
 8006b14:	601a      	str	r2, [r3, #0]
 8006b16:	605a      	str	r2, [r3, #4]
 8006b18:	609a      	str	r2, [r3, #8]
 8006b1a:	60da      	str	r2, [r3, #12]
 8006b1c:	611a      	str	r2, [r3, #16]
 8006b1e:	615a      	str	r2, [r3, #20]
 8006b20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006b22:	4b3d      	ldr	r3, [pc, #244]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b24:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006b28:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8006b2a:	4b3b      	ldr	r3, [pc, #236]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b30:	4b39      	ldr	r3, [pc, #228]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 199;
 8006b36:	4b38      	ldr	r3, [pc, #224]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b38:	22c7      	movs	r2, #199	; 0xc7
 8006b3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b3c:	4b36      	ldr	r3, [pc, #216]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b42:	4b35      	ldr	r3, [pc, #212]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006b48:	4833      	ldr	r0, [pc, #204]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b4a:	f004 fd03 	bl	800b554 <HAL_TIM_Base_Init>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d001      	beq.n	8006b58 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8006b54:	f7fd ff38 	bl	80049c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006b58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006b5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006b62:	4619      	mov	r1, r3
 8006b64:	482c      	ldr	r0, [pc, #176]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b66:	f005 f9ad 	bl	800bec4 <HAL_TIM_ConfigClockSource>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d001      	beq.n	8006b74 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8006b70:	f7fd ff2a 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006b74:	4828      	ldr	r0, [pc, #160]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b76:	f004 fda1 	bl	800b6bc <HAL_TIM_PWM_Init>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d001      	beq.n	8006b84 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8006b80:	f7fd ff22 	bl	80049c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b84:	2300      	movs	r3, #0
 8006b86:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006b8c:	f107 031c 	add.w	r3, r7, #28
 8006b90:	4619      	mov	r1, r3
 8006b92:	4821      	ldr	r0, [pc, #132]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006b94:	f005 fe34 	bl	800c800 <HAL_TIMEx_MasterConfigSynchronization>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d001      	beq.n	8006ba2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8006b9e:	f7fd ff13 	bl	80049c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006ba2:	2360      	movs	r3, #96	; 0x60
 8006ba4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006baa:	2300      	movs	r3, #0
 8006bac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006bb2:	463b      	mov	r3, r7
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	4817      	ldr	r0, [pc, #92]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006bba:	f005 f86f 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d001      	beq.n	8006bc8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8006bc4:	f7fd ff00 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006bc8:	463b      	mov	r3, r7
 8006bca:	2204      	movs	r2, #4
 8006bcc:	4619      	mov	r1, r3
 8006bce:	4812      	ldr	r0, [pc, #72]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006bd0:	f005 f864 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8006bda:	f7fd fef5 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006bde:	463b      	mov	r3, r7
 8006be0:	2208      	movs	r2, #8
 8006be2:	4619      	mov	r1, r3
 8006be4:	480c      	ldr	r0, [pc, #48]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006be6:	f005 f859 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d001      	beq.n	8006bf4 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8006bf0:	f7fd feea 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006bf4:	463b      	mov	r3, r7
 8006bf6:	220c      	movs	r2, #12
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	4807      	ldr	r0, [pc, #28]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006bfc:	f005 f84e 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d001      	beq.n	8006c0a <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8006c06:	f7fd fedf 	bl	80049c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8006c0a:	4803      	ldr	r0, [pc, #12]	; (8006c18 <MX_TIM2_Init+0x128>)
 8006c0c:	f000 f8e4 	bl	8006dd8 <HAL_TIM_MspPostInit>

}
 8006c10:	bf00      	nop
 8006c12:	3738      	adds	r7, #56	; 0x38
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	200262b4 	.word	0x200262b4

08006c1c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b08e      	sub	sp, #56	; 0x38
 8006c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006c22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006c26:	2200      	movs	r2, #0
 8006c28:	601a      	str	r2, [r3, #0]
 8006c2a:	605a      	str	r2, [r3, #4]
 8006c2c:	609a      	str	r2, [r3, #8]
 8006c2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006c30:	f107 031c 	add.w	r3, r7, #28
 8006c34:	2200      	movs	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]
 8006c38:	605a      	str	r2, [r3, #4]
 8006c3a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006c3c:	463b      	mov	r3, r7
 8006c3e:	2200      	movs	r2, #0
 8006c40:	601a      	str	r2, [r3, #0]
 8006c42:	605a      	str	r2, [r3, #4]
 8006c44:	609a      	str	r2, [r3, #8]
 8006c46:	60da      	str	r2, [r3, #12]
 8006c48:	611a      	str	r2, [r3, #16]
 8006c4a:	615a      	str	r2, [r3, #20]
 8006c4c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006c4e:	4b3d      	ldr	r3, [pc, #244]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006c50:	4a3d      	ldr	r2, [pc, #244]	; (8006d48 <MX_TIM3_Init+0x12c>)
 8006c52:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006c54:	4b3b      	ldr	r3, [pc, #236]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006c56:	2200      	movs	r2, #0
 8006c58:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c5a:	4b3a      	ldr	r3, [pc, #232]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8006c60:	4b38      	ldr	r3, [pc, #224]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006c62:	22c7      	movs	r2, #199	; 0xc7
 8006c64:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006c66:	4b37      	ldr	r3, [pc, #220]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006c6c:	4b35      	ldr	r3, [pc, #212]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006c6e:	2200      	movs	r2, #0
 8006c70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006c72:	4834      	ldr	r0, [pc, #208]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006c74:	f004 fc6e 	bl	800b554 <HAL_TIM_Base_Init>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d001      	beq.n	8006c82 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8006c7e:	f7fd fea3 	bl	80049c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006c82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c86:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006c88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	482d      	ldr	r0, [pc, #180]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006c90:	f005 f918 	bl	800bec4 <HAL_TIM_ConfigClockSource>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8006c9a:	f7fd fe95 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006c9e:	4829      	ldr	r0, [pc, #164]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006ca0:	f004 fd0c 	bl	800b6bc <HAL_TIM_PWM_Init>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8006caa:	f7fd fe8d 	bl	80049c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006cb6:	f107 031c 	add.w	r3, r7, #28
 8006cba:	4619      	mov	r1, r3
 8006cbc:	4821      	ldr	r0, [pc, #132]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006cbe:	f005 fd9f 	bl	800c800 <HAL_TIMEx_MasterConfigSynchronization>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d001      	beq.n	8006ccc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8006cc8:	f7fd fe7e 	bl	80049c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006ccc:	2360      	movs	r3, #96	; 0x60
 8006cce:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006cdc:	463b      	mov	r3, r7
 8006cde:	2200      	movs	r2, #0
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	4818      	ldr	r0, [pc, #96]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006ce4:	f004 ffda 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d001      	beq.n	8006cf2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8006cee:	f7fd fe6b 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006cf2:	463b      	mov	r3, r7
 8006cf4:	2204      	movs	r2, #4
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	4812      	ldr	r0, [pc, #72]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006cfa:	f004 ffcf 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d001      	beq.n	8006d08 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8006d04:	f7fd fe60 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006d08:	463b      	mov	r3, r7
 8006d0a:	2208      	movs	r2, #8
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	480d      	ldr	r0, [pc, #52]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006d10:	f004 ffc4 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006d14:	4603      	mov	r3, r0
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d001      	beq.n	8006d1e <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8006d1a:	f7fd fe55 	bl	80049c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006d1e:	463b      	mov	r3, r7
 8006d20:	220c      	movs	r2, #12
 8006d22:	4619      	mov	r1, r3
 8006d24:	4807      	ldr	r0, [pc, #28]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006d26:	f004 ffb9 	bl	800bc9c <HAL_TIM_PWM_ConfigChannel>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d001      	beq.n	8006d34 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8006d30:	f7fd fe4a 	bl	80049c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006d34:	4803      	ldr	r0, [pc, #12]	; (8006d44 <MX_TIM3_Init+0x128>)
 8006d36:	f000 f84f 	bl	8006dd8 <HAL_TIM_MspPostInit>

}
 8006d3a:	bf00      	nop
 8006d3c:	3738      	adds	r7, #56	; 0x38
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	20026300 	.word	0x20026300
 8006d48:	40000400 	.word	0x40000400

08006d4c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b087      	sub	sp, #28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a1c      	ldr	r2, [pc, #112]	; (8006dcc <HAL_TIM_Base_MspInit+0x80>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d10c      	bne.n	8006d78 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006d5e:	4b1c      	ldr	r3, [pc, #112]	; (8006dd0 <HAL_TIM_Base_MspInit+0x84>)
 8006d60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d62:	4a1b      	ldr	r2, [pc, #108]	; (8006dd0 <HAL_TIM_Base_MspInit+0x84>)
 8006d64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006d68:	6613      	str	r3, [r2, #96]	; 0x60
 8006d6a:	4b19      	ldr	r3, [pc, #100]	; (8006dd0 <HAL_TIM_Base_MspInit+0x84>)
 8006d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d72:	617b      	str	r3, [r7, #20]
 8006d74:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006d76:	e022      	b.n	8006dbe <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM2)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d80:	d10c      	bne.n	8006d9c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006d82:	4b13      	ldr	r3, [pc, #76]	; (8006dd0 <HAL_TIM_Base_MspInit+0x84>)
 8006d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d86:	4a12      	ldr	r2, [pc, #72]	; (8006dd0 <HAL_TIM_Base_MspInit+0x84>)
 8006d88:	f043 0301 	orr.w	r3, r3, #1
 8006d8c:	6593      	str	r3, [r2, #88]	; 0x58
 8006d8e:	4b10      	ldr	r3, [pc, #64]	; (8006dd0 <HAL_TIM_Base_MspInit+0x84>)
 8006d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d92:	f003 0301 	and.w	r3, r3, #1
 8006d96:	613b      	str	r3, [r7, #16]
 8006d98:	693b      	ldr	r3, [r7, #16]
}
 8006d9a:	e010      	b.n	8006dbe <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a0c      	ldr	r2, [pc, #48]	; (8006dd4 <HAL_TIM_Base_MspInit+0x88>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d10b      	bne.n	8006dbe <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006da6:	4b0a      	ldr	r3, [pc, #40]	; (8006dd0 <HAL_TIM_Base_MspInit+0x84>)
 8006da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006daa:	4a09      	ldr	r2, [pc, #36]	; (8006dd0 <HAL_TIM_Base_MspInit+0x84>)
 8006dac:	f043 0302 	orr.w	r3, r3, #2
 8006db0:	6593      	str	r3, [r2, #88]	; 0x58
 8006db2:	4b07      	ldr	r3, [pc, #28]	; (8006dd0 <HAL_TIM_Base_MspInit+0x84>)
 8006db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006db6:	f003 0302 	and.w	r3, r3, #2
 8006dba:	60fb      	str	r3, [r7, #12]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
}
 8006dbe:	bf00      	nop
 8006dc0:	371c      	adds	r7, #28
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	40012c00 	.word	0x40012c00
 8006dd0:	40021000 	.word	0x40021000
 8006dd4:	40000400 	.word	0x40000400

08006dd8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b08c      	sub	sp, #48	; 0x30
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006de0:	f107 031c 	add.w	r3, r7, #28
 8006de4:	2200      	movs	r2, #0
 8006de6:	601a      	str	r2, [r3, #0]
 8006de8:	605a      	str	r2, [r3, #4]
 8006dea:	609a      	str	r2, [r3, #8]
 8006dec:	60da      	str	r2, [r3, #12]
 8006dee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a52      	ldr	r2, [pc, #328]	; (8006f40 <HAL_TIM_MspPostInit+0x168>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d11e      	bne.n	8006e38 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006dfa:	4b52      	ldr	r3, [pc, #328]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006dfe:	4a51      	ldr	r2, [pc, #324]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006e00:	f043 0301 	orr.w	r3, r3, #1
 8006e04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e06:	4b4f      	ldr	r3, [pc, #316]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e0a:	f003 0301 	and.w	r3, r3, #1
 8006e0e:	61bb      	str	r3, [r7, #24]
 8006e10:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006e12:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e18:	2302      	movs	r3, #2
 8006e1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e20:	2300      	movs	r3, #0
 8006e22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006e24:	2301      	movs	r3, #1
 8006e26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e28:	f107 031c 	add.w	r3, r7, #28
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e32:	f002 f8c1 	bl	8008fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8006e36:	e07e      	b.n	8006f36 <HAL_TIM_MspPostInit+0x15e>
  else if(timHandle->Instance==TIM2)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e40:	d13a      	bne.n	8006eb8 <HAL_TIM_MspPostInit+0xe0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e42:	4b40      	ldr	r3, [pc, #256]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e46:	4a3f      	ldr	r2, [pc, #252]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006e48:	f043 0301 	orr.w	r3, r3, #1
 8006e4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e4e:	4b3d      	ldr	r3, [pc, #244]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	617b      	str	r3, [r7, #20]
 8006e58:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e5a:	4b3a      	ldr	r3, [pc, #232]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e5e:	4a39      	ldr	r2, [pc, #228]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006e60:	f043 0302 	orr.w	r3, r3, #2
 8006e64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e66:	4b37      	ldr	r3, [pc, #220]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e6a:	f003 0302 	and.w	r3, r3, #2
 8006e6e:	613b      	str	r3, [r7, #16]
 8006e70:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006e72:	2303      	movs	r3, #3
 8006e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e76:	2302      	movs	r3, #2
 8006e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006e82:	2301      	movs	r3, #1
 8006e84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e86:	f107 031c 	add.w	r3, r7, #28
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e90:	f002 f892 	bl	8008fb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006e94:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006eaa:	f107 031c 	add.w	r3, r7, #28
 8006eae:	4619      	mov	r1, r3
 8006eb0:	4825      	ldr	r0, [pc, #148]	; (8006f48 <HAL_TIM_MspPostInit+0x170>)
 8006eb2:	f002 f881 	bl	8008fb8 <HAL_GPIO_Init>
}
 8006eb6:	e03e      	b.n	8006f36 <HAL_TIM_MspPostInit+0x15e>
  else if(timHandle->Instance==TIM3)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a23      	ldr	r2, [pc, #140]	; (8006f4c <HAL_TIM_MspPostInit+0x174>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d139      	bne.n	8006f36 <HAL_TIM_MspPostInit+0x15e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ec2:	4b20      	ldr	r3, [pc, #128]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ec6:	4a1f      	ldr	r2, [pc, #124]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006ec8:	f043 0301 	orr.w	r3, r3, #1
 8006ecc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ece:	4b1d      	ldr	r3, [pc, #116]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	60fb      	str	r3, [r7, #12]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006eda:	4b1a      	ldr	r3, [pc, #104]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ede:	4a19      	ldr	r2, [pc, #100]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006ee0:	f043 0304 	orr.w	r3, r3, #4
 8006ee4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ee6:	4b17      	ldr	r3, [pc, #92]	; (8006f44 <HAL_TIM_MspPostInit+0x16c>)
 8006ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eea:	f003 0304 	and.w	r3, r3, #4
 8006eee:	60bb      	str	r3, [r7, #8]
 8006ef0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006ef2:	23c0      	movs	r3, #192	; 0xc0
 8006ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ef6:	2302      	movs	r3, #2
 8006ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006efa:	2300      	movs	r3, #0
 8006efc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006efe:	2300      	movs	r3, #0
 8006f00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006f02:	2302      	movs	r3, #2
 8006f04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f06:	f107 031c 	add.w	r3, r7, #28
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f10:	f002 f852 	bl	8008fb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006f14:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f1a:	2302      	movs	r3, #2
 8006f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f22:	2300      	movs	r3, #0
 8006f24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006f26:	2302      	movs	r3, #2
 8006f28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f2a:	f107 031c 	add.w	r3, r7, #28
 8006f2e:	4619      	mov	r1, r3
 8006f30:	4807      	ldr	r0, [pc, #28]	; (8006f50 <HAL_TIM_MspPostInit+0x178>)
 8006f32:	f002 f841 	bl	8008fb8 <HAL_GPIO_Init>
}
 8006f36:	bf00      	nop
 8006f38:	3730      	adds	r7, #48	; 0x30
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	40012c00 	.word	0x40012c00
 8006f44:	40021000 	.word	0x40021000
 8006f48:	48000400 	.word	0x48000400
 8006f4c:	40000400 	.word	0x40000400
 8006f50:	48000800 	.word	0x48000800

08006f54 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8006f58:	4b14      	ldr	r3, [pc, #80]	; (8006fac <MX_UART4_Init+0x58>)
 8006f5a:	4a15      	ldr	r2, [pc, #84]	; (8006fb0 <MX_UART4_Init+0x5c>)
 8006f5c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8006f5e:	4b13      	ldr	r3, [pc, #76]	; (8006fac <MX_UART4_Init+0x58>)
 8006f60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006f64:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8006f66:	4b11      	ldr	r3, [pc, #68]	; (8006fac <MX_UART4_Init+0x58>)
 8006f68:	2200      	movs	r2, #0
 8006f6a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8006f6c:	4b0f      	ldr	r3, [pc, #60]	; (8006fac <MX_UART4_Init+0x58>)
 8006f6e:	2200      	movs	r2, #0
 8006f70:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8006f72:	4b0e      	ldr	r3, [pc, #56]	; (8006fac <MX_UART4_Init+0x58>)
 8006f74:	2200      	movs	r2, #0
 8006f76:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8006f78:	4b0c      	ldr	r3, [pc, #48]	; (8006fac <MX_UART4_Init+0x58>)
 8006f7a:	220c      	movs	r2, #12
 8006f7c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8006f7e:	4b0b      	ldr	r3, [pc, #44]	; (8006fac <MX_UART4_Init+0x58>)
 8006f80:	f44f 7240 	mov.w	r2, #768	; 0x300
 8006f84:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8006f86:	4b09      	ldr	r3, [pc, #36]	; (8006fac <MX_UART4_Init+0x58>)
 8006f88:	2200      	movs	r2, #0
 8006f8a:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006f8c:	4b07      	ldr	r3, [pc, #28]	; (8006fac <MX_UART4_Init+0x58>)
 8006f8e:	2200      	movs	r2, #0
 8006f90:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006f92:	4b06      	ldr	r3, [pc, #24]	; (8006fac <MX_UART4_Init+0x58>)
 8006f94:	2200      	movs	r2, #0
 8006f96:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8006f98:	4804      	ldr	r0, [pc, #16]	; (8006fac <MX_UART4_Init+0x58>)
 8006f9a:	f005 fd35 	bl	800ca08 <HAL_UART_Init>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d001      	beq.n	8006fa8 <MX_UART4_Init+0x54>
  {
    Error_Handler();
 8006fa4:	f7fd fd10 	bl	80049c8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8006fa8:	bf00      	nop
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	2002634c 	.word	0x2002634c
 8006fb0:	40004c00 	.word	0x40004c00

08006fb4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006fb8:	4b14      	ldr	r3, [pc, #80]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006fba:	4a15      	ldr	r2, [pc, #84]	; (8007010 <MX_USART1_UART_Init+0x5c>)
 8006fbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006fbe:	4b13      	ldr	r3, [pc, #76]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006fc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006fc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006fc6:	4b11      	ldr	r3, [pc, #68]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006fc8:	2200      	movs	r2, #0
 8006fca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006fcc:	4b0f      	ldr	r3, [pc, #60]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006fce:	2200      	movs	r2, #0
 8006fd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006fd2:	4b0e      	ldr	r3, [pc, #56]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006fd8:	4b0c      	ldr	r3, [pc, #48]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006fda:	220c      	movs	r2, #12
 8006fdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006fde:	4b0b      	ldr	r3, [pc, #44]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006fe4:	4b09      	ldr	r3, [pc, #36]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006fea:	4b08      	ldr	r3, [pc, #32]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006ff0:	4b06      	ldr	r3, [pc, #24]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006ff6:	4805      	ldr	r0, [pc, #20]	; (800700c <MX_USART1_UART_Init+0x58>)
 8006ff8:	f005 fd06 	bl	800ca08 <HAL_UART_Init>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d001      	beq.n	8007006 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8007002:	f7fd fce1 	bl	80049c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007006:	bf00      	nop
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	200263d0 	.word	0x200263d0
 8007010:	40013800 	.word	0x40013800

08007014 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007018:	4b14      	ldr	r3, [pc, #80]	; (800706c <MX_USART2_UART_Init+0x58>)
 800701a:	4a15      	ldr	r2, [pc, #84]	; (8007070 <MX_USART2_UART_Init+0x5c>)
 800701c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800701e:	4b13      	ldr	r3, [pc, #76]	; (800706c <MX_USART2_UART_Init+0x58>)
 8007020:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007024:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007026:	4b11      	ldr	r3, [pc, #68]	; (800706c <MX_USART2_UART_Init+0x58>)
 8007028:	2200      	movs	r2, #0
 800702a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800702c:	4b0f      	ldr	r3, [pc, #60]	; (800706c <MX_USART2_UART_Init+0x58>)
 800702e:	2200      	movs	r2, #0
 8007030:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007032:	4b0e      	ldr	r3, [pc, #56]	; (800706c <MX_USART2_UART_Init+0x58>)
 8007034:	2200      	movs	r2, #0
 8007036:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007038:	4b0c      	ldr	r3, [pc, #48]	; (800706c <MX_USART2_UART_Init+0x58>)
 800703a:	220c      	movs	r2, #12
 800703c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800703e:	4b0b      	ldr	r3, [pc, #44]	; (800706c <MX_USART2_UART_Init+0x58>)
 8007040:	2200      	movs	r2, #0
 8007042:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007044:	4b09      	ldr	r3, [pc, #36]	; (800706c <MX_USART2_UART_Init+0x58>)
 8007046:	2200      	movs	r2, #0
 8007048:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800704a:	4b08      	ldr	r3, [pc, #32]	; (800706c <MX_USART2_UART_Init+0x58>)
 800704c:	2200      	movs	r2, #0
 800704e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007050:	4b06      	ldr	r3, [pc, #24]	; (800706c <MX_USART2_UART_Init+0x58>)
 8007052:	2200      	movs	r2, #0
 8007054:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007056:	4805      	ldr	r0, [pc, #20]	; (800706c <MX_USART2_UART_Init+0x58>)
 8007058:	f005 fcd6 	bl	800ca08 <HAL_UART_Init>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d001      	beq.n	8007066 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8007062:	f7fd fcb1 	bl	80049c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007066:	bf00      	nop
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	20026454 	.word	0x20026454
 8007070:	40004400 	.word	0x40004400

08007074 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8007078:	4b14      	ldr	r3, [pc, #80]	; (80070cc <MX_USART3_UART_Init+0x58>)
 800707a:	4a15      	ldr	r2, [pc, #84]	; (80070d0 <MX_USART3_UART_Init+0x5c>)
 800707c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800707e:	4b13      	ldr	r3, [pc, #76]	; (80070cc <MX_USART3_UART_Init+0x58>)
 8007080:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007084:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8007086:	4b11      	ldr	r3, [pc, #68]	; (80070cc <MX_USART3_UART_Init+0x58>)
 8007088:	2200      	movs	r2, #0
 800708a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800708c:	4b0f      	ldr	r3, [pc, #60]	; (80070cc <MX_USART3_UART_Init+0x58>)
 800708e:	2200      	movs	r2, #0
 8007090:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8007092:	4b0e      	ldr	r3, [pc, #56]	; (80070cc <MX_USART3_UART_Init+0x58>)
 8007094:	2200      	movs	r2, #0
 8007096:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007098:	4b0c      	ldr	r3, [pc, #48]	; (80070cc <MX_USART3_UART_Init+0x58>)
 800709a:	220c      	movs	r2, #12
 800709c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800709e:	4b0b      	ldr	r3, [pc, #44]	; (80070cc <MX_USART3_UART_Init+0x58>)
 80070a0:	2200      	movs	r2, #0
 80070a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80070a4:	4b09      	ldr	r3, [pc, #36]	; (80070cc <MX_USART3_UART_Init+0x58>)
 80070a6:	2200      	movs	r2, #0
 80070a8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80070aa:	4b08      	ldr	r3, [pc, #32]	; (80070cc <MX_USART3_UART_Init+0x58>)
 80070ac:	2200      	movs	r2, #0
 80070ae:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80070b0:	4b06      	ldr	r3, [pc, #24]	; (80070cc <MX_USART3_UART_Init+0x58>)
 80070b2:	2200      	movs	r2, #0
 80070b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80070b6:	4805      	ldr	r0, [pc, #20]	; (80070cc <MX_USART3_UART_Init+0x58>)
 80070b8:	f005 fca6 	bl	800ca08 <HAL_UART_Init>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d001      	beq.n	80070c6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80070c2:	f7fd fc81 	bl	80049c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80070c6:	bf00      	nop
 80070c8:	bd80      	pop	{r7, pc}
 80070ca:	bf00      	nop
 80070cc:	200264d8 	.word	0x200264d8
 80070d0:	40004800 	.word	0x40004800

080070d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b0ac      	sub	sp, #176	; 0xb0
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070dc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80070e0:	2200      	movs	r2, #0
 80070e2:	601a      	str	r2, [r3, #0]
 80070e4:	605a      	str	r2, [r3, #4]
 80070e6:	609a      	str	r2, [r3, #8]
 80070e8:	60da      	str	r2, [r3, #12]
 80070ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80070ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80070f0:	2268      	movs	r2, #104	; 0x68
 80070f2:	2100      	movs	r1, #0
 80070f4:	4618      	mov	r0, r3
 80070f6:	f009 fc6f 	bl	80109d8 <memset>
  if(uartHandle->Instance==UART4)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4aa1      	ldr	r2, [pc, #644]	; (8007384 <HAL_UART_MspInit+0x2b0>)
 8007100:	4293      	cmp	r3, r2
 8007102:	f040 8089 	bne.w	8007218 <HAL_UART_MspInit+0x144>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8007106:	2308      	movs	r3, #8
 8007108:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800710a:	2300      	movs	r3, #0
 800710c:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800710e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007112:	4618      	mov	r0, r3
 8007114:	f002 ffb0 	bl	800a078 <HAL_RCCEx_PeriphCLKConfig>
 8007118:	4603      	mov	r3, r0
 800711a:	2b00      	cmp	r3, #0
 800711c:	d001      	beq.n	8007122 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800711e:	f7fd fc53 	bl	80049c8 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8007122:	4b99      	ldr	r3, [pc, #612]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007126:	4a98      	ldr	r2, [pc, #608]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007128:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800712c:	6593      	str	r3, [r2, #88]	; 0x58
 800712e:	4b96      	ldr	r3, [pc, #600]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007132:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007136:	633b      	str	r3, [r7, #48]	; 0x30
 8007138:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800713a:	4b93      	ldr	r3, [pc, #588]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 800713c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800713e:	4a92      	ldr	r2, [pc, #584]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007140:	f043 0301 	orr.w	r3, r3, #1
 8007144:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007146:	4b90      	ldr	r3, [pc, #576]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800714a:	f003 0301 	and.w	r3, r3, #1
 800714e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007152:	4b8d      	ldr	r3, [pc, #564]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007156:	4a8c      	ldr	r2, [pc, #560]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007158:	f043 0304 	orr.w	r3, r3, #4
 800715c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800715e:	4b8a      	ldr	r3, [pc, #552]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007162:	f003 0304 	and.w	r3, r3, #4
 8007166:	62bb      	str	r3, [r7, #40]	; 0x28
 8007168:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800716a:	4b87      	ldr	r3, [pc, #540]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 800716c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800716e:	4a86      	ldr	r2, [pc, #536]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007170:	f043 0302 	orr.w	r3, r3, #2
 8007174:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007176:	4b84      	ldr	r3, [pc, #528]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	627b      	str	r3, [r7, #36]	; 0x24
 8007180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    PA15 (JTDI)     ------> UART4_RTS
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    PB7     ------> UART4_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8007182:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007186:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800718a:	2302      	movs	r3, #2
 800718c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007190:	2300      	movs	r3, #0
 8007192:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007196:	2303      	movs	r3, #3
 8007198:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800719c:	2308      	movs	r3, #8
 800719e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80071a6:	4619      	mov	r1, r3
 80071a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80071ac:	f001 ff04 	bl	8008fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80071b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80071b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071b8:	2302      	movs	r3, #2
 80071ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071be:	2300      	movs	r3, #0
 80071c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071c4:	2303      	movs	r3, #3
 80071c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80071ca:	2308      	movs	r3, #8
 80071cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80071d4:	4619      	mov	r1, r3
 80071d6:	486d      	ldr	r0, [pc, #436]	; (800738c <HAL_UART_MspInit+0x2b8>)
 80071d8:	f001 feee 	bl	8008fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80071dc:	2380      	movs	r3, #128	; 0x80
 80071de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071e2:	2302      	movs	r3, #2
 80071e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071e8:	2300      	movs	r3, #0
 80071ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071ee:	2303      	movs	r3, #3
 80071f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80071f4:	2308      	movs	r3, #8
 80071f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80071fe:	4619      	mov	r1, r3
 8007200:	4863      	ldr	r0, [pc, #396]	; (8007390 <HAL_UART_MspInit+0x2bc>)
 8007202:	f001 fed9 	bl	8008fb8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8007206:	2200      	movs	r2, #0
 8007208:	2105      	movs	r1, #5
 800720a:	2034      	movs	r0, #52	; 0x34
 800720c:	f001 fe2a 	bl	8008e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8007210:	2034      	movs	r0, #52	; 0x34
 8007212:	f001 fe43 	bl	8008e9c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8007216:	e109      	b.n	800742c <HAL_UART_MspInit+0x358>
  else if(uartHandle->Instance==USART1)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a5d      	ldr	r2, [pc, #372]	; (8007394 <HAL_UART_MspInit+0x2c0>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d166      	bne.n	80072f0 <HAL_UART_MspInit+0x21c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007222:	2301      	movs	r3, #1
 8007224:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8007226:	2300      	movs	r3, #0
 8007228:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800722a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800722e:	4618      	mov	r0, r3
 8007230:	f002 ff22 	bl	800a078 <HAL_RCCEx_PeriphCLKConfig>
 8007234:	4603      	mov	r3, r0
 8007236:	2b00      	cmp	r3, #0
 8007238:	d001      	beq.n	800723e <HAL_UART_MspInit+0x16a>
      Error_Handler();
 800723a:	f7fd fbc5 	bl	80049c8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800723e:	4b52      	ldr	r3, [pc, #328]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007240:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007242:	4a51      	ldr	r2, [pc, #324]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007244:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007248:	6613      	str	r3, [r2, #96]	; 0x60
 800724a:	4b4f      	ldr	r3, [pc, #316]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 800724c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800724e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007252:	623b      	str	r3, [r7, #32]
 8007254:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007256:	4b4c      	ldr	r3, [pc, #304]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800725a:	4a4b      	ldr	r2, [pc, #300]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 800725c:	f043 0301 	orr.w	r3, r3, #1
 8007260:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007262:	4b49      	ldr	r3, [pc, #292]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	61fb      	str	r3, [r7, #28]
 800726c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800726e:	4b46      	ldr	r3, [pc, #280]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007272:	4a45      	ldr	r2, [pc, #276]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007274:	f043 0302 	orr.w	r3, r3, #2
 8007278:	64d3      	str	r3, [r2, #76]	; 0x4c
 800727a:	4b43      	ldr	r3, [pc, #268]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 800727c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800727e:	f003 0302 	and.w	r3, r3, #2
 8007282:	61bb      	str	r3, [r7, #24]
 8007284:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007286:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800728a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800728e:	2302      	movs	r3, #2
 8007290:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007294:	2300      	movs	r3, #0
 8007296:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800729a:	2303      	movs	r3, #3
 800729c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80072a0:	2307      	movs	r3, #7
 80072a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80072aa:	4619      	mov	r1, r3
 80072ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80072b0:	f001 fe82 	bl	8008fb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80072b4:	2340      	movs	r3, #64	; 0x40
 80072b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072ba:	2302      	movs	r3, #2
 80072bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072c0:	2300      	movs	r3, #0
 80072c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072c6:	2303      	movs	r3, #3
 80072c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80072cc:	2307      	movs	r3, #7
 80072ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072d2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80072d6:	4619      	mov	r1, r3
 80072d8:	482d      	ldr	r0, [pc, #180]	; (8007390 <HAL_UART_MspInit+0x2bc>)
 80072da:	f001 fe6d 	bl	8008fb8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80072de:	2200      	movs	r2, #0
 80072e0:	2105      	movs	r1, #5
 80072e2:	2025      	movs	r0, #37	; 0x25
 80072e4:	f001 fdbe 	bl	8008e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80072e8:	2025      	movs	r0, #37	; 0x25
 80072ea:	f001 fdd7 	bl	8008e9c <HAL_NVIC_EnableIRQ>
}
 80072ee:	e09d      	b.n	800742c <HAL_UART_MspInit+0x358>
  else if(uartHandle->Instance==USART2)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a28      	ldr	r2, [pc, #160]	; (8007398 <HAL_UART_MspInit+0x2c4>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d150      	bne.n	800739c <HAL_UART_MspInit+0x2c8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80072fa:	2302      	movs	r3, #2
 80072fc:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80072fe:	2300      	movs	r3, #0
 8007300:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007302:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007306:	4618      	mov	r0, r3
 8007308:	f002 feb6 	bl	800a078 <HAL_RCCEx_PeriphCLKConfig>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <HAL_UART_MspInit+0x242>
      Error_Handler();
 8007312:	f7fd fb59 	bl	80049c8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007316:	4b1c      	ldr	r3, [pc, #112]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800731a:	4a1b      	ldr	r2, [pc, #108]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 800731c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007320:	6593      	str	r3, [r2, #88]	; 0x58
 8007322:	4b19      	ldr	r3, [pc, #100]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800732a:	617b      	str	r3, [r7, #20]
 800732c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800732e:	4b16      	ldr	r3, [pc, #88]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007332:	4a15      	ldr	r2, [pc, #84]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 8007334:	f043 0301 	orr.w	r3, r3, #1
 8007338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800733a:	4b13      	ldr	r3, [pc, #76]	; (8007388 <HAL_UART_MspInit+0x2b4>)
 800733c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800733e:	f003 0301 	and.w	r3, r3, #1
 8007342:	613b      	str	r3, [r7, #16]
 8007344:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007346:	230c      	movs	r3, #12
 8007348:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800734c:	2302      	movs	r3, #2
 800734e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007352:	2300      	movs	r3, #0
 8007354:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007358:	2303      	movs	r3, #3
 800735a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800735e:	2307      	movs	r3, #7
 8007360:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007364:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8007368:	4619      	mov	r1, r3
 800736a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800736e:	f001 fe23 	bl	8008fb8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8007372:	2200      	movs	r2, #0
 8007374:	2105      	movs	r1, #5
 8007376:	2026      	movs	r0, #38	; 0x26
 8007378:	f001 fd74 	bl	8008e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800737c:	2026      	movs	r0, #38	; 0x26
 800737e:	f001 fd8d 	bl	8008e9c <HAL_NVIC_EnableIRQ>
}
 8007382:	e053      	b.n	800742c <HAL_UART_MspInit+0x358>
 8007384:	40004c00 	.word	0x40004c00
 8007388:	40021000 	.word	0x40021000
 800738c:	48000800 	.word	0x48000800
 8007390:	48000400 	.word	0x48000400
 8007394:	40013800 	.word	0x40013800
 8007398:	40004400 	.word	0x40004400
  else if(uartHandle->Instance==USART3)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a24      	ldr	r2, [pc, #144]	; (8007434 <HAL_UART_MspInit+0x360>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d142      	bne.n	800742c <HAL_UART_MspInit+0x358>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80073a6:	2304      	movs	r3, #4
 80073a8:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80073aa:	2300      	movs	r3, #0
 80073ac:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80073ae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80073b2:	4618      	mov	r0, r3
 80073b4:	f002 fe60 	bl	800a078 <HAL_RCCEx_PeriphCLKConfig>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d001      	beq.n	80073c2 <HAL_UART_MspInit+0x2ee>
      Error_Handler();
 80073be:	f7fd fb03 	bl	80049c8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80073c2:	4b1d      	ldr	r3, [pc, #116]	; (8007438 <HAL_UART_MspInit+0x364>)
 80073c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073c6:	4a1c      	ldr	r2, [pc, #112]	; (8007438 <HAL_UART_MspInit+0x364>)
 80073c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80073cc:	6593      	str	r3, [r2, #88]	; 0x58
 80073ce:	4b1a      	ldr	r3, [pc, #104]	; (8007438 <HAL_UART_MspInit+0x364>)
 80073d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073d6:	60fb      	str	r3, [r7, #12]
 80073d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80073da:	4b17      	ldr	r3, [pc, #92]	; (8007438 <HAL_UART_MspInit+0x364>)
 80073dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073de:	4a16      	ldr	r2, [pc, #88]	; (8007438 <HAL_UART_MspInit+0x364>)
 80073e0:	f043 0304 	orr.w	r3, r3, #4
 80073e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80073e6:	4b14      	ldr	r3, [pc, #80]	; (8007438 <HAL_UART_MspInit+0x364>)
 80073e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073ea:	f003 0304 	and.w	r3, r3, #4
 80073ee:	60bb      	str	r3, [r7, #8]
 80073f0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80073f2:	2330      	movs	r3, #48	; 0x30
 80073f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073f8:	2302      	movs	r3, #2
 80073fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073fe:	2300      	movs	r3, #0
 8007400:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007404:	2303      	movs	r3, #3
 8007406:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800740a:	2307      	movs	r3, #7
 800740c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007410:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8007414:	4619      	mov	r1, r3
 8007416:	4809      	ldr	r0, [pc, #36]	; (800743c <HAL_UART_MspInit+0x368>)
 8007418:	f001 fdce 	bl	8008fb8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800741c:	2200      	movs	r2, #0
 800741e:	2105      	movs	r1, #5
 8007420:	2027      	movs	r0, #39	; 0x27
 8007422:	f001 fd1f 	bl	8008e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8007426:	2027      	movs	r0, #39	; 0x27
 8007428:	f001 fd38 	bl	8008e9c <HAL_NVIC_EnableIRQ>
}
 800742c:	bf00      	nop
 800742e:	37b0      	adds	r7, #176	; 0xb0
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	40004800 	.word	0x40004800
 8007438:	40021000 	.word	0x40021000
 800743c:	48000800 	.word	0x48000800

08007440 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007440:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007478 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007444:	f7ff fa8a 	bl	800695c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007448:	480c      	ldr	r0, [pc, #48]	; (800747c <LoopForever+0x6>)
  ldr r1, =_edata
 800744a:	490d      	ldr	r1, [pc, #52]	; (8007480 <LoopForever+0xa>)
  ldr r2, =_sidata
 800744c:	4a0d      	ldr	r2, [pc, #52]	; (8007484 <LoopForever+0xe>)
  movs r3, #0
 800744e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007450:	e002      	b.n	8007458 <LoopCopyDataInit>

08007452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007456:	3304      	adds	r3, #4

08007458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800745a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800745c:	d3f9      	bcc.n	8007452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800745e:	4a0a      	ldr	r2, [pc, #40]	; (8007488 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007460:	4c0a      	ldr	r4, [pc, #40]	; (800748c <LoopForever+0x16>)
  movs r3, #0
 8007462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007464:	e001      	b.n	800746a <LoopFillZerobss>

08007466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007468:	3204      	adds	r2, #4

0800746a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800746a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800746c:	d3fb      	bcc.n	8007466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800746e:	f009 fa71 	bl	8010954 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007472:	f7fd fa25 	bl	80048c0 <main>

08007476 <LoopForever>:

LoopForever:
    b LoopForever
 8007476:	e7fe      	b.n	8007476 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8007478:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 800747c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007480:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8007484:	08014684 	.word	0x08014684
  ldr r2, =_sbss
 8007488:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 800748c:	200267e0 	.word	0x200267e0

08007490 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007490:	e7fe      	b.n	8007490 <ADC1_IRQHandler>
	...

08007494 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800749a:	2300      	movs	r3, #0
 800749c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800749e:	4b0c      	ldr	r3, [pc, #48]	; (80074d0 <HAL_Init+0x3c>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a0b      	ldr	r2, [pc, #44]	; (80074d0 <HAL_Init+0x3c>)
 80074a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80074aa:	2003      	movs	r0, #3
 80074ac:	f001 fccf 	bl	8008e4e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80074b0:	200f      	movs	r0, #15
 80074b2:	f7ff f8cb 	bl	800664c <HAL_InitTick>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d002      	beq.n	80074c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	71fb      	strb	r3, [r7, #7]
 80074c0:	e001      	b.n	80074c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80074c2:	f7ff f89b 	bl	80065fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80074c6:	79fb      	ldrb	r3, [r7, #7]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3708      	adds	r7, #8
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}
 80074d0:	40022000 	.word	0x40022000

080074d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80074d4:	b480      	push	{r7}
 80074d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80074d8:	4b06      	ldr	r3, [pc, #24]	; (80074f4 <HAL_IncTick+0x20>)
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	461a      	mov	r2, r3
 80074de:	4b06      	ldr	r3, [pc, #24]	; (80074f8 <HAL_IncTick+0x24>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4413      	add	r3, r2
 80074e4:	4a04      	ldr	r2, [pc, #16]	; (80074f8 <HAL_IncTick+0x24>)
 80074e6:	6013      	str	r3, [r2, #0]
}
 80074e8:	bf00      	nop
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	20000030 	.word	0x20000030
 80074f8:	2002655c 	.word	0x2002655c

080074fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80074fc:	b480      	push	{r7}
 80074fe:	af00      	add	r7, sp, #0
  return uwTick;
 8007500:	4b03      	ldr	r3, [pc, #12]	; (8007510 <HAL_GetTick+0x14>)
 8007502:	681b      	ldr	r3, [r3, #0]
}
 8007504:	4618      	mov	r0, r3
 8007506:	46bd      	mov	sp, r7
 8007508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750c:	4770      	bx	lr
 800750e:	bf00      	nop
 8007510:	2002655c 	.word	0x2002655c

08007514 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800751c:	f7ff ffee 	bl	80074fc <HAL_GetTick>
 8007520:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800752c:	d005      	beq.n	800753a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800752e:	4b0a      	ldr	r3, [pc, #40]	; (8007558 <HAL_Delay+0x44>)
 8007530:	781b      	ldrb	r3, [r3, #0]
 8007532:	461a      	mov	r2, r3
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	4413      	add	r3, r2
 8007538:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800753a:	bf00      	nop
 800753c:	f7ff ffde 	bl	80074fc <HAL_GetTick>
 8007540:	4602      	mov	r2, r0
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	1ad3      	subs	r3, r2, r3
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	429a      	cmp	r2, r3
 800754a:	d8f7      	bhi.n	800753c <HAL_Delay+0x28>
  {
  }
}
 800754c:	bf00      	nop
 800754e:	bf00      	nop
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	20000030 	.word	0x20000030

0800755c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	431a      	orrs	r2, r3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	609a      	str	r2, [r3, #8]
}
 8007576:	bf00      	nop
 8007578:	370c      	adds	r7, #12
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr

08007582 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007582:	b480      	push	{r7}
 8007584:	b083      	sub	sp, #12
 8007586:	af00      	add	r7, sp, #0
 8007588:	6078      	str	r0, [r7, #4]
 800758a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	431a      	orrs	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	609a      	str	r2, [r3, #8]
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b087      	sub	sp, #28
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
 80075d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	3360      	adds	r3, #96	; 0x60
 80075d6:	461a      	mov	r2, r3
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	009b      	lsls	r3, r3, #2
 80075dc:	4413      	add	r3, r2
 80075de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	4b08      	ldr	r3, [pc, #32]	; (8007608 <LL_ADC_SetOffset+0x44>)
 80075e6:	4013      	ands	r3, r2
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80075ee:	683a      	ldr	r2, [r7, #0]
 80075f0:	430a      	orrs	r2, r1
 80075f2:	4313      	orrs	r3, r2
 80075f4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80075fc:	bf00      	nop
 80075fe:	371c      	adds	r7, #28
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr
 8007608:	03fff000 	.word	0x03fff000

0800760c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800760c:	b480      	push	{r7}
 800760e:	b085      	sub	sp, #20
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	3360      	adds	r3, #96	; 0x60
 800761a:	461a      	mov	r2, r3
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	4413      	add	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800762c:	4618      	mov	r0, r3
 800762e:	3714      	adds	r7, #20
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr

08007638 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007638:	b480      	push	{r7}
 800763a:	b087      	sub	sp, #28
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	3360      	adds	r3, #96	; 0x60
 8007648:	461a      	mov	r2, r3
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	4413      	add	r3, r2
 8007650:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	431a      	orrs	r2, r3
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007662:	bf00      	nop
 8007664:	371c      	adds	r7, #28
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800766e:	b480      	push	{r7}
 8007670:	b083      	sub	sp, #12
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
 8007676:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	695b      	ldr	r3, [r3, #20]
 800767c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	431a      	orrs	r2, r3
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	615a      	str	r2, [r3, #20]
}
 8007688:	bf00      	nop
 800768a:	370c      	adds	r7, #12
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d101      	bne.n	80076ac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80076a8:	2301      	movs	r3, #1
 80076aa:	e000      	b.n	80076ae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	370c      	adds	r7, #12
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr

080076ba <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80076ba:	b480      	push	{r7}
 80076bc:	b087      	sub	sp, #28
 80076be:	af00      	add	r7, sp, #0
 80076c0:	60f8      	str	r0, [r7, #12]
 80076c2:	60b9      	str	r1, [r7, #8]
 80076c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	3330      	adds	r3, #48	; 0x30
 80076ca:	461a      	mov	r2, r3
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	0a1b      	lsrs	r3, r3, #8
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	f003 030c 	and.w	r3, r3, #12
 80076d6:	4413      	add	r3, r2
 80076d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	f003 031f 	and.w	r3, r3, #31
 80076e4:	211f      	movs	r1, #31
 80076e6:	fa01 f303 	lsl.w	r3, r1, r3
 80076ea:	43db      	mvns	r3, r3
 80076ec:	401a      	ands	r2, r3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	0e9b      	lsrs	r3, r3, #26
 80076f2:	f003 011f 	and.w	r1, r3, #31
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	f003 031f 	and.w	r3, r3, #31
 80076fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007700:	431a      	orrs	r2, r3
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007706:	bf00      	nop
 8007708:	371c      	adds	r7, #28
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr

08007712 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007712:	b480      	push	{r7}
 8007714:	b087      	sub	sp, #28
 8007716:	af00      	add	r7, sp, #0
 8007718:	60f8      	str	r0, [r7, #12]
 800771a:	60b9      	str	r1, [r7, #8]
 800771c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	3314      	adds	r3, #20
 8007722:	461a      	mov	r2, r3
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	0e5b      	lsrs	r3, r3, #25
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	f003 0304 	and.w	r3, r3, #4
 800772e:	4413      	add	r3, r2
 8007730:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	0d1b      	lsrs	r3, r3, #20
 800773a:	f003 031f 	and.w	r3, r3, #31
 800773e:	2107      	movs	r1, #7
 8007740:	fa01 f303 	lsl.w	r3, r1, r3
 8007744:	43db      	mvns	r3, r3
 8007746:	401a      	ands	r2, r3
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	0d1b      	lsrs	r3, r3, #20
 800774c:	f003 031f 	and.w	r3, r3, #31
 8007750:	6879      	ldr	r1, [r7, #4]
 8007752:	fa01 f303 	lsl.w	r3, r1, r3
 8007756:	431a      	orrs	r2, r3
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800775c:	bf00      	nop
 800775e:	371c      	adds	r7, #28
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007768:	b480      	push	{r7}
 800776a:	b085      	sub	sp, #20
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007780:	43db      	mvns	r3, r3
 8007782:	401a      	ands	r2, r3
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f003 0318 	and.w	r3, r3, #24
 800778a:	4908      	ldr	r1, [pc, #32]	; (80077ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800778c:	40d9      	lsrs	r1, r3
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	400b      	ands	r3, r1
 8007792:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007796:	431a      	orrs	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800779e:	bf00      	nop
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	0007ffff 	.word	0x0007ffff

080077b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80077c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	6093      	str	r3, [r2, #8]
}
 80077c8:	bf00      	nop
 80077ca:	370c      	adds	r7, #12
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80077e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80077e8:	d101      	bne.n	80077ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80077ea:	2301      	movs	r3, #1
 80077ec:	e000      	b.n	80077f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800780c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007810:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007818:	bf00      	nop
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007822:	4770      	bx	lr

08007824 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007834:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007838:	d101      	bne.n	800783e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800783a:	2301      	movs	r3, #1
 800783c:	e000      	b.n	8007840 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800783e:	2300      	movs	r3, #0
}
 8007840:	4618      	mov	r0, r3
 8007842:	370c      	adds	r7, #12
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr

0800784c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800784c:	b480      	push	{r7}
 800784e:	b083      	sub	sp, #12
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800785c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007860:	f043 0201 	orr.w	r2, r3, #1
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007868:	bf00      	nop
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007884:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007888:	f043 0202 	orr.w	r2, r3, #2
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8007890:	bf00      	nop
 8007892:	370c      	adds	r7, #12
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	f003 0301 	and.w	r3, r3, #1
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d101      	bne.n	80078b4 <LL_ADC_IsEnabled+0x18>
 80078b0:	2301      	movs	r3, #1
 80078b2:	e000      	b.n	80078b6 <LL_ADC_IsEnabled+0x1a>
 80078b4:	2300      	movs	r3, #0
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr

080078c2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80078c2:	b480      	push	{r7}
 80078c4:	b083      	sub	sp, #12
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f003 0302 	and.w	r3, r3, #2
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d101      	bne.n	80078da <LL_ADC_IsDisableOngoing+0x18>
 80078d6:	2301      	movs	r3, #1
 80078d8:	e000      	b.n	80078dc <LL_ADC_IsDisableOngoing+0x1a>
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	370c      	adds	r7, #12
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80078f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80078fc:	f043 0204 	orr.w	r2, r3, #4
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007904:	bf00      	nop
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007920:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007924:	f043 0210 	orr.w	r2, r3, #16
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	f003 0304 	and.w	r3, r3, #4
 8007948:	2b04      	cmp	r3, #4
 800794a:	d101      	bne.n	8007950 <LL_ADC_REG_IsConversionOngoing+0x18>
 800794c:	2301      	movs	r3, #1
 800794e:	e000      	b.n	8007952 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	370c      	adds	r7, #12
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr

0800795e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800795e:	b480      	push	{r7}
 8007960:	b083      	sub	sp, #12
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800796e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007972:	f043 0220 	orr.w	r2, r3, #32
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800797a:	bf00      	nop
 800797c:	370c      	adds	r7, #12
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007986:	b480      	push	{r7}
 8007988:	b083      	sub	sp, #12
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	f003 0308 	and.w	r3, r3, #8
 8007996:	2b08      	cmp	r3, #8
 8007998:	d101      	bne.n	800799e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800799a:	2301      	movs	r3, #1
 800799c:	e000      	b.n	80079a0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800799e:	2300      	movs	r3, #0
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b088      	sub	sp, #32
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80079b4:	2300      	movs	r3, #0
 80079b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80079b8:	2300      	movs	r3, #0
 80079ba:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d101      	bne.n	80079c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	e12f      	b.n	8007c26 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d109      	bne.n	80079e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f7fa ff41 	bl	800285c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2200      	movs	r2, #0
 80079de:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7ff fef1 	bl	80077d4 <LL_ADC_IsDeepPowerDownEnabled>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d004      	beq.n	8007a02 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f7ff fed7 	bl	80077b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7ff ff0c 	bl	8007824 <LL_ADC_IsInternalRegulatorEnabled>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d115      	bne.n	8007a3e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7ff fef0 	bl	80077fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007a1c:	4b84      	ldr	r3, [pc, #528]	; (8007c30 <HAL_ADC_Init+0x284>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	099b      	lsrs	r3, r3, #6
 8007a22:	4a84      	ldr	r2, [pc, #528]	; (8007c34 <HAL_ADC_Init+0x288>)
 8007a24:	fba2 2303 	umull	r2, r3, r2, r3
 8007a28:	099b      	lsrs	r3, r3, #6
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	005b      	lsls	r3, r3, #1
 8007a2e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007a30:	e002      	b.n	8007a38 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	3b01      	subs	r3, #1
 8007a36:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1f9      	bne.n	8007a32 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4618      	mov	r0, r3
 8007a44:	f7ff feee 	bl	8007824 <LL_ADC_IsInternalRegulatorEnabled>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d10d      	bne.n	8007a6a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a52:	f043 0210 	orr.w	r2, r3, #16
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a5e:	f043 0201 	orr.w	r2, r3, #1
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8007a66:	2301      	movs	r3, #1
 8007a68:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7ff ff62 	bl	8007938 <LL_ADC_REG_IsConversionOngoing>
 8007a74:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a7a:	f003 0310 	and.w	r3, r3, #16
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	f040 80c8 	bne.w	8007c14 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f040 80c4 	bne.w	8007c14 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a90:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007a94:	f043 0202 	orr.w	r2, r3, #2
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f7ff fefb 	bl	800789c <LL_ADC_IsEnabled>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d10b      	bne.n	8007ac4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007aac:	4862      	ldr	r0, [pc, #392]	; (8007c38 <HAL_ADC_Init+0x28c>)
 8007aae:	f7ff fef5 	bl	800789c <LL_ADC_IsEnabled>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d105      	bne.n	8007ac4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	4619      	mov	r1, r3
 8007abe:	485f      	ldr	r0, [pc, #380]	; (8007c3c <HAL_ADC_Init+0x290>)
 8007ac0:	f7ff fd4c 	bl	800755c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	7e5b      	ldrb	r3, [r3, #25]
 8007ac8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ace:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8007ad4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8007ada:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ae2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d106      	bne.n	8007b00 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af6:	3b01      	subs	r3, #1
 8007af8:	045b      	lsls	r3, r3, #17
 8007afa:	69ba      	ldr	r2, [r7, #24]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d009      	beq.n	8007b1c <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b0c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b14:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007b16:	69ba      	ldr	r2, [r7, #24]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68da      	ldr	r2, [r3, #12]
 8007b22:	4b47      	ldr	r3, [pc, #284]	; (8007c40 <HAL_ADC_Init+0x294>)
 8007b24:	4013      	ands	r3, r2
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	6812      	ldr	r2, [r2, #0]
 8007b2a:	69b9      	ldr	r1, [r7, #24]
 8007b2c:	430b      	orrs	r3, r1
 8007b2e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4618      	mov	r0, r3
 8007b36:	f7ff feff 	bl	8007938 <LL_ADC_REG_IsConversionOngoing>
 8007b3a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4618      	mov	r0, r3
 8007b42:	f7ff ff20 	bl	8007986 <LL_ADC_INJ_IsConversionOngoing>
 8007b46:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d140      	bne.n	8007bd0 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d13d      	bne.n	8007bd0 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	7e1b      	ldrb	r3, [r3, #24]
 8007b5c:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8007b5e:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007b66:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b76:	f023 0306 	bic.w	r3, r3, #6
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	6812      	ldr	r2, [r2, #0]
 8007b7e:	69b9      	ldr	r1, [r7, #24]
 8007b80:	430b      	orrs	r3, r1
 8007b82:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d118      	bne.n	8007bc0 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	691b      	ldr	r3, [r3, #16]
 8007b94:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007b98:	f023 0304 	bic.w	r3, r3, #4
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007ba4:	4311      	orrs	r1, r2
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007baa:	4311      	orrs	r1, r2
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007bb0:	430a      	orrs	r2, r1
 8007bb2:	431a      	orrs	r2, r3
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f042 0201 	orr.w	r2, r2, #1
 8007bbc:	611a      	str	r2, [r3, #16]
 8007bbe:	e007      	b.n	8007bd0 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	691a      	ldr	r2, [r3, #16]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f022 0201 	bic.w	r2, r2, #1
 8007bce:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	691b      	ldr	r3, [r3, #16]
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d10c      	bne.n	8007bf2 <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bde:	f023 010f 	bic.w	r1, r3, #15
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	69db      	ldr	r3, [r3, #28]
 8007be6:	1e5a      	subs	r2, r3, #1
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	430a      	orrs	r2, r1
 8007bee:	631a      	str	r2, [r3, #48]	; 0x30
 8007bf0:	e007      	b.n	8007c02 <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f022 020f 	bic.w	r2, r2, #15
 8007c00:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c06:	f023 0303 	bic.w	r3, r3, #3
 8007c0a:	f043 0201 	orr.w	r2, r3, #1
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	659a      	str	r2, [r3, #88]	; 0x58
 8007c12:	e007      	b.n	8007c24 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c18:	f043 0210 	orr.w	r2, r3, #16
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007c24:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3720      	adds	r7, #32
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	20000028 	.word	0x20000028
 8007c34:	053e2d63 	.word	0x053e2d63
 8007c38:	50040000 	.word	0x50040000
 8007c3c:	50040300 	.word	0x50040300
 8007c40:	fff0c007 	.word	0xfff0c007

08007c44 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4618      	mov	r0, r3
 8007c52:	f7ff fe71 	bl	8007938 <LL_ADC_REG_IsConversionOngoing>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d14f      	bne.n	8007cfc <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d101      	bne.n	8007c6a <HAL_ADC_Start+0x26>
 8007c66:	2302      	movs	r3, #2
 8007c68:	e04b      	b.n	8007d02 <HAL_ADC_Start+0xbe>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 fdd0 	bl	8008818 <ADC_Enable>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8007c7c:	7bfb      	ldrb	r3, [r7, #15]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d137      	bne.n	8007cf2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c86:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007c8a:	f023 0301 	bic.w	r3, r3, #1
 8007c8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ca2:	d106      	bne.n	8007cb2 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ca8:	f023 0206 	bic.w	r2, r3, #6
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	65da      	str	r2, [r3, #92]	; 0x5c
 8007cb0:	e002      	b.n	8007cb8 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	221c      	movs	r2, #28
 8007cbe:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d007      	beq.n	8007ce6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cda:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007cde:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7ff fdfc 	bl	80078e8 <LL_ADC_REG_StartConversion>
 8007cf0:	e006      	b.n	8007d00 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8007cfa:	e001      	b.n	8007d00 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007cfc:	2302      	movs	r3, #2
 8007cfe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8007d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3710      	adds	r7, #16
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}

08007d0a <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8007d0a:	b580      	push	{r7, lr}
 8007d0c:	b084      	sub	sp, #16
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d101      	bne.n	8007d20 <HAL_ADC_Stop+0x16>
 8007d1c:	2302      	movs	r3, #2
 8007d1e:	e023      	b.n	8007d68 <HAL_ADC_Stop+0x5e>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8007d28:	2103      	movs	r1, #3
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f000 fcb8 	bl	80086a0 <ADC_ConversionStop>
 8007d30:	4603      	mov	r3, r0
 8007d32:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8007d34:	7bfb      	ldrb	r3, [r7, #15]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d111      	bne.n	8007d5e <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 fdf2 	bl	8008924 <ADC_Disable>
 8007d40:	4603      	mov	r3, r0
 8007d42:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8007d44:	7bfb      	ldrb	r3, [r7, #15]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d109      	bne.n	8007d5e <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d4e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007d52:	f023 0301 	bic.w	r3, r3, #1
 8007d56:	f043 0201 	orr.w	r2, r3, #1
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3710      	adds	r7, #16
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b086      	sub	sp, #24
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	695b      	ldr	r3, [r3, #20]
 8007d7e:	2b08      	cmp	r3, #8
 8007d80:	d102      	bne.n	8007d88 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8007d82:	2308      	movs	r3, #8
 8007d84:	617b      	str	r3, [r7, #20]
 8007d86:	e010      	b.n	8007daa <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d007      	beq.n	8007da6 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d9a:	f043 0220 	orr.w	r2, r3, #32
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e06f      	b.n	8007e86 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8007da6:	2304      	movs	r3, #4
 8007da8:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8007daa:	f7ff fba7 	bl	80074fc <HAL_GetTick>
 8007dae:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007db0:	e021      	b.n	8007df6 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db8:	d01d      	beq.n	8007df6 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8007dba:	f7ff fb9f 	bl	80074fc <HAL_GetTick>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	1ad3      	subs	r3, r2, r3
 8007dc4:	683a      	ldr	r2, [r7, #0]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d302      	bcc.n	8007dd0 <HAL_ADC_PollForConversion+0x60>
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d112      	bne.n	8007df6 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	4013      	ands	r3, r2
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10b      	bne.n	8007df6 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007de2:	f043 0204 	orr.w	r2, r3, #4
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 8007df2:	2303      	movs	r3, #3
 8007df4:	e047      	b.n	8007e86 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	4013      	ands	r3, r2
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d0d6      	beq.n	8007db2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e08:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7ff fc3d 	bl	8007694 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d01c      	beq.n	8007e5a <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	7e5b      	ldrb	r3, [r3, #25]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d118      	bne.n	8007e5a <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f003 0308 	and.w	r3, r3, #8
 8007e32:	2b08      	cmp	r3, #8
 8007e34:	d111      	bne.n	8007e5a <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	659a      	str	r2, [r3, #88]	; 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d105      	bne.n	8007e5a <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e52:	f043 0201 	orr.w	r2, r3, #1
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	659a      	str	r2, [r3, #88]	; 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	2b08      	cmp	r3, #8
 8007e66:	d104      	bne.n	8007e72 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2208      	movs	r2, #8
 8007e6e:	601a      	str	r2, [r3, #0]
 8007e70:	e008      	b.n	8007e84 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d103      	bne.n	8007e84 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	220c      	movs	r2, #12
 8007e82:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8007e84:	2300      	movs	r3, #0
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3718      	adds	r7, #24
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}

08007e8e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8007e8e:	b480      	push	{r7}
 8007e90:	b083      	sub	sp, #12
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b0b6      	sub	sp, #216	; 0xd8
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d101      	bne.n	8007eca <HAL_ADC_ConfigChannel+0x22>
 8007ec6:	2302      	movs	r3, #2
 8007ec8:	e3d5      	b.n	8008676 <HAL_ADC_ConfigChannel+0x7ce>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2201      	movs	r2, #1
 8007ece:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f7ff fd2e 	bl	8007938 <LL_ADC_REG_IsConversionOngoing>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f040 83ba 	bne.w	8008658 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	2b05      	cmp	r3, #5
 8007eea:	d824      	bhi.n	8007f36 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	3b02      	subs	r3, #2
 8007ef2:	2b03      	cmp	r3, #3
 8007ef4:	d81b      	bhi.n	8007f2e <HAL_ADC_ConfigChannel+0x86>
 8007ef6:	a201      	add	r2, pc, #4	; (adr r2, 8007efc <HAL_ADC_ConfigChannel+0x54>)
 8007ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007efc:	08007f0d 	.word	0x08007f0d
 8007f00:	08007f15 	.word	0x08007f15
 8007f04:	08007f1d 	.word	0x08007f1d
 8007f08:	08007f25 	.word	0x08007f25
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	220c      	movs	r2, #12
 8007f10:	605a      	str	r2, [r3, #4]
          break;
 8007f12:	e011      	b.n	8007f38 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	2212      	movs	r2, #18
 8007f18:	605a      	str	r2, [r3, #4]
          break;
 8007f1a:	e00d      	b.n	8007f38 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	2218      	movs	r2, #24
 8007f20:	605a      	str	r2, [r3, #4]
          break;
 8007f22:	e009      	b.n	8007f38 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007f2a:	605a      	str	r2, [r3, #4]
          break;
 8007f2c:	e004      	b.n	8007f38 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2206      	movs	r2, #6
 8007f32:	605a      	str	r2, [r3, #4]
          break;
 8007f34:	e000      	b.n	8007f38 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8007f36:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6818      	ldr	r0, [r3, #0]
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	6859      	ldr	r1, [r3, #4]
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	461a      	mov	r2, r3
 8007f46:	f7ff fbb8 	bl	80076ba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7ff fcf2 	bl	8007938 <LL_ADC_REG_IsConversionOngoing>
 8007f54:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f7ff fd12 	bl	8007986 <LL_ADC_INJ_IsConversionOngoing>
 8007f62:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007f66:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	f040 81c1 	bne.w	80082f2 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007f70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f040 81bc 	bne.w	80082f2 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f82:	d10f      	bne.n	8007fa4 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6818      	ldr	r0, [r3, #0]
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	4619      	mov	r1, r3
 8007f90:	f7ff fbbf 	bl	8007712 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f7ff fb66 	bl	800766e <LL_ADC_SetSamplingTimeCommonConfig>
 8007fa2:	e00e      	b.n	8007fc2 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6818      	ldr	r0, [r3, #0]
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	6819      	ldr	r1, [r3, #0]
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	f7ff fbae 	bl	8007712 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2100      	movs	r1, #0
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f7ff fb56 	bl	800766e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	695a      	ldr	r2, [r3, #20]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	68db      	ldr	r3, [r3, #12]
 8007fcc:	08db      	lsrs	r3, r3, #3
 8007fce:	f003 0303 	and.w	r3, r3, #3
 8007fd2:	005b      	lsls	r3, r3, #1
 8007fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fd8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	691b      	ldr	r3, [r3, #16]
 8007fe0:	2b04      	cmp	r3, #4
 8007fe2:	d00a      	beq.n	8007ffa <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6818      	ldr	r0, [r3, #0]
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	6919      	ldr	r1, [r3, #16]
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007ff4:	f7ff fae6 	bl	80075c4 <LL_ADC_SetOffset>
 8007ff8:	e17b      	b.n	80082f2 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2100      	movs	r1, #0
 8008000:	4618      	mov	r0, r3
 8008002:	f7ff fb03 	bl	800760c <LL_ADC_GetOffsetChannel>
 8008006:	4603      	mov	r3, r0
 8008008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10a      	bne.n	8008026 <HAL_ADC_ConfigChannel+0x17e>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2100      	movs	r1, #0
 8008016:	4618      	mov	r0, r3
 8008018:	f7ff faf8 	bl	800760c <LL_ADC_GetOffsetChannel>
 800801c:	4603      	mov	r3, r0
 800801e:	0e9b      	lsrs	r3, r3, #26
 8008020:	f003 021f 	and.w	r2, r3, #31
 8008024:	e01e      	b.n	8008064 <HAL_ADC_ConfigChannel+0x1bc>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	2100      	movs	r1, #0
 800802c:	4618      	mov	r0, r3
 800802e:	f7ff faed 	bl	800760c <LL_ADC_GetOffsetChannel>
 8008032:	4603      	mov	r3, r0
 8008034:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008038:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800803c:	fa93 f3a3 	rbit	r3, r3
 8008040:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008044:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008048:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800804c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008050:	2b00      	cmp	r3, #0
 8008052:	d101      	bne.n	8008058 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8008054:	2320      	movs	r3, #32
 8008056:	e004      	b.n	8008062 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8008058:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800805c:	fab3 f383 	clz	r3, r3
 8008060:	b2db      	uxtb	r3, r3
 8008062:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800806c:	2b00      	cmp	r3, #0
 800806e:	d105      	bne.n	800807c <HAL_ADC_ConfigChannel+0x1d4>
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	0e9b      	lsrs	r3, r3, #26
 8008076:	f003 031f 	and.w	r3, r3, #31
 800807a:	e018      	b.n	80080ae <HAL_ADC_ConfigChannel+0x206>
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008084:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008088:	fa93 f3a3 	rbit	r3, r3
 800808c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8008090:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008094:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8008098:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800809c:	2b00      	cmp	r3, #0
 800809e:	d101      	bne.n	80080a4 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80080a0:	2320      	movs	r3, #32
 80080a2:	e004      	b.n	80080ae <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80080a4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80080a8:	fab3 f383 	clz	r3, r3
 80080ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d106      	bne.n	80080c0 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2200      	movs	r2, #0
 80080b8:	2100      	movs	r1, #0
 80080ba:	4618      	mov	r0, r3
 80080bc:	f7ff fabc 	bl	8007638 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2101      	movs	r1, #1
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7ff faa0 	bl	800760c <LL_ADC_GetOffsetChannel>
 80080cc:	4603      	mov	r3, r0
 80080ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d10a      	bne.n	80080ec <HAL_ADC_ConfigChannel+0x244>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	2101      	movs	r1, #1
 80080dc:	4618      	mov	r0, r3
 80080de:	f7ff fa95 	bl	800760c <LL_ADC_GetOffsetChannel>
 80080e2:	4603      	mov	r3, r0
 80080e4:	0e9b      	lsrs	r3, r3, #26
 80080e6:	f003 021f 	and.w	r2, r3, #31
 80080ea:	e01e      	b.n	800812a <HAL_ADC_ConfigChannel+0x282>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2101      	movs	r1, #1
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7ff fa8a 	bl	800760c <LL_ADC_GetOffsetChannel>
 80080f8:	4603      	mov	r3, r0
 80080fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008102:	fa93 f3a3 	rbit	r3, r3
 8008106:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800810a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800810e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8008112:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008116:	2b00      	cmp	r3, #0
 8008118:	d101      	bne.n	800811e <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800811a:	2320      	movs	r3, #32
 800811c:	e004      	b.n	8008128 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800811e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008122:	fab3 f383 	clz	r3, r3
 8008126:	b2db      	uxtb	r3, r3
 8008128:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008132:	2b00      	cmp	r3, #0
 8008134:	d105      	bne.n	8008142 <HAL_ADC_ConfigChannel+0x29a>
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	0e9b      	lsrs	r3, r3, #26
 800813c:	f003 031f 	and.w	r3, r3, #31
 8008140:	e018      	b.n	8008174 <HAL_ADC_ConfigChannel+0x2cc>
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800814a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800814e:	fa93 f3a3 	rbit	r3, r3
 8008152:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8008156:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800815a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800815e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008162:	2b00      	cmp	r3, #0
 8008164:	d101      	bne.n	800816a <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8008166:	2320      	movs	r3, #32
 8008168:	e004      	b.n	8008174 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 800816a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800816e:	fab3 f383 	clz	r3, r3
 8008172:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008174:	429a      	cmp	r2, r3
 8008176:	d106      	bne.n	8008186 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2200      	movs	r2, #0
 800817e:	2101      	movs	r1, #1
 8008180:	4618      	mov	r0, r3
 8008182:	f7ff fa59 	bl	8007638 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2102      	movs	r1, #2
 800818c:	4618      	mov	r0, r3
 800818e:	f7ff fa3d 	bl	800760c <LL_ADC_GetOffsetChannel>
 8008192:	4603      	mov	r3, r0
 8008194:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008198:	2b00      	cmp	r3, #0
 800819a:	d10a      	bne.n	80081b2 <HAL_ADC_ConfigChannel+0x30a>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2102      	movs	r1, #2
 80081a2:	4618      	mov	r0, r3
 80081a4:	f7ff fa32 	bl	800760c <LL_ADC_GetOffsetChannel>
 80081a8:	4603      	mov	r3, r0
 80081aa:	0e9b      	lsrs	r3, r3, #26
 80081ac:	f003 021f 	and.w	r2, r3, #31
 80081b0:	e01e      	b.n	80081f0 <HAL_ADC_ConfigChannel+0x348>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2102      	movs	r1, #2
 80081b8:	4618      	mov	r0, r3
 80081ba:	f7ff fa27 	bl	800760c <LL_ADC_GetOffsetChannel>
 80081be:	4603      	mov	r3, r0
 80081c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80081c8:	fa93 f3a3 	rbit	r3, r3
 80081cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80081d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80081d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80081d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d101      	bne.n	80081e4 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80081e0:	2320      	movs	r3, #32
 80081e2:	e004      	b.n	80081ee <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80081e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80081e8:	fab3 f383 	clz	r3, r3
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d105      	bne.n	8008208 <HAL_ADC_ConfigChannel+0x360>
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	0e9b      	lsrs	r3, r3, #26
 8008202:	f003 031f 	and.w	r3, r3, #31
 8008206:	e016      	b.n	8008236 <HAL_ADC_ConfigChannel+0x38e>
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008210:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008214:	fa93 f3a3 	rbit	r3, r3
 8008218:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800821a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800821c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8008220:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008224:	2b00      	cmp	r3, #0
 8008226:	d101      	bne.n	800822c <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8008228:	2320      	movs	r3, #32
 800822a:	e004      	b.n	8008236 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800822c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008230:	fab3 f383 	clz	r3, r3
 8008234:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008236:	429a      	cmp	r2, r3
 8008238:	d106      	bne.n	8008248 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	2200      	movs	r2, #0
 8008240:	2102      	movs	r1, #2
 8008242:	4618      	mov	r0, r3
 8008244:	f7ff f9f8 	bl	8007638 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	2103      	movs	r1, #3
 800824e:	4618      	mov	r0, r3
 8008250:	f7ff f9dc 	bl	800760c <LL_ADC_GetOffsetChannel>
 8008254:	4603      	mov	r3, r0
 8008256:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10a      	bne.n	8008274 <HAL_ADC_ConfigChannel+0x3cc>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2103      	movs	r1, #3
 8008264:	4618      	mov	r0, r3
 8008266:	f7ff f9d1 	bl	800760c <LL_ADC_GetOffsetChannel>
 800826a:	4603      	mov	r3, r0
 800826c:	0e9b      	lsrs	r3, r3, #26
 800826e:	f003 021f 	and.w	r2, r3, #31
 8008272:	e017      	b.n	80082a4 <HAL_ADC_ConfigChannel+0x3fc>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	2103      	movs	r1, #3
 800827a:	4618      	mov	r0, r3
 800827c:	f7ff f9c6 	bl	800760c <LL_ADC_GetOffsetChannel>
 8008280:	4603      	mov	r3, r0
 8008282:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008284:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008286:	fa93 f3a3 	rbit	r3, r3
 800828a:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800828c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800828e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8008290:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008292:	2b00      	cmp	r3, #0
 8008294:	d101      	bne.n	800829a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8008296:	2320      	movs	r3, #32
 8008298:	e003      	b.n	80082a2 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800829a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800829c:	fab3 f383 	clz	r3, r3
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d105      	bne.n	80082bc <HAL_ADC_ConfigChannel+0x414>
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	0e9b      	lsrs	r3, r3, #26
 80082b6:	f003 031f 	and.w	r3, r3, #31
 80082ba:	e011      	b.n	80082e0 <HAL_ADC_ConfigChannel+0x438>
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80082c4:	fa93 f3a3 	rbit	r3, r3
 80082c8:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80082ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082cc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80082ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d101      	bne.n	80082d8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80082d4:	2320      	movs	r3, #32
 80082d6:	e003      	b.n	80082e0 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80082d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082da:	fab3 f383 	clz	r3, r3
 80082de:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80082e0:	429a      	cmp	r2, r3
 80082e2:	d106      	bne.n	80082f2 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2200      	movs	r2, #0
 80082ea:	2103      	movs	r1, #3
 80082ec:	4618      	mov	r0, r3
 80082ee:	f7ff f9a3 	bl	8007638 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4618      	mov	r0, r3
 80082f8:	f7ff fad0 	bl	800789c <LL_ADC_IsEnabled>
 80082fc:	4603      	mov	r3, r0
 80082fe:	2b00      	cmp	r3, #0
 8008300:	f040 8140 	bne.w	8008584 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6818      	ldr	r0, [r3, #0]
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	6819      	ldr	r1, [r3, #0]
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	461a      	mov	r2, r3
 8008312:	f7ff fa29 	bl	8007768 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	4a8f      	ldr	r2, [pc, #572]	; (8008558 <HAL_ADC_ConfigChannel+0x6b0>)
 800831c:	4293      	cmp	r3, r2
 800831e:	f040 8131 	bne.w	8008584 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800832e:	2b00      	cmp	r3, #0
 8008330:	d10b      	bne.n	800834a <HAL_ADC_ConfigChannel+0x4a2>
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	0e9b      	lsrs	r3, r3, #26
 8008338:	3301      	adds	r3, #1
 800833a:	f003 031f 	and.w	r3, r3, #31
 800833e:	2b09      	cmp	r3, #9
 8008340:	bf94      	ite	ls
 8008342:	2301      	movls	r3, #1
 8008344:	2300      	movhi	r3, #0
 8008346:	b2db      	uxtb	r3, r3
 8008348:	e019      	b.n	800837e <HAL_ADC_ConfigChannel+0x4d6>
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008350:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008352:	fa93 f3a3 	rbit	r3, r3
 8008356:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8008358:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800835a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800835c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800835e:	2b00      	cmp	r3, #0
 8008360:	d101      	bne.n	8008366 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8008362:	2320      	movs	r3, #32
 8008364:	e003      	b.n	800836e <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8008366:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008368:	fab3 f383 	clz	r3, r3
 800836c:	b2db      	uxtb	r3, r3
 800836e:	3301      	adds	r3, #1
 8008370:	f003 031f 	and.w	r3, r3, #31
 8008374:	2b09      	cmp	r3, #9
 8008376:	bf94      	ite	ls
 8008378:	2301      	movls	r3, #1
 800837a:	2300      	movhi	r3, #0
 800837c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800837e:	2b00      	cmp	r3, #0
 8008380:	d079      	beq.n	8008476 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800838a:	2b00      	cmp	r3, #0
 800838c:	d107      	bne.n	800839e <HAL_ADC_ConfigChannel+0x4f6>
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	0e9b      	lsrs	r3, r3, #26
 8008394:	3301      	adds	r3, #1
 8008396:	069b      	lsls	r3, r3, #26
 8008398:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800839c:	e015      	b.n	80083ca <HAL_ADC_ConfigChannel+0x522>
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083a6:	fa93 f3a3 	rbit	r3, r3
 80083aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80083ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083ae:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80083b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d101      	bne.n	80083ba <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80083b6:	2320      	movs	r3, #32
 80083b8:	e003      	b.n	80083c2 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80083ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80083bc:	fab3 f383 	clz	r3, r3
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	3301      	adds	r3, #1
 80083c4:	069b      	lsls	r3, r3, #26
 80083c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d109      	bne.n	80083ea <HAL_ADC_ConfigChannel+0x542>
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	0e9b      	lsrs	r3, r3, #26
 80083dc:	3301      	adds	r3, #1
 80083de:	f003 031f 	and.w	r3, r3, #31
 80083e2:	2101      	movs	r1, #1
 80083e4:	fa01 f303 	lsl.w	r3, r1, r3
 80083e8:	e017      	b.n	800841a <HAL_ADC_ConfigChannel+0x572>
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083f2:	fa93 f3a3 	rbit	r3, r3
 80083f6:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80083f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083fa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80083fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d101      	bne.n	8008406 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8008402:	2320      	movs	r3, #32
 8008404:	e003      	b.n	800840e <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8008406:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008408:	fab3 f383 	clz	r3, r3
 800840c:	b2db      	uxtb	r3, r3
 800840e:	3301      	adds	r3, #1
 8008410:	f003 031f 	and.w	r3, r3, #31
 8008414:	2101      	movs	r1, #1
 8008416:	fa01 f303 	lsl.w	r3, r1, r3
 800841a:	ea42 0103 	orr.w	r1, r2, r3
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008426:	2b00      	cmp	r3, #0
 8008428:	d10a      	bne.n	8008440 <HAL_ADC_ConfigChannel+0x598>
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	0e9b      	lsrs	r3, r3, #26
 8008430:	3301      	adds	r3, #1
 8008432:	f003 021f 	and.w	r2, r3, #31
 8008436:	4613      	mov	r3, r2
 8008438:	005b      	lsls	r3, r3, #1
 800843a:	4413      	add	r3, r2
 800843c:	051b      	lsls	r3, r3, #20
 800843e:	e018      	b.n	8008472 <HAL_ADC_ConfigChannel+0x5ca>
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008448:	fa93 f3a3 	rbit	r3, r3
 800844c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800844e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008450:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8008452:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008454:	2b00      	cmp	r3, #0
 8008456:	d101      	bne.n	800845c <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8008458:	2320      	movs	r3, #32
 800845a:	e003      	b.n	8008464 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 800845c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800845e:	fab3 f383 	clz	r3, r3
 8008462:	b2db      	uxtb	r3, r3
 8008464:	3301      	adds	r3, #1
 8008466:	f003 021f 	and.w	r2, r3, #31
 800846a:	4613      	mov	r3, r2
 800846c:	005b      	lsls	r3, r3, #1
 800846e:	4413      	add	r3, r2
 8008470:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008472:	430b      	orrs	r3, r1
 8008474:	e081      	b.n	800857a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800847e:	2b00      	cmp	r3, #0
 8008480:	d107      	bne.n	8008492 <HAL_ADC_ConfigChannel+0x5ea>
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	0e9b      	lsrs	r3, r3, #26
 8008488:	3301      	adds	r3, #1
 800848a:	069b      	lsls	r3, r3, #26
 800848c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008490:	e015      	b.n	80084be <HAL_ADC_ConfigChannel+0x616>
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800849a:	fa93 f3a3 	rbit	r3, r3
 800849e:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80084a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084a2:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80084a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d101      	bne.n	80084ae <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80084aa:	2320      	movs	r3, #32
 80084ac:	e003      	b.n	80084b6 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80084ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b0:	fab3 f383 	clz	r3, r3
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	3301      	adds	r3, #1
 80084b8:	069b      	lsls	r3, r3, #26
 80084ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d109      	bne.n	80084de <HAL_ADC_ConfigChannel+0x636>
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	0e9b      	lsrs	r3, r3, #26
 80084d0:	3301      	adds	r3, #1
 80084d2:	f003 031f 	and.w	r3, r3, #31
 80084d6:	2101      	movs	r1, #1
 80084d8:	fa01 f303 	lsl.w	r3, r1, r3
 80084dc:	e017      	b.n	800850e <HAL_ADC_ConfigChannel+0x666>
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084e4:	6a3b      	ldr	r3, [r7, #32]
 80084e6:	fa93 f3a3 	rbit	r3, r3
 80084ea:	61fb      	str	r3, [r7, #28]
  return result;
 80084ec:	69fb      	ldr	r3, [r7, #28]
 80084ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80084f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d101      	bne.n	80084fa <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 80084f6:	2320      	movs	r3, #32
 80084f8:	e003      	b.n	8008502 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80084fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fc:	fab3 f383 	clz	r3, r3
 8008500:	b2db      	uxtb	r3, r3
 8008502:	3301      	adds	r3, #1
 8008504:	f003 031f 	and.w	r3, r3, #31
 8008508:	2101      	movs	r1, #1
 800850a:	fa01 f303 	lsl.w	r3, r1, r3
 800850e:	ea42 0103 	orr.w	r1, r2, r3
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10d      	bne.n	800853a <HAL_ADC_ConfigChannel+0x692>
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	0e9b      	lsrs	r3, r3, #26
 8008524:	3301      	adds	r3, #1
 8008526:	f003 021f 	and.w	r2, r3, #31
 800852a:	4613      	mov	r3, r2
 800852c:	005b      	lsls	r3, r3, #1
 800852e:	4413      	add	r3, r2
 8008530:	3b1e      	subs	r3, #30
 8008532:	051b      	lsls	r3, r3, #20
 8008534:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008538:	e01e      	b.n	8008578 <HAL_ADC_ConfigChannel+0x6d0>
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	fa93 f3a3 	rbit	r3, r3
 8008546:	613b      	str	r3, [r7, #16]
  return result;
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d104      	bne.n	800855c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8008552:	2320      	movs	r3, #32
 8008554:	e006      	b.n	8008564 <HAL_ADC_ConfigChannel+0x6bc>
 8008556:	bf00      	nop
 8008558:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	fab3 f383 	clz	r3, r3
 8008562:	b2db      	uxtb	r3, r3
 8008564:	3301      	adds	r3, #1
 8008566:	f003 021f 	and.w	r2, r3, #31
 800856a:	4613      	mov	r3, r2
 800856c:	005b      	lsls	r3, r3, #1
 800856e:	4413      	add	r3, r2
 8008570:	3b1e      	subs	r3, #30
 8008572:	051b      	lsls	r3, r3, #20
 8008574:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008578:	430b      	orrs	r3, r1
 800857a:	683a      	ldr	r2, [r7, #0]
 800857c:	6892      	ldr	r2, [r2, #8]
 800857e:	4619      	mov	r1, r3
 8008580:	f7ff f8c7 	bl	8007712 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	4b3d      	ldr	r3, [pc, #244]	; (8008680 <HAL_ADC_ConfigChannel+0x7d8>)
 800858a:	4013      	ands	r3, r2
 800858c:	2b00      	cmp	r3, #0
 800858e:	d06c      	beq.n	800866a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008590:	483c      	ldr	r0, [pc, #240]	; (8008684 <HAL_ADC_ConfigChannel+0x7dc>)
 8008592:	f7ff f809 	bl	80075a8 <LL_ADC_GetCommonPathInternalCh>
 8008596:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a3a      	ldr	r2, [pc, #232]	; (8008688 <HAL_ADC_ConfigChannel+0x7e0>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d127      	bne.n	80085f4 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80085a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80085a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d121      	bne.n	80085f4 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a35      	ldr	r2, [pc, #212]	; (800868c <HAL_ADC_ConfigChannel+0x7e4>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d157      	bne.n	800866a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80085ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80085be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80085c2:	4619      	mov	r1, r3
 80085c4:	482f      	ldr	r0, [pc, #188]	; (8008684 <HAL_ADC_ConfigChannel+0x7dc>)
 80085c6:	f7fe ffdc 	bl	8007582 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80085ca:	4b31      	ldr	r3, [pc, #196]	; (8008690 <HAL_ADC_ConfigChannel+0x7e8>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	099b      	lsrs	r3, r3, #6
 80085d0:	4a30      	ldr	r2, [pc, #192]	; (8008694 <HAL_ADC_ConfigChannel+0x7ec>)
 80085d2:	fba2 2303 	umull	r2, r3, r2, r3
 80085d6:	099b      	lsrs	r3, r3, #6
 80085d8:	1c5a      	adds	r2, r3, #1
 80085da:	4613      	mov	r3, r2
 80085dc:	005b      	lsls	r3, r3, #1
 80085de:	4413      	add	r3, r2
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80085e4:	e002      	b.n	80085ec <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	3b01      	subs	r3, #1
 80085ea:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1f9      	bne.n	80085e6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80085f2:	e03a      	b.n	800866a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a27      	ldr	r2, [pc, #156]	; (8008698 <HAL_ADC_ConfigChannel+0x7f0>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d113      	bne.n	8008626 <HAL_ADC_ConfigChannel+0x77e>
 80085fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008602:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10d      	bne.n	8008626 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a1f      	ldr	r2, [pc, #124]	; (800868c <HAL_ADC_ConfigChannel+0x7e4>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d12a      	bne.n	800866a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008614:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008618:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800861c:	4619      	mov	r1, r3
 800861e:	4819      	ldr	r0, [pc, #100]	; (8008684 <HAL_ADC_ConfigChannel+0x7dc>)
 8008620:	f7fe ffaf 	bl	8007582 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008624:	e021      	b.n	800866a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a1c      	ldr	r2, [pc, #112]	; (800869c <HAL_ADC_ConfigChannel+0x7f4>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d11c      	bne.n	800866a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008630:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008634:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008638:	2b00      	cmp	r3, #0
 800863a:	d116      	bne.n	800866a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a12      	ldr	r2, [pc, #72]	; (800868c <HAL_ADC_ConfigChannel+0x7e4>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d111      	bne.n	800866a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008646:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800864a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800864e:	4619      	mov	r1, r3
 8008650:	480c      	ldr	r0, [pc, #48]	; (8008684 <HAL_ADC_ConfigChannel+0x7dc>)
 8008652:	f7fe ff96 	bl	8007582 <LL_ADC_SetCommonPathInternalCh>
 8008656:	e008      	b.n	800866a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800865c:	f043 0220 	orr.w	r2, r3, #32
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8008672:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8008676:	4618      	mov	r0, r3
 8008678:	37d8      	adds	r7, #216	; 0xd8
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	80080000 	.word	0x80080000
 8008684:	50040300 	.word	0x50040300
 8008688:	c7520000 	.word	0xc7520000
 800868c:	50040000 	.word	0x50040000
 8008690:	20000028 	.word	0x20000028
 8008694:	053e2d63 	.word	0x053e2d63
 8008698:	cb840000 	.word	0xcb840000
 800869c:	80000001 	.word	0x80000001

080086a0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b088      	sub	sp, #32
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80086aa:	2300      	movs	r3, #0
 80086ac:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7ff f93e 	bl	8007938 <LL_ADC_REG_IsConversionOngoing>
 80086bc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7ff f95f 	bl	8007986 <LL_ADC_INJ_IsConversionOngoing>
 80086c8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d103      	bne.n	80086d8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	f000 8098 	beq.w	8008808 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d02a      	beq.n	800873c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	7e5b      	ldrb	r3, [r3, #25]
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d126      	bne.n	800873c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	7e1b      	ldrb	r3, [r3, #24]
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	d122      	bne.n	800873c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80086f6:	2301      	movs	r3, #1
 80086f8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80086fa:	e014      	b.n	8008726 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80086fc:	69fb      	ldr	r3, [r7, #28]
 80086fe:	4a45      	ldr	r2, [pc, #276]	; (8008814 <ADC_ConversionStop+0x174>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d90d      	bls.n	8008720 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008708:	f043 0210 	orr.w	r2, r3, #16
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008714:	f043 0201 	orr.w	r2, r3, #1
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	e074      	b.n	800880a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	3301      	adds	r3, #1
 8008724:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008730:	2b40      	cmp	r3, #64	; 0x40
 8008732:	d1e3      	bne.n	80086fc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2240      	movs	r2, #64	; 0x40
 800873a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800873c:	69bb      	ldr	r3, [r7, #24]
 800873e:	2b02      	cmp	r3, #2
 8008740:	d014      	beq.n	800876c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	4618      	mov	r0, r3
 8008748:	f7ff f8f6 	bl	8007938 <LL_ADC_REG_IsConversionOngoing>
 800874c:	4603      	mov	r3, r0
 800874e:	2b00      	cmp	r3, #0
 8008750:	d00c      	beq.n	800876c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4618      	mov	r0, r3
 8008758:	f7ff f8b3 	bl	80078c2 <LL_ADC_IsDisableOngoing>
 800875c:	4603      	mov	r3, r0
 800875e:	2b00      	cmp	r3, #0
 8008760:	d104      	bne.n	800876c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4618      	mov	r0, r3
 8008768:	f7ff f8d2 	bl	8007910 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	2b01      	cmp	r3, #1
 8008770:	d014      	beq.n	800879c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4618      	mov	r0, r3
 8008778:	f7ff f905 	bl	8007986 <LL_ADC_INJ_IsConversionOngoing>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00c      	beq.n	800879c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4618      	mov	r0, r3
 8008788:	f7ff f89b 	bl	80078c2 <LL_ADC_IsDisableOngoing>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d104      	bne.n	800879c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4618      	mov	r0, r3
 8008798:	f7ff f8e1 	bl	800795e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800879c:	69bb      	ldr	r3, [r7, #24]
 800879e:	2b02      	cmp	r3, #2
 80087a0:	d005      	beq.n	80087ae <ADC_ConversionStop+0x10e>
 80087a2:	69bb      	ldr	r3, [r7, #24]
 80087a4:	2b03      	cmp	r3, #3
 80087a6:	d105      	bne.n	80087b4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80087a8:	230c      	movs	r3, #12
 80087aa:	617b      	str	r3, [r7, #20]
        break;
 80087ac:	e005      	b.n	80087ba <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80087ae:	2308      	movs	r3, #8
 80087b0:	617b      	str	r3, [r7, #20]
        break;
 80087b2:	e002      	b.n	80087ba <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80087b4:	2304      	movs	r3, #4
 80087b6:	617b      	str	r3, [r7, #20]
        break;
 80087b8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80087ba:	f7fe fe9f 	bl	80074fc <HAL_GetTick>
 80087be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80087c0:	e01b      	b.n	80087fa <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80087c2:	f7fe fe9b 	bl	80074fc <HAL_GetTick>
 80087c6:	4602      	mov	r2, r0
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	1ad3      	subs	r3, r2, r3
 80087cc:	2b05      	cmp	r3, #5
 80087ce:	d914      	bls.n	80087fa <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	689a      	ldr	r2, [r3, #8]
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	4013      	ands	r3, r2
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00d      	beq.n	80087fa <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087e2:	f043 0210 	orr.w	r2, r3, #16
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087ee:	f043 0201 	orr.w	r2, r3, #1
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80087f6:	2301      	movs	r3, #1
 80087f8:	e007      	b.n	800880a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	689a      	ldr	r2, [r3, #8]
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	4013      	ands	r3, r2
 8008804:	2b00      	cmp	r3, #0
 8008806:	d1dc      	bne.n	80087c2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8008808:	2300      	movs	r3, #0
}
 800880a:	4618      	mov	r0, r3
 800880c:	3720      	adds	r7, #32
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	a33fffff 	.word	0xa33fffff

08008818 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8008820:	2300      	movs	r3, #0
 8008822:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4618      	mov	r0, r3
 800882a:	f7ff f837 	bl	800789c <LL_ADC_IsEnabled>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d169      	bne.n	8008908 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	689a      	ldr	r2, [r3, #8]
 800883a:	4b36      	ldr	r3, [pc, #216]	; (8008914 <ADC_Enable+0xfc>)
 800883c:	4013      	ands	r3, r2
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00d      	beq.n	800885e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008846:	f043 0210 	orr.w	r2, r3, #16
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008852:	f043 0201 	orr.w	r2, r3, #1
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800885a:	2301      	movs	r3, #1
 800885c:	e055      	b.n	800890a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4618      	mov	r0, r3
 8008864:	f7fe fff2 	bl	800784c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8008868:	482b      	ldr	r0, [pc, #172]	; (8008918 <ADC_Enable+0x100>)
 800886a:	f7fe fe9d 	bl	80075a8 <LL_ADC_GetCommonPathInternalCh>
 800886e:	4603      	mov	r3, r0
 8008870:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008874:	2b00      	cmp	r3, #0
 8008876:	d013      	beq.n	80088a0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008878:	4b28      	ldr	r3, [pc, #160]	; (800891c <ADC_Enable+0x104>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	099b      	lsrs	r3, r3, #6
 800887e:	4a28      	ldr	r2, [pc, #160]	; (8008920 <ADC_Enable+0x108>)
 8008880:	fba2 2303 	umull	r2, r3, r2, r3
 8008884:	099b      	lsrs	r3, r3, #6
 8008886:	1c5a      	adds	r2, r3, #1
 8008888:	4613      	mov	r3, r2
 800888a:	005b      	lsls	r3, r3, #1
 800888c:	4413      	add	r3, r2
 800888e:	009b      	lsls	r3, r3, #2
 8008890:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8008892:	e002      	b.n	800889a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	3b01      	subs	r3, #1
 8008898:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d1f9      	bne.n	8008894 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80088a0:	f7fe fe2c 	bl	80074fc <HAL_GetTick>
 80088a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80088a6:	e028      	b.n	80088fa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7fe fff5 	bl	800789c <LL_ADC_IsEnabled>
 80088b2:	4603      	mov	r3, r0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d104      	bne.n	80088c2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4618      	mov	r0, r3
 80088be:	f7fe ffc5 	bl	800784c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80088c2:	f7fe fe1b 	bl	80074fc <HAL_GetTick>
 80088c6:	4602      	mov	r2, r0
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	2b02      	cmp	r3, #2
 80088ce:	d914      	bls.n	80088fa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f003 0301 	and.w	r3, r3, #1
 80088da:	2b01      	cmp	r3, #1
 80088dc:	d00d      	beq.n	80088fa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088e2:	f043 0210 	orr.w	r2, r3, #16
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088ee:	f043 0201 	orr.w	r2, r3, #1
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80088f6:	2301      	movs	r3, #1
 80088f8:	e007      	b.n	800890a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0301 	and.w	r3, r3, #1
 8008904:	2b01      	cmp	r3, #1
 8008906:	d1cf      	bne.n	80088a8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3710      	adds	r7, #16
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
 8008912:	bf00      	nop
 8008914:	8000003f 	.word	0x8000003f
 8008918:	50040300 	.word	0x50040300
 800891c:	20000028 	.word	0x20000028
 8008920:	053e2d63 	.word	0x053e2d63

08008924 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4618      	mov	r0, r3
 8008932:	f7fe ffc6 	bl	80078c2 <LL_ADC_IsDisableOngoing>
 8008936:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4618      	mov	r0, r3
 800893e:	f7fe ffad 	bl	800789c <LL_ADC_IsEnabled>
 8008942:	4603      	mov	r3, r0
 8008944:	2b00      	cmp	r3, #0
 8008946:	d047      	beq.n	80089d8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d144      	bne.n	80089d8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	f003 030d 	and.w	r3, r3, #13
 8008958:	2b01      	cmp	r3, #1
 800895a:	d10c      	bne.n	8008976 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4618      	mov	r0, r3
 8008962:	f7fe ff87 	bl	8007874 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	2203      	movs	r2, #3
 800896c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800896e:	f7fe fdc5 	bl	80074fc <HAL_GetTick>
 8008972:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008974:	e029      	b.n	80089ca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800897a:	f043 0210 	orr.w	r2, r3, #16
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008986:	f043 0201 	orr.w	r2, r3, #1
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	e023      	b.n	80089da <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008992:	f7fe fdb3 	bl	80074fc <HAL_GetTick>
 8008996:	4602      	mov	r2, r0
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	1ad3      	subs	r3, r2, r3
 800899c:	2b02      	cmp	r3, #2
 800899e:	d914      	bls.n	80089ca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	689b      	ldr	r3, [r3, #8]
 80089a6:	f003 0301 	and.w	r3, r3, #1
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d00d      	beq.n	80089ca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089b2:	f043 0210 	orr.w	r2, r3, #16
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089be:	f043 0201 	orr.w	r2, r3, #1
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	e007      	b.n	80089da <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	689b      	ldr	r3, [r3, #8]
 80089d0:	f003 0301 	and.w	r3, r3, #1
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1dc      	bne.n	8008992 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80089d8:	2300      	movs	r3, #0
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3710      	adds	r7, #16
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}

080089e2 <LL_ADC_StartCalibration>:
{
 80089e2:	b480      	push	{r7}
 80089e4:	b083      	sub	sp, #12
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
 80089ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80089f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80089f8:	683a      	ldr	r2, [r7, #0]
 80089fa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80089fe:	4313      	orrs	r3, r2
 8008a00:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	609a      	str	r2, [r3, #8]
}
 8008a08:	bf00      	nop
 8008a0a:	370c      	adds	r7, #12
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <LL_ADC_IsCalibrationOnGoing>:
{
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a28:	d101      	bne.n	8008a2e <LL_ADC_IsCalibrationOnGoing+0x1a>
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e000      	b.n	8008a30 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008a2e:	2300      	movs	r3, #0
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	370c      	adds	r7, #12
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8008a46:	2300      	movs	r3, #0
 8008a48:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d101      	bne.n	8008a58 <HAL_ADCEx_Calibration_Start+0x1c>
 8008a54:	2302      	movs	r3, #2
 8008a56:	e04d      	b.n	8008af4 <HAL_ADCEx_Calibration_Start+0xb8>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f7ff ff5f 	bl	8008924 <ADC_Disable>
 8008a66:	4603      	mov	r3, r0
 8008a68:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8008a6a:	7bfb      	ldrb	r3, [r7, #15]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d136      	bne.n	8008ade <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a74:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008a78:	f023 0302 	bic.w	r3, r3, #2
 8008a7c:	f043 0202 	orr.w	r2, r3, #2
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	6839      	ldr	r1, [r7, #0]
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f7ff ffa9 	bl	80089e2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008a90:	e014      	b.n	8008abc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	3301      	adds	r3, #1
 8008a96:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8008a9e:	d30d      	bcc.n	8008abc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008aa4:	f023 0312 	bic.w	r3, r3, #18
 8008aa8:	f043 0210 	orr.w	r2, r3, #16
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e01b      	b.n	8008af4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f7ff ffa7 	bl	8008a14 <LL_ADC_IsCalibrationOnGoing>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d1e2      	bne.n	8008a92 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ad0:	f023 0303 	bic.w	r3, r3, #3
 8008ad4:	f043 0201 	orr.w	r2, r3, #1
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	659a      	str	r2, [r3, #88]	; 0x58
 8008adc:	e005      	b.n	8008aea <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ae2:	f043 0210 	orr.w	r2, r3, #16
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8008af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3710      	adds	r7, #16
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d101      	bne.n	8008b0e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	e0ed      	b.n	8008cea <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d102      	bne.n	8008b20 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f7fa fb06 	bl	800312c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f042 0201 	orr.w	r2, r2, #1
 8008b2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008b30:	f7fe fce4 	bl	80074fc <HAL_GetTick>
 8008b34:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008b36:	e012      	b.n	8008b5e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008b38:	f7fe fce0 	bl	80074fc <HAL_GetTick>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	1ad3      	subs	r3, r2, r3
 8008b42:	2b0a      	cmp	r3, #10
 8008b44:	d90b      	bls.n	8008b5e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b4a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2205      	movs	r2, #5
 8008b56:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	e0c5      	b.n	8008cea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	f003 0301 	and.w	r3, r3, #1
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d0e5      	beq.n	8008b38 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	681a      	ldr	r2, [r3, #0]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f022 0202 	bic.w	r2, r2, #2
 8008b7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008b7c:	f7fe fcbe 	bl	80074fc <HAL_GetTick>
 8008b80:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008b82:	e012      	b.n	8008baa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008b84:	f7fe fcba 	bl	80074fc <HAL_GetTick>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	1ad3      	subs	r3, r2, r3
 8008b8e:	2b0a      	cmp	r3, #10
 8008b90:	d90b      	bls.n	8008baa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2205      	movs	r2, #5
 8008ba2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	e09f      	b.n	8008cea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	f003 0302 	and.w	r3, r3, #2
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1e5      	bne.n	8008b84 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	7e1b      	ldrb	r3, [r3, #24]
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d108      	bne.n	8008bd2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	681a      	ldr	r2, [r3, #0]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008bce:	601a      	str	r2, [r3, #0]
 8008bd0:	e007      	b.n	8008be2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008be0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	7e5b      	ldrb	r3, [r3, #25]
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d108      	bne.n	8008bfc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bf8:	601a      	str	r2, [r3, #0]
 8008bfa:	e007      	b.n	8008c0c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	7e9b      	ldrb	r3, [r3, #26]
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d108      	bne.n	8008c26 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f042 0220 	orr.w	r2, r2, #32
 8008c22:	601a      	str	r2, [r3, #0]
 8008c24:	e007      	b.n	8008c36 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f022 0220 	bic.w	r2, r2, #32
 8008c34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	7edb      	ldrb	r3, [r3, #27]
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d108      	bne.n	8008c50 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f022 0210 	bic.w	r2, r2, #16
 8008c4c:	601a      	str	r2, [r3, #0]
 8008c4e:	e007      	b.n	8008c60 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	681a      	ldr	r2, [r3, #0]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f042 0210 	orr.w	r2, r2, #16
 8008c5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	7f1b      	ldrb	r3, [r3, #28]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d108      	bne.n	8008c7a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	681a      	ldr	r2, [r3, #0]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f042 0208 	orr.w	r2, r2, #8
 8008c76:	601a      	str	r2, [r3, #0]
 8008c78:	e007      	b.n	8008c8a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f022 0208 	bic.w	r2, r2, #8
 8008c88:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	7f5b      	ldrb	r3, [r3, #29]
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d108      	bne.n	8008ca4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f042 0204 	orr.w	r2, r2, #4
 8008ca0:	601a      	str	r2, [r3, #0]
 8008ca2:	e007      	b.n	8008cb4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	681a      	ldr	r2, [r3, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f022 0204 	bic.w	r2, r2, #4
 8008cb2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	689a      	ldr	r2, [r3, #8]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	68db      	ldr	r3, [r3, #12]
 8008cbc:	431a      	orrs	r2, r3
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	691b      	ldr	r3, [r3, #16]
 8008cc2:	431a      	orrs	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	695b      	ldr	r3, [r3, #20]
 8008cc8:	ea42 0103 	orr.w	r1, r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	1e5a      	subs	r2, r3, #1
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	430a      	orrs	r2, r1
 8008cd8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8008ce8:	2300      	movs	r3, #0
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3710      	adds	r7, #16
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
	...

08008cf4 <__NVIC_SetPriorityGrouping>:
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b085      	sub	sp, #20
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f003 0307 	and.w	r3, r3, #7
 8008d02:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008d04:	4b0c      	ldr	r3, [pc, #48]	; (8008d38 <__NVIC_SetPriorityGrouping+0x44>)
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008d0a:	68ba      	ldr	r2, [r7, #8]
 8008d0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008d10:	4013      	ands	r3, r2
 8008d12:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008d1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008d26:	4a04      	ldr	r2, [pc, #16]	; (8008d38 <__NVIC_SetPriorityGrouping+0x44>)
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	60d3      	str	r3, [r2, #12]
}
 8008d2c:	bf00      	nop
 8008d2e:	3714      	adds	r7, #20
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr
 8008d38:	e000ed00 	.word	0xe000ed00

08008d3c <__NVIC_GetPriorityGrouping>:
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008d40:	4b04      	ldr	r3, [pc, #16]	; (8008d54 <__NVIC_GetPriorityGrouping+0x18>)
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	0a1b      	lsrs	r3, r3, #8
 8008d46:	f003 0307 	and.w	r3, r3, #7
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr
 8008d54:	e000ed00 	.word	0xe000ed00

08008d58 <__NVIC_EnableIRQ>:
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b083      	sub	sp, #12
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	4603      	mov	r3, r0
 8008d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	db0b      	blt.n	8008d82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008d6a:	79fb      	ldrb	r3, [r7, #7]
 8008d6c:	f003 021f 	and.w	r2, r3, #31
 8008d70:	4907      	ldr	r1, [pc, #28]	; (8008d90 <__NVIC_EnableIRQ+0x38>)
 8008d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d76:	095b      	lsrs	r3, r3, #5
 8008d78:	2001      	movs	r0, #1
 8008d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8008d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008d82:	bf00      	nop
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	e000e100 	.word	0xe000e100

08008d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b083      	sub	sp, #12
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	6039      	str	r1, [r7, #0]
 8008d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	db0a      	blt.n	8008dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	b2da      	uxtb	r2, r3
 8008dac:	490c      	ldr	r1, [pc, #48]	; (8008de0 <__NVIC_SetPriority+0x4c>)
 8008dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008db2:	0112      	lsls	r2, r2, #4
 8008db4:	b2d2      	uxtb	r2, r2
 8008db6:	440b      	add	r3, r1
 8008db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008dbc:	e00a      	b.n	8008dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	b2da      	uxtb	r2, r3
 8008dc2:	4908      	ldr	r1, [pc, #32]	; (8008de4 <__NVIC_SetPriority+0x50>)
 8008dc4:	79fb      	ldrb	r3, [r7, #7]
 8008dc6:	f003 030f 	and.w	r3, r3, #15
 8008dca:	3b04      	subs	r3, #4
 8008dcc:	0112      	lsls	r2, r2, #4
 8008dce:	b2d2      	uxtb	r2, r2
 8008dd0:	440b      	add	r3, r1
 8008dd2:	761a      	strb	r2, [r3, #24]
}
 8008dd4:	bf00      	nop
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr
 8008de0:	e000e100 	.word	0xe000e100
 8008de4:	e000ed00 	.word	0xe000ed00

08008de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b089      	sub	sp, #36	; 0x24
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f003 0307 	and.w	r3, r3, #7
 8008dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008dfc:	69fb      	ldr	r3, [r7, #28]
 8008dfe:	f1c3 0307 	rsb	r3, r3, #7
 8008e02:	2b04      	cmp	r3, #4
 8008e04:	bf28      	it	cs
 8008e06:	2304      	movcs	r3, #4
 8008e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008e0a:	69fb      	ldr	r3, [r7, #28]
 8008e0c:	3304      	adds	r3, #4
 8008e0e:	2b06      	cmp	r3, #6
 8008e10:	d902      	bls.n	8008e18 <NVIC_EncodePriority+0x30>
 8008e12:	69fb      	ldr	r3, [r7, #28]
 8008e14:	3b03      	subs	r3, #3
 8008e16:	e000      	b.n	8008e1a <NVIC_EncodePriority+0x32>
 8008e18:	2300      	movs	r3, #0
 8008e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e20:	69bb      	ldr	r3, [r7, #24]
 8008e22:	fa02 f303 	lsl.w	r3, r2, r3
 8008e26:	43da      	mvns	r2, r3
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	401a      	ands	r2, r3
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008e30:	f04f 31ff 	mov.w	r1, #4294967295
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	fa01 f303 	lsl.w	r3, r1, r3
 8008e3a:	43d9      	mvns	r1, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008e40:	4313      	orrs	r3, r2
         );
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3724      	adds	r7, #36	; 0x24
 8008e46:	46bd      	mov	sp, r7
 8008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4c:	4770      	bx	lr

08008e4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b082      	sub	sp, #8
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f7ff ff4c 	bl	8008cf4 <__NVIC_SetPriorityGrouping>
}
 8008e5c:	bf00      	nop
 8008e5e:	3708      	adds	r7, #8
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd80      	pop	{r7, pc}

08008e64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b086      	sub	sp, #24
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	607a      	str	r2, [r7, #4]
 8008e70:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8008e72:	2300      	movs	r3, #0
 8008e74:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008e76:	f7ff ff61 	bl	8008d3c <__NVIC_GetPriorityGrouping>
 8008e7a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008e7c:	687a      	ldr	r2, [r7, #4]
 8008e7e:	68b9      	ldr	r1, [r7, #8]
 8008e80:	6978      	ldr	r0, [r7, #20]
 8008e82:	f7ff ffb1 	bl	8008de8 <NVIC_EncodePriority>
 8008e86:	4602      	mov	r2, r0
 8008e88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e8c:	4611      	mov	r1, r2
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7ff ff80 	bl	8008d94 <__NVIC_SetPriority>
}
 8008e94:	bf00      	nop
 8008e96:	3718      	adds	r7, #24
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f7ff ff54 	bl	8008d58 <__NVIC_EnableIRQ>
}
 8008eb0:	bf00      	nop
 8008eb2:	3708      	adds	r7, #8
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}

08008eb8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b085      	sub	sp, #20
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	2b02      	cmp	r3, #2
 8008ece:	d008      	beq.n	8008ee2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2204      	movs	r2, #4
 8008ed4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e022      	b.n	8008f28 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	681a      	ldr	r2, [r3, #0]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f022 020e 	bic.w	r2, r2, #14
 8008ef0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f022 0201 	bic.w	r2, r2, #1
 8008f00:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f06:	f003 021c 	and.w	r2, r3, #28
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f0e:	2101      	movs	r1, #1
 8008f10:	fa01 f202 	lsl.w	r2, r1, r2
 8008f14:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2201      	movs	r2, #1
 8008f1a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8008f26:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3714      	adds	r7, #20
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr

08008f34 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b084      	sub	sp, #16
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b02      	cmp	r3, #2
 8008f4a:	d005      	beq.n	8008f58 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2204      	movs	r2, #4
 8008f50:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8008f52:	2301      	movs	r3, #1
 8008f54:	73fb      	strb	r3, [r7, #15]
 8008f56:	e029      	b.n	8008fac <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f022 020e 	bic.w	r2, r2, #14
 8008f66:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f022 0201 	bic.w	r2, r2, #1
 8008f76:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f7c:	f003 021c 	and.w	r2, r3, #28
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f84:	2101      	movs	r1, #1
 8008f86:	fa01 f202 	lsl.w	r2, r1, r2
 8008f8a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d003      	beq.n	8008fac <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	4798      	blx	r3
    }
  }
  return status;
 8008fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
	...

08008fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b087      	sub	sp, #28
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008fc6:	e154      	b.n	8009272 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	2101      	movs	r1, #1
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8008fd4:	4013      	ands	r3, r2
 8008fd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	f000 8146 	beq.w	800926c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	f003 0303 	and.w	r3, r3, #3
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d005      	beq.n	8008ff8 <HAL_GPIO_Init+0x40>
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	f003 0303 	and.w	r3, r3, #3
 8008ff4:	2b02      	cmp	r3, #2
 8008ff6:	d130      	bne.n	800905a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	005b      	lsls	r3, r3, #1
 8009002:	2203      	movs	r2, #3
 8009004:	fa02 f303 	lsl.w	r3, r2, r3
 8009008:	43db      	mvns	r3, r3
 800900a:	693a      	ldr	r2, [r7, #16]
 800900c:	4013      	ands	r3, r2
 800900e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	68da      	ldr	r2, [r3, #12]
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	005b      	lsls	r3, r3, #1
 8009018:	fa02 f303 	lsl.w	r3, r2, r3
 800901c:	693a      	ldr	r2, [r7, #16]
 800901e:	4313      	orrs	r3, r2
 8009020:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	693a      	ldr	r2, [r7, #16]
 8009026:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800902e:	2201      	movs	r2, #1
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	fa02 f303 	lsl.w	r3, r2, r3
 8009036:	43db      	mvns	r3, r3
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	4013      	ands	r3, r2
 800903c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	091b      	lsrs	r3, r3, #4
 8009044:	f003 0201 	and.w	r2, r3, #1
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	fa02 f303 	lsl.w	r3, r2, r3
 800904e:	693a      	ldr	r2, [r7, #16]
 8009050:	4313      	orrs	r3, r2
 8009052:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	693a      	ldr	r2, [r7, #16]
 8009058:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	f003 0303 	and.w	r3, r3, #3
 8009062:	2b03      	cmp	r3, #3
 8009064:	d017      	beq.n	8009096 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	005b      	lsls	r3, r3, #1
 8009070:	2203      	movs	r2, #3
 8009072:	fa02 f303 	lsl.w	r3, r2, r3
 8009076:	43db      	mvns	r3, r3
 8009078:	693a      	ldr	r2, [r7, #16]
 800907a:	4013      	ands	r3, r2
 800907c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	689a      	ldr	r2, [r3, #8]
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	005b      	lsls	r3, r3, #1
 8009086:	fa02 f303 	lsl.w	r3, r2, r3
 800908a:	693a      	ldr	r2, [r7, #16]
 800908c:	4313      	orrs	r3, r2
 800908e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	693a      	ldr	r2, [r7, #16]
 8009094:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	f003 0303 	and.w	r3, r3, #3
 800909e:	2b02      	cmp	r3, #2
 80090a0:	d123      	bne.n	80090ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	08da      	lsrs	r2, r3, #3
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	3208      	adds	r2, #8
 80090aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	f003 0307 	and.w	r3, r3, #7
 80090b6:	009b      	lsls	r3, r3, #2
 80090b8:	220f      	movs	r2, #15
 80090ba:	fa02 f303 	lsl.w	r3, r2, r3
 80090be:	43db      	mvns	r3, r3
 80090c0:	693a      	ldr	r2, [r7, #16]
 80090c2:	4013      	ands	r3, r2
 80090c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	691a      	ldr	r2, [r3, #16]
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	f003 0307 	and.w	r3, r3, #7
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	fa02 f303 	lsl.w	r3, r2, r3
 80090d6:	693a      	ldr	r2, [r7, #16]
 80090d8:	4313      	orrs	r3, r2
 80090da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	08da      	lsrs	r2, r3, #3
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	3208      	adds	r2, #8
 80090e4:	6939      	ldr	r1, [r7, #16]
 80090e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	005b      	lsls	r3, r3, #1
 80090f4:	2203      	movs	r2, #3
 80090f6:	fa02 f303 	lsl.w	r3, r2, r3
 80090fa:	43db      	mvns	r3, r3
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	4013      	ands	r3, r2
 8009100:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	f003 0203 	and.w	r2, r3, #3
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	005b      	lsls	r3, r3, #1
 800910e:	fa02 f303 	lsl.w	r3, r2, r3
 8009112:	693a      	ldr	r2, [r7, #16]
 8009114:	4313      	orrs	r3, r2
 8009116:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009126:	2b00      	cmp	r3, #0
 8009128:	f000 80a0 	beq.w	800926c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800912c:	4b58      	ldr	r3, [pc, #352]	; (8009290 <HAL_GPIO_Init+0x2d8>)
 800912e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009130:	4a57      	ldr	r2, [pc, #348]	; (8009290 <HAL_GPIO_Init+0x2d8>)
 8009132:	f043 0301 	orr.w	r3, r3, #1
 8009136:	6613      	str	r3, [r2, #96]	; 0x60
 8009138:	4b55      	ldr	r3, [pc, #340]	; (8009290 <HAL_GPIO_Init+0x2d8>)
 800913a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800913c:	f003 0301 	and.w	r3, r3, #1
 8009140:	60bb      	str	r3, [r7, #8]
 8009142:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8009144:	4a53      	ldr	r2, [pc, #332]	; (8009294 <HAL_GPIO_Init+0x2dc>)
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	089b      	lsrs	r3, r3, #2
 800914a:	3302      	adds	r3, #2
 800914c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009150:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	f003 0303 	and.w	r3, r3, #3
 8009158:	009b      	lsls	r3, r3, #2
 800915a:	220f      	movs	r2, #15
 800915c:	fa02 f303 	lsl.w	r3, r2, r3
 8009160:	43db      	mvns	r3, r3
 8009162:	693a      	ldr	r2, [r7, #16]
 8009164:	4013      	ands	r3, r2
 8009166:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800916e:	d019      	beq.n	80091a4 <HAL_GPIO_Init+0x1ec>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	4a49      	ldr	r2, [pc, #292]	; (8009298 <HAL_GPIO_Init+0x2e0>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d013      	beq.n	80091a0 <HAL_GPIO_Init+0x1e8>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	4a48      	ldr	r2, [pc, #288]	; (800929c <HAL_GPIO_Init+0x2e4>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d00d      	beq.n	800919c <HAL_GPIO_Init+0x1e4>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	4a47      	ldr	r2, [pc, #284]	; (80092a0 <HAL_GPIO_Init+0x2e8>)
 8009184:	4293      	cmp	r3, r2
 8009186:	d007      	beq.n	8009198 <HAL_GPIO_Init+0x1e0>
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	4a46      	ldr	r2, [pc, #280]	; (80092a4 <HAL_GPIO_Init+0x2ec>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d101      	bne.n	8009194 <HAL_GPIO_Init+0x1dc>
 8009190:	2304      	movs	r3, #4
 8009192:	e008      	b.n	80091a6 <HAL_GPIO_Init+0x1ee>
 8009194:	2307      	movs	r3, #7
 8009196:	e006      	b.n	80091a6 <HAL_GPIO_Init+0x1ee>
 8009198:	2303      	movs	r3, #3
 800919a:	e004      	b.n	80091a6 <HAL_GPIO_Init+0x1ee>
 800919c:	2302      	movs	r3, #2
 800919e:	e002      	b.n	80091a6 <HAL_GPIO_Init+0x1ee>
 80091a0:	2301      	movs	r3, #1
 80091a2:	e000      	b.n	80091a6 <HAL_GPIO_Init+0x1ee>
 80091a4:	2300      	movs	r3, #0
 80091a6:	697a      	ldr	r2, [r7, #20]
 80091a8:	f002 0203 	and.w	r2, r2, #3
 80091ac:	0092      	lsls	r2, r2, #2
 80091ae:	4093      	lsls	r3, r2
 80091b0:	693a      	ldr	r2, [r7, #16]
 80091b2:	4313      	orrs	r3, r2
 80091b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80091b6:	4937      	ldr	r1, [pc, #220]	; (8009294 <HAL_GPIO_Init+0x2dc>)
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	089b      	lsrs	r3, r3, #2
 80091bc:	3302      	adds	r3, #2
 80091be:	693a      	ldr	r2, [r7, #16]
 80091c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80091c4:	4b38      	ldr	r3, [pc, #224]	; (80092a8 <HAL_GPIO_Init+0x2f0>)
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	43db      	mvns	r3, r3
 80091ce:	693a      	ldr	r2, [r7, #16]
 80091d0:	4013      	ands	r3, r2
 80091d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d003      	beq.n	80091e8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80091e0:	693a      	ldr	r2, [r7, #16]
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	4313      	orrs	r3, r2
 80091e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80091e8:	4a2f      	ldr	r2, [pc, #188]	; (80092a8 <HAL_GPIO_Init+0x2f0>)
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80091ee:	4b2e      	ldr	r3, [pc, #184]	; (80092a8 <HAL_GPIO_Init+0x2f0>)
 80091f0:	68db      	ldr	r3, [r3, #12]
 80091f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	43db      	mvns	r3, r3
 80091f8:	693a      	ldr	r2, [r7, #16]
 80091fa:	4013      	ands	r3, r2
 80091fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009206:	2b00      	cmp	r3, #0
 8009208:	d003      	beq.n	8009212 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800920a:	693a      	ldr	r2, [r7, #16]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	4313      	orrs	r3, r2
 8009210:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009212:	4a25      	ldr	r2, [pc, #148]	; (80092a8 <HAL_GPIO_Init+0x2f0>)
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8009218:	4b23      	ldr	r3, [pc, #140]	; (80092a8 <HAL_GPIO_Init+0x2f0>)
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	43db      	mvns	r3, r3
 8009222:	693a      	ldr	r2, [r7, #16]
 8009224:	4013      	ands	r3, r2
 8009226:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009230:	2b00      	cmp	r3, #0
 8009232:	d003      	beq.n	800923c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8009234:	693a      	ldr	r2, [r7, #16]
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	4313      	orrs	r3, r2
 800923a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800923c:	4a1a      	ldr	r2, [pc, #104]	; (80092a8 <HAL_GPIO_Init+0x2f0>)
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8009242:	4b19      	ldr	r3, [pc, #100]	; (80092a8 <HAL_GPIO_Init+0x2f0>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	43db      	mvns	r3, r3
 800924c:	693a      	ldr	r2, [r7, #16]
 800924e:	4013      	ands	r3, r2
 8009250:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800925a:	2b00      	cmp	r3, #0
 800925c:	d003      	beq.n	8009266 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800925e:	693a      	ldr	r2, [r7, #16]
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	4313      	orrs	r3, r2
 8009264:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009266:	4a10      	ldr	r2, [pc, #64]	; (80092a8 <HAL_GPIO_Init+0x2f0>)
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	3301      	adds	r3, #1
 8009270:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	fa22 f303 	lsr.w	r3, r2, r3
 800927c:	2b00      	cmp	r3, #0
 800927e:	f47f aea3 	bne.w	8008fc8 <HAL_GPIO_Init+0x10>
  }
}
 8009282:	bf00      	nop
 8009284:	bf00      	nop
 8009286:	371c      	adds	r7, #28
 8009288:	46bd      	mov	sp, r7
 800928a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928e:	4770      	bx	lr
 8009290:	40021000 	.word	0x40021000
 8009294:	40010000 	.word	0x40010000
 8009298:	48000400 	.word	0x48000400
 800929c:	48000800 	.word	0x48000800
 80092a0:	48000c00 	.word	0x48000c00
 80092a4:	48001000 	.word	0x48001000
 80092a8:	40010400 	.word	0x40010400

080092ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	460b      	mov	r3, r1
 80092b6:	807b      	strh	r3, [r7, #2]
 80092b8:	4613      	mov	r3, r2
 80092ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80092bc:	787b      	ldrb	r3, [r7, #1]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d003      	beq.n	80092ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80092c2:	887a      	ldrh	r2, [r7, #2]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80092c8:	e002      	b.n	80092d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80092ca:	887a      	ldrh	r2, [r7, #2]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80092dc:	b480      	push	{r7}
 80092de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80092e0:	4b04      	ldr	r3, [pc, #16]	; (80092f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	40007000 	.word	0x40007000

080092f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b085      	sub	sp, #20
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009306:	d130      	bne.n	800936a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009308:	4b23      	ldr	r3, [pc, #140]	; (8009398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009310:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009314:	d038      	beq.n	8009388 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009316:	4b20      	ldr	r3, [pc, #128]	; (8009398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800931e:	4a1e      	ldr	r2, [pc, #120]	; (8009398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009320:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009324:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009326:	4b1d      	ldr	r3, [pc, #116]	; (800939c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	2232      	movs	r2, #50	; 0x32
 800932c:	fb02 f303 	mul.w	r3, r2, r3
 8009330:	4a1b      	ldr	r2, [pc, #108]	; (80093a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009332:	fba2 2303 	umull	r2, r3, r2, r3
 8009336:	0c9b      	lsrs	r3, r3, #18
 8009338:	3301      	adds	r3, #1
 800933a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800933c:	e002      	b.n	8009344 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	3b01      	subs	r3, #1
 8009342:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009344:	4b14      	ldr	r3, [pc, #80]	; (8009398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009346:	695b      	ldr	r3, [r3, #20]
 8009348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800934c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009350:	d102      	bne.n	8009358 <HAL_PWREx_ControlVoltageScaling+0x60>
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d1f2      	bne.n	800933e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009358:	4b0f      	ldr	r3, [pc, #60]	; (8009398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800935a:	695b      	ldr	r3, [r3, #20]
 800935c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009364:	d110      	bne.n	8009388 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8009366:	2303      	movs	r3, #3
 8009368:	e00f      	b.n	800938a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800936a:	4b0b      	ldr	r3, [pc, #44]	; (8009398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009372:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009376:	d007      	beq.n	8009388 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009378:	4b07      	ldr	r3, [pc, #28]	; (8009398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009380:	4a05      	ldr	r2, [pc, #20]	; (8009398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009382:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009386:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3714      	adds	r7, #20
 800938e:	46bd      	mov	sp, r7
 8009390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009394:	4770      	bx	lr
 8009396:	bf00      	nop
 8009398:	40007000 	.word	0x40007000
 800939c:	20000028 	.word	0x20000028
 80093a0:	431bde83 	.word	0x431bde83

080093a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b088      	sub	sp, #32
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d102      	bne.n	80093b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	f000 bc02 	b.w	8009bbc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80093b8:	4b96      	ldr	r3, [pc, #600]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	f003 030c 	and.w	r3, r3, #12
 80093c0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80093c2:	4b94      	ldr	r3, [pc, #592]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 80093c4:	68db      	ldr	r3, [r3, #12]
 80093c6:	f003 0303 	and.w	r3, r3, #3
 80093ca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f003 0310 	and.w	r3, r3, #16
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	f000 80e4 	beq.w	80095a2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80093da:	69bb      	ldr	r3, [r7, #24]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d007      	beq.n	80093f0 <HAL_RCC_OscConfig+0x4c>
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	2b0c      	cmp	r3, #12
 80093e4:	f040 808b 	bne.w	80094fe <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	2b01      	cmp	r3, #1
 80093ec:	f040 8087 	bne.w	80094fe <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80093f0:	4b88      	ldr	r3, [pc, #544]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f003 0302 	and.w	r3, r3, #2
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d005      	beq.n	8009408 <HAL_RCC_OscConfig+0x64>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	699b      	ldr	r3, [r3, #24]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d101      	bne.n	8009408 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8009404:	2301      	movs	r3, #1
 8009406:	e3d9      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6a1a      	ldr	r2, [r3, #32]
 800940c:	4b81      	ldr	r3, [pc, #516]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f003 0308 	and.w	r3, r3, #8
 8009414:	2b00      	cmp	r3, #0
 8009416:	d004      	beq.n	8009422 <HAL_RCC_OscConfig+0x7e>
 8009418:	4b7e      	ldr	r3, [pc, #504]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009420:	e005      	b.n	800942e <HAL_RCC_OscConfig+0x8a>
 8009422:	4b7c      	ldr	r3, [pc, #496]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009424:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009428:	091b      	lsrs	r3, r3, #4
 800942a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800942e:	4293      	cmp	r3, r2
 8009430:	d223      	bcs.n	800947a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6a1b      	ldr	r3, [r3, #32]
 8009436:	4618      	mov	r0, r3
 8009438:	f000 fdbe 	bl	8009fb8 <RCC_SetFlashLatencyFromMSIRange>
 800943c:	4603      	mov	r3, r0
 800943e:	2b00      	cmp	r3, #0
 8009440:	d001      	beq.n	8009446 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8009442:	2301      	movs	r3, #1
 8009444:	e3ba      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009446:	4b73      	ldr	r3, [pc, #460]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a72      	ldr	r2, [pc, #456]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800944c:	f043 0308 	orr.w	r3, r3, #8
 8009450:	6013      	str	r3, [r2, #0]
 8009452:	4b70      	ldr	r3, [pc, #448]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6a1b      	ldr	r3, [r3, #32]
 800945e:	496d      	ldr	r1, [pc, #436]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009460:	4313      	orrs	r3, r2
 8009462:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009464:	4b6b      	ldr	r3, [pc, #428]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	69db      	ldr	r3, [r3, #28]
 8009470:	021b      	lsls	r3, r3, #8
 8009472:	4968      	ldr	r1, [pc, #416]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009474:	4313      	orrs	r3, r2
 8009476:	604b      	str	r3, [r1, #4]
 8009478:	e025      	b.n	80094c6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800947a:	4b66      	ldr	r3, [pc, #408]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a65      	ldr	r2, [pc, #404]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009480:	f043 0308 	orr.w	r3, r3, #8
 8009484:	6013      	str	r3, [r2, #0]
 8009486:	4b63      	ldr	r3, [pc, #396]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a1b      	ldr	r3, [r3, #32]
 8009492:	4960      	ldr	r1, [pc, #384]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009494:	4313      	orrs	r3, r2
 8009496:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009498:	4b5e      	ldr	r3, [pc, #376]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800949a:	685b      	ldr	r3, [r3, #4]
 800949c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	69db      	ldr	r3, [r3, #28]
 80094a4:	021b      	lsls	r3, r3, #8
 80094a6:	495b      	ldr	r1, [pc, #364]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 80094a8:	4313      	orrs	r3, r2
 80094aa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d109      	bne.n	80094c6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6a1b      	ldr	r3, [r3, #32]
 80094b6:	4618      	mov	r0, r3
 80094b8:	f000 fd7e 	bl	8009fb8 <RCC_SetFlashLatencyFromMSIRange>
 80094bc:	4603      	mov	r3, r0
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d001      	beq.n	80094c6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80094c2:	2301      	movs	r3, #1
 80094c4:	e37a      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80094c6:	f000 fc81 	bl	8009dcc <HAL_RCC_GetSysClockFreq>
 80094ca:	4602      	mov	r2, r0
 80094cc:	4b51      	ldr	r3, [pc, #324]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	091b      	lsrs	r3, r3, #4
 80094d2:	f003 030f 	and.w	r3, r3, #15
 80094d6:	4950      	ldr	r1, [pc, #320]	; (8009618 <HAL_RCC_OscConfig+0x274>)
 80094d8:	5ccb      	ldrb	r3, [r1, r3]
 80094da:	f003 031f 	and.w	r3, r3, #31
 80094de:	fa22 f303 	lsr.w	r3, r2, r3
 80094e2:	4a4e      	ldr	r2, [pc, #312]	; (800961c <HAL_RCC_OscConfig+0x278>)
 80094e4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80094e6:	4b4e      	ldr	r3, [pc, #312]	; (8009620 <HAL_RCC_OscConfig+0x27c>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7fd f8ae 	bl	800664c <HAL_InitTick>
 80094f0:	4603      	mov	r3, r0
 80094f2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80094f4:	7bfb      	ldrb	r3, [r7, #15]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d052      	beq.n	80095a0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80094fa:	7bfb      	ldrb	r3, [r7, #15]
 80094fc:	e35e      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d032      	beq.n	800956c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009506:	4b43      	ldr	r3, [pc, #268]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a42      	ldr	r2, [pc, #264]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800950c:	f043 0301 	orr.w	r3, r3, #1
 8009510:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009512:	f7fd fff3 	bl	80074fc <HAL_GetTick>
 8009516:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009518:	e008      	b.n	800952c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800951a:	f7fd ffef 	bl	80074fc <HAL_GetTick>
 800951e:	4602      	mov	r2, r0
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	1ad3      	subs	r3, r2, r3
 8009524:	2b02      	cmp	r3, #2
 8009526:	d901      	bls.n	800952c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8009528:	2303      	movs	r3, #3
 800952a:	e347      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800952c:	4b39      	ldr	r3, [pc, #228]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f003 0302 	and.w	r3, r3, #2
 8009534:	2b00      	cmp	r3, #0
 8009536:	d0f0      	beq.n	800951a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009538:	4b36      	ldr	r3, [pc, #216]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a35      	ldr	r2, [pc, #212]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800953e:	f043 0308 	orr.w	r3, r3, #8
 8009542:	6013      	str	r3, [r2, #0]
 8009544:	4b33      	ldr	r3, [pc, #204]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6a1b      	ldr	r3, [r3, #32]
 8009550:	4930      	ldr	r1, [pc, #192]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009552:	4313      	orrs	r3, r2
 8009554:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009556:	4b2f      	ldr	r3, [pc, #188]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	69db      	ldr	r3, [r3, #28]
 8009562:	021b      	lsls	r3, r3, #8
 8009564:	492b      	ldr	r1, [pc, #172]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009566:	4313      	orrs	r3, r2
 8009568:	604b      	str	r3, [r1, #4]
 800956a:	e01a      	b.n	80095a2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800956c:	4b29      	ldr	r3, [pc, #164]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a28      	ldr	r2, [pc, #160]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009572:	f023 0301 	bic.w	r3, r3, #1
 8009576:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009578:	f7fd ffc0 	bl	80074fc <HAL_GetTick>
 800957c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800957e:	e008      	b.n	8009592 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009580:	f7fd ffbc 	bl	80074fc <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	2b02      	cmp	r3, #2
 800958c:	d901      	bls.n	8009592 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e314      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009592:	4b20      	ldr	r3, [pc, #128]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 0302 	and.w	r3, r3, #2
 800959a:	2b00      	cmp	r3, #0
 800959c:	d1f0      	bne.n	8009580 <HAL_RCC_OscConfig+0x1dc>
 800959e:	e000      	b.n	80095a2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80095a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f003 0301 	and.w	r3, r3, #1
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d073      	beq.n	8009696 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80095ae:	69bb      	ldr	r3, [r7, #24]
 80095b0:	2b08      	cmp	r3, #8
 80095b2:	d005      	beq.n	80095c0 <HAL_RCC_OscConfig+0x21c>
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	2b0c      	cmp	r3, #12
 80095b8:	d10e      	bne.n	80095d8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	2b03      	cmp	r3, #3
 80095be:	d10b      	bne.n	80095d8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80095c0:	4b14      	ldr	r3, [pc, #80]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d063      	beq.n	8009694 <HAL_RCC_OscConfig+0x2f0>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d15f      	bne.n	8009694 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80095d4:	2301      	movs	r3, #1
 80095d6:	e2f1      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095e0:	d106      	bne.n	80095f0 <HAL_RCC_OscConfig+0x24c>
 80095e2:	4b0c      	ldr	r3, [pc, #48]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a0b      	ldr	r2, [pc, #44]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 80095e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80095ec:	6013      	str	r3, [r2, #0]
 80095ee:	e025      	b.n	800963c <HAL_RCC_OscConfig+0x298>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	685b      	ldr	r3, [r3, #4]
 80095f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80095f8:	d114      	bne.n	8009624 <HAL_RCC_OscConfig+0x280>
 80095fa:	4b06      	ldr	r3, [pc, #24]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a05      	ldr	r2, [pc, #20]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009600:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009604:	6013      	str	r3, [r2, #0]
 8009606:	4b03      	ldr	r3, [pc, #12]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a02      	ldr	r2, [pc, #8]	; (8009614 <HAL_RCC_OscConfig+0x270>)
 800960c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009610:	6013      	str	r3, [r2, #0]
 8009612:	e013      	b.n	800963c <HAL_RCC_OscConfig+0x298>
 8009614:	40021000 	.word	0x40021000
 8009618:	08014250 	.word	0x08014250
 800961c:	20000028 	.word	0x20000028
 8009620:	2000002c 	.word	0x2000002c
 8009624:	4ba0      	ldr	r3, [pc, #640]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a9f      	ldr	r2, [pc, #636]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800962a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800962e:	6013      	str	r3, [r2, #0]
 8009630:	4b9d      	ldr	r3, [pc, #628]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a9c      	ldr	r2, [pc, #624]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009636:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800963a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d013      	beq.n	800966c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009644:	f7fd ff5a 	bl	80074fc <HAL_GetTick>
 8009648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800964a:	e008      	b.n	800965e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800964c:	f7fd ff56 	bl	80074fc <HAL_GetTick>
 8009650:	4602      	mov	r2, r0
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	1ad3      	subs	r3, r2, r3
 8009656:	2b64      	cmp	r3, #100	; 0x64
 8009658:	d901      	bls.n	800965e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800965a:	2303      	movs	r3, #3
 800965c:	e2ae      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800965e:	4b92      	ldr	r3, [pc, #584]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009666:	2b00      	cmp	r3, #0
 8009668:	d0f0      	beq.n	800964c <HAL_RCC_OscConfig+0x2a8>
 800966a:	e014      	b.n	8009696 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800966c:	f7fd ff46 	bl	80074fc <HAL_GetTick>
 8009670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009672:	e008      	b.n	8009686 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009674:	f7fd ff42 	bl	80074fc <HAL_GetTick>
 8009678:	4602      	mov	r2, r0
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	1ad3      	subs	r3, r2, r3
 800967e:	2b64      	cmp	r3, #100	; 0x64
 8009680:	d901      	bls.n	8009686 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009682:	2303      	movs	r3, #3
 8009684:	e29a      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009686:	4b88      	ldr	r3, [pc, #544]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1f0      	bne.n	8009674 <HAL_RCC_OscConfig+0x2d0>
 8009692:	e000      	b.n	8009696 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f003 0302 	and.w	r3, r3, #2
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d060      	beq.n	8009764 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80096a2:	69bb      	ldr	r3, [r7, #24]
 80096a4:	2b04      	cmp	r3, #4
 80096a6:	d005      	beq.n	80096b4 <HAL_RCC_OscConfig+0x310>
 80096a8:	69bb      	ldr	r3, [r7, #24]
 80096aa:	2b0c      	cmp	r3, #12
 80096ac:	d119      	bne.n	80096e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	2b02      	cmp	r3, #2
 80096b2:	d116      	bne.n	80096e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80096b4:	4b7c      	ldr	r3, [pc, #496]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d005      	beq.n	80096cc <HAL_RCC_OscConfig+0x328>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	68db      	ldr	r3, [r3, #12]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d101      	bne.n	80096cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80096c8:	2301      	movs	r3, #1
 80096ca:	e277      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80096cc:	4b76      	ldr	r3, [pc, #472]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	691b      	ldr	r3, [r3, #16]
 80096d8:	061b      	lsls	r3, r3, #24
 80096da:	4973      	ldr	r1, [pc, #460]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80096dc:	4313      	orrs	r3, r2
 80096de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80096e0:	e040      	b.n	8009764 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	68db      	ldr	r3, [r3, #12]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d023      	beq.n	8009732 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80096ea:	4b6f      	ldr	r3, [pc, #444]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a6e      	ldr	r2, [pc, #440]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80096f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80096f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096f6:	f7fd ff01 	bl	80074fc <HAL_GetTick>
 80096fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80096fc:	e008      	b.n	8009710 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80096fe:	f7fd fefd 	bl	80074fc <HAL_GetTick>
 8009702:	4602      	mov	r2, r0
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	1ad3      	subs	r3, r2, r3
 8009708:	2b02      	cmp	r3, #2
 800970a:	d901      	bls.n	8009710 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800970c:	2303      	movs	r3, #3
 800970e:	e255      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009710:	4b65      	ldr	r3, [pc, #404]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009718:	2b00      	cmp	r3, #0
 800971a:	d0f0      	beq.n	80096fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800971c:	4b62      	ldr	r3, [pc, #392]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	691b      	ldr	r3, [r3, #16]
 8009728:	061b      	lsls	r3, r3, #24
 800972a:	495f      	ldr	r1, [pc, #380]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800972c:	4313      	orrs	r3, r2
 800972e:	604b      	str	r3, [r1, #4]
 8009730:	e018      	b.n	8009764 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009732:	4b5d      	ldr	r3, [pc, #372]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a5c      	ldr	r2, [pc, #368]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009738:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800973c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800973e:	f7fd fedd 	bl	80074fc <HAL_GetTick>
 8009742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009744:	e008      	b.n	8009758 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009746:	f7fd fed9 	bl	80074fc <HAL_GetTick>
 800974a:	4602      	mov	r2, r0
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	1ad3      	subs	r3, r2, r3
 8009750:	2b02      	cmp	r3, #2
 8009752:	d901      	bls.n	8009758 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009754:	2303      	movs	r3, #3
 8009756:	e231      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009758:	4b53      	ldr	r3, [pc, #332]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009760:	2b00      	cmp	r3, #0
 8009762:	d1f0      	bne.n	8009746 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f003 0308 	and.w	r3, r3, #8
 800976c:	2b00      	cmp	r3, #0
 800976e:	d03c      	beq.n	80097ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	695b      	ldr	r3, [r3, #20]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d01c      	beq.n	80097b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009778:	4b4b      	ldr	r3, [pc, #300]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800977a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800977e:	4a4a      	ldr	r2, [pc, #296]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009780:	f043 0301 	orr.w	r3, r3, #1
 8009784:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009788:	f7fd feb8 	bl	80074fc <HAL_GetTick>
 800978c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800978e:	e008      	b.n	80097a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009790:	f7fd feb4 	bl	80074fc <HAL_GetTick>
 8009794:	4602      	mov	r2, r0
 8009796:	693b      	ldr	r3, [r7, #16]
 8009798:	1ad3      	subs	r3, r2, r3
 800979a:	2b02      	cmp	r3, #2
 800979c:	d901      	bls.n	80097a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800979e:	2303      	movs	r3, #3
 80097a0:	e20c      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80097a2:	4b41      	ldr	r3, [pc, #260]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80097a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80097a8:	f003 0302 	and.w	r3, r3, #2
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d0ef      	beq.n	8009790 <HAL_RCC_OscConfig+0x3ec>
 80097b0:	e01b      	b.n	80097ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80097b2:	4b3d      	ldr	r3, [pc, #244]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80097b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80097b8:	4a3b      	ldr	r2, [pc, #236]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80097ba:	f023 0301 	bic.w	r3, r3, #1
 80097be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097c2:	f7fd fe9b 	bl	80074fc <HAL_GetTick>
 80097c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80097c8:	e008      	b.n	80097dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80097ca:	f7fd fe97 	bl	80074fc <HAL_GetTick>
 80097ce:	4602      	mov	r2, r0
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	1ad3      	subs	r3, r2, r3
 80097d4:	2b02      	cmp	r3, #2
 80097d6:	d901      	bls.n	80097dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80097d8:	2303      	movs	r3, #3
 80097da:	e1ef      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80097dc:	4b32      	ldr	r3, [pc, #200]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80097de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80097e2:	f003 0302 	and.w	r3, r3, #2
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d1ef      	bne.n	80097ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f003 0304 	and.w	r3, r3, #4
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f000 80a6 	beq.w	8009944 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80097f8:	2300      	movs	r3, #0
 80097fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80097fc:	4b2a      	ldr	r3, [pc, #168]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 80097fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009804:	2b00      	cmp	r3, #0
 8009806:	d10d      	bne.n	8009824 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009808:	4b27      	ldr	r3, [pc, #156]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800980a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800980c:	4a26      	ldr	r2, [pc, #152]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800980e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009812:	6593      	str	r3, [r2, #88]	; 0x58
 8009814:	4b24      	ldr	r3, [pc, #144]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800981c:	60bb      	str	r3, [r7, #8]
 800981e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009820:	2301      	movs	r3, #1
 8009822:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009824:	4b21      	ldr	r3, [pc, #132]	; (80098ac <HAL_RCC_OscConfig+0x508>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800982c:	2b00      	cmp	r3, #0
 800982e:	d118      	bne.n	8009862 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009830:	4b1e      	ldr	r3, [pc, #120]	; (80098ac <HAL_RCC_OscConfig+0x508>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a1d      	ldr	r2, [pc, #116]	; (80098ac <HAL_RCC_OscConfig+0x508>)
 8009836:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800983a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800983c:	f7fd fe5e 	bl	80074fc <HAL_GetTick>
 8009840:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009842:	e008      	b.n	8009856 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009844:	f7fd fe5a 	bl	80074fc <HAL_GetTick>
 8009848:	4602      	mov	r2, r0
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	1ad3      	subs	r3, r2, r3
 800984e:	2b02      	cmp	r3, #2
 8009850:	d901      	bls.n	8009856 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8009852:	2303      	movs	r3, #3
 8009854:	e1b2      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009856:	4b15      	ldr	r3, [pc, #84]	; (80098ac <HAL_RCC_OscConfig+0x508>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800985e:	2b00      	cmp	r3, #0
 8009860:	d0f0      	beq.n	8009844 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	2b01      	cmp	r3, #1
 8009868:	d108      	bne.n	800987c <HAL_RCC_OscConfig+0x4d8>
 800986a:	4b0f      	ldr	r3, [pc, #60]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800986c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009870:	4a0d      	ldr	r2, [pc, #52]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009872:	f043 0301 	orr.w	r3, r3, #1
 8009876:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800987a:	e029      	b.n	80098d0 <HAL_RCC_OscConfig+0x52c>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	2b05      	cmp	r3, #5
 8009882:	d115      	bne.n	80098b0 <HAL_RCC_OscConfig+0x50c>
 8009884:	4b08      	ldr	r3, [pc, #32]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800988a:	4a07      	ldr	r2, [pc, #28]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800988c:	f043 0304 	orr.w	r3, r3, #4
 8009890:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009894:	4b04      	ldr	r3, [pc, #16]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 8009896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800989a:	4a03      	ldr	r2, [pc, #12]	; (80098a8 <HAL_RCC_OscConfig+0x504>)
 800989c:	f043 0301 	orr.w	r3, r3, #1
 80098a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80098a4:	e014      	b.n	80098d0 <HAL_RCC_OscConfig+0x52c>
 80098a6:	bf00      	nop
 80098a8:	40021000 	.word	0x40021000
 80098ac:	40007000 	.word	0x40007000
 80098b0:	4b9a      	ldr	r3, [pc, #616]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 80098b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098b6:	4a99      	ldr	r2, [pc, #612]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 80098b8:	f023 0301 	bic.w	r3, r3, #1
 80098bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80098c0:	4b96      	ldr	r3, [pc, #600]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 80098c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098c6:	4a95      	ldr	r2, [pc, #596]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 80098c8:	f023 0304 	bic.w	r3, r3, #4
 80098cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	689b      	ldr	r3, [r3, #8]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d016      	beq.n	8009906 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098d8:	f7fd fe10 	bl	80074fc <HAL_GetTick>
 80098dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80098de:	e00a      	b.n	80098f6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098e0:	f7fd fe0c 	bl	80074fc <HAL_GetTick>
 80098e4:	4602      	mov	r2, r0
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	1ad3      	subs	r3, r2, r3
 80098ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d901      	bls.n	80098f6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80098f2:	2303      	movs	r3, #3
 80098f4:	e162      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80098f6:	4b89      	ldr	r3, [pc, #548]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 80098f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098fc:	f003 0302 	and.w	r3, r3, #2
 8009900:	2b00      	cmp	r3, #0
 8009902:	d0ed      	beq.n	80098e0 <HAL_RCC_OscConfig+0x53c>
 8009904:	e015      	b.n	8009932 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009906:	f7fd fdf9 	bl	80074fc <HAL_GetTick>
 800990a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800990c:	e00a      	b.n	8009924 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800990e:	f7fd fdf5 	bl	80074fc <HAL_GetTick>
 8009912:	4602      	mov	r2, r0
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	1ad3      	subs	r3, r2, r3
 8009918:	f241 3288 	movw	r2, #5000	; 0x1388
 800991c:	4293      	cmp	r3, r2
 800991e:	d901      	bls.n	8009924 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009920:	2303      	movs	r3, #3
 8009922:	e14b      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009924:	4b7d      	ldr	r3, [pc, #500]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800992a:	f003 0302 	and.w	r3, r3, #2
 800992e:	2b00      	cmp	r3, #0
 8009930:	d1ed      	bne.n	800990e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009932:	7ffb      	ldrb	r3, [r7, #31]
 8009934:	2b01      	cmp	r3, #1
 8009936:	d105      	bne.n	8009944 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009938:	4b78      	ldr	r3, [pc, #480]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 800993a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800993c:	4a77      	ldr	r2, [pc, #476]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 800993e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009942:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f003 0320 	and.w	r3, r3, #32
 800994c:	2b00      	cmp	r3, #0
 800994e:	d03c      	beq.n	80099ca <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009954:	2b00      	cmp	r3, #0
 8009956:	d01c      	beq.n	8009992 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009958:	4b70      	ldr	r3, [pc, #448]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 800995a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800995e:	4a6f      	ldr	r2, [pc, #444]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009960:	f043 0301 	orr.w	r3, r3, #1
 8009964:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009968:	f7fd fdc8 	bl	80074fc <HAL_GetTick>
 800996c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800996e:	e008      	b.n	8009982 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009970:	f7fd fdc4 	bl	80074fc <HAL_GetTick>
 8009974:	4602      	mov	r2, r0
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	1ad3      	subs	r3, r2, r3
 800997a:	2b02      	cmp	r3, #2
 800997c:	d901      	bls.n	8009982 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800997e:	2303      	movs	r3, #3
 8009980:	e11c      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009982:	4b66      	ldr	r3, [pc, #408]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009984:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009988:	f003 0302 	and.w	r3, r3, #2
 800998c:	2b00      	cmp	r3, #0
 800998e:	d0ef      	beq.n	8009970 <HAL_RCC_OscConfig+0x5cc>
 8009990:	e01b      	b.n	80099ca <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009992:	4b62      	ldr	r3, [pc, #392]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009994:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009998:	4a60      	ldr	r2, [pc, #384]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 800999a:	f023 0301 	bic.w	r3, r3, #1
 800999e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80099a2:	f7fd fdab 	bl	80074fc <HAL_GetTick>
 80099a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80099a8:	e008      	b.n	80099bc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80099aa:	f7fd fda7 	bl	80074fc <HAL_GetTick>
 80099ae:	4602      	mov	r2, r0
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	1ad3      	subs	r3, r2, r3
 80099b4:	2b02      	cmp	r3, #2
 80099b6:	d901      	bls.n	80099bc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80099b8:	2303      	movs	r3, #3
 80099ba:	e0ff      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80099bc:	4b57      	ldr	r3, [pc, #348]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 80099be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80099c2:	f003 0302 	and.w	r3, r3, #2
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d1ef      	bne.n	80099aa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	f000 80f3 	beq.w	8009bba <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099d8:	2b02      	cmp	r3, #2
 80099da:	f040 80c9 	bne.w	8009b70 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80099de:	4b4f      	ldr	r3, [pc, #316]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 80099e0:	68db      	ldr	r3, [r3, #12]
 80099e2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	f003 0203 	and.w	r2, r3, #3
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ee:	429a      	cmp	r2, r3
 80099f0:	d12c      	bne.n	8009a4c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099fc:	3b01      	subs	r3, #1
 80099fe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d123      	bne.n	8009a4c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a0e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d11b      	bne.n	8009a4c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a1e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d113      	bne.n	8009a4c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a24:	697b      	ldr	r3, [r7, #20]
 8009a26:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a2e:	085b      	lsrs	r3, r3, #1
 8009a30:	3b01      	subs	r3, #1
 8009a32:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d109      	bne.n	8009a4c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a42:	085b      	lsrs	r3, r3, #1
 8009a44:	3b01      	subs	r3, #1
 8009a46:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d06b      	beq.n	8009b24 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009a4c:	69bb      	ldr	r3, [r7, #24]
 8009a4e:	2b0c      	cmp	r3, #12
 8009a50:	d062      	beq.n	8009b18 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009a52:	4b32      	ldr	r3, [pc, #200]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d001      	beq.n	8009a62 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e0ac      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009a62:	4b2e      	ldr	r3, [pc, #184]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a2d      	ldr	r2, [pc, #180]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009a68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009a6c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009a6e:	f7fd fd45 	bl	80074fc <HAL_GetTick>
 8009a72:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a74:	e008      	b.n	8009a88 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a76:	f7fd fd41 	bl	80074fc <HAL_GetTick>
 8009a7a:	4602      	mov	r2, r0
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	1ad3      	subs	r3, r2, r3
 8009a80:	2b02      	cmp	r3, #2
 8009a82:	d901      	bls.n	8009a88 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8009a84:	2303      	movs	r3, #3
 8009a86:	e099      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a88:	4b24      	ldr	r3, [pc, #144]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d1f0      	bne.n	8009a76 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009a94:	4b21      	ldr	r3, [pc, #132]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009a96:	68da      	ldr	r2, [r3, #12]
 8009a98:	4b21      	ldr	r3, [pc, #132]	; (8009b20 <HAL_RCC_OscConfig+0x77c>)
 8009a9a:	4013      	ands	r3, r2
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8009aa0:	687a      	ldr	r2, [r7, #4]
 8009aa2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009aa4:	3a01      	subs	r2, #1
 8009aa6:	0112      	lsls	r2, r2, #4
 8009aa8:	4311      	orrs	r1, r2
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009aae:	0212      	lsls	r2, r2, #8
 8009ab0:	4311      	orrs	r1, r2
 8009ab2:	687a      	ldr	r2, [r7, #4]
 8009ab4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009ab6:	0852      	lsrs	r2, r2, #1
 8009ab8:	3a01      	subs	r2, #1
 8009aba:	0552      	lsls	r2, r2, #21
 8009abc:	4311      	orrs	r1, r2
 8009abe:	687a      	ldr	r2, [r7, #4]
 8009ac0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009ac2:	0852      	lsrs	r2, r2, #1
 8009ac4:	3a01      	subs	r2, #1
 8009ac6:	0652      	lsls	r2, r2, #25
 8009ac8:	4311      	orrs	r1, r2
 8009aca:	687a      	ldr	r2, [r7, #4]
 8009acc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009ace:	06d2      	lsls	r2, r2, #27
 8009ad0:	430a      	orrs	r2, r1
 8009ad2:	4912      	ldr	r1, [pc, #72]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009ad8:	4b10      	ldr	r3, [pc, #64]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a0f      	ldr	r2, [pc, #60]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009ade:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009ae2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009ae4:	4b0d      	ldr	r3, [pc, #52]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009ae6:	68db      	ldr	r3, [r3, #12]
 8009ae8:	4a0c      	ldr	r2, [pc, #48]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009aea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009aee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009af0:	f7fd fd04 	bl	80074fc <HAL_GetTick>
 8009af4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009af6:	e008      	b.n	8009b0a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009af8:	f7fd fd00 	bl	80074fc <HAL_GetTick>
 8009afc:	4602      	mov	r2, r0
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	1ad3      	subs	r3, r2, r3
 8009b02:	2b02      	cmp	r3, #2
 8009b04:	d901      	bls.n	8009b0a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8009b06:	2303      	movs	r3, #3
 8009b08:	e058      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b0a:	4b04      	ldr	r3, [pc, #16]	; (8009b1c <HAL_RCC_OscConfig+0x778>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d0f0      	beq.n	8009af8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009b16:	e050      	b.n	8009bba <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009b18:	2301      	movs	r3, #1
 8009b1a:	e04f      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
 8009b1c:	40021000 	.word	0x40021000
 8009b20:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b24:	4b27      	ldr	r3, [pc, #156]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d144      	bne.n	8009bba <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009b30:	4b24      	ldr	r3, [pc, #144]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a23      	ldr	r2, [pc, #140]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009b36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009b3a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009b3c:	4b21      	ldr	r3, [pc, #132]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009b3e:	68db      	ldr	r3, [r3, #12]
 8009b40:	4a20      	ldr	r2, [pc, #128]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009b42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009b46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009b48:	f7fd fcd8 	bl	80074fc <HAL_GetTick>
 8009b4c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b4e:	e008      	b.n	8009b62 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b50:	f7fd fcd4 	bl	80074fc <HAL_GetTick>
 8009b54:	4602      	mov	r2, r0
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	1ad3      	subs	r3, r2, r3
 8009b5a:	2b02      	cmp	r3, #2
 8009b5c:	d901      	bls.n	8009b62 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8009b5e:	2303      	movs	r3, #3
 8009b60:	e02c      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b62:	4b18      	ldr	r3, [pc, #96]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d0f0      	beq.n	8009b50 <HAL_RCC_OscConfig+0x7ac>
 8009b6e:	e024      	b.n	8009bba <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009b70:	69bb      	ldr	r3, [r7, #24]
 8009b72:	2b0c      	cmp	r3, #12
 8009b74:	d01f      	beq.n	8009bb6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b76:	4b13      	ldr	r3, [pc, #76]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a12      	ldr	r2, [pc, #72]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009b7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009b80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b82:	f7fd fcbb 	bl	80074fc <HAL_GetTick>
 8009b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b88:	e008      	b.n	8009b9c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b8a:	f7fd fcb7 	bl	80074fc <HAL_GetTick>
 8009b8e:	4602      	mov	r2, r0
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	1ad3      	subs	r3, r2, r3
 8009b94:	2b02      	cmp	r3, #2
 8009b96:	d901      	bls.n	8009b9c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8009b98:	2303      	movs	r3, #3
 8009b9a:	e00f      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b9c:	4b09      	ldr	r3, [pc, #36]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d1f0      	bne.n	8009b8a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8009ba8:	4b06      	ldr	r3, [pc, #24]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009baa:	68da      	ldr	r2, [r3, #12]
 8009bac:	4905      	ldr	r1, [pc, #20]	; (8009bc4 <HAL_RCC_OscConfig+0x820>)
 8009bae:	4b06      	ldr	r3, [pc, #24]	; (8009bc8 <HAL_RCC_OscConfig+0x824>)
 8009bb0:	4013      	ands	r3, r2
 8009bb2:	60cb      	str	r3, [r1, #12]
 8009bb4:	e001      	b.n	8009bba <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	e000      	b.n	8009bbc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8009bba:	2300      	movs	r3, #0
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3720      	adds	r7, #32
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}
 8009bc4:	40021000 	.word	0x40021000
 8009bc8:	feeefffc 	.word	0xfeeefffc

08009bcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b084      	sub	sp, #16
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
 8009bd4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d101      	bne.n	8009be0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	e0e7      	b.n	8009db0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009be0:	4b75      	ldr	r3, [pc, #468]	; (8009db8 <HAL_RCC_ClockConfig+0x1ec>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f003 0307 	and.w	r3, r3, #7
 8009be8:	683a      	ldr	r2, [r7, #0]
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d910      	bls.n	8009c10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009bee:	4b72      	ldr	r3, [pc, #456]	; (8009db8 <HAL_RCC_ClockConfig+0x1ec>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f023 0207 	bic.w	r2, r3, #7
 8009bf6:	4970      	ldr	r1, [pc, #448]	; (8009db8 <HAL_RCC_ClockConfig+0x1ec>)
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009bfe:	4b6e      	ldr	r3, [pc, #440]	; (8009db8 <HAL_RCC_ClockConfig+0x1ec>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f003 0307 	and.w	r3, r3, #7
 8009c06:	683a      	ldr	r2, [r7, #0]
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d001      	beq.n	8009c10 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	e0cf      	b.n	8009db0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f003 0302 	and.w	r3, r3, #2
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d010      	beq.n	8009c3e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	689a      	ldr	r2, [r3, #8]
 8009c20:	4b66      	ldr	r3, [pc, #408]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009c22:	689b      	ldr	r3, [r3, #8]
 8009c24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d908      	bls.n	8009c3e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c2c:	4b63      	ldr	r3, [pc, #396]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	689b      	ldr	r3, [r3, #8]
 8009c38:	4960      	ldr	r1, [pc, #384]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f003 0301 	and.w	r3, r3, #1
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d04c      	beq.n	8009ce4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	685b      	ldr	r3, [r3, #4]
 8009c4e:	2b03      	cmp	r3, #3
 8009c50:	d107      	bne.n	8009c62 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009c52:	4b5a      	ldr	r3, [pc, #360]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d121      	bne.n	8009ca2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8009c5e:	2301      	movs	r3, #1
 8009c60:	e0a6      	b.n	8009db0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	2b02      	cmp	r3, #2
 8009c68:	d107      	bne.n	8009c7a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009c6a:	4b54      	ldr	r3, [pc, #336]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d115      	bne.n	8009ca2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009c76:	2301      	movs	r3, #1
 8009c78:	e09a      	b.n	8009db0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	685b      	ldr	r3, [r3, #4]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d107      	bne.n	8009c92 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009c82:	4b4e      	ldr	r3, [pc, #312]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f003 0302 	and.w	r3, r3, #2
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d109      	bne.n	8009ca2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e08e      	b.n	8009db0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c92:	4b4a      	ldr	r3, [pc, #296]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d101      	bne.n	8009ca2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	e086      	b.n	8009db0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009ca2:	4b46      	ldr	r3, [pc, #280]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009ca4:	689b      	ldr	r3, [r3, #8]
 8009ca6:	f023 0203 	bic.w	r2, r3, #3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	4943      	ldr	r1, [pc, #268]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009cb4:	f7fd fc22 	bl	80074fc <HAL_GetTick>
 8009cb8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009cba:	e00a      	b.n	8009cd2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009cbc:	f7fd fc1e 	bl	80074fc <HAL_GetTick>
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	1ad3      	subs	r3, r2, r3
 8009cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d901      	bls.n	8009cd2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8009cce:	2303      	movs	r3, #3
 8009cd0:	e06e      	b.n	8009db0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009cd2:	4b3a      	ldr	r3, [pc, #232]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	f003 020c 	and.w	r2, r3, #12
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	429a      	cmp	r2, r3
 8009ce2:	d1eb      	bne.n	8009cbc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f003 0302 	and.w	r3, r3, #2
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d010      	beq.n	8009d12 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	689a      	ldr	r2, [r3, #8]
 8009cf4:	4b31      	ldr	r3, [pc, #196]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009cf6:	689b      	ldr	r3, [r3, #8]
 8009cf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d208      	bcs.n	8009d12 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009d00:	4b2e      	ldr	r3, [pc, #184]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009d02:	689b      	ldr	r3, [r3, #8]
 8009d04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	689b      	ldr	r3, [r3, #8]
 8009d0c:	492b      	ldr	r1, [pc, #172]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009d12:	4b29      	ldr	r3, [pc, #164]	; (8009db8 <HAL_RCC_ClockConfig+0x1ec>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f003 0307 	and.w	r3, r3, #7
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d210      	bcs.n	8009d42 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d20:	4b25      	ldr	r3, [pc, #148]	; (8009db8 <HAL_RCC_ClockConfig+0x1ec>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f023 0207 	bic.w	r2, r3, #7
 8009d28:	4923      	ldr	r1, [pc, #140]	; (8009db8 <HAL_RCC_ClockConfig+0x1ec>)
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d30:	4b21      	ldr	r3, [pc, #132]	; (8009db8 <HAL_RCC_ClockConfig+0x1ec>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f003 0307 	and.w	r3, r3, #7
 8009d38:	683a      	ldr	r2, [r7, #0]
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	d001      	beq.n	8009d42 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8009d3e:	2301      	movs	r3, #1
 8009d40:	e036      	b.n	8009db0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 0304 	and.w	r3, r3, #4
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d008      	beq.n	8009d60 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009d4e:	4b1b      	ldr	r3, [pc, #108]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009d50:	689b      	ldr	r3, [r3, #8]
 8009d52:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	68db      	ldr	r3, [r3, #12]
 8009d5a:	4918      	ldr	r1, [pc, #96]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f003 0308 	and.w	r3, r3, #8
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d009      	beq.n	8009d80 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009d6c:	4b13      	ldr	r3, [pc, #76]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009d6e:	689b      	ldr	r3, [r3, #8]
 8009d70:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	691b      	ldr	r3, [r3, #16]
 8009d78:	00db      	lsls	r3, r3, #3
 8009d7a:	4910      	ldr	r1, [pc, #64]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009d80:	f000 f824 	bl	8009dcc <HAL_RCC_GetSysClockFreq>
 8009d84:	4602      	mov	r2, r0
 8009d86:	4b0d      	ldr	r3, [pc, #52]	; (8009dbc <HAL_RCC_ClockConfig+0x1f0>)
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	091b      	lsrs	r3, r3, #4
 8009d8c:	f003 030f 	and.w	r3, r3, #15
 8009d90:	490b      	ldr	r1, [pc, #44]	; (8009dc0 <HAL_RCC_ClockConfig+0x1f4>)
 8009d92:	5ccb      	ldrb	r3, [r1, r3]
 8009d94:	f003 031f 	and.w	r3, r3, #31
 8009d98:	fa22 f303 	lsr.w	r3, r2, r3
 8009d9c:	4a09      	ldr	r2, [pc, #36]	; (8009dc4 <HAL_RCC_ClockConfig+0x1f8>)
 8009d9e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009da0:	4b09      	ldr	r3, [pc, #36]	; (8009dc8 <HAL_RCC_ClockConfig+0x1fc>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4618      	mov	r0, r3
 8009da6:	f7fc fc51 	bl	800664c <HAL_InitTick>
 8009daa:	4603      	mov	r3, r0
 8009dac:	72fb      	strb	r3, [r7, #11]

  return status;
 8009dae:	7afb      	ldrb	r3, [r7, #11]
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3710      	adds	r7, #16
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}
 8009db8:	40022000 	.word	0x40022000
 8009dbc:	40021000 	.word	0x40021000
 8009dc0:	08014250 	.word	0x08014250
 8009dc4:	20000028 	.word	0x20000028
 8009dc8:	2000002c 	.word	0x2000002c

08009dcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b089      	sub	sp, #36	; 0x24
 8009dd0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	61fb      	str	r3, [r7, #28]
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009dda:	4b3e      	ldr	r3, [pc, #248]	; (8009ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009ddc:	689b      	ldr	r3, [r3, #8]
 8009dde:	f003 030c 	and.w	r3, r3, #12
 8009de2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009de4:	4b3b      	ldr	r3, [pc, #236]	; (8009ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009de6:	68db      	ldr	r3, [r3, #12]
 8009de8:	f003 0303 	and.w	r3, r3, #3
 8009dec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009dee:	693b      	ldr	r3, [r7, #16]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d005      	beq.n	8009e00 <HAL_RCC_GetSysClockFreq+0x34>
 8009df4:	693b      	ldr	r3, [r7, #16]
 8009df6:	2b0c      	cmp	r3, #12
 8009df8:	d121      	bne.n	8009e3e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d11e      	bne.n	8009e3e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009e00:	4b34      	ldr	r3, [pc, #208]	; (8009ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f003 0308 	and.w	r3, r3, #8
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d107      	bne.n	8009e1c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009e0c:	4b31      	ldr	r3, [pc, #196]	; (8009ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009e0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e12:	0a1b      	lsrs	r3, r3, #8
 8009e14:	f003 030f 	and.w	r3, r3, #15
 8009e18:	61fb      	str	r3, [r7, #28]
 8009e1a:	e005      	b.n	8009e28 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009e1c:	4b2d      	ldr	r3, [pc, #180]	; (8009ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	091b      	lsrs	r3, r3, #4
 8009e22:	f003 030f 	and.w	r3, r3, #15
 8009e26:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009e28:	4a2b      	ldr	r2, [pc, #172]	; (8009ed8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009e2a:	69fb      	ldr	r3, [r7, #28]
 8009e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009e30:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d10d      	bne.n	8009e54 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009e38:	69fb      	ldr	r3, [r7, #28]
 8009e3a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009e3c:	e00a      	b.n	8009e54 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	2b04      	cmp	r3, #4
 8009e42:	d102      	bne.n	8009e4a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009e44:	4b25      	ldr	r3, [pc, #148]	; (8009edc <HAL_RCC_GetSysClockFreq+0x110>)
 8009e46:	61bb      	str	r3, [r7, #24]
 8009e48:	e004      	b.n	8009e54 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	2b08      	cmp	r3, #8
 8009e4e:	d101      	bne.n	8009e54 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009e50:	4b23      	ldr	r3, [pc, #140]	; (8009ee0 <HAL_RCC_GetSysClockFreq+0x114>)
 8009e52:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	2b0c      	cmp	r3, #12
 8009e58:	d134      	bne.n	8009ec4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009e5a:	4b1e      	ldr	r3, [pc, #120]	; (8009ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	f003 0303 	and.w	r3, r3, #3
 8009e62:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	d003      	beq.n	8009e72 <HAL_RCC_GetSysClockFreq+0xa6>
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	2b03      	cmp	r3, #3
 8009e6e:	d003      	beq.n	8009e78 <HAL_RCC_GetSysClockFreq+0xac>
 8009e70:	e005      	b.n	8009e7e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009e72:	4b1a      	ldr	r3, [pc, #104]	; (8009edc <HAL_RCC_GetSysClockFreq+0x110>)
 8009e74:	617b      	str	r3, [r7, #20]
      break;
 8009e76:	e005      	b.n	8009e84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009e78:	4b19      	ldr	r3, [pc, #100]	; (8009ee0 <HAL_RCC_GetSysClockFreq+0x114>)
 8009e7a:	617b      	str	r3, [r7, #20]
      break;
 8009e7c:	e002      	b.n	8009e84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009e7e:	69fb      	ldr	r3, [r7, #28]
 8009e80:	617b      	str	r3, [r7, #20]
      break;
 8009e82:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009e84:	4b13      	ldr	r3, [pc, #76]	; (8009ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009e86:	68db      	ldr	r3, [r3, #12]
 8009e88:	091b      	lsrs	r3, r3, #4
 8009e8a:	f003 0307 	and.w	r3, r3, #7
 8009e8e:	3301      	adds	r3, #1
 8009e90:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009e92:	4b10      	ldr	r3, [pc, #64]	; (8009ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009e94:	68db      	ldr	r3, [r3, #12]
 8009e96:	0a1b      	lsrs	r3, r3, #8
 8009e98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e9c:	697a      	ldr	r2, [r7, #20]
 8009e9e:	fb03 f202 	mul.w	r2, r3, r2
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ea8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009eaa:	4b0a      	ldr	r3, [pc, #40]	; (8009ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	0e5b      	lsrs	r3, r3, #25
 8009eb0:	f003 0303 	and.w	r3, r3, #3
 8009eb4:	3301      	adds	r3, #1
 8009eb6:	005b      	lsls	r3, r3, #1
 8009eb8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009eba:	697a      	ldr	r2, [r7, #20]
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ec2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009ec4:	69bb      	ldr	r3, [r7, #24]
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3724      	adds	r7, #36	; 0x24
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr
 8009ed2:	bf00      	nop
 8009ed4:	40021000 	.word	0x40021000
 8009ed8:	08014268 	.word	0x08014268
 8009edc:	00f42400 	.word	0x00f42400
 8009ee0:	007a1200 	.word	0x007a1200

08009ee4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009ee8:	4b03      	ldr	r3, [pc, #12]	; (8009ef8 <HAL_RCC_GetHCLKFreq+0x14>)
 8009eea:	681b      	ldr	r3, [r3, #0]
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr
 8009ef6:	bf00      	nop
 8009ef8:	20000028 	.word	0x20000028

08009efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009f00:	f7ff fff0 	bl	8009ee4 <HAL_RCC_GetHCLKFreq>
 8009f04:	4602      	mov	r2, r0
 8009f06:	4b06      	ldr	r3, [pc, #24]	; (8009f20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009f08:	689b      	ldr	r3, [r3, #8]
 8009f0a:	0a1b      	lsrs	r3, r3, #8
 8009f0c:	f003 0307 	and.w	r3, r3, #7
 8009f10:	4904      	ldr	r1, [pc, #16]	; (8009f24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009f12:	5ccb      	ldrb	r3, [r1, r3]
 8009f14:	f003 031f 	and.w	r3, r3, #31
 8009f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	bd80      	pop	{r7, pc}
 8009f20:	40021000 	.word	0x40021000
 8009f24:	08014260 	.word	0x08014260

08009f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009f2c:	f7ff ffda 	bl	8009ee4 <HAL_RCC_GetHCLKFreq>
 8009f30:	4602      	mov	r2, r0
 8009f32:	4b06      	ldr	r3, [pc, #24]	; (8009f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009f34:	689b      	ldr	r3, [r3, #8]
 8009f36:	0adb      	lsrs	r3, r3, #11
 8009f38:	f003 0307 	and.w	r3, r3, #7
 8009f3c:	4904      	ldr	r1, [pc, #16]	; (8009f50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009f3e:	5ccb      	ldrb	r3, [r1, r3]
 8009f40:	f003 031f 	and.w	r3, r3, #31
 8009f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	bd80      	pop	{r7, pc}
 8009f4c:	40021000 	.word	0x40021000
 8009f50:	08014260 	.word	0x08014260

08009f54 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b083      	sub	sp, #12
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
 8009f5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	220f      	movs	r2, #15
 8009f62:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8009f64:	4b12      	ldr	r3, [pc, #72]	; (8009fb0 <HAL_RCC_GetClockConfig+0x5c>)
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	f003 0203 	and.w	r2, r3, #3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8009f70:	4b0f      	ldr	r3, [pc, #60]	; (8009fb0 <HAL_RCC_GetClockConfig+0x5c>)
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8009f7c:	4b0c      	ldr	r3, [pc, #48]	; (8009fb0 <HAL_RCC_GetClockConfig+0x5c>)
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8009f88:	4b09      	ldr	r3, [pc, #36]	; (8009fb0 <HAL_RCC_GetClockConfig+0x5c>)
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	08db      	lsrs	r3, r3, #3
 8009f8e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8009f96:	4b07      	ldr	r3, [pc, #28]	; (8009fb4 <HAL_RCC_GetClockConfig+0x60>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f003 0207 	and.w	r2, r3, #7
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	601a      	str	r2, [r3, #0]
}
 8009fa2:	bf00      	nop
 8009fa4:	370c      	adds	r7, #12
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop
 8009fb0:	40021000 	.word	0x40021000
 8009fb4:	40022000 	.word	0x40022000

08009fb8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b086      	sub	sp, #24
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009fc4:	4b2a      	ldr	r3, [pc, #168]	; (800a070 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d003      	beq.n	8009fd8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009fd0:	f7ff f984 	bl	80092dc <HAL_PWREx_GetVoltageRange>
 8009fd4:	6178      	str	r0, [r7, #20]
 8009fd6:	e014      	b.n	800a002 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009fd8:	4b25      	ldr	r3, [pc, #148]	; (800a070 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fdc:	4a24      	ldr	r2, [pc, #144]	; (800a070 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009fde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009fe2:	6593      	str	r3, [r2, #88]	; 0x58
 8009fe4:	4b22      	ldr	r3, [pc, #136]	; (800a070 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fec:	60fb      	str	r3, [r7, #12]
 8009fee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009ff0:	f7ff f974 	bl	80092dc <HAL_PWREx_GetVoltageRange>
 8009ff4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009ff6:	4b1e      	ldr	r3, [pc, #120]	; (800a070 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ffa:	4a1d      	ldr	r2, [pc, #116]	; (800a070 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009ffc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a000:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a008:	d10b      	bne.n	800a022 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2b80      	cmp	r3, #128	; 0x80
 800a00e:	d919      	bls.n	800a044 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2ba0      	cmp	r3, #160	; 0xa0
 800a014:	d902      	bls.n	800a01c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a016:	2302      	movs	r3, #2
 800a018:	613b      	str	r3, [r7, #16]
 800a01a:	e013      	b.n	800a044 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a01c:	2301      	movs	r3, #1
 800a01e:	613b      	str	r3, [r7, #16]
 800a020:	e010      	b.n	800a044 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2b80      	cmp	r3, #128	; 0x80
 800a026:	d902      	bls.n	800a02e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a028:	2303      	movs	r3, #3
 800a02a:	613b      	str	r3, [r7, #16]
 800a02c:	e00a      	b.n	800a044 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2b80      	cmp	r3, #128	; 0x80
 800a032:	d102      	bne.n	800a03a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a034:	2302      	movs	r3, #2
 800a036:	613b      	str	r3, [r7, #16]
 800a038:	e004      	b.n	800a044 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2b70      	cmp	r3, #112	; 0x70
 800a03e:	d101      	bne.n	800a044 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a040:	2301      	movs	r3, #1
 800a042:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a044:	4b0b      	ldr	r3, [pc, #44]	; (800a074 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f023 0207 	bic.w	r2, r3, #7
 800a04c:	4909      	ldr	r1, [pc, #36]	; (800a074 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	4313      	orrs	r3, r2
 800a052:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a054:	4b07      	ldr	r3, [pc, #28]	; (800a074 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f003 0307 	and.w	r3, r3, #7
 800a05c:	693a      	ldr	r2, [r7, #16]
 800a05e:	429a      	cmp	r2, r3
 800a060:	d001      	beq.n	800a066 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a062:	2301      	movs	r3, #1
 800a064:	e000      	b.n	800a068 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a066:	2300      	movs	r3, #0
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3718      	adds	r7, #24
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}
 800a070:	40021000 	.word	0x40021000
 800a074:	40022000 	.word	0x40022000

0800a078 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b086      	sub	sp, #24
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a080:	2300      	movs	r3, #0
 800a082:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a084:	2300      	movs	r3, #0
 800a086:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a090:	2b00      	cmp	r3, #0
 800a092:	d031      	beq.n	800a0f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a098:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a09c:	d01a      	beq.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800a09e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a0a2:	d814      	bhi.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d009      	beq.n	800a0bc <HAL_RCCEx_PeriphCLKConfig+0x44>
 800a0a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a0ac:	d10f      	bne.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800a0ae:	4b5d      	ldr	r3, [pc, #372]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a0b0:	68db      	ldr	r3, [r3, #12]
 800a0b2:	4a5c      	ldr	r2, [pc, #368]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a0b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a0b8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a0ba:	e00c      	b.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	3304      	adds	r3, #4
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f000 fa44 	bl	800a550 <RCCEx_PLLSAI1_Config>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a0cc:	e003      	b.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	74fb      	strb	r3, [r7, #19]
      break;
 800a0d2:	e000      	b.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800a0d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a0d6:	7cfb      	ldrb	r3, [r7, #19]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d10b      	bne.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a0dc:	4b51      	ldr	r3, [pc, #324]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a0de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0e2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0ea:	494e      	ldr	r1, [pc, #312]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a0f2:	e001      	b.n	800a0f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0f4:	7cfb      	ldrb	r3, [r7, #19]
 800a0f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a100:	2b00      	cmp	r3, #0
 800a102:	f000 809e 	beq.w	800a242 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a106:	2300      	movs	r3, #0
 800a108:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a10a:	4b46      	ldr	r3, [pc, #280]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a10c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a10e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a112:	2b00      	cmp	r3, #0
 800a114:	d101      	bne.n	800a11a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800a116:	2301      	movs	r3, #1
 800a118:	e000      	b.n	800a11c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800a11a:	2300      	movs	r3, #0
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d00d      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a120:	4b40      	ldr	r3, [pc, #256]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a124:	4a3f      	ldr	r2, [pc, #252]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a126:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a12a:	6593      	str	r3, [r2, #88]	; 0x58
 800a12c:	4b3d      	ldr	r3, [pc, #244]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a12e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a134:	60bb      	str	r3, [r7, #8]
 800a136:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a138:	2301      	movs	r3, #1
 800a13a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a13c:	4b3a      	ldr	r3, [pc, #232]	; (800a228 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a39      	ldr	r2, [pc, #228]	; (800a228 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800a142:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a146:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a148:	f7fd f9d8 	bl	80074fc <HAL_GetTick>
 800a14c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a14e:	e009      	b.n	800a164 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a150:	f7fd f9d4 	bl	80074fc <HAL_GetTick>
 800a154:	4602      	mov	r2, r0
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	1ad3      	subs	r3, r2, r3
 800a15a:	2b02      	cmp	r3, #2
 800a15c:	d902      	bls.n	800a164 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800a15e:	2303      	movs	r3, #3
 800a160:	74fb      	strb	r3, [r7, #19]
        break;
 800a162:	e005      	b.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a164:	4b30      	ldr	r3, [pc, #192]	; (800a228 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d0ef      	beq.n	800a150 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800a170:	7cfb      	ldrb	r3, [r7, #19]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d15a      	bne.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a176:	4b2b      	ldr	r3, [pc, #172]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a17c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a180:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d01e      	beq.n	800a1c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a18c:	697a      	ldr	r2, [r7, #20]
 800a18e:	429a      	cmp	r2, r3
 800a190:	d019      	beq.n	800a1c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a192:	4b24      	ldr	r3, [pc, #144]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a198:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a19c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a19e:	4b21      	ldr	r3, [pc, #132]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a1a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1a4:	4a1f      	ldr	r2, [pc, #124]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a1a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a1aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a1ae:	4b1d      	ldr	r3, [pc, #116]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a1b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1b4:	4a1b      	ldr	r2, [pc, #108]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a1b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a1ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a1be:	4a19      	ldr	r2, [pc, #100]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	f003 0301 	and.w	r3, r3, #1
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d016      	beq.n	800a1fe <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1d0:	f7fd f994 	bl	80074fc <HAL_GetTick>
 800a1d4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a1d6:	e00b      	b.n	800a1f0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a1d8:	f7fd f990 	bl	80074fc <HAL_GetTick>
 800a1dc:	4602      	mov	r2, r0
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	1ad3      	subs	r3, r2, r3
 800a1e2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d902      	bls.n	800a1f0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	74fb      	strb	r3, [r7, #19]
            break;
 800a1ee:	e006      	b.n	800a1fe <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a1f0:	4b0c      	ldr	r3, [pc, #48]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a1f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1f6:	f003 0302 	and.w	r3, r3, #2
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d0ec      	beq.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800a1fe:	7cfb      	ldrb	r3, [r7, #19]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d10b      	bne.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a204:	4b07      	ldr	r3, [pc, #28]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a20a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a212:	4904      	ldr	r1, [pc, #16]	; (800a224 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a214:	4313      	orrs	r3, r2
 800a216:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a21a:	e009      	b.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a21c:	7cfb      	ldrb	r3, [r7, #19]
 800a21e:	74bb      	strb	r3, [r7, #18]
 800a220:	e006      	b.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800a222:	bf00      	nop
 800a224:	40021000 	.word	0x40021000
 800a228:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a22c:	7cfb      	ldrb	r3, [r7, #19]
 800a22e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a230:	7c7b      	ldrb	r3, [r7, #17]
 800a232:	2b01      	cmp	r3, #1
 800a234:	d105      	bne.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a236:	4b9e      	ldr	r3, [pc, #632]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a23a:	4a9d      	ldr	r2, [pc, #628]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a23c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a240:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f003 0301 	and.w	r3, r3, #1
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d00a      	beq.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a24e:	4b98      	ldr	r3, [pc, #608]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a254:	f023 0203 	bic.w	r2, r3, #3
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6a1b      	ldr	r3, [r3, #32]
 800a25c:	4994      	ldr	r1, [pc, #592]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a25e:	4313      	orrs	r3, r2
 800a260:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f003 0302 	and.w	r3, r3, #2
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00a      	beq.n	800a286 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a270:	4b8f      	ldr	r3, [pc, #572]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a276:	f023 020c 	bic.w	r2, r3, #12
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a27e:	498c      	ldr	r1, [pc, #560]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a280:	4313      	orrs	r3, r2
 800a282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f003 0304 	and.w	r3, r3, #4
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d00a      	beq.n	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a292:	4b87      	ldr	r3, [pc, #540]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a298:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2a0:	4983      	ldr	r1, [pc, #524]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f003 0308 	and.w	r3, r3, #8
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d00a      	beq.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a2b4:	4b7e      	ldr	r3, [pc, #504]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a2b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2c2:	497b      	ldr	r1, [pc, #492]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a2c4:	4313      	orrs	r3, r2
 800a2c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f003 0320 	and.w	r3, r3, #32
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00a      	beq.n	800a2ec <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a2d6:	4b76      	ldr	r3, [pc, #472]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a2d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2dc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2e4:	4972      	ldr	r1, [pc, #456]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d00a      	beq.n	800a30e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a2f8:	4b6d      	ldr	r3, [pc, #436]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a2fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2fe:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a306:	496a      	ldr	r1, [pc, #424]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a308:	4313      	orrs	r3, r2
 800a30a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a316:	2b00      	cmp	r3, #0
 800a318:	d00a      	beq.n	800a330 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a31a:	4b65      	ldr	r3, [pc, #404]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a31c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a320:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a328:	4961      	ldr	r1, [pc, #388]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a32a:	4313      	orrs	r3, r2
 800a32c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d00a      	beq.n	800a352 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a33c:	4b5c      	ldr	r3, [pc, #368]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a33e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a342:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a34a:	4959      	ldr	r1, [pc, #356]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a34c:	4313      	orrs	r3, r2
 800a34e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d00a      	beq.n	800a374 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a35e:	4b54      	ldr	r3, [pc, #336]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a364:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a36c:	4950      	ldr	r1, [pc, #320]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a36e:	4313      	orrs	r3, r2
 800a370:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d00a      	beq.n	800a396 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a380:	4b4b      	ldr	r3, [pc, #300]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a386:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a38e:	4948      	ldr	r1, [pc, #288]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a390:	4313      	orrs	r3, r2
 800a392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d00a      	beq.n	800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a3a2:	4b43      	ldr	r3, [pc, #268]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a3a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a3a8:	f023 0203 	bic.w	r2, r3, #3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3b0:	493f      	ldr	r1, [pc, #252]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d028      	beq.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a3c4:	4b3a      	ldr	r3, [pc, #232]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a3c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3d2:	4937      	ldr	r1, [pc, #220]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a3d4:	4313      	orrs	r3, r2
 800a3d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a3e2:	d106      	bne.n	800a3f2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a3e4:	4b32      	ldr	r3, [pc, #200]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a3e6:	68db      	ldr	r3, [r3, #12]
 800a3e8:	4a31      	ldr	r2, [pc, #196]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a3ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a3ee:	60d3      	str	r3, [r2, #12]
 800a3f0:	e011      	b.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a3fa:	d10c      	bne.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	3304      	adds	r3, #4
 800a400:	2101      	movs	r1, #1
 800a402:	4618      	mov	r0, r3
 800a404:	f000 f8a4 	bl	800a550 <RCCEx_PLLSAI1_Config>
 800a408:	4603      	mov	r3, r0
 800a40a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a40c:	7cfb      	ldrb	r3, [r7, #19]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d001      	beq.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 800a412:	7cfb      	ldrb	r3, [r7, #19]
 800a414:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d028      	beq.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a422:	4b23      	ldr	r3, [pc, #140]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a428:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a430:	491f      	ldr	r1, [pc, #124]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a432:	4313      	orrs	r3, r2
 800a434:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a43c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a440:	d106      	bne.n	800a450 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a442:	4b1b      	ldr	r3, [pc, #108]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a444:	68db      	ldr	r3, [r3, #12]
 800a446:	4a1a      	ldr	r2, [pc, #104]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a448:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a44c:	60d3      	str	r3, [r2, #12]
 800a44e:	e011      	b.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a454:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a458:	d10c      	bne.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	3304      	adds	r3, #4
 800a45e:	2101      	movs	r1, #1
 800a460:	4618      	mov	r0, r3
 800a462:	f000 f875 	bl	800a550 <RCCEx_PLLSAI1_Config>
 800a466:	4603      	mov	r3, r0
 800a468:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a46a:	7cfb      	ldrb	r3, [r7, #19]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d001      	beq.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 800a470:	7cfb      	ldrb	r3, [r7, #19]
 800a472:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d02b      	beq.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a480:	4b0b      	ldr	r3, [pc, #44]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a486:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a48e:	4908      	ldr	r1, [pc, #32]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a490:	4313      	orrs	r3, r2
 800a492:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a49a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a49e:	d109      	bne.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a4a0:	4b03      	ldr	r3, [pc, #12]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a4a2:	68db      	ldr	r3, [r3, #12]
 800a4a4:	4a02      	ldr	r2, [pc, #8]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a4a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4aa:	60d3      	str	r3, [r2, #12]
 800a4ac:	e014      	b.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x460>
 800a4ae:	bf00      	nop
 800a4b0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a4bc:	d10c      	bne.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	3304      	adds	r3, #4
 800a4c2:	2101      	movs	r1, #1
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f000 f843 	bl	800a550 <RCCEx_PLLSAI1_Config>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a4ce:	7cfb      	ldrb	r3, [r7, #19]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d001      	beq.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 800a4d4:	7cfb      	ldrb	r3, [r7, #19]
 800a4d6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d01c      	beq.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a4e4:	4b19      	ldr	r3, [pc, #100]	; (800a54c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800a4e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4f2:	4916      	ldr	r1, [pc, #88]	; (800a54c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800a4f4:	4313      	orrs	r3, r2
 800a4f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a502:	d10c      	bne.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	3304      	adds	r3, #4
 800a508:	2102      	movs	r1, #2
 800a50a:	4618      	mov	r0, r3
 800a50c:	f000 f820 	bl	800a550 <RCCEx_PLLSAI1_Config>
 800a510:	4603      	mov	r3, r0
 800a512:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a514:	7cfb      	ldrb	r3, [r7, #19]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d001      	beq.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 800a51a:	7cfb      	ldrb	r3, [r7, #19]
 800a51c:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a526:	2b00      	cmp	r3, #0
 800a528:	d00a      	beq.n	800a540 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a52a:	4b08      	ldr	r3, [pc, #32]	; (800a54c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800a52c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a530:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a538:	4904      	ldr	r1, [pc, #16]	; (800a54c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800a53a:	4313      	orrs	r3, r2
 800a53c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a540:	7cbb      	ldrb	r3, [r7, #18]
}
 800a542:	4618      	mov	r0, r3
 800a544:	3718      	adds	r7, #24
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	40021000 	.word	0x40021000

0800a550 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b084      	sub	sp, #16
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a55a:	2300      	movs	r3, #0
 800a55c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a55e:	4b74      	ldr	r3, [pc, #464]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a560:	68db      	ldr	r3, [r3, #12]
 800a562:	f003 0303 	and.w	r3, r3, #3
 800a566:	2b00      	cmp	r3, #0
 800a568:	d018      	beq.n	800a59c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a56a:	4b71      	ldr	r3, [pc, #452]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a56c:	68db      	ldr	r3, [r3, #12]
 800a56e:	f003 0203 	and.w	r2, r3, #3
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	429a      	cmp	r2, r3
 800a578:	d10d      	bne.n	800a596 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
       ||
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d009      	beq.n	800a596 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a582:	4b6b      	ldr	r3, [pc, #428]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a584:	68db      	ldr	r3, [r3, #12]
 800a586:	091b      	lsrs	r3, r3, #4
 800a588:	f003 0307 	and.w	r3, r3, #7
 800a58c:	1c5a      	adds	r2, r3, #1
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	685b      	ldr	r3, [r3, #4]
       ||
 800a592:	429a      	cmp	r2, r3
 800a594:	d047      	beq.n	800a626 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a596:	2301      	movs	r3, #1
 800a598:	73fb      	strb	r3, [r7, #15]
 800a59a:	e044      	b.n	800a626 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	2b03      	cmp	r3, #3
 800a5a2:	d018      	beq.n	800a5d6 <RCCEx_PLLSAI1_Config+0x86>
 800a5a4:	2b03      	cmp	r3, #3
 800a5a6:	d825      	bhi.n	800a5f4 <RCCEx_PLLSAI1_Config+0xa4>
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	d002      	beq.n	800a5b2 <RCCEx_PLLSAI1_Config+0x62>
 800a5ac:	2b02      	cmp	r3, #2
 800a5ae:	d009      	beq.n	800a5c4 <RCCEx_PLLSAI1_Config+0x74>
 800a5b0:	e020      	b.n	800a5f4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a5b2:	4b5f      	ldr	r3, [pc, #380]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f003 0302 	and.w	r3, r3, #2
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d11d      	bne.n	800a5fa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a5c2:	e01a      	b.n	800a5fa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a5c4:	4b5a      	ldr	r3, [pc, #360]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d116      	bne.n	800a5fe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a5d4:	e013      	b.n	800a5fe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a5d6:	4b56      	ldr	r3, [pc, #344]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d10f      	bne.n	800a602 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a5e2:	4b53      	ldr	r3, [pc, #332]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d109      	bne.n	800a602 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a5f2:	e006      	b.n	800a602 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	73fb      	strb	r3, [r7, #15]
      break;
 800a5f8:	e004      	b.n	800a604 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a5fa:	bf00      	nop
 800a5fc:	e002      	b.n	800a604 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a5fe:	bf00      	nop
 800a600:	e000      	b.n	800a604 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a602:	bf00      	nop
    }

    if(status == HAL_OK)
 800a604:	7bfb      	ldrb	r3, [r7, #15]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d10d      	bne.n	800a626 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a60a:	4b49      	ldr	r3, [pc, #292]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a60c:	68db      	ldr	r3, [r3, #12]
 800a60e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6819      	ldr	r1, [r3, #0]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	3b01      	subs	r3, #1
 800a61c:	011b      	lsls	r3, r3, #4
 800a61e:	430b      	orrs	r3, r1
 800a620:	4943      	ldr	r1, [pc, #268]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a622:	4313      	orrs	r3, r2
 800a624:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a626:	7bfb      	ldrb	r3, [r7, #15]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d17c      	bne.n	800a726 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a62c:	4b40      	ldr	r3, [pc, #256]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a3f      	ldr	r2, [pc, #252]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a632:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a638:	f7fc ff60 	bl	80074fc <HAL_GetTick>
 800a63c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a63e:	e009      	b.n	800a654 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a640:	f7fc ff5c 	bl	80074fc <HAL_GetTick>
 800a644:	4602      	mov	r2, r0
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	1ad3      	subs	r3, r2, r3
 800a64a:	2b02      	cmp	r3, #2
 800a64c:	d902      	bls.n	800a654 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a64e:	2303      	movs	r3, #3
 800a650:	73fb      	strb	r3, [r7, #15]
        break;
 800a652:	e005      	b.n	800a660 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a654:	4b36      	ldr	r3, [pc, #216]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d1ef      	bne.n	800a640 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a660:	7bfb      	ldrb	r3, [r7, #15]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d15f      	bne.n	800a726 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d110      	bne.n	800a68e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a66c:	4b30      	ldr	r3, [pc, #192]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a66e:	691b      	ldr	r3, [r3, #16]
 800a670:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800a674:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	6892      	ldr	r2, [r2, #8]
 800a67c:	0211      	lsls	r1, r2, #8
 800a67e:	687a      	ldr	r2, [r7, #4]
 800a680:	68d2      	ldr	r2, [r2, #12]
 800a682:	06d2      	lsls	r2, r2, #27
 800a684:	430a      	orrs	r2, r1
 800a686:	492a      	ldr	r1, [pc, #168]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a688:	4313      	orrs	r3, r2
 800a68a:	610b      	str	r3, [r1, #16]
 800a68c:	e027      	b.n	800a6de <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	2b01      	cmp	r3, #1
 800a692:	d112      	bne.n	800a6ba <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a694:	4b26      	ldr	r3, [pc, #152]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a696:	691b      	ldr	r3, [r3, #16]
 800a698:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a69c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a6a0:	687a      	ldr	r2, [r7, #4]
 800a6a2:	6892      	ldr	r2, [r2, #8]
 800a6a4:	0211      	lsls	r1, r2, #8
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	6912      	ldr	r2, [r2, #16]
 800a6aa:	0852      	lsrs	r2, r2, #1
 800a6ac:	3a01      	subs	r2, #1
 800a6ae:	0552      	lsls	r2, r2, #21
 800a6b0:	430a      	orrs	r2, r1
 800a6b2:	491f      	ldr	r1, [pc, #124]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	610b      	str	r3, [r1, #16]
 800a6b8:	e011      	b.n	800a6de <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a6ba:	4b1d      	ldr	r3, [pc, #116]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a6bc:	691b      	ldr	r3, [r3, #16]
 800a6be:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a6c2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	6892      	ldr	r2, [r2, #8]
 800a6ca:	0211      	lsls	r1, r2, #8
 800a6cc:	687a      	ldr	r2, [r7, #4]
 800a6ce:	6952      	ldr	r2, [r2, #20]
 800a6d0:	0852      	lsrs	r2, r2, #1
 800a6d2:	3a01      	subs	r2, #1
 800a6d4:	0652      	lsls	r2, r2, #25
 800a6d6:	430a      	orrs	r2, r1
 800a6d8:	4915      	ldr	r1, [pc, #84]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a6de:	4b14      	ldr	r3, [pc, #80]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4a13      	ldr	r2, [pc, #76]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a6e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a6e8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6ea:	f7fc ff07 	bl	80074fc <HAL_GetTick>
 800a6ee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a6f0:	e009      	b.n	800a706 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a6f2:	f7fc ff03 	bl	80074fc <HAL_GetTick>
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	1ad3      	subs	r3, r2, r3
 800a6fc:	2b02      	cmp	r3, #2
 800a6fe:	d902      	bls.n	800a706 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800a700:	2303      	movs	r3, #3
 800a702:	73fb      	strb	r3, [r7, #15]
          break;
 800a704:	e005      	b.n	800a712 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a706:	4b0a      	ldr	r3, [pc, #40]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d0ef      	beq.n	800a6f2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800a712:	7bfb      	ldrb	r3, [r7, #15]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d106      	bne.n	800a726 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a718:	4b05      	ldr	r3, [pc, #20]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a71a:	691a      	ldr	r2, [r3, #16]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	699b      	ldr	r3, [r3, #24]
 800a720:	4903      	ldr	r1, [pc, #12]	; (800a730 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a722:	4313      	orrs	r3, r2
 800a724:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a726:	7bfb      	ldrb	r3, [r7, #15]
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3710      	adds	r7, #16
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}
 800a730:	40021000 	.word	0x40021000

0800a734 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b084      	sub	sp, #16
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d101      	bne.n	800a746 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	e095      	b.n	800a872 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d108      	bne.n	800a760 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a756:	d009      	beq.n	800a76c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2200      	movs	r2, #0
 800a75c:	61da      	str	r2, [r3, #28]
 800a75e:	e005      	b.n	800a76c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2200      	movs	r2, #0
 800a764:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2200      	movs	r2, #0
 800a76a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a778:	b2db      	uxtb	r3, r3
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d106      	bne.n	800a78c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2200      	movs	r2, #0
 800a782:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f7fb fef4 	bl	8006574 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2202      	movs	r2, #2
 800a790:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	681a      	ldr	r2, [r3, #0]
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	68db      	ldr	r3, [r3, #12]
 800a7a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a7ac:	d902      	bls.n	800a7b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	60fb      	str	r3, [r7, #12]
 800a7b2:	e002      	b.n	800a7ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a7b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a7b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	68db      	ldr	r3, [r3, #12]
 800a7be:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a7c2:	d007      	beq.n	800a7d4 <HAL_SPI_Init+0xa0>
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	68db      	ldr	r3, [r3, #12]
 800a7c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a7cc:	d002      	beq.n	800a7d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	689b      	ldr	r3, [r3, #8]
 800a7e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a7e4:	431a      	orrs	r2, r3
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	691b      	ldr	r3, [r3, #16]
 800a7ea:	f003 0302 	and.w	r3, r3, #2
 800a7ee:	431a      	orrs	r2, r3
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	695b      	ldr	r3, [r3, #20]
 800a7f4:	f003 0301 	and.w	r3, r3, #1
 800a7f8:	431a      	orrs	r2, r3
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	699b      	ldr	r3, [r3, #24]
 800a7fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a802:	431a      	orrs	r2, r3
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	69db      	ldr	r3, [r3, #28]
 800a808:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a80c:	431a      	orrs	r2, r3
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6a1b      	ldr	r3, [r3, #32]
 800a812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a816:	ea42 0103 	orr.w	r1, r2, r3
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a81e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	430a      	orrs	r2, r1
 800a828:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	699b      	ldr	r3, [r3, #24]
 800a82e:	0c1b      	lsrs	r3, r3, #16
 800a830:	f003 0204 	and.w	r2, r3, #4
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a838:	f003 0310 	and.w	r3, r3, #16
 800a83c:	431a      	orrs	r2, r3
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a842:	f003 0308 	and.w	r3, r3, #8
 800a846:	431a      	orrs	r2, r3
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a850:	ea42 0103 	orr.w	r1, r2, r3
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	430a      	orrs	r2, r1
 800a860:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2200      	movs	r2, #0
 800a866:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2201      	movs	r2, #1
 800a86c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a870:	2300      	movs	r3, #0
}
 800a872:	4618      	mov	r0, r3
 800a874:	3710      	adds	r7, #16
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}

0800a87a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b088      	sub	sp, #32
 800a87e:	af00      	add	r7, sp, #0
 800a880:	60f8      	str	r0, [r7, #12]
 800a882:	60b9      	str	r1, [r7, #8]
 800a884:	603b      	str	r3, [r7, #0]
 800a886:	4613      	mov	r3, r2
 800a888:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a88a:	2300      	movs	r3, #0
 800a88c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a894:	2b01      	cmp	r3, #1
 800a896:	d101      	bne.n	800a89c <HAL_SPI_Transmit+0x22>
 800a898:	2302      	movs	r3, #2
 800a89a:	e158      	b.n	800ab4e <HAL_SPI_Transmit+0x2d4>
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	2201      	movs	r2, #1
 800a8a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a8a4:	f7fc fe2a 	bl	80074fc <HAL_GetTick>
 800a8a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a8aa:	88fb      	ldrh	r3, [r7, #6]
 800a8ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a8b4:	b2db      	uxtb	r3, r3
 800a8b6:	2b01      	cmp	r3, #1
 800a8b8:	d002      	beq.n	800a8c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a8ba:	2302      	movs	r3, #2
 800a8bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a8be:	e13d      	b.n	800ab3c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d002      	beq.n	800a8cc <HAL_SPI_Transmit+0x52>
 800a8c6:	88fb      	ldrh	r3, [r7, #6]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d102      	bne.n	800a8d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a8d0:	e134      	b.n	800ab3c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2203      	movs	r2, #3
 800a8d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	68ba      	ldr	r2, [r7, #8]
 800a8e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	88fa      	ldrh	r2, [r7, #6]
 800a8ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	88fa      	ldrh	r2, [r7, #6]
 800a8f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	2200      	movs	r2, #0
 800a904:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	2200      	movs	r2, #0
 800a90c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	2200      	movs	r2, #0
 800a912:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	689b      	ldr	r3, [r3, #8]
 800a918:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a91c:	d10f      	bne.n	800a93e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	681a      	ldr	r2, [r3, #0]
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a92c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	681a      	ldr	r2, [r3, #0]
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a93c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a948:	2b40      	cmp	r3, #64	; 0x40
 800a94a:	d007      	beq.n	800a95c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	681a      	ldr	r2, [r3, #0]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a95a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	68db      	ldr	r3, [r3, #12]
 800a960:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a964:	d94b      	bls.n	800a9fe <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	685b      	ldr	r3, [r3, #4]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d002      	beq.n	800a974 <HAL_SPI_Transmit+0xfa>
 800a96e:	8afb      	ldrh	r3, [r7, #22]
 800a970:	2b01      	cmp	r3, #1
 800a972:	d13e      	bne.n	800a9f2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a978:	881a      	ldrh	r2, [r3, #0]
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a984:	1c9a      	adds	r2, r3, #2
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a98e:	b29b      	uxth	r3, r3
 800a990:	3b01      	subs	r3, #1
 800a992:	b29a      	uxth	r2, r3
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a998:	e02b      	b.n	800a9f2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	f003 0302 	and.w	r3, r3, #2
 800a9a4:	2b02      	cmp	r3, #2
 800a9a6:	d112      	bne.n	800a9ce <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9ac:	881a      	ldrh	r2, [r3, #0]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9b8:	1c9a      	adds	r2, r3, #2
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9c2:	b29b      	uxth	r3, r3
 800a9c4:	3b01      	subs	r3, #1
 800a9c6:	b29a      	uxth	r2, r3
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a9cc:	e011      	b.n	800a9f2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a9ce:	f7fc fd95 	bl	80074fc <HAL_GetTick>
 800a9d2:	4602      	mov	r2, r0
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	1ad3      	subs	r3, r2, r3
 800a9d8:	683a      	ldr	r2, [r7, #0]
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d803      	bhi.n	800a9e6 <HAL_SPI_Transmit+0x16c>
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9e4:	d102      	bne.n	800a9ec <HAL_SPI_Transmit+0x172>
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d102      	bne.n	800a9f2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800a9ec:	2303      	movs	r3, #3
 800a9ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a9f0:	e0a4      	b.n	800ab3c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d1ce      	bne.n	800a99a <HAL_SPI_Transmit+0x120>
 800a9fc:	e07c      	b.n	800aaf8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d002      	beq.n	800aa0c <HAL_SPI_Transmit+0x192>
 800aa06:	8afb      	ldrh	r3, [r7, #22]
 800aa08:	2b01      	cmp	r3, #1
 800aa0a:	d170      	bne.n	800aaee <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa10:	b29b      	uxth	r3, r3
 800aa12:	2b01      	cmp	r3, #1
 800aa14:	d912      	bls.n	800aa3c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa1a:	881a      	ldrh	r2, [r3, #0]
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa26:	1c9a      	adds	r2, r3, #2
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa30:	b29b      	uxth	r3, r3
 800aa32:	3b02      	subs	r3, #2
 800aa34:	b29a      	uxth	r2, r3
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	87da      	strh	r2, [r3, #62]	; 0x3e
 800aa3a:	e058      	b.n	800aaee <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	330c      	adds	r3, #12
 800aa46:	7812      	ldrb	r2, [r2, #0]
 800aa48:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa4e:	1c5a      	adds	r2, r3, #1
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	b29a      	uxth	r2, r3
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800aa62:	e044      	b.n	800aaee <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	689b      	ldr	r3, [r3, #8]
 800aa6a:	f003 0302 	and.w	r3, r3, #2
 800aa6e:	2b02      	cmp	r3, #2
 800aa70:	d12b      	bne.n	800aaca <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa76:	b29b      	uxth	r3, r3
 800aa78:	2b01      	cmp	r3, #1
 800aa7a:	d912      	bls.n	800aaa2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa80:	881a      	ldrh	r2, [r3, #0]
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa8c:	1c9a      	adds	r2, r3, #2
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	3b02      	subs	r3, #2
 800aa9a:	b29a      	uxth	r2, r3
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800aaa0:	e025      	b.n	800aaee <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	330c      	adds	r3, #12
 800aaac:	7812      	ldrb	r2, [r2, #0]
 800aaae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aab4:	1c5a      	adds	r2, r3, #1
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aabe:	b29b      	uxth	r3, r3
 800aac0:	3b01      	subs	r3, #1
 800aac2:	b29a      	uxth	r2, r3
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800aac8:	e011      	b.n	800aaee <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aaca:	f7fc fd17 	bl	80074fc <HAL_GetTick>
 800aace:	4602      	mov	r2, r0
 800aad0:	69bb      	ldr	r3, [r7, #24]
 800aad2:	1ad3      	subs	r3, r2, r3
 800aad4:	683a      	ldr	r2, [r7, #0]
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d803      	bhi.n	800aae2 <HAL_SPI_Transmit+0x268>
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aae0:	d102      	bne.n	800aae8 <HAL_SPI_Transmit+0x26e>
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d102      	bne.n	800aaee <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800aae8:	2303      	movs	r3, #3
 800aaea:	77fb      	strb	r3, [r7, #31]
          goto error;
 800aaec:	e026      	b.n	800ab3c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d1b5      	bne.n	800aa64 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aaf8:	69ba      	ldr	r2, [r7, #24]
 800aafa:	6839      	ldr	r1, [r7, #0]
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f000 fce3 	bl	800b4c8 <SPI_EndRxTxTransaction>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d002      	beq.n	800ab0e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	2220      	movs	r2, #32
 800ab0c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	689b      	ldr	r3, [r3, #8]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d10a      	bne.n	800ab2c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ab16:	2300      	movs	r3, #0
 800ab18:	613b      	str	r3, [r7, #16]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	613b      	str	r3, [r7, #16]
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	613b      	str	r3, [r7, #16]
 800ab2a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d002      	beq.n	800ab3a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800ab34:	2301      	movs	r3, #1
 800ab36:	77fb      	strb	r3, [r7, #31]
 800ab38:	e000      	b.n	800ab3c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800ab3a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	2200      	movs	r2, #0
 800ab48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ab4c:	7ffb      	ldrb	r3, [r7, #31]
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3720      	adds	r7, #32
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}

0800ab56 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab56:	b580      	push	{r7, lr}
 800ab58:	b088      	sub	sp, #32
 800ab5a:	af02      	add	r7, sp, #8
 800ab5c:	60f8      	str	r0, [r7, #12]
 800ab5e:	60b9      	str	r1, [r7, #8]
 800ab60:	603b      	str	r3, [r7, #0]
 800ab62:	4613      	mov	r3, r2
 800ab64:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ab66:	2300      	movs	r3, #0
 800ab68:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ab72:	d112      	bne.n	800ab9a <HAL_SPI_Receive+0x44>
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d10e      	bne.n	800ab9a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2204      	movs	r2, #4
 800ab80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ab84:	88fa      	ldrh	r2, [r7, #6]
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	9300      	str	r3, [sp, #0]
 800ab8a:	4613      	mov	r3, r2
 800ab8c:	68ba      	ldr	r2, [r7, #8]
 800ab8e:	68b9      	ldr	r1, [r7, #8]
 800ab90:	68f8      	ldr	r0, [r7, #12]
 800ab92:	f000 f910 	bl	800adb6 <HAL_SPI_TransmitReceive>
 800ab96:	4603      	mov	r3, r0
 800ab98:	e109      	b.n	800adae <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800aba0:	2b01      	cmp	r3, #1
 800aba2:	d101      	bne.n	800aba8 <HAL_SPI_Receive+0x52>
 800aba4:	2302      	movs	r3, #2
 800aba6:	e102      	b.n	800adae <HAL_SPI_Receive+0x258>
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	2201      	movs	r2, #1
 800abac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800abb0:	f7fc fca4 	bl	80074fc <HAL_GetTick>
 800abb4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	d002      	beq.n	800abc8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800abc2:	2302      	movs	r3, #2
 800abc4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800abc6:	e0e9      	b.n	800ad9c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d002      	beq.n	800abd4 <HAL_SPI_Receive+0x7e>
 800abce:	88fb      	ldrh	r3, [r7, #6]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d102      	bne.n	800abda <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800abd4:	2301      	movs	r3, #1
 800abd6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800abd8:	e0e0      	b.n	800ad9c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2204      	movs	r2, #4
 800abde:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2200      	movs	r2, #0
 800abe6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	68ba      	ldr	r2, [r7, #8]
 800abec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	88fa      	ldrh	r2, [r7, #6]
 800abf2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	88fa      	ldrh	r2, [r7, #6]
 800abfa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2200      	movs	r2, #0
 800ac02:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2200      	movs	r2, #0
 800ac08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	2200      	movs	r2, #0
 800ac14:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	68db      	ldr	r3, [r3, #12]
 800ac20:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ac24:	d908      	bls.n	800ac38 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	685a      	ldr	r2, [r3, #4]
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ac34:	605a      	str	r2, [r3, #4]
 800ac36:	e007      	b.n	800ac48 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	685a      	ldr	r2, [r3, #4]
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ac46:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	689b      	ldr	r3, [r3, #8]
 800ac4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac50:	d10f      	bne.n	800ac72 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	681a      	ldr	r2, [r3, #0]
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac60:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	681a      	ldr	r2, [r3, #0]
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ac70:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac7c:	2b40      	cmp	r3, #64	; 0x40
 800ac7e:	d007      	beq.n	800ac90 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	681a      	ldr	r2, [r3, #0]
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac8e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	68db      	ldr	r3, [r3, #12]
 800ac94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ac98:	d867      	bhi.n	800ad6a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ac9a:	e030      	b.n	800acfe <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	689b      	ldr	r3, [r3, #8]
 800aca2:	f003 0301 	and.w	r3, r3, #1
 800aca6:	2b01      	cmp	r3, #1
 800aca8:	d117      	bne.n	800acda <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f103 020c 	add.w	r2, r3, #12
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acb6:	7812      	ldrb	r2, [r2, #0]
 800acb8:	b2d2      	uxtb	r2, r2
 800acba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acc0:	1c5a      	adds	r2, r3, #1
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800accc:	b29b      	uxth	r3, r3
 800acce:	3b01      	subs	r3, #1
 800acd0:	b29a      	uxth	r2, r3
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800acd8:	e011      	b.n	800acfe <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800acda:	f7fc fc0f 	bl	80074fc <HAL_GetTick>
 800acde:	4602      	mov	r2, r0
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	1ad3      	subs	r3, r2, r3
 800ace4:	683a      	ldr	r2, [r7, #0]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d803      	bhi.n	800acf2 <HAL_SPI_Receive+0x19c>
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acf0:	d102      	bne.n	800acf8 <HAL_SPI_Receive+0x1a2>
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d102      	bne.n	800acfe <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800acf8:	2303      	movs	r3, #3
 800acfa:	75fb      	strb	r3, [r7, #23]
          goto error;
 800acfc:	e04e      	b.n	800ad9c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad04:	b29b      	uxth	r3, r3
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d1c8      	bne.n	800ac9c <HAL_SPI_Receive+0x146>
 800ad0a:	e034      	b.n	800ad76 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	689b      	ldr	r3, [r3, #8]
 800ad12:	f003 0301 	and.w	r3, r3, #1
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	d115      	bne.n	800ad46 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	68da      	ldr	r2, [r3, #12]
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad24:	b292      	uxth	r2, r2
 800ad26:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad2c:	1c9a      	adds	r2, r3, #2
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad38:	b29b      	uxth	r3, r3
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	b29a      	uxth	r2, r3
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800ad44:	e011      	b.n	800ad6a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ad46:	f7fc fbd9 	bl	80074fc <HAL_GetTick>
 800ad4a:	4602      	mov	r2, r0
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	1ad3      	subs	r3, r2, r3
 800ad50:	683a      	ldr	r2, [r7, #0]
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d803      	bhi.n	800ad5e <HAL_SPI_Receive+0x208>
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad5c:	d102      	bne.n	800ad64 <HAL_SPI_Receive+0x20e>
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d102      	bne.n	800ad6a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800ad64:	2303      	movs	r3, #3
 800ad66:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ad68:	e018      	b.n	800ad9c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad70:	b29b      	uxth	r3, r3
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d1ca      	bne.n	800ad0c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ad76:	693a      	ldr	r2, [r7, #16]
 800ad78:	6839      	ldr	r1, [r7, #0]
 800ad7a:	68f8      	ldr	r0, [r7, #12]
 800ad7c:	f000 fb4c 	bl	800b418 <SPI_EndRxTransaction>
 800ad80:	4603      	mov	r3, r0
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d002      	beq.n	800ad8c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2220      	movs	r2, #32
 800ad8a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d002      	beq.n	800ad9a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800ad94:	2301      	movs	r3, #1
 800ad96:	75fb      	strb	r3, [r7, #23]
 800ad98:	e000      	b.n	800ad9c <HAL_SPI_Receive+0x246>
  }

error :
 800ad9a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2201      	movs	r2, #1
 800ada0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	2200      	movs	r2, #0
 800ada8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800adac:	7dfb      	ldrb	r3, [r7, #23]
}
 800adae:	4618      	mov	r0, r3
 800adb0:	3718      	adds	r7, #24
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bd80      	pop	{r7, pc}

0800adb6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800adb6:	b580      	push	{r7, lr}
 800adb8:	b08a      	sub	sp, #40	; 0x28
 800adba:	af00      	add	r7, sp, #0
 800adbc:	60f8      	str	r0, [r7, #12]
 800adbe:	60b9      	str	r1, [r7, #8]
 800adc0:	607a      	str	r2, [r7, #4]
 800adc2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800adc4:	2301      	movs	r3, #1
 800adc6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800adc8:	2300      	movs	r3, #0
 800adca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800add4:	2b01      	cmp	r3, #1
 800add6:	d101      	bne.n	800addc <HAL_SPI_TransmitReceive+0x26>
 800add8:	2302      	movs	r3, #2
 800adda:	e1fb      	b.n	800b1d4 <HAL_SPI_TransmitReceive+0x41e>
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	2201      	movs	r2, #1
 800ade0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ade4:	f7fc fb8a 	bl	80074fc <HAL_GetTick>
 800ade8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800adf0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	685b      	ldr	r3, [r3, #4]
 800adf6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800adf8:	887b      	ldrh	r3, [r7, #2]
 800adfa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800adfc:	887b      	ldrh	r3, [r7, #2]
 800adfe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ae00:	7efb      	ldrb	r3, [r7, #27]
 800ae02:	2b01      	cmp	r3, #1
 800ae04:	d00e      	beq.n	800ae24 <HAL_SPI_TransmitReceive+0x6e>
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae0c:	d106      	bne.n	800ae1c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	689b      	ldr	r3, [r3, #8]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d102      	bne.n	800ae1c <HAL_SPI_TransmitReceive+0x66>
 800ae16:	7efb      	ldrb	r3, [r7, #27]
 800ae18:	2b04      	cmp	r3, #4
 800ae1a:	d003      	beq.n	800ae24 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800ae1c:	2302      	movs	r3, #2
 800ae1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800ae22:	e1cd      	b.n	800b1c0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d005      	beq.n	800ae36 <HAL_SPI_TransmitReceive+0x80>
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d002      	beq.n	800ae36 <HAL_SPI_TransmitReceive+0x80>
 800ae30:	887b      	ldrh	r3, [r7, #2]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d103      	bne.n	800ae3e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800ae36:	2301      	movs	r3, #1
 800ae38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800ae3c:	e1c0      	b.n	800b1c0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ae44:	b2db      	uxtb	r3, r3
 800ae46:	2b04      	cmp	r3, #4
 800ae48:	d003      	beq.n	800ae52 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2205      	movs	r2, #5
 800ae4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	2200      	movs	r2, #0
 800ae56:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	687a      	ldr	r2, [r7, #4]
 800ae5c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	887a      	ldrh	r2, [r7, #2]
 800ae62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	887a      	ldrh	r2, [r7, #2]
 800ae6a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	68ba      	ldr	r2, [r7, #8]
 800ae72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	887a      	ldrh	r2, [r7, #2]
 800ae78:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	887a      	ldrh	r2, [r7, #2]
 800ae7e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2200      	movs	r2, #0
 800ae84:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	68db      	ldr	r3, [r3, #12]
 800ae90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ae94:	d802      	bhi.n	800ae9c <HAL_SPI_TransmitReceive+0xe6>
 800ae96:	8a3b      	ldrh	r3, [r7, #16]
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d908      	bls.n	800aeae <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	685a      	ldr	r2, [r3, #4]
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800aeaa:	605a      	str	r2, [r3, #4]
 800aeac:	e007      	b.n	800aebe <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	685a      	ldr	r2, [r3, #4]
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aebc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aec8:	2b40      	cmp	r3, #64	; 0x40
 800aeca:	d007      	beq.n	800aedc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aeda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	68db      	ldr	r3, [r3, #12]
 800aee0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800aee4:	d97c      	bls.n	800afe0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	685b      	ldr	r3, [r3, #4]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d002      	beq.n	800aef4 <HAL_SPI_TransmitReceive+0x13e>
 800aeee:	8a7b      	ldrh	r3, [r7, #18]
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d169      	bne.n	800afc8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aef8:	881a      	ldrh	r2, [r3, #0]
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af04:	1c9a      	adds	r2, r3, #2
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af0e:	b29b      	uxth	r3, r3
 800af10:	3b01      	subs	r3, #1
 800af12:	b29a      	uxth	r2, r3
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800af18:	e056      	b.n	800afc8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	689b      	ldr	r3, [r3, #8]
 800af20:	f003 0302 	and.w	r3, r3, #2
 800af24:	2b02      	cmp	r3, #2
 800af26:	d11b      	bne.n	800af60 <HAL_SPI_TransmitReceive+0x1aa>
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d016      	beq.n	800af60 <HAL_SPI_TransmitReceive+0x1aa>
 800af32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af34:	2b01      	cmp	r3, #1
 800af36:	d113      	bne.n	800af60 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af3c:	881a      	ldrh	r2, [r3, #0]
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af48:	1c9a      	adds	r2, r3, #2
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af52:	b29b      	uxth	r3, r3
 800af54:	3b01      	subs	r3, #1
 800af56:	b29a      	uxth	r2, r3
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800af5c:	2300      	movs	r3, #0
 800af5e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	689b      	ldr	r3, [r3, #8]
 800af66:	f003 0301 	and.w	r3, r3, #1
 800af6a:	2b01      	cmp	r3, #1
 800af6c:	d11c      	bne.n	800afa8 <HAL_SPI_TransmitReceive+0x1f2>
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800af74:	b29b      	uxth	r3, r3
 800af76:	2b00      	cmp	r3, #0
 800af78:	d016      	beq.n	800afa8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	68da      	ldr	r2, [r3, #12]
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af84:	b292      	uxth	r2, r2
 800af86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af8c:	1c9a      	adds	r2, r3, #2
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800af98:	b29b      	uxth	r3, r3
 800af9a:	3b01      	subs	r3, #1
 800af9c:	b29a      	uxth	r2, r3
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800afa4:	2301      	movs	r3, #1
 800afa6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800afa8:	f7fc faa8 	bl	80074fc <HAL_GetTick>
 800afac:	4602      	mov	r2, r0
 800afae:	69fb      	ldr	r3, [r7, #28]
 800afb0:	1ad3      	subs	r3, r2, r3
 800afb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afb4:	429a      	cmp	r2, r3
 800afb6:	d807      	bhi.n	800afc8 <HAL_SPI_TransmitReceive+0x212>
 800afb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afbe:	d003      	beq.n	800afc8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800afc0:	2303      	movs	r3, #3
 800afc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800afc6:	e0fb      	b.n	800b1c0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800afcc:	b29b      	uxth	r3, r3
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d1a3      	bne.n	800af1a <HAL_SPI_TransmitReceive+0x164>
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800afd8:	b29b      	uxth	r3, r3
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d19d      	bne.n	800af1a <HAL_SPI_TransmitReceive+0x164>
 800afde:	e0df      	b.n	800b1a0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d003      	beq.n	800aff0 <HAL_SPI_TransmitReceive+0x23a>
 800afe8:	8a7b      	ldrh	r3, [r7, #18]
 800afea:	2b01      	cmp	r3, #1
 800afec:	f040 80cb 	bne.w	800b186 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aff4:	b29b      	uxth	r3, r3
 800aff6:	2b01      	cmp	r3, #1
 800aff8:	d912      	bls.n	800b020 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800affe:	881a      	ldrh	r2, [r3, #0]
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b00a:	1c9a      	adds	r2, r3, #2
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b014:	b29b      	uxth	r3, r3
 800b016:	3b02      	subs	r3, #2
 800b018:	b29a      	uxth	r2, r3
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b01e:	e0b2      	b.n	800b186 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	330c      	adds	r3, #12
 800b02a:	7812      	ldrb	r2, [r2, #0]
 800b02c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b032:	1c5a      	adds	r2, r3, #1
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	3b01      	subs	r3, #1
 800b040:	b29a      	uxth	r2, r3
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b046:	e09e      	b.n	800b186 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	689b      	ldr	r3, [r3, #8]
 800b04e:	f003 0302 	and.w	r3, r3, #2
 800b052:	2b02      	cmp	r3, #2
 800b054:	d134      	bne.n	800b0c0 <HAL_SPI_TransmitReceive+0x30a>
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b05a:	b29b      	uxth	r3, r3
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d02f      	beq.n	800b0c0 <HAL_SPI_TransmitReceive+0x30a>
 800b060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b062:	2b01      	cmp	r3, #1
 800b064:	d12c      	bne.n	800b0c0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b06a:	b29b      	uxth	r3, r3
 800b06c:	2b01      	cmp	r3, #1
 800b06e:	d912      	bls.n	800b096 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b074:	881a      	ldrh	r2, [r3, #0]
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b080:	1c9a      	adds	r2, r3, #2
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b08a:	b29b      	uxth	r3, r3
 800b08c:	3b02      	subs	r3, #2
 800b08e:	b29a      	uxth	r2, r3
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b094:	e012      	b.n	800b0bc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	330c      	adds	r3, #12
 800b0a0:	7812      	ldrb	r2, [r2, #0]
 800b0a2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0a8:	1c5a      	adds	r2, r3, #1
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	3b01      	subs	r3, #1
 800b0b6:	b29a      	uxth	r2, r3
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	689b      	ldr	r3, [r3, #8]
 800b0c6:	f003 0301 	and.w	r3, r3, #1
 800b0ca:	2b01      	cmp	r3, #1
 800b0cc:	d148      	bne.n	800b160 <HAL_SPI_TransmitReceive+0x3aa>
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b0d4:	b29b      	uxth	r3, r3
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d042      	beq.n	800b160 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b0e0:	b29b      	uxth	r3, r3
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	d923      	bls.n	800b12e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	68da      	ldr	r2, [r3, #12]
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0f0:	b292      	uxth	r2, r2
 800b0f2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0f8:	1c9a      	adds	r2, r3, #2
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b104:	b29b      	uxth	r3, r3
 800b106:	3b02      	subs	r3, #2
 800b108:	b29a      	uxth	r2, r3
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b116:	b29b      	uxth	r3, r3
 800b118:	2b01      	cmp	r3, #1
 800b11a:	d81f      	bhi.n	800b15c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	685a      	ldr	r2, [r3, #4]
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b12a:	605a      	str	r2, [r3, #4]
 800b12c:	e016      	b.n	800b15c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f103 020c 	add.w	r2, r3, #12
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b13a:	7812      	ldrb	r2, [r2, #0]
 800b13c:	b2d2      	uxtb	r2, r2
 800b13e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b144:	1c5a      	adds	r2, r3, #1
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b150:	b29b      	uxth	r3, r3
 800b152:	3b01      	subs	r3, #1
 800b154:	b29a      	uxth	r2, r3
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b15c:	2301      	movs	r3, #1
 800b15e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b160:	f7fc f9cc 	bl	80074fc <HAL_GetTick>
 800b164:	4602      	mov	r2, r0
 800b166:	69fb      	ldr	r3, [r7, #28]
 800b168:	1ad3      	subs	r3, r2, r3
 800b16a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b16c:	429a      	cmp	r2, r3
 800b16e:	d803      	bhi.n	800b178 <HAL_SPI_TransmitReceive+0x3c2>
 800b170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b172:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b176:	d102      	bne.n	800b17e <HAL_SPI_TransmitReceive+0x3c8>
 800b178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d103      	bne.n	800b186 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800b17e:	2303      	movs	r3, #3
 800b180:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800b184:	e01c      	b.n	800b1c0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b18a:	b29b      	uxth	r3, r3
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	f47f af5b 	bne.w	800b048 <HAL_SPI_TransmitReceive+0x292>
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b198:	b29b      	uxth	r3, r3
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	f47f af54 	bne.w	800b048 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b1a0:	69fa      	ldr	r2, [r7, #28]
 800b1a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b1a4:	68f8      	ldr	r0, [r7, #12]
 800b1a6:	f000 f98f 	bl	800b4c8 <SPI_EndRxTxTransaction>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d006      	beq.n	800b1be <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2220      	movs	r2, #32
 800b1ba:	661a      	str	r2, [r3, #96]	; 0x60
 800b1bc:	e000      	b.n	800b1c0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800b1be:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2201      	movs	r2, #1
 800b1c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b1d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3728      	adds	r7, #40	; 0x28
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b088      	sub	sp, #32
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	60b9      	str	r1, [r7, #8]
 800b1e6:	603b      	str	r3, [r7, #0]
 800b1e8:	4613      	mov	r3, r2
 800b1ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b1ec:	f7fc f986 	bl	80074fc <HAL_GetTick>
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f4:	1a9b      	subs	r3, r3, r2
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	4413      	add	r3, r2
 800b1fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b1fc:	f7fc f97e 	bl	80074fc <HAL_GetTick>
 800b200:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b202:	4b39      	ldr	r3, [pc, #228]	; (800b2e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	015b      	lsls	r3, r3, #5
 800b208:	0d1b      	lsrs	r3, r3, #20
 800b20a:	69fa      	ldr	r2, [r7, #28]
 800b20c:	fb02 f303 	mul.w	r3, r2, r3
 800b210:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b212:	e054      	b.n	800b2be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b21a:	d050      	beq.n	800b2be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b21c:	f7fc f96e 	bl	80074fc <HAL_GetTick>
 800b220:	4602      	mov	r2, r0
 800b222:	69bb      	ldr	r3, [r7, #24]
 800b224:	1ad3      	subs	r3, r2, r3
 800b226:	69fa      	ldr	r2, [r7, #28]
 800b228:	429a      	cmp	r2, r3
 800b22a:	d902      	bls.n	800b232 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b22c:	69fb      	ldr	r3, [r7, #28]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d13d      	bne.n	800b2ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	685a      	ldr	r2, [r3, #4]
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b240:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	685b      	ldr	r3, [r3, #4]
 800b246:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b24a:	d111      	bne.n	800b270 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	689b      	ldr	r3, [r3, #8]
 800b250:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b254:	d004      	beq.n	800b260 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	689b      	ldr	r3, [r3, #8]
 800b25a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b25e:	d107      	bne.n	800b270 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b26e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b274:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b278:	d10f      	bne.n	800b29a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b288:	601a      	str	r2, [r3, #0]
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	681a      	ldr	r2, [r3, #0]
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b298:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	2201      	movs	r2, #1
 800b29e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800b2aa:	2303      	movs	r3, #3
 800b2ac:	e017      	b.n	800b2de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d101      	bne.n	800b2b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	3b01      	subs	r3, #1
 800b2bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	689a      	ldr	r2, [r3, #8]
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	4013      	ands	r3, r2
 800b2c8:	68ba      	ldr	r2, [r7, #8]
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	bf0c      	ite	eq
 800b2ce:	2301      	moveq	r3, #1
 800b2d0:	2300      	movne	r3, #0
 800b2d2:	b2db      	uxtb	r3, r3
 800b2d4:	461a      	mov	r2, r3
 800b2d6:	79fb      	ldrb	r3, [r7, #7]
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d19b      	bne.n	800b214 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b2dc:	2300      	movs	r3, #0
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	3720      	adds	r7, #32
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	20000028 	.word	0x20000028

0800b2ec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b08a      	sub	sp, #40	; 0x28
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	60f8      	str	r0, [r7, #12]
 800b2f4:	60b9      	str	r1, [r7, #8]
 800b2f6:	607a      	str	r2, [r7, #4]
 800b2f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b2fe:	f7fc f8fd 	bl	80074fc <HAL_GetTick>
 800b302:	4602      	mov	r2, r0
 800b304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b306:	1a9b      	subs	r3, r3, r2
 800b308:	683a      	ldr	r2, [r7, #0]
 800b30a:	4413      	add	r3, r2
 800b30c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800b30e:	f7fc f8f5 	bl	80074fc <HAL_GetTick>
 800b312:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	330c      	adds	r3, #12
 800b31a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b31c:	4b3d      	ldr	r3, [pc, #244]	; (800b414 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b31e:	681a      	ldr	r2, [r3, #0]
 800b320:	4613      	mov	r3, r2
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	4413      	add	r3, r2
 800b326:	00da      	lsls	r2, r3, #3
 800b328:	1ad3      	subs	r3, r2, r3
 800b32a:	0d1b      	lsrs	r3, r3, #20
 800b32c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b32e:	fb02 f303 	mul.w	r3, r2, r3
 800b332:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b334:	e060      	b.n	800b3f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b33c:	d107      	bne.n	800b34e <SPI_WaitFifoStateUntilTimeout+0x62>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d104      	bne.n	800b34e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b344:	69fb      	ldr	r3, [r7, #28]
 800b346:	781b      	ldrb	r3, [r3, #0]
 800b348:	b2db      	uxtb	r3, r3
 800b34a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b34c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b354:	d050      	beq.n	800b3f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b356:	f7fc f8d1 	bl	80074fc <HAL_GetTick>
 800b35a:	4602      	mov	r2, r0
 800b35c:	6a3b      	ldr	r3, [r7, #32]
 800b35e:	1ad3      	subs	r3, r2, r3
 800b360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b362:	429a      	cmp	r2, r3
 800b364:	d902      	bls.n	800b36c <SPI_WaitFifoStateUntilTimeout+0x80>
 800b366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d13d      	bne.n	800b3e8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	685a      	ldr	r2, [r3, #4]
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b37a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	685b      	ldr	r3, [r3, #4]
 800b380:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b384:	d111      	bne.n	800b3aa <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b38e:	d004      	beq.n	800b39a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	689b      	ldr	r3, [r3, #8]
 800b394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b398:	d107      	bne.n	800b3aa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	681a      	ldr	r2, [r3, #0]
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b3a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b3b2:	d10f      	bne.n	800b3d4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	681a      	ldr	r2, [r3, #0]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b3c2:	601a      	str	r2, [r3, #0]
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	681a      	ldr	r2, [r3, #0]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b3d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2201      	movs	r2, #1
 800b3d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800b3e4:	2303      	movs	r3, #3
 800b3e6:	e010      	b.n	800b40a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b3e8:	69bb      	ldr	r3, [r7, #24]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d101      	bne.n	800b3f2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800b3f2:	69bb      	ldr	r3, [r7, #24]
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	689a      	ldr	r2, [r3, #8]
 800b3fe:	68bb      	ldr	r3, [r7, #8]
 800b400:	4013      	ands	r3, r2
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	429a      	cmp	r2, r3
 800b406:	d196      	bne.n	800b336 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b408:	2300      	movs	r3, #0
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3728      	adds	r7, #40	; 0x28
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}
 800b412:	bf00      	nop
 800b414:	20000028 	.word	0x20000028

0800b418 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b086      	sub	sp, #24
 800b41c:	af02      	add	r7, sp, #8
 800b41e:	60f8      	str	r0, [r7, #12]
 800b420:	60b9      	str	r1, [r7, #8]
 800b422:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	685b      	ldr	r3, [r3, #4]
 800b428:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b42c:	d111      	bne.n	800b452 <SPI_EndRxTransaction+0x3a>
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	689b      	ldr	r3, [r3, #8]
 800b432:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b436:	d004      	beq.n	800b442 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	689b      	ldr	r3, [r3, #8]
 800b43c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b440:	d107      	bne.n	800b452 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	681a      	ldr	r2, [r3, #0]
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b450:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	9300      	str	r3, [sp, #0]
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	2200      	movs	r2, #0
 800b45a:	2180      	movs	r1, #128	; 0x80
 800b45c:	68f8      	ldr	r0, [r7, #12]
 800b45e:	f7ff febd 	bl	800b1dc <SPI_WaitFlagStateUntilTimeout>
 800b462:	4603      	mov	r3, r0
 800b464:	2b00      	cmp	r3, #0
 800b466:	d007      	beq.n	800b478 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b46c:	f043 0220 	orr.w	r2, r3, #32
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b474:	2303      	movs	r3, #3
 800b476:	e023      	b.n	800b4c0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	685b      	ldr	r3, [r3, #4]
 800b47c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b480:	d11d      	bne.n	800b4be <SPI_EndRxTransaction+0xa6>
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	689b      	ldr	r3, [r3, #8]
 800b486:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b48a:	d004      	beq.n	800b496 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	689b      	ldr	r3, [r3, #8]
 800b490:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b494:	d113      	bne.n	800b4be <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	9300      	str	r3, [sp, #0]
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	2200      	movs	r2, #0
 800b49e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800b4a2:	68f8      	ldr	r0, [r7, #12]
 800b4a4:	f7ff ff22 	bl	800b2ec <SPI_WaitFifoStateUntilTimeout>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d007      	beq.n	800b4be <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b4b2:	f043 0220 	orr.w	r2, r3, #32
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800b4ba:	2303      	movs	r3, #3
 800b4bc:	e000      	b.n	800b4c0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800b4be:	2300      	movs	r3, #0
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3710      	adds	r7, #16
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}

0800b4c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b086      	sub	sp, #24
 800b4cc:	af02      	add	r7, sp, #8
 800b4ce:	60f8      	str	r0, [r7, #12]
 800b4d0:	60b9      	str	r1, [r7, #8]
 800b4d2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	9300      	str	r3, [sp, #0]
 800b4d8:	68bb      	ldr	r3, [r7, #8]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800b4e0:	68f8      	ldr	r0, [r7, #12]
 800b4e2:	f7ff ff03 	bl	800b2ec <SPI_WaitFifoStateUntilTimeout>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d007      	beq.n	800b4fc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b4f0:	f043 0220 	orr.w	r2, r3, #32
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b4f8:	2303      	movs	r3, #3
 800b4fa:	e027      	b.n	800b54c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	9300      	str	r3, [sp, #0]
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	2200      	movs	r2, #0
 800b504:	2180      	movs	r1, #128	; 0x80
 800b506:	68f8      	ldr	r0, [r7, #12]
 800b508:	f7ff fe68 	bl	800b1dc <SPI_WaitFlagStateUntilTimeout>
 800b50c:	4603      	mov	r3, r0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d007      	beq.n	800b522 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b516:	f043 0220 	orr.w	r2, r3, #32
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b51e:	2303      	movs	r3, #3
 800b520:	e014      	b.n	800b54c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	9300      	str	r3, [sp, #0]
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	2200      	movs	r2, #0
 800b52a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800b52e:	68f8      	ldr	r0, [r7, #12]
 800b530:	f7ff fedc 	bl	800b2ec <SPI_WaitFifoStateUntilTimeout>
 800b534:	4603      	mov	r3, r0
 800b536:	2b00      	cmp	r3, #0
 800b538:	d007      	beq.n	800b54a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b53e:	f043 0220 	orr.w	r2, r3, #32
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b546:	2303      	movs	r3, #3
 800b548:	e000      	b.n	800b54c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b54a:	2300      	movs	r3, #0
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	3710      	adds	r7, #16
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}

0800b554 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b082      	sub	sp, #8
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d101      	bne.n	800b566 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b562:	2301      	movs	r3, #1
 800b564:	e049      	b.n	800b5fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d106      	bne.n	800b580 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2200      	movs	r2, #0
 800b576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f7fb fbe6 	bl	8006d4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2202      	movs	r2, #2
 800b584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681a      	ldr	r2, [r3, #0]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	3304      	adds	r3, #4
 800b590:	4619      	mov	r1, r3
 800b592:	4610      	mov	r0, r2
 800b594:	f000 fd88 	bl	800c0a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2201      	movs	r2, #1
 800b59c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2201      	movs	r2, #1
 800b5ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2201      	movs	r2, #1
 800b5cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2201      	movs	r2, #1
 800b5d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2201      	movs	r2, #1
 800b5dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2201      	movs	r2, #1
 800b5f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b5f8:	2300      	movs	r3, #0
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	3708      	adds	r7, #8
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bd80      	pop	{r7, pc}
	...

0800b604 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b604:	b480      	push	{r7}
 800b606:	b085      	sub	sp, #20
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b612:	b2db      	uxtb	r3, r3
 800b614:	2b01      	cmp	r3, #1
 800b616:	d001      	beq.n	800b61c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b618:	2301      	movs	r3, #1
 800b61a:	e040      	b.n	800b69e <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2202      	movs	r2, #2
 800b620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	68da      	ldr	r2, [r3, #12]
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	f042 0201 	orr.w	r2, r2, #1
 800b632:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	4a1c      	ldr	r2, [pc, #112]	; (800b6ac <HAL_TIM_Base_Start_IT+0xa8>)
 800b63a:	4293      	cmp	r3, r2
 800b63c:	d00e      	beq.n	800b65c <HAL_TIM_Base_Start_IT+0x58>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b646:	d009      	beq.n	800b65c <HAL_TIM_Base_Start_IT+0x58>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	4a18      	ldr	r2, [pc, #96]	; (800b6b0 <HAL_TIM_Base_Start_IT+0xac>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d004      	beq.n	800b65c <HAL_TIM_Base_Start_IT+0x58>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4a17      	ldr	r2, [pc, #92]	; (800b6b4 <HAL_TIM_Base_Start_IT+0xb0>)
 800b658:	4293      	cmp	r3, r2
 800b65a:	d115      	bne.n	800b688 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	689a      	ldr	r2, [r3, #8]
 800b662:	4b15      	ldr	r3, [pc, #84]	; (800b6b8 <HAL_TIM_Base_Start_IT+0xb4>)
 800b664:	4013      	ands	r3, r2
 800b666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	2b06      	cmp	r3, #6
 800b66c:	d015      	beq.n	800b69a <HAL_TIM_Base_Start_IT+0x96>
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b674:	d011      	beq.n	800b69a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f042 0201 	orr.w	r2, r2, #1
 800b684:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b686:	e008      	b.n	800b69a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	681a      	ldr	r2, [r3, #0]
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	f042 0201 	orr.w	r2, r2, #1
 800b696:	601a      	str	r2, [r3, #0]
 800b698:	e000      	b.n	800b69c <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b69a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b69c:	2300      	movs	r3, #0
}
 800b69e:	4618      	mov	r0, r3
 800b6a0:	3714      	adds	r7, #20
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a8:	4770      	bx	lr
 800b6aa:	bf00      	nop
 800b6ac:	40012c00 	.word	0x40012c00
 800b6b0:	40000400 	.word	0x40000400
 800b6b4:	40014000 	.word	0x40014000
 800b6b8:	00010007 	.word	0x00010007

0800b6bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b082      	sub	sp, #8
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d101      	bne.n	800b6ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	e049      	b.n	800b762 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b6d4:	b2db      	uxtb	r3, r3
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d106      	bne.n	800b6e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f000 f841 	bl	800b76a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2202      	movs	r2, #2
 800b6ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681a      	ldr	r2, [r3, #0]
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	3304      	adds	r3, #4
 800b6f8:	4619      	mov	r1, r3
 800b6fa:	4610      	mov	r0, r2
 800b6fc:	f000 fcd4 	bl	800c0a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2201      	movs	r2, #1
 800b704:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2201      	movs	r2, #1
 800b70c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2201      	movs	r2, #1
 800b714:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2201      	movs	r2, #1
 800b71c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2201      	movs	r2, #1
 800b724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2201      	movs	r2, #1
 800b72c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2201      	movs	r2, #1
 800b734:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2201      	movs	r2, #1
 800b73c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2201      	movs	r2, #1
 800b744:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2201      	movs	r2, #1
 800b74c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2201      	movs	r2, #1
 800b754:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2201      	movs	r2, #1
 800b75c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b760:	2300      	movs	r3, #0
}
 800b762:	4618      	mov	r0, r3
 800b764:	3708      	adds	r7, #8
 800b766:	46bd      	mov	sp, r7
 800b768:	bd80      	pop	{r7, pc}

0800b76a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b76a:	b480      	push	{r7}
 800b76c:	b083      	sub	sp, #12
 800b76e:	af00      	add	r7, sp, #0
 800b770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b772:	bf00      	nop
 800b774:	370c      	adds	r7, #12
 800b776:	46bd      	mov	sp, r7
 800b778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77c:	4770      	bx	lr
	...

0800b780 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b084      	sub	sp, #16
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
 800b788:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d109      	bne.n	800b7a4 <HAL_TIM_PWM_Start+0x24>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b796:	b2db      	uxtb	r3, r3
 800b798:	2b01      	cmp	r3, #1
 800b79a:	bf14      	ite	ne
 800b79c:	2301      	movne	r3, #1
 800b79e:	2300      	moveq	r3, #0
 800b7a0:	b2db      	uxtb	r3, r3
 800b7a2:	e03c      	b.n	800b81e <HAL_TIM_PWM_Start+0x9e>
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	2b04      	cmp	r3, #4
 800b7a8:	d109      	bne.n	800b7be <HAL_TIM_PWM_Start+0x3e>
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b7b0:	b2db      	uxtb	r3, r3
 800b7b2:	2b01      	cmp	r3, #1
 800b7b4:	bf14      	ite	ne
 800b7b6:	2301      	movne	r3, #1
 800b7b8:	2300      	moveq	r3, #0
 800b7ba:	b2db      	uxtb	r3, r3
 800b7bc:	e02f      	b.n	800b81e <HAL_TIM_PWM_Start+0x9e>
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	2b08      	cmp	r3, #8
 800b7c2:	d109      	bne.n	800b7d8 <HAL_TIM_PWM_Start+0x58>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b7ca:	b2db      	uxtb	r3, r3
 800b7cc:	2b01      	cmp	r3, #1
 800b7ce:	bf14      	ite	ne
 800b7d0:	2301      	movne	r3, #1
 800b7d2:	2300      	moveq	r3, #0
 800b7d4:	b2db      	uxtb	r3, r3
 800b7d6:	e022      	b.n	800b81e <HAL_TIM_PWM_Start+0x9e>
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	2b0c      	cmp	r3, #12
 800b7dc:	d109      	bne.n	800b7f2 <HAL_TIM_PWM_Start+0x72>
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b7e4:	b2db      	uxtb	r3, r3
 800b7e6:	2b01      	cmp	r3, #1
 800b7e8:	bf14      	ite	ne
 800b7ea:	2301      	movne	r3, #1
 800b7ec:	2300      	moveq	r3, #0
 800b7ee:	b2db      	uxtb	r3, r3
 800b7f0:	e015      	b.n	800b81e <HAL_TIM_PWM_Start+0x9e>
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	2b10      	cmp	r3, #16
 800b7f6:	d109      	bne.n	800b80c <HAL_TIM_PWM_Start+0x8c>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b7fe:	b2db      	uxtb	r3, r3
 800b800:	2b01      	cmp	r3, #1
 800b802:	bf14      	ite	ne
 800b804:	2301      	movne	r3, #1
 800b806:	2300      	moveq	r3, #0
 800b808:	b2db      	uxtb	r3, r3
 800b80a:	e008      	b.n	800b81e <HAL_TIM_PWM_Start+0x9e>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800b812:	b2db      	uxtb	r3, r3
 800b814:	2b01      	cmp	r3, #1
 800b816:	bf14      	ite	ne
 800b818:	2301      	movne	r3, #1
 800b81a:	2300      	moveq	r3, #0
 800b81c:	b2db      	uxtb	r3, r3
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d001      	beq.n	800b826 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b822:	2301      	movs	r3, #1
 800b824:	e083      	b.n	800b92e <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d104      	bne.n	800b836 <HAL_TIM_PWM_Start+0xb6>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2202      	movs	r2, #2
 800b830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b834:	e023      	b.n	800b87e <HAL_TIM_PWM_Start+0xfe>
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	2b04      	cmp	r3, #4
 800b83a:	d104      	bne.n	800b846 <HAL_TIM_PWM_Start+0xc6>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2202      	movs	r2, #2
 800b840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b844:	e01b      	b.n	800b87e <HAL_TIM_PWM_Start+0xfe>
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	2b08      	cmp	r3, #8
 800b84a:	d104      	bne.n	800b856 <HAL_TIM_PWM_Start+0xd6>
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2202      	movs	r2, #2
 800b850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b854:	e013      	b.n	800b87e <HAL_TIM_PWM_Start+0xfe>
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	2b0c      	cmp	r3, #12
 800b85a:	d104      	bne.n	800b866 <HAL_TIM_PWM_Start+0xe6>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2202      	movs	r2, #2
 800b860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b864:	e00b      	b.n	800b87e <HAL_TIM_PWM_Start+0xfe>
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	2b10      	cmp	r3, #16
 800b86a:	d104      	bne.n	800b876 <HAL_TIM_PWM_Start+0xf6>
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2202      	movs	r2, #2
 800b870:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b874:	e003      	b.n	800b87e <HAL_TIM_PWM_Start+0xfe>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2202      	movs	r2, #2
 800b87a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	2201      	movs	r2, #1
 800b884:	6839      	ldr	r1, [r7, #0]
 800b886:	4618      	mov	r0, r3
 800b888:	f000 ff94 	bl	800c7b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a29      	ldr	r2, [pc, #164]	; (800b938 <HAL_TIM_PWM_Start+0x1b8>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d009      	beq.n	800b8aa <HAL_TIM_PWM_Start+0x12a>
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	4a28      	ldr	r2, [pc, #160]	; (800b93c <HAL_TIM_PWM_Start+0x1bc>)
 800b89c:	4293      	cmp	r3, r2
 800b89e:	d004      	beq.n	800b8aa <HAL_TIM_PWM_Start+0x12a>
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	4a26      	ldr	r2, [pc, #152]	; (800b940 <HAL_TIM_PWM_Start+0x1c0>)
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d101      	bne.n	800b8ae <HAL_TIM_PWM_Start+0x12e>
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	e000      	b.n	800b8b0 <HAL_TIM_PWM_Start+0x130>
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d007      	beq.n	800b8c4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b8c2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	4a1b      	ldr	r2, [pc, #108]	; (800b938 <HAL_TIM_PWM_Start+0x1b8>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d00e      	beq.n	800b8ec <HAL_TIM_PWM_Start+0x16c>
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8d6:	d009      	beq.n	800b8ec <HAL_TIM_PWM_Start+0x16c>
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	4a19      	ldr	r2, [pc, #100]	; (800b944 <HAL_TIM_PWM_Start+0x1c4>)
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d004      	beq.n	800b8ec <HAL_TIM_PWM_Start+0x16c>
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4a15      	ldr	r2, [pc, #84]	; (800b93c <HAL_TIM_PWM_Start+0x1bc>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d115      	bne.n	800b918 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	689a      	ldr	r2, [r3, #8]
 800b8f2:	4b15      	ldr	r3, [pc, #84]	; (800b948 <HAL_TIM_PWM_Start+0x1c8>)
 800b8f4:	4013      	ands	r3, r2
 800b8f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2b06      	cmp	r3, #6
 800b8fc:	d015      	beq.n	800b92a <HAL_TIM_PWM_Start+0x1aa>
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b904:	d011      	beq.n	800b92a <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	681a      	ldr	r2, [r3, #0]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f042 0201 	orr.w	r2, r2, #1
 800b914:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b916:	e008      	b.n	800b92a <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	681a      	ldr	r2, [r3, #0]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f042 0201 	orr.w	r2, r2, #1
 800b926:	601a      	str	r2, [r3, #0]
 800b928:	e000      	b.n	800b92c <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b92a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b92c:	2300      	movs	r3, #0
}
 800b92e:	4618      	mov	r0, r3
 800b930:	3710      	adds	r7, #16
 800b932:	46bd      	mov	sp, r7
 800b934:	bd80      	pop	{r7, pc}
 800b936:	bf00      	nop
 800b938:	40012c00 	.word	0x40012c00
 800b93c:	40014000 	.word	0x40014000
 800b940:	40014400 	.word	0x40014400
 800b944:	40000400 	.word	0x40000400
 800b948:	00010007 	.word	0x00010007

0800b94c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b082      	sub	sp, #8
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
 800b954:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	2200      	movs	r2, #0
 800b95c:	6839      	ldr	r1, [r7, #0]
 800b95e:	4618      	mov	r0, r3
 800b960:	f000 ff28 	bl	800c7b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	4a39      	ldr	r2, [pc, #228]	; (800ba50 <HAL_TIM_PWM_Stop+0x104>)
 800b96a:	4293      	cmp	r3, r2
 800b96c:	d009      	beq.n	800b982 <HAL_TIM_PWM_Stop+0x36>
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	4a38      	ldr	r2, [pc, #224]	; (800ba54 <HAL_TIM_PWM_Stop+0x108>)
 800b974:	4293      	cmp	r3, r2
 800b976:	d004      	beq.n	800b982 <HAL_TIM_PWM_Stop+0x36>
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	4a36      	ldr	r2, [pc, #216]	; (800ba58 <HAL_TIM_PWM_Stop+0x10c>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d101      	bne.n	800b986 <HAL_TIM_PWM_Stop+0x3a>
 800b982:	2301      	movs	r3, #1
 800b984:	e000      	b.n	800b988 <HAL_TIM_PWM_Stop+0x3c>
 800b986:	2300      	movs	r3, #0
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d017      	beq.n	800b9bc <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	6a1a      	ldr	r2, [r3, #32]
 800b992:	f241 1311 	movw	r3, #4369	; 0x1111
 800b996:	4013      	ands	r3, r2
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d10f      	bne.n	800b9bc <HAL_TIM_PWM_Stop+0x70>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	6a1a      	ldr	r2, [r3, #32]
 800b9a2:	f240 4344 	movw	r3, #1092	; 0x444
 800b9a6:	4013      	ands	r3, r2
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d107      	bne.n	800b9bc <HAL_TIM_PWM_Stop+0x70>
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b9ba:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	6a1a      	ldr	r2, [r3, #32]
 800b9c2:	f241 1311 	movw	r3, #4369	; 0x1111
 800b9c6:	4013      	ands	r3, r2
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d10f      	bne.n	800b9ec <HAL_TIM_PWM_Stop+0xa0>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	6a1a      	ldr	r2, [r3, #32]
 800b9d2:	f240 4344 	movw	r3, #1092	; 0x444
 800b9d6:	4013      	ands	r3, r2
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d107      	bne.n	800b9ec <HAL_TIM_PWM_Stop+0xa0>
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	681a      	ldr	r2, [r3, #0]
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	f022 0201 	bic.w	r2, r2, #1
 800b9ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d104      	bne.n	800b9fc <HAL_TIM_PWM_Stop+0xb0>
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2201      	movs	r2, #1
 800b9f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b9fa:	e023      	b.n	800ba44 <HAL_TIM_PWM_Stop+0xf8>
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	2b04      	cmp	r3, #4
 800ba00:	d104      	bne.n	800ba0c <HAL_TIM_PWM_Stop+0xc0>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2201      	movs	r2, #1
 800ba06:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ba0a:	e01b      	b.n	800ba44 <HAL_TIM_PWM_Stop+0xf8>
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	2b08      	cmp	r3, #8
 800ba10:	d104      	bne.n	800ba1c <HAL_TIM_PWM_Stop+0xd0>
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2201      	movs	r2, #1
 800ba16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ba1a:	e013      	b.n	800ba44 <HAL_TIM_PWM_Stop+0xf8>
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	2b0c      	cmp	r3, #12
 800ba20:	d104      	bne.n	800ba2c <HAL_TIM_PWM_Stop+0xe0>
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2201      	movs	r2, #1
 800ba26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ba2a:	e00b      	b.n	800ba44 <HAL_TIM_PWM_Stop+0xf8>
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	2b10      	cmp	r3, #16
 800ba30:	d104      	bne.n	800ba3c <HAL_TIM_PWM_Stop+0xf0>
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2201      	movs	r2, #1
 800ba36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ba3a:	e003      	b.n	800ba44 <HAL_TIM_PWM_Stop+0xf8>
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800ba44:	2300      	movs	r3, #0
}
 800ba46:	4618      	mov	r0, r3
 800ba48:	3708      	adds	r7, #8
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	bd80      	pop	{r7, pc}
 800ba4e:	bf00      	nop
 800ba50:	40012c00 	.word	0x40012c00
 800ba54:	40014000 	.word	0x40014000
 800ba58:	40014400 	.word	0x40014400

0800ba5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b082      	sub	sp, #8
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	691b      	ldr	r3, [r3, #16]
 800ba6a:	f003 0302 	and.w	r3, r3, #2
 800ba6e:	2b02      	cmp	r3, #2
 800ba70:	d122      	bne.n	800bab8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	68db      	ldr	r3, [r3, #12]
 800ba78:	f003 0302 	and.w	r3, r3, #2
 800ba7c:	2b02      	cmp	r3, #2
 800ba7e:	d11b      	bne.n	800bab8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f06f 0202 	mvn.w	r2, #2
 800ba88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	2201      	movs	r2, #1
 800ba8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	699b      	ldr	r3, [r3, #24]
 800ba96:	f003 0303 	and.w	r3, r3, #3
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d003      	beq.n	800baa6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f000 fae3 	bl	800c06a <HAL_TIM_IC_CaptureCallback>
 800baa4:	e005      	b.n	800bab2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	f000 fad5 	bl	800c056 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 fae6 	bl	800c07e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2200      	movs	r2, #0
 800bab6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	691b      	ldr	r3, [r3, #16]
 800babe:	f003 0304 	and.w	r3, r3, #4
 800bac2:	2b04      	cmp	r3, #4
 800bac4:	d122      	bne.n	800bb0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	68db      	ldr	r3, [r3, #12]
 800bacc:	f003 0304 	and.w	r3, r3, #4
 800bad0:	2b04      	cmp	r3, #4
 800bad2:	d11b      	bne.n	800bb0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	f06f 0204 	mvn.w	r2, #4
 800badc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2202      	movs	r2, #2
 800bae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	699b      	ldr	r3, [r3, #24]
 800baea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d003      	beq.n	800bafa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800baf2:	6878      	ldr	r0, [r7, #4]
 800baf4:	f000 fab9 	bl	800c06a <HAL_TIM_IC_CaptureCallback>
 800baf8:	e005      	b.n	800bb06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f000 faab 	bl	800c056 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb00:	6878      	ldr	r0, [r7, #4]
 800bb02:	f000 fabc 	bl	800c07e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	2200      	movs	r2, #0
 800bb0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	691b      	ldr	r3, [r3, #16]
 800bb12:	f003 0308 	and.w	r3, r3, #8
 800bb16:	2b08      	cmp	r3, #8
 800bb18:	d122      	bne.n	800bb60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	68db      	ldr	r3, [r3, #12]
 800bb20:	f003 0308 	and.w	r3, r3, #8
 800bb24:	2b08      	cmp	r3, #8
 800bb26:	d11b      	bne.n	800bb60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f06f 0208 	mvn.w	r2, #8
 800bb30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2204      	movs	r2, #4
 800bb36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	69db      	ldr	r3, [r3, #28]
 800bb3e:	f003 0303 	and.w	r3, r3, #3
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d003      	beq.n	800bb4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb46:	6878      	ldr	r0, [r7, #4]
 800bb48:	f000 fa8f 	bl	800c06a <HAL_TIM_IC_CaptureCallback>
 800bb4c:	e005      	b.n	800bb5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	f000 fa81 	bl	800c056 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f000 fa92 	bl	800c07e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	691b      	ldr	r3, [r3, #16]
 800bb66:	f003 0310 	and.w	r3, r3, #16
 800bb6a:	2b10      	cmp	r3, #16
 800bb6c:	d122      	bne.n	800bbb4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	68db      	ldr	r3, [r3, #12]
 800bb74:	f003 0310 	and.w	r3, r3, #16
 800bb78:	2b10      	cmp	r3, #16
 800bb7a:	d11b      	bne.n	800bbb4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f06f 0210 	mvn.w	r2, #16
 800bb84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2208      	movs	r2, #8
 800bb8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	69db      	ldr	r3, [r3, #28]
 800bb92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d003      	beq.n	800bba2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb9a:	6878      	ldr	r0, [r7, #4]
 800bb9c:	f000 fa65 	bl	800c06a <HAL_TIM_IC_CaptureCallback>
 800bba0:	e005      	b.n	800bbae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bba2:	6878      	ldr	r0, [r7, #4]
 800bba4:	f000 fa57 	bl	800c056 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bba8:	6878      	ldr	r0, [r7, #4]
 800bbaa:	f000 fa68 	bl	800c07e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	691b      	ldr	r3, [r3, #16]
 800bbba:	f003 0301 	and.w	r3, r3, #1
 800bbbe:	2b01      	cmp	r3, #1
 800bbc0:	d10e      	bne.n	800bbe0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	68db      	ldr	r3, [r3, #12]
 800bbc8:	f003 0301 	and.w	r3, r3, #1
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d107      	bne.n	800bbe0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	f06f 0201 	mvn.w	r2, #1
 800bbd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f7f8 fee2 	bl	80049a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	691b      	ldr	r3, [r3, #16]
 800bbe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbea:	2b80      	cmp	r3, #128	; 0x80
 800bbec:	d10e      	bne.n	800bc0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	68db      	ldr	r3, [r3, #12]
 800bbf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbf8:	2b80      	cmp	r3, #128	; 0x80
 800bbfa:	d107      	bne.n	800bc0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bc04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f000 feea 	bl	800c9e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	691b      	ldr	r3, [r3, #16]
 800bc12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc1a:	d10e      	bne.n	800bc3a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	68db      	ldr	r3, [r3, #12]
 800bc22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc26:	2b80      	cmp	r3, #128	; 0x80
 800bc28:	d107      	bne.n	800bc3a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800bc32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bc34:	6878      	ldr	r0, [r7, #4]
 800bc36:	f000 fedd 	bl	800c9f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	691b      	ldr	r3, [r3, #16]
 800bc40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc44:	2b40      	cmp	r3, #64	; 0x40
 800bc46:	d10e      	bne.n	800bc66 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	68db      	ldr	r3, [r3, #12]
 800bc4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc52:	2b40      	cmp	r3, #64	; 0x40
 800bc54:	d107      	bne.n	800bc66 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bc5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bc60:	6878      	ldr	r0, [r7, #4]
 800bc62:	f000 fa16 	bl	800c092 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	691b      	ldr	r3, [r3, #16]
 800bc6c:	f003 0320 	and.w	r3, r3, #32
 800bc70:	2b20      	cmp	r3, #32
 800bc72:	d10e      	bne.n	800bc92 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	68db      	ldr	r3, [r3, #12]
 800bc7a:	f003 0320 	and.w	r3, r3, #32
 800bc7e:	2b20      	cmp	r3, #32
 800bc80:	d107      	bne.n	800bc92 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	f06f 0220 	mvn.w	r2, #32
 800bc8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f000 fe9d 	bl	800c9cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bc92:	bf00      	nop
 800bc94:	3708      	adds	r7, #8
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
	...

0800bc9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b086      	sub	sp, #24
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	60f8      	str	r0, [r7, #12]
 800bca4:	60b9      	str	r1, [r7, #8]
 800bca6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bca8:	2300      	movs	r3, #0
 800bcaa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bcb2:	2b01      	cmp	r3, #1
 800bcb4:	d101      	bne.n	800bcba <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bcb6:	2302      	movs	r3, #2
 800bcb8:	e0ff      	b.n	800beba <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	2201      	movs	r2, #1
 800bcbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2b14      	cmp	r3, #20
 800bcc6:	f200 80f0 	bhi.w	800beaa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bcca:	a201      	add	r2, pc, #4	; (adr r2, 800bcd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcd0:	0800bd25 	.word	0x0800bd25
 800bcd4:	0800beab 	.word	0x0800beab
 800bcd8:	0800beab 	.word	0x0800beab
 800bcdc:	0800beab 	.word	0x0800beab
 800bce0:	0800bd65 	.word	0x0800bd65
 800bce4:	0800beab 	.word	0x0800beab
 800bce8:	0800beab 	.word	0x0800beab
 800bcec:	0800beab 	.word	0x0800beab
 800bcf0:	0800bda7 	.word	0x0800bda7
 800bcf4:	0800beab 	.word	0x0800beab
 800bcf8:	0800beab 	.word	0x0800beab
 800bcfc:	0800beab 	.word	0x0800beab
 800bd00:	0800bde7 	.word	0x0800bde7
 800bd04:	0800beab 	.word	0x0800beab
 800bd08:	0800beab 	.word	0x0800beab
 800bd0c:	0800beab 	.word	0x0800beab
 800bd10:	0800be29 	.word	0x0800be29
 800bd14:	0800beab 	.word	0x0800beab
 800bd18:	0800beab 	.word	0x0800beab
 800bd1c:	0800beab 	.word	0x0800beab
 800bd20:	0800be69 	.word	0x0800be69
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	68b9      	ldr	r1, [r7, #8]
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f000 fa2a 	bl	800c184 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	699a      	ldr	r2, [r3, #24]
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	f042 0208 	orr.w	r2, r2, #8
 800bd3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	699a      	ldr	r2, [r3, #24]
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f022 0204 	bic.w	r2, r2, #4
 800bd4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	6999      	ldr	r1, [r3, #24]
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	691a      	ldr	r2, [r3, #16]
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	430a      	orrs	r2, r1
 800bd60:	619a      	str	r2, [r3, #24]
      break;
 800bd62:	e0a5      	b.n	800beb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	68b9      	ldr	r1, [r7, #8]
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f000 fa86 	bl	800c27c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	699a      	ldr	r2, [r3, #24]
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bd7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	699a      	ldr	r2, [r3, #24]
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bd8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	6999      	ldr	r1, [r3, #24]
 800bd96:	68bb      	ldr	r3, [r7, #8]
 800bd98:	691b      	ldr	r3, [r3, #16]
 800bd9a:	021a      	lsls	r2, r3, #8
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	430a      	orrs	r2, r1
 800bda2:	619a      	str	r2, [r3, #24]
      break;
 800bda4:	e084      	b.n	800beb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	68b9      	ldr	r1, [r7, #8]
 800bdac:	4618      	mov	r0, r3
 800bdae:	f000 fadf 	bl	800c370 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	69da      	ldr	r2, [r3, #28]
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	f042 0208 	orr.w	r2, r2, #8
 800bdc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	69da      	ldr	r2, [r3, #28]
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f022 0204 	bic.w	r2, r2, #4
 800bdd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	69d9      	ldr	r1, [r3, #28]
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	691a      	ldr	r2, [r3, #16]
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	430a      	orrs	r2, r1
 800bde2:	61da      	str	r2, [r3, #28]
      break;
 800bde4:	e064      	b.n	800beb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	68b9      	ldr	r1, [r7, #8]
 800bdec:	4618      	mov	r0, r3
 800bdee:	f000 fb37 	bl	800c460 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	69da      	ldr	r2, [r3, #28]
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800be00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	69da      	ldr	r2, [r3, #28]
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800be10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	69d9      	ldr	r1, [r3, #28]
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	691b      	ldr	r3, [r3, #16]
 800be1c:	021a      	lsls	r2, r3, #8
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	430a      	orrs	r2, r1
 800be24:	61da      	str	r2, [r3, #28]
      break;
 800be26:	e043      	b.n	800beb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	68b9      	ldr	r1, [r7, #8]
 800be2e:	4618      	mov	r0, r3
 800be30:	f000 fb74 	bl	800c51c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	f042 0208 	orr.w	r2, r2, #8
 800be42:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	f022 0204 	bic.w	r2, r2, #4
 800be52:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	691a      	ldr	r2, [r3, #16]
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	430a      	orrs	r2, r1
 800be64:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800be66:	e023      	b.n	800beb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	68b9      	ldr	r1, [r7, #8]
 800be6e:	4618      	mov	r0, r3
 800be70:	f000 fbac 	bl	800c5cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800be82:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800be92:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800be9a:	68bb      	ldr	r3, [r7, #8]
 800be9c:	691b      	ldr	r3, [r3, #16]
 800be9e:	021a      	lsls	r2, r3, #8
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	430a      	orrs	r2, r1
 800bea6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800bea8:	e002      	b.n	800beb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800beaa:	2301      	movs	r3, #1
 800beac:	75fb      	strb	r3, [r7, #23]
      break;
 800beae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	2200      	movs	r2, #0
 800beb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800beb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3718      	adds	r7, #24
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
 800bec2:	bf00      	nop

0800bec4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b084      	sub	sp, #16
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
 800becc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bece:	2300      	movs	r3, #0
 800bed0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bed8:	2b01      	cmp	r3, #1
 800beda:	d101      	bne.n	800bee0 <HAL_TIM_ConfigClockSource+0x1c>
 800bedc:	2302      	movs	r3, #2
 800bede:	e0b6      	b.n	800c04e <HAL_TIM_ConfigClockSource+0x18a>
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2201      	movs	r2, #1
 800bee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2202      	movs	r2, #2
 800beec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	689b      	ldr	r3, [r3, #8]
 800bef6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bef8:	68bb      	ldr	r3, [r7, #8]
 800befa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800befe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bf02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bf0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	68ba      	ldr	r2, [r7, #8]
 800bf12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf1c:	d03e      	beq.n	800bf9c <HAL_TIM_ConfigClockSource+0xd8>
 800bf1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf22:	f200 8087 	bhi.w	800c034 <HAL_TIM_ConfigClockSource+0x170>
 800bf26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf2a:	f000 8086 	beq.w	800c03a <HAL_TIM_ConfigClockSource+0x176>
 800bf2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf32:	d87f      	bhi.n	800c034 <HAL_TIM_ConfigClockSource+0x170>
 800bf34:	2b70      	cmp	r3, #112	; 0x70
 800bf36:	d01a      	beq.n	800bf6e <HAL_TIM_ConfigClockSource+0xaa>
 800bf38:	2b70      	cmp	r3, #112	; 0x70
 800bf3a:	d87b      	bhi.n	800c034 <HAL_TIM_ConfigClockSource+0x170>
 800bf3c:	2b60      	cmp	r3, #96	; 0x60
 800bf3e:	d050      	beq.n	800bfe2 <HAL_TIM_ConfigClockSource+0x11e>
 800bf40:	2b60      	cmp	r3, #96	; 0x60
 800bf42:	d877      	bhi.n	800c034 <HAL_TIM_ConfigClockSource+0x170>
 800bf44:	2b50      	cmp	r3, #80	; 0x50
 800bf46:	d03c      	beq.n	800bfc2 <HAL_TIM_ConfigClockSource+0xfe>
 800bf48:	2b50      	cmp	r3, #80	; 0x50
 800bf4a:	d873      	bhi.n	800c034 <HAL_TIM_ConfigClockSource+0x170>
 800bf4c:	2b40      	cmp	r3, #64	; 0x40
 800bf4e:	d058      	beq.n	800c002 <HAL_TIM_ConfigClockSource+0x13e>
 800bf50:	2b40      	cmp	r3, #64	; 0x40
 800bf52:	d86f      	bhi.n	800c034 <HAL_TIM_ConfigClockSource+0x170>
 800bf54:	2b30      	cmp	r3, #48	; 0x30
 800bf56:	d064      	beq.n	800c022 <HAL_TIM_ConfigClockSource+0x15e>
 800bf58:	2b30      	cmp	r3, #48	; 0x30
 800bf5a:	d86b      	bhi.n	800c034 <HAL_TIM_ConfigClockSource+0x170>
 800bf5c:	2b20      	cmp	r3, #32
 800bf5e:	d060      	beq.n	800c022 <HAL_TIM_ConfigClockSource+0x15e>
 800bf60:	2b20      	cmp	r3, #32
 800bf62:	d867      	bhi.n	800c034 <HAL_TIM_ConfigClockSource+0x170>
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d05c      	beq.n	800c022 <HAL_TIM_ConfigClockSource+0x15e>
 800bf68:	2b10      	cmp	r3, #16
 800bf6a:	d05a      	beq.n	800c022 <HAL_TIM_ConfigClockSource+0x15e>
 800bf6c:	e062      	b.n	800c034 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6818      	ldr	r0, [r3, #0]
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	6899      	ldr	r1, [r3, #8]
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	685a      	ldr	r2, [r3, #4]
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	68db      	ldr	r3, [r3, #12]
 800bf7e:	f000 fbf9 	bl	800c774 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	689b      	ldr	r3, [r3, #8]
 800bf88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bf90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	68ba      	ldr	r2, [r7, #8]
 800bf98:	609a      	str	r2, [r3, #8]
      break;
 800bf9a:	e04f      	b.n	800c03c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6818      	ldr	r0, [r3, #0]
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	6899      	ldr	r1, [r3, #8]
 800bfa4:	683b      	ldr	r3, [r7, #0]
 800bfa6:	685a      	ldr	r2, [r3, #4]
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	68db      	ldr	r3, [r3, #12]
 800bfac:	f000 fbe2 	bl	800c774 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	689a      	ldr	r2, [r3, #8]
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bfbe:	609a      	str	r2, [r3, #8]
      break;
 800bfc0:	e03c      	b.n	800c03c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6818      	ldr	r0, [r3, #0]
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	6859      	ldr	r1, [r3, #4]
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	68db      	ldr	r3, [r3, #12]
 800bfce:	461a      	mov	r2, r3
 800bfd0:	f000 fb56 	bl	800c680 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	2150      	movs	r1, #80	; 0x50
 800bfda:	4618      	mov	r0, r3
 800bfdc:	f000 fbaf 	bl	800c73e <TIM_ITRx_SetConfig>
      break;
 800bfe0:	e02c      	b.n	800c03c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	6818      	ldr	r0, [r3, #0]
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	6859      	ldr	r1, [r3, #4]
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	68db      	ldr	r3, [r3, #12]
 800bfee:	461a      	mov	r2, r3
 800bff0:	f000 fb75 	bl	800c6de <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	2160      	movs	r1, #96	; 0x60
 800bffa:	4618      	mov	r0, r3
 800bffc:	f000 fb9f 	bl	800c73e <TIM_ITRx_SetConfig>
      break;
 800c000:	e01c      	b.n	800c03c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6818      	ldr	r0, [r3, #0]
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	6859      	ldr	r1, [r3, #4]
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	68db      	ldr	r3, [r3, #12]
 800c00e:	461a      	mov	r2, r3
 800c010:	f000 fb36 	bl	800c680 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	2140      	movs	r1, #64	; 0x40
 800c01a:	4618      	mov	r0, r3
 800c01c:	f000 fb8f 	bl	800c73e <TIM_ITRx_SetConfig>
      break;
 800c020:	e00c      	b.n	800c03c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681a      	ldr	r2, [r3, #0]
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	4619      	mov	r1, r3
 800c02c:	4610      	mov	r0, r2
 800c02e:	f000 fb86 	bl	800c73e <TIM_ITRx_SetConfig>
      break;
 800c032:	e003      	b.n	800c03c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800c034:	2301      	movs	r3, #1
 800c036:	73fb      	strb	r3, [r7, #15]
      break;
 800c038:	e000      	b.n	800c03c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c03a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2201      	movs	r2, #1
 800c040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2200      	movs	r2, #0
 800c048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c04c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3710      	adds	r7, #16
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}

0800c056 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c056:	b480      	push	{r7}
 800c058:	b083      	sub	sp, #12
 800c05a:	af00      	add	r7, sp, #0
 800c05c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c05e:	bf00      	nop
 800c060:	370c      	adds	r7, #12
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr

0800c06a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c06a:	b480      	push	{r7}
 800c06c:	b083      	sub	sp, #12
 800c06e:	af00      	add	r7, sp, #0
 800c070:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c072:	bf00      	nop
 800c074:	370c      	adds	r7, #12
 800c076:	46bd      	mov	sp, r7
 800c078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07c:	4770      	bx	lr

0800c07e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c07e:	b480      	push	{r7}
 800c080:	b083      	sub	sp, #12
 800c082:	af00      	add	r7, sp, #0
 800c084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c086:	bf00      	nop
 800c088:	370c      	adds	r7, #12
 800c08a:	46bd      	mov	sp, r7
 800c08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c090:	4770      	bx	lr

0800c092 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c092:	b480      	push	{r7}
 800c094:	b083      	sub	sp, #12
 800c096:	af00      	add	r7, sp, #0
 800c098:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c09a:	bf00      	nop
 800c09c:	370c      	adds	r7, #12
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a4:	4770      	bx	lr
	...

0800c0a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c0a8:	b480      	push	{r7}
 800c0aa:	b085      	sub	sp, #20
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
 800c0b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	4a2e      	ldr	r2, [pc, #184]	; (800c174 <TIM_Base_SetConfig+0xcc>)
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	d007      	beq.n	800c0d0 <TIM_Base_SetConfig+0x28>
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0c6:	d003      	beq.n	800c0d0 <TIM_Base_SetConfig+0x28>
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	4a2b      	ldr	r2, [pc, #172]	; (800c178 <TIM_Base_SetConfig+0xd0>)
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d108      	bne.n	800c0e2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c0d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	685b      	ldr	r3, [r3, #4]
 800c0dc:	68fa      	ldr	r2, [r7, #12]
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	4a23      	ldr	r2, [pc, #140]	; (800c174 <TIM_Base_SetConfig+0xcc>)
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d00f      	beq.n	800c10a <TIM_Base_SetConfig+0x62>
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0f0:	d00b      	beq.n	800c10a <TIM_Base_SetConfig+0x62>
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	4a20      	ldr	r2, [pc, #128]	; (800c178 <TIM_Base_SetConfig+0xd0>)
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d007      	beq.n	800c10a <TIM_Base_SetConfig+0x62>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	4a1f      	ldr	r2, [pc, #124]	; (800c17c <TIM_Base_SetConfig+0xd4>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d003      	beq.n	800c10a <TIM_Base_SetConfig+0x62>
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	4a1e      	ldr	r2, [pc, #120]	; (800c180 <TIM_Base_SetConfig+0xd8>)
 800c106:	4293      	cmp	r3, r2
 800c108:	d108      	bne.n	800c11c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c110:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	68db      	ldr	r3, [r3, #12]
 800c116:	68fa      	ldr	r2, [r7, #12]
 800c118:	4313      	orrs	r3, r2
 800c11a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	695b      	ldr	r3, [r3, #20]
 800c126:	4313      	orrs	r3, r2
 800c128:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	68fa      	ldr	r2, [r7, #12]
 800c12e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c130:	683b      	ldr	r3, [r7, #0]
 800c132:	689a      	ldr	r2, [r3, #8]
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	681a      	ldr	r2, [r3, #0]
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	4a0c      	ldr	r2, [pc, #48]	; (800c174 <TIM_Base_SetConfig+0xcc>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d007      	beq.n	800c158 <TIM_Base_SetConfig+0xb0>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	4a0c      	ldr	r2, [pc, #48]	; (800c17c <TIM_Base_SetConfig+0xd4>)
 800c14c:	4293      	cmp	r3, r2
 800c14e:	d003      	beq.n	800c158 <TIM_Base_SetConfig+0xb0>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	4a0b      	ldr	r2, [pc, #44]	; (800c180 <TIM_Base_SetConfig+0xd8>)
 800c154:	4293      	cmp	r3, r2
 800c156:	d103      	bne.n	800c160 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	691a      	ldr	r2, [r3, #16]
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2201      	movs	r2, #1
 800c164:	615a      	str	r2, [r3, #20]
}
 800c166:	bf00      	nop
 800c168:	3714      	adds	r7, #20
 800c16a:	46bd      	mov	sp, r7
 800c16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c170:	4770      	bx	lr
 800c172:	bf00      	nop
 800c174:	40012c00 	.word	0x40012c00
 800c178:	40000400 	.word	0x40000400
 800c17c:	40014000 	.word	0x40014000
 800c180:	40014400 	.word	0x40014400

0800c184 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c184:	b480      	push	{r7}
 800c186:	b087      	sub	sp, #28
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6a1b      	ldr	r3, [r3, #32]
 800c192:	f023 0201 	bic.w	r2, r3, #1
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	6a1b      	ldr	r3, [r3, #32]
 800c19e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	699b      	ldr	r3, [r3, #24]
 800c1aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c1b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c1b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	f023 0303 	bic.w	r3, r3, #3
 800c1be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	68fa      	ldr	r2, [r7, #12]
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c1ca:	697b      	ldr	r3, [r7, #20]
 800c1cc:	f023 0302 	bic.w	r3, r3, #2
 800c1d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	689b      	ldr	r3, [r3, #8]
 800c1d6:	697a      	ldr	r2, [r7, #20]
 800c1d8:	4313      	orrs	r3, r2
 800c1da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	4a24      	ldr	r2, [pc, #144]	; (800c270 <TIM_OC1_SetConfig+0xec>)
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	d007      	beq.n	800c1f4 <TIM_OC1_SetConfig+0x70>
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	4a23      	ldr	r2, [pc, #140]	; (800c274 <TIM_OC1_SetConfig+0xf0>)
 800c1e8:	4293      	cmp	r3, r2
 800c1ea:	d003      	beq.n	800c1f4 <TIM_OC1_SetConfig+0x70>
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	4a22      	ldr	r2, [pc, #136]	; (800c278 <TIM_OC1_SetConfig+0xf4>)
 800c1f0:	4293      	cmp	r3, r2
 800c1f2:	d10c      	bne.n	800c20e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c1f4:	697b      	ldr	r3, [r7, #20]
 800c1f6:	f023 0308 	bic.w	r3, r3, #8
 800c1fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	68db      	ldr	r3, [r3, #12]
 800c200:	697a      	ldr	r2, [r7, #20]
 800c202:	4313      	orrs	r3, r2
 800c204:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	f023 0304 	bic.w	r3, r3, #4
 800c20c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	4a17      	ldr	r2, [pc, #92]	; (800c270 <TIM_OC1_SetConfig+0xec>)
 800c212:	4293      	cmp	r3, r2
 800c214:	d007      	beq.n	800c226 <TIM_OC1_SetConfig+0xa2>
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	4a16      	ldr	r2, [pc, #88]	; (800c274 <TIM_OC1_SetConfig+0xf0>)
 800c21a:	4293      	cmp	r3, r2
 800c21c:	d003      	beq.n	800c226 <TIM_OC1_SetConfig+0xa2>
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	4a15      	ldr	r2, [pc, #84]	; (800c278 <TIM_OC1_SetConfig+0xf4>)
 800c222:	4293      	cmp	r3, r2
 800c224:	d111      	bne.n	800c24a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c22c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c234:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c236:	683b      	ldr	r3, [r7, #0]
 800c238:	695b      	ldr	r3, [r3, #20]
 800c23a:	693a      	ldr	r2, [r7, #16]
 800c23c:	4313      	orrs	r3, r2
 800c23e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	699b      	ldr	r3, [r3, #24]
 800c244:	693a      	ldr	r2, [r7, #16]
 800c246:	4313      	orrs	r3, r2
 800c248:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	693a      	ldr	r2, [r7, #16]
 800c24e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	68fa      	ldr	r2, [r7, #12]
 800c254:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	685a      	ldr	r2, [r3, #4]
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	697a      	ldr	r2, [r7, #20]
 800c262:	621a      	str	r2, [r3, #32]
}
 800c264:	bf00      	nop
 800c266:	371c      	adds	r7, #28
 800c268:	46bd      	mov	sp, r7
 800c26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26e:	4770      	bx	lr
 800c270:	40012c00 	.word	0x40012c00
 800c274:	40014000 	.word	0x40014000
 800c278:	40014400 	.word	0x40014400

0800c27c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c27c:	b480      	push	{r7}
 800c27e:	b087      	sub	sp, #28
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
 800c284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6a1b      	ldr	r3, [r3, #32]
 800c28a:	f023 0210 	bic.w	r2, r3, #16
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6a1b      	ldr	r3, [r3, #32]
 800c296:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	685b      	ldr	r3, [r3, #4]
 800c29c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	699b      	ldr	r3, [r3, #24]
 800c2a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c2aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c2ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c2b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	021b      	lsls	r3, r3, #8
 800c2be:	68fa      	ldr	r2, [r7, #12]
 800c2c0:	4313      	orrs	r3, r2
 800c2c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c2c4:	697b      	ldr	r3, [r7, #20]
 800c2c6:	f023 0320 	bic.w	r3, r3, #32
 800c2ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	011b      	lsls	r3, r3, #4
 800c2d2:	697a      	ldr	r2, [r7, #20]
 800c2d4:	4313      	orrs	r3, r2
 800c2d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	4a22      	ldr	r2, [pc, #136]	; (800c364 <TIM_OC2_SetConfig+0xe8>)
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	d10d      	bne.n	800c2fc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c2e0:	697b      	ldr	r3, [r7, #20]
 800c2e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c2e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	68db      	ldr	r3, [r3, #12]
 800c2ec:	011b      	lsls	r3, r3, #4
 800c2ee:	697a      	ldr	r2, [r7, #20]
 800c2f0:	4313      	orrs	r3, r2
 800c2f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c2f4:	697b      	ldr	r3, [r7, #20]
 800c2f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c2fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	4a19      	ldr	r2, [pc, #100]	; (800c364 <TIM_OC2_SetConfig+0xe8>)
 800c300:	4293      	cmp	r3, r2
 800c302:	d007      	beq.n	800c314 <TIM_OC2_SetConfig+0x98>
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	4a18      	ldr	r2, [pc, #96]	; (800c368 <TIM_OC2_SetConfig+0xec>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d003      	beq.n	800c314 <TIM_OC2_SetConfig+0x98>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	4a17      	ldr	r2, [pc, #92]	; (800c36c <TIM_OC2_SetConfig+0xf0>)
 800c310:	4293      	cmp	r3, r2
 800c312:	d113      	bne.n	800c33c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c314:	693b      	ldr	r3, [r7, #16]
 800c316:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c31a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c322:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	695b      	ldr	r3, [r3, #20]
 800c328:	009b      	lsls	r3, r3, #2
 800c32a:	693a      	ldr	r2, [r7, #16]
 800c32c:	4313      	orrs	r3, r2
 800c32e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	699b      	ldr	r3, [r3, #24]
 800c334:	009b      	lsls	r3, r3, #2
 800c336:	693a      	ldr	r2, [r7, #16]
 800c338:	4313      	orrs	r3, r2
 800c33a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	693a      	ldr	r2, [r7, #16]
 800c340:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	68fa      	ldr	r2, [r7, #12]
 800c346:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	685a      	ldr	r2, [r3, #4]
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	697a      	ldr	r2, [r7, #20]
 800c354:	621a      	str	r2, [r3, #32]
}
 800c356:	bf00      	nop
 800c358:	371c      	adds	r7, #28
 800c35a:	46bd      	mov	sp, r7
 800c35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c360:	4770      	bx	lr
 800c362:	bf00      	nop
 800c364:	40012c00 	.word	0x40012c00
 800c368:	40014000 	.word	0x40014000
 800c36c:	40014400 	.word	0x40014400

0800c370 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c370:	b480      	push	{r7}
 800c372:	b087      	sub	sp, #28
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
 800c378:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	6a1b      	ldr	r3, [r3, #32]
 800c37e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	6a1b      	ldr	r3, [r3, #32]
 800c38a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	685b      	ldr	r3, [r3, #4]
 800c390:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	69db      	ldr	r3, [r3, #28]
 800c396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c39e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c3a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	f023 0303 	bic.w	r3, r3, #3
 800c3aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	68fa      	ldr	r2, [r7, #12]
 800c3b2:	4313      	orrs	r3, r2
 800c3b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c3bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	689b      	ldr	r3, [r3, #8]
 800c3c2:	021b      	lsls	r3, r3, #8
 800c3c4:	697a      	ldr	r2, [r7, #20]
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	4a21      	ldr	r2, [pc, #132]	; (800c454 <TIM_OC3_SetConfig+0xe4>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d10d      	bne.n	800c3ee <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c3d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	68db      	ldr	r3, [r3, #12]
 800c3de:	021b      	lsls	r3, r3, #8
 800c3e0:	697a      	ldr	r2, [r7, #20]
 800c3e2:	4313      	orrs	r3, r2
 800c3e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c3e6:	697b      	ldr	r3, [r7, #20]
 800c3e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c3ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	4a18      	ldr	r2, [pc, #96]	; (800c454 <TIM_OC3_SetConfig+0xe4>)
 800c3f2:	4293      	cmp	r3, r2
 800c3f4:	d007      	beq.n	800c406 <TIM_OC3_SetConfig+0x96>
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	4a17      	ldr	r2, [pc, #92]	; (800c458 <TIM_OC3_SetConfig+0xe8>)
 800c3fa:	4293      	cmp	r3, r2
 800c3fc:	d003      	beq.n	800c406 <TIM_OC3_SetConfig+0x96>
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	4a16      	ldr	r2, [pc, #88]	; (800c45c <TIM_OC3_SetConfig+0xec>)
 800c402:	4293      	cmp	r3, r2
 800c404:	d113      	bne.n	800c42e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c40c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c414:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	695b      	ldr	r3, [r3, #20]
 800c41a:	011b      	lsls	r3, r3, #4
 800c41c:	693a      	ldr	r2, [r7, #16]
 800c41e:	4313      	orrs	r3, r2
 800c420:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	699b      	ldr	r3, [r3, #24]
 800c426:	011b      	lsls	r3, r3, #4
 800c428:	693a      	ldr	r2, [r7, #16]
 800c42a:	4313      	orrs	r3, r2
 800c42c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	693a      	ldr	r2, [r7, #16]
 800c432:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	68fa      	ldr	r2, [r7, #12]
 800c438:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	685a      	ldr	r2, [r3, #4]
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	697a      	ldr	r2, [r7, #20]
 800c446:	621a      	str	r2, [r3, #32]
}
 800c448:	bf00      	nop
 800c44a:	371c      	adds	r7, #28
 800c44c:	46bd      	mov	sp, r7
 800c44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c452:	4770      	bx	lr
 800c454:	40012c00 	.word	0x40012c00
 800c458:	40014000 	.word	0x40014000
 800c45c:	40014400 	.word	0x40014400

0800c460 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c460:	b480      	push	{r7}
 800c462:	b087      	sub	sp, #28
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
 800c468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	6a1b      	ldr	r3, [r3, #32]
 800c46e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	6a1b      	ldr	r3, [r3, #32]
 800c47a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	685b      	ldr	r3, [r3, #4]
 800c480:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	69db      	ldr	r3, [r3, #28]
 800c486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c48e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c49a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	021b      	lsls	r3, r3, #8
 800c4a2:	68fa      	ldr	r2, [r7, #12]
 800c4a4:	4313      	orrs	r3, r2
 800c4a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c4a8:	693b      	ldr	r3, [r7, #16]
 800c4aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c4ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	689b      	ldr	r3, [r3, #8]
 800c4b4:	031b      	lsls	r3, r3, #12
 800c4b6:	693a      	ldr	r2, [r7, #16]
 800c4b8:	4313      	orrs	r3, r2
 800c4ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	4a14      	ldr	r2, [pc, #80]	; (800c510 <TIM_OC4_SetConfig+0xb0>)
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	d007      	beq.n	800c4d4 <TIM_OC4_SetConfig+0x74>
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	4a13      	ldr	r2, [pc, #76]	; (800c514 <TIM_OC4_SetConfig+0xb4>)
 800c4c8:	4293      	cmp	r3, r2
 800c4ca:	d003      	beq.n	800c4d4 <TIM_OC4_SetConfig+0x74>
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	4a12      	ldr	r2, [pc, #72]	; (800c518 <TIM_OC4_SetConfig+0xb8>)
 800c4d0:	4293      	cmp	r3, r2
 800c4d2:	d109      	bne.n	800c4e8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c4d4:	697b      	ldr	r3, [r7, #20]
 800c4d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c4da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c4dc:	683b      	ldr	r3, [r7, #0]
 800c4de:	695b      	ldr	r3, [r3, #20]
 800c4e0:	019b      	lsls	r3, r3, #6
 800c4e2:	697a      	ldr	r2, [r7, #20]
 800c4e4:	4313      	orrs	r3, r2
 800c4e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	697a      	ldr	r2, [r7, #20]
 800c4ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	68fa      	ldr	r2, [r7, #12]
 800c4f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	685a      	ldr	r2, [r3, #4]
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	693a      	ldr	r2, [r7, #16]
 800c500:	621a      	str	r2, [r3, #32]
}
 800c502:	bf00      	nop
 800c504:	371c      	adds	r7, #28
 800c506:	46bd      	mov	sp, r7
 800c508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50c:	4770      	bx	lr
 800c50e:	bf00      	nop
 800c510:	40012c00 	.word	0x40012c00
 800c514:	40014000 	.word	0x40014000
 800c518:	40014400 	.word	0x40014400

0800c51c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c51c:	b480      	push	{r7}
 800c51e:	b087      	sub	sp, #28
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6a1b      	ldr	r3, [r3, #32]
 800c52a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6a1b      	ldr	r3, [r3, #32]
 800c536:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	685b      	ldr	r3, [r3, #4]
 800c53c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c54a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c54e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	68fa      	ldr	r2, [r7, #12]
 800c556:	4313      	orrs	r3, r2
 800c558:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c55a:	693b      	ldr	r3, [r7, #16]
 800c55c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800c560:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	689b      	ldr	r3, [r3, #8]
 800c566:	041b      	lsls	r3, r3, #16
 800c568:	693a      	ldr	r2, [r7, #16]
 800c56a:	4313      	orrs	r3, r2
 800c56c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	4a13      	ldr	r2, [pc, #76]	; (800c5c0 <TIM_OC5_SetConfig+0xa4>)
 800c572:	4293      	cmp	r3, r2
 800c574:	d007      	beq.n	800c586 <TIM_OC5_SetConfig+0x6a>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	4a12      	ldr	r2, [pc, #72]	; (800c5c4 <TIM_OC5_SetConfig+0xa8>)
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d003      	beq.n	800c586 <TIM_OC5_SetConfig+0x6a>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	4a11      	ldr	r2, [pc, #68]	; (800c5c8 <TIM_OC5_SetConfig+0xac>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d109      	bne.n	800c59a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c58c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	695b      	ldr	r3, [r3, #20]
 800c592:	021b      	lsls	r3, r3, #8
 800c594:	697a      	ldr	r2, [r7, #20]
 800c596:	4313      	orrs	r3, r2
 800c598:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	697a      	ldr	r2, [r7, #20]
 800c59e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	68fa      	ldr	r2, [r7, #12]
 800c5a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	685a      	ldr	r2, [r3, #4]
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	693a      	ldr	r2, [r7, #16]
 800c5b2:	621a      	str	r2, [r3, #32]
}
 800c5b4:	bf00      	nop
 800c5b6:	371c      	adds	r7, #28
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5be:	4770      	bx	lr
 800c5c0:	40012c00 	.word	0x40012c00
 800c5c4:	40014000 	.word	0x40014000
 800c5c8:	40014400 	.word	0x40014400

0800c5cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c5cc:	b480      	push	{r7}
 800c5ce:	b087      	sub	sp, #28
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
 800c5d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	6a1b      	ldr	r3, [r3, #32]
 800c5da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6a1b      	ldr	r3, [r3, #32]
 800c5e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	685b      	ldr	r3, [r3, #4]
 800c5ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c5f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c5fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c5fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	021b      	lsls	r3, r3, #8
 800c606:	68fa      	ldr	r2, [r7, #12]
 800c608:	4313      	orrs	r3, r2
 800c60a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c612:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	689b      	ldr	r3, [r3, #8]
 800c618:	051b      	lsls	r3, r3, #20
 800c61a:	693a      	ldr	r2, [r7, #16]
 800c61c:	4313      	orrs	r3, r2
 800c61e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	4a14      	ldr	r2, [pc, #80]	; (800c674 <TIM_OC6_SetConfig+0xa8>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d007      	beq.n	800c638 <TIM_OC6_SetConfig+0x6c>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	4a13      	ldr	r2, [pc, #76]	; (800c678 <TIM_OC6_SetConfig+0xac>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d003      	beq.n	800c638 <TIM_OC6_SetConfig+0x6c>
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	4a12      	ldr	r2, [pc, #72]	; (800c67c <TIM_OC6_SetConfig+0xb0>)
 800c634:	4293      	cmp	r3, r2
 800c636:	d109      	bne.n	800c64c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c63e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	695b      	ldr	r3, [r3, #20]
 800c644:	029b      	lsls	r3, r3, #10
 800c646:	697a      	ldr	r2, [r7, #20]
 800c648:	4313      	orrs	r3, r2
 800c64a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	697a      	ldr	r2, [r7, #20]
 800c650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	68fa      	ldr	r2, [r7, #12]
 800c656:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c658:	683b      	ldr	r3, [r7, #0]
 800c65a:	685a      	ldr	r2, [r3, #4]
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	693a      	ldr	r2, [r7, #16]
 800c664:	621a      	str	r2, [r3, #32]
}
 800c666:	bf00      	nop
 800c668:	371c      	adds	r7, #28
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr
 800c672:	bf00      	nop
 800c674:	40012c00 	.word	0x40012c00
 800c678:	40014000 	.word	0x40014000
 800c67c:	40014400 	.word	0x40014400

0800c680 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c680:	b480      	push	{r7}
 800c682:	b087      	sub	sp, #28
 800c684:	af00      	add	r7, sp, #0
 800c686:	60f8      	str	r0, [r7, #12]
 800c688:	60b9      	str	r1, [r7, #8]
 800c68a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	6a1b      	ldr	r3, [r3, #32]
 800c690:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	6a1b      	ldr	r3, [r3, #32]
 800c696:	f023 0201 	bic.w	r2, r3, #1
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	699b      	ldr	r3, [r3, #24]
 800c6a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c6a4:	693b      	ldr	r3, [r7, #16]
 800c6a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c6aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	011b      	lsls	r3, r3, #4
 800c6b0:	693a      	ldr	r2, [r7, #16]
 800c6b2:	4313      	orrs	r3, r2
 800c6b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c6b6:	697b      	ldr	r3, [r7, #20]
 800c6b8:	f023 030a 	bic.w	r3, r3, #10
 800c6bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c6be:	697a      	ldr	r2, [r7, #20]
 800c6c0:	68bb      	ldr	r3, [r7, #8]
 800c6c2:	4313      	orrs	r3, r2
 800c6c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	693a      	ldr	r2, [r7, #16]
 800c6ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	697a      	ldr	r2, [r7, #20]
 800c6d0:	621a      	str	r2, [r3, #32]
}
 800c6d2:	bf00      	nop
 800c6d4:	371c      	adds	r7, #28
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6dc:	4770      	bx	lr

0800c6de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c6de:	b480      	push	{r7}
 800c6e0:	b087      	sub	sp, #28
 800c6e2:	af00      	add	r7, sp, #0
 800c6e4:	60f8      	str	r0, [r7, #12]
 800c6e6:	60b9      	str	r1, [r7, #8]
 800c6e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	6a1b      	ldr	r3, [r3, #32]
 800c6ee:	f023 0210 	bic.w	r2, r3, #16
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	699b      	ldr	r3, [r3, #24]
 800c6fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	6a1b      	ldr	r3, [r3, #32]
 800c700:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c702:	697b      	ldr	r3, [r7, #20]
 800c704:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c708:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	031b      	lsls	r3, r3, #12
 800c70e:	697a      	ldr	r2, [r7, #20]
 800c710:	4313      	orrs	r3, r2
 800c712:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c714:	693b      	ldr	r3, [r7, #16]
 800c716:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c71a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c71c:	68bb      	ldr	r3, [r7, #8]
 800c71e:	011b      	lsls	r3, r3, #4
 800c720:	693a      	ldr	r2, [r7, #16]
 800c722:	4313      	orrs	r3, r2
 800c724:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	697a      	ldr	r2, [r7, #20]
 800c72a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	693a      	ldr	r2, [r7, #16]
 800c730:	621a      	str	r2, [r3, #32]
}
 800c732:	bf00      	nop
 800c734:	371c      	adds	r7, #28
 800c736:	46bd      	mov	sp, r7
 800c738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73c:	4770      	bx	lr

0800c73e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c73e:	b480      	push	{r7}
 800c740:	b085      	sub	sp, #20
 800c742:	af00      	add	r7, sp, #0
 800c744:	6078      	str	r0, [r7, #4]
 800c746:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	689b      	ldr	r3, [r3, #8]
 800c74c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c754:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c756:	683a      	ldr	r2, [r7, #0]
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	4313      	orrs	r3, r2
 800c75c:	f043 0307 	orr.w	r3, r3, #7
 800c760:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	68fa      	ldr	r2, [r7, #12]
 800c766:	609a      	str	r2, [r3, #8]
}
 800c768:	bf00      	nop
 800c76a:	3714      	adds	r7, #20
 800c76c:	46bd      	mov	sp, r7
 800c76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c772:	4770      	bx	lr

0800c774 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c774:	b480      	push	{r7}
 800c776:	b087      	sub	sp, #28
 800c778:	af00      	add	r7, sp, #0
 800c77a:	60f8      	str	r0, [r7, #12]
 800c77c:	60b9      	str	r1, [r7, #8]
 800c77e:	607a      	str	r2, [r7, #4]
 800c780:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	689b      	ldr	r3, [r3, #8]
 800c786:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c788:	697b      	ldr	r3, [r7, #20]
 800c78a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c78e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	021a      	lsls	r2, r3, #8
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	431a      	orrs	r2, r3
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	4313      	orrs	r3, r2
 800c79c:	697a      	ldr	r2, [r7, #20]
 800c79e:	4313      	orrs	r3, r2
 800c7a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	697a      	ldr	r2, [r7, #20]
 800c7a6:	609a      	str	r2, [r3, #8]
}
 800c7a8:	bf00      	nop
 800c7aa:	371c      	adds	r7, #28
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b2:	4770      	bx	lr

0800c7b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b087      	sub	sp, #28
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	60f8      	str	r0, [r7, #12]
 800c7bc:	60b9      	str	r1, [r7, #8]
 800c7be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c7c0:	68bb      	ldr	r3, [r7, #8]
 800c7c2:	f003 031f 	and.w	r3, r3, #31
 800c7c6:	2201      	movs	r2, #1
 800c7c8:	fa02 f303 	lsl.w	r3, r2, r3
 800c7cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	6a1a      	ldr	r2, [r3, #32]
 800c7d2:	697b      	ldr	r3, [r7, #20]
 800c7d4:	43db      	mvns	r3, r3
 800c7d6:	401a      	ands	r2, r3
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	6a1a      	ldr	r2, [r3, #32]
 800c7e0:	68bb      	ldr	r3, [r7, #8]
 800c7e2:	f003 031f 	and.w	r3, r3, #31
 800c7e6:	6879      	ldr	r1, [r7, #4]
 800c7e8:	fa01 f303 	lsl.w	r3, r1, r3
 800c7ec:	431a      	orrs	r2, r3
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	621a      	str	r2, [r3, #32]
}
 800c7f2:	bf00      	nop
 800c7f4:	371c      	adds	r7, #28
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fc:	4770      	bx	lr
	...

0800c800 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c800:	b480      	push	{r7}
 800c802:	b085      	sub	sp, #20
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
 800c808:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c810:	2b01      	cmp	r3, #1
 800c812:	d101      	bne.n	800c818 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c814:	2302      	movs	r3, #2
 800c816:	e054      	b.n	800c8c2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	2201      	movs	r2, #1
 800c81c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	2202      	movs	r2, #2
 800c824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	685b      	ldr	r3, [r3, #4]
 800c82e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	689b      	ldr	r3, [r3, #8]
 800c836:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	4a24      	ldr	r2, [pc, #144]	; (800c8d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800c83e:	4293      	cmp	r3, r2
 800c840:	d108      	bne.n	800c854 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c848:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	685b      	ldr	r3, [r3, #4]
 800c84e:	68fa      	ldr	r2, [r7, #12]
 800c850:	4313      	orrs	r3, r2
 800c852:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c85a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	68fa      	ldr	r2, [r7, #12]
 800c862:	4313      	orrs	r3, r2
 800c864:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	68fa      	ldr	r2, [r7, #12]
 800c86c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	4a17      	ldr	r2, [pc, #92]	; (800c8d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d00e      	beq.n	800c896 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c880:	d009      	beq.n	800c896 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	4a13      	ldr	r2, [pc, #76]	; (800c8d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800c888:	4293      	cmp	r3, r2
 800c88a:	d004      	beq.n	800c896 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	4a11      	ldr	r2, [pc, #68]	; (800c8d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800c892:	4293      	cmp	r3, r2
 800c894:	d10c      	bne.n	800c8b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c896:	68bb      	ldr	r3, [r7, #8]
 800c898:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c89c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	689b      	ldr	r3, [r3, #8]
 800c8a2:	68ba      	ldr	r2, [r7, #8]
 800c8a4:	4313      	orrs	r3, r2
 800c8a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	68ba      	ldr	r2, [r7, #8]
 800c8ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	2201      	movs	r2, #1
 800c8b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c8c0:	2300      	movs	r3, #0
}
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	3714      	adds	r7, #20
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8cc:	4770      	bx	lr
 800c8ce:	bf00      	nop
 800c8d0:	40012c00 	.word	0x40012c00
 800c8d4:	40000400 	.word	0x40000400
 800c8d8:	40014000 	.word	0x40014000

0800c8dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c8dc:	b480      	push	{r7}
 800c8de:	b085      	sub	sp, #20
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
 800c8e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c8f0:	2b01      	cmp	r3, #1
 800c8f2:	d101      	bne.n	800c8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c8f4:	2302      	movs	r3, #2
 800c8f6:	e060      	b.n	800c9ba <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2201      	movs	r2, #1
 800c8fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	68db      	ldr	r3, [r3, #12]
 800c90a:	4313      	orrs	r3, r2
 800c90c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c914:	683b      	ldr	r3, [r7, #0]
 800c916:	689b      	ldr	r3, [r3, #8]
 800c918:	4313      	orrs	r3, r2
 800c91a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	685b      	ldr	r3, [r3, #4]
 800c926:	4313      	orrs	r3, r2
 800c928:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	4313      	orrs	r3, r2
 800c936:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	691b      	ldr	r3, [r3, #16]
 800c942:	4313      	orrs	r3, r2
 800c944:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	695b      	ldr	r3, [r3, #20]
 800c950:	4313      	orrs	r3, r2
 800c952:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c95e:	4313      	orrs	r3, r2
 800c960:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	699b      	ldr	r3, [r3, #24]
 800c96c:	041b      	lsls	r3, r3, #16
 800c96e:	4313      	orrs	r3, r2
 800c970:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	4a14      	ldr	r2, [pc, #80]	; (800c9c8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800c978:	4293      	cmp	r3, r2
 800c97a:	d115      	bne.n	800c9a8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c986:	051b      	lsls	r3, r3, #20
 800c988:	4313      	orrs	r3, r2
 800c98a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	69db      	ldr	r3, [r3, #28]
 800c996:	4313      	orrs	r3, r2
 800c998:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	6a1b      	ldr	r3, [r3, #32]
 800c9a4:	4313      	orrs	r3, r2
 800c9a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	68fa      	ldr	r2, [r7, #12]
 800c9ae:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c9b8:	2300      	movs	r3, #0
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	3714      	adds	r7, #20
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr
 800c9c6:	bf00      	nop
 800c9c8:	40012c00 	.word	0x40012c00

0800c9cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c9cc:	b480      	push	{r7}
 800c9ce:	b083      	sub	sp, #12
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c9d4:	bf00      	nop
 800c9d6:	370c      	adds	r7, #12
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b083      	sub	sp, #12
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c9e8:	bf00      	nop
 800c9ea:	370c      	adds	r7, #12
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f2:	4770      	bx	lr

0800c9f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b083      	sub	sp, #12
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c9fc:	bf00      	nop
 800c9fe:	370c      	adds	r7, #12
 800ca00:	46bd      	mov	sp, r7
 800ca02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca06:	4770      	bx	lr

0800ca08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b082      	sub	sp, #8
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d101      	bne.n	800ca1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ca16:	2301      	movs	r3, #1
 800ca18:	e040      	b.n	800ca9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d106      	bne.n	800ca30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	2200      	movs	r2, #0
 800ca26:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f7fa fb52 	bl	80070d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2224      	movs	r2, #36	; 0x24
 800ca34:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f022 0201 	bic.w	r2, r2, #1
 800ca44:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ca46:	6878      	ldr	r0, [r7, #4]
 800ca48:	f000 fbde 	bl	800d208 <UART_SetConfig>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	2b01      	cmp	r3, #1
 800ca50:	d101      	bne.n	800ca56 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ca52:	2301      	movs	r3, #1
 800ca54:	e022      	b.n	800ca9c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d002      	beq.n	800ca64 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ca5e:	6878      	ldr	r0, [r7, #4]
 800ca60:	f000 fe58 	bl	800d714 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	685a      	ldr	r2, [r3, #4]
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ca72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	689a      	ldr	r2, [r3, #8]
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ca82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	681a      	ldr	r2, [r3, #0]
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	f042 0201 	orr.w	r2, r2, #1
 800ca92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ca94:	6878      	ldr	r0, [r7, #4]
 800ca96:	f000 fedf 	bl	800d858 <UART_CheckIdleState>
 800ca9a:	4603      	mov	r3, r0
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	3708      	adds	r7, #8
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bd80      	pop	{r7, pc}

0800caa4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800caa4:	b480      	push	{r7}
 800caa6:	b08b      	sub	sp, #44	; 0x2c
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	60f8      	str	r0, [r7, #12]
 800caac:	60b9      	str	r1, [r7, #8]
 800caae:	4613      	mov	r3, r2
 800cab0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cab6:	2b20      	cmp	r3, #32
 800cab8:	d156      	bne.n	800cb68 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d002      	beq.n	800cac6 <HAL_UART_Transmit_IT+0x22>
 800cac0:	88fb      	ldrh	r3, [r7, #6]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d101      	bne.n	800caca <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800cac6:	2301      	movs	r3, #1
 800cac8:	e04f      	b.n	800cb6a <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800cad0:	2b01      	cmp	r3, #1
 800cad2:	d101      	bne.n	800cad8 <HAL_UART_Transmit_IT+0x34>
 800cad4:	2302      	movs	r3, #2
 800cad6:	e048      	b.n	800cb6a <HAL_UART_Transmit_IT+0xc6>
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	2201      	movs	r2, #1
 800cadc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	68ba      	ldr	r2, [r7, #8]
 800cae4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	88fa      	ldrh	r2, [r7, #6]
 800caea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	88fa      	ldrh	r2, [r7, #6]
 800caf2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	2200      	movs	r2, #0
 800cafa:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	2200      	movs	r2, #0
 800cb00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	2221      	movs	r2, #33	; 0x21
 800cb08:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	689b      	ldr	r3, [r3, #8]
 800cb0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb12:	d107      	bne.n	800cb24 <HAL_UART_Transmit_IT+0x80>
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	691b      	ldr	r3, [r3, #16]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d103      	bne.n	800cb24 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	4a16      	ldr	r2, [pc, #88]	; (800cb78 <HAL_UART_Transmit_IT+0xd4>)
 800cb20:	669a      	str	r2, [r3, #104]	; 0x68
 800cb22:	e002      	b.n	800cb2a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	4a15      	ldr	r2, [pc, #84]	; (800cb7c <HAL_UART_Transmit_IT+0xd8>)
 800cb28:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	e853 3f00 	ldrex	r3, [r3]
 800cb3e:	613b      	str	r3, [r7, #16]
   return(result);
 800cb40:	693b      	ldr	r3, [r7, #16]
 800cb42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb46:	627b      	str	r3, [r7, #36]	; 0x24
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb50:	623b      	str	r3, [r7, #32]
 800cb52:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb54:	69f9      	ldr	r1, [r7, #28]
 800cb56:	6a3a      	ldr	r2, [r7, #32]
 800cb58:	e841 2300 	strex	r3, r2, [r1]
 800cb5c:	61bb      	str	r3, [r7, #24]
   return(result);
 800cb5e:	69bb      	ldr	r3, [r7, #24]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d1e6      	bne.n	800cb32 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800cb64:	2300      	movs	r3, #0
 800cb66:	e000      	b.n	800cb6a <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800cb68:	2302      	movs	r3, #2
  }
}
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	372c      	adds	r7, #44	; 0x2c
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb74:	4770      	bx	lr
 800cb76:	bf00      	nop
 800cb78:	0800ddb3 	.word	0x0800ddb3
 800cb7c:	0800dcfb 	.word	0x0800dcfb

0800cb80 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b08a      	sub	sp, #40	; 0x28
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	60f8      	str	r0, [r7, #12]
 800cb88:	60b9      	str	r1, [r7, #8]
 800cb8a:	4613      	mov	r3, r2
 800cb8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cb92:	2b20      	cmp	r3, #32
 800cb94:	d142      	bne.n	800cc1c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d002      	beq.n	800cba2 <HAL_UART_Receive_IT+0x22>
 800cb9c:	88fb      	ldrh	r3, [r7, #6]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d101      	bne.n	800cba6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800cba2:	2301      	movs	r3, #1
 800cba4:	e03b      	b.n	800cc1e <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800cbac:	2b01      	cmp	r3, #1
 800cbae:	d101      	bne.n	800cbb4 <HAL_UART_Receive_IT+0x34>
 800cbb0:	2302      	movs	r3, #2
 800cbb2:	e034      	b.n	800cc1e <HAL_UART_Receive_IT+0x9e>
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	2201      	movs	r2, #1
 800cbb8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	4a18      	ldr	r2, [pc, #96]	; (800cc28 <HAL_UART_Receive_IT+0xa8>)
 800cbc8:	4293      	cmp	r3, r2
 800cbca:	d01f      	beq.n	800cc0c <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	685b      	ldr	r3, [r3, #4]
 800cbd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d018      	beq.n	800cc0c <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbe0:	697b      	ldr	r3, [r7, #20]
 800cbe2:	e853 3f00 	ldrex	r3, [r3]
 800cbe6:	613b      	str	r3, [r7, #16]
   return(result);
 800cbe8:	693b      	ldr	r3, [r7, #16]
 800cbea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cbee:	627b      	str	r3, [r7, #36]	; 0x24
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	461a      	mov	r2, r3
 800cbf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbf8:	623b      	str	r3, [r7, #32]
 800cbfa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbfc:	69f9      	ldr	r1, [r7, #28]
 800cbfe:	6a3a      	ldr	r2, [r7, #32]
 800cc00:	e841 2300 	strex	r3, r2, [r1]
 800cc04:	61bb      	str	r3, [r7, #24]
   return(result);
 800cc06:	69bb      	ldr	r3, [r7, #24]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d1e6      	bne.n	800cbda <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800cc0c:	88fb      	ldrh	r3, [r7, #6]
 800cc0e:	461a      	mov	r2, r3
 800cc10:	68b9      	ldr	r1, [r7, #8]
 800cc12:	68f8      	ldr	r0, [r7, #12]
 800cc14:	f000 ff2e 	bl	800da74 <UART_Start_Receive_IT>
 800cc18:	4603      	mov	r3, r0
 800cc1a:	e000      	b.n	800cc1e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800cc1c:	2302      	movs	r3, #2
  }
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	3728      	adds	r7, #40	; 0x28
 800cc22:	46bd      	mov	sp, r7
 800cc24:	bd80      	pop	{r7, pc}
 800cc26:	bf00      	nop
 800cc28:	40008000 	.word	0x40008000

0800cc2c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b0ba      	sub	sp, #232	; 0xe8
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	69db      	ldr	r3, [r3, #28]
 800cc3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	689b      	ldr	r3, [r3, #8]
 800cc4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cc52:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800cc56:	f640 030f 	movw	r3, #2063	; 0x80f
 800cc5a:	4013      	ands	r3, r2
 800cc5c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800cc60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d115      	bne.n	800cc94 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800cc68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cc6c:	f003 0320 	and.w	r3, r3, #32
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d00f      	beq.n	800cc94 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cc74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cc78:	f003 0320 	and.w	r3, r3, #32
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d009      	beq.n	800cc94 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	f000 82a6 	beq.w	800d1d6 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cc8e:	6878      	ldr	r0, [r7, #4]
 800cc90:	4798      	blx	r3
      }
      return;
 800cc92:	e2a0      	b.n	800d1d6 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800cc94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	f000 8117 	beq.w	800cecc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800cc9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cca2:	f003 0301 	and.w	r3, r3, #1
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d106      	bne.n	800ccb8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800ccaa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800ccae:	4b85      	ldr	r3, [pc, #532]	; (800cec4 <HAL_UART_IRQHandler+0x298>)
 800ccb0:	4013      	ands	r3, r2
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	f000 810a 	beq.w	800cecc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ccb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ccbc:	f003 0301 	and.w	r3, r3, #1
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d011      	beq.n	800cce8 <HAL_UART_IRQHandler+0xbc>
 800ccc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ccc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d00b      	beq.n	800cce8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	2201      	movs	r2, #1
 800ccd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ccde:	f043 0201 	orr.w	r2, r3, #1
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ccec:	f003 0302 	and.w	r3, r3, #2
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d011      	beq.n	800cd18 <HAL_UART_IRQHandler+0xec>
 800ccf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ccf8:	f003 0301 	and.w	r3, r3, #1
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d00b      	beq.n	800cd18 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	2202      	movs	r2, #2
 800cd06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd0e:	f043 0204 	orr.w	r2, r3, #4
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cd18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cd1c:	f003 0304 	and.w	r3, r3, #4
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d011      	beq.n	800cd48 <HAL_UART_IRQHandler+0x11c>
 800cd24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cd28:	f003 0301 	and.w	r3, r3, #1
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d00b      	beq.n	800cd48 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	2204      	movs	r2, #4
 800cd36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd3e:	f043 0202 	orr.w	r2, r3, #2
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cd48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cd4c:	f003 0308 	and.w	r3, r3, #8
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d017      	beq.n	800cd84 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cd54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cd58:	f003 0320 	and.w	r3, r3, #32
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d105      	bne.n	800cd6c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800cd60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cd64:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d00b      	beq.n	800cd84 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	2208      	movs	r2, #8
 800cd72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd7a:	f043 0208 	orr.w	r2, r3, #8
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cd84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cd88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d012      	beq.n	800cdb6 <HAL_UART_IRQHandler+0x18a>
 800cd90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cd94:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d00c      	beq.n	800cdb6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cda4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cdac:	f043 0220 	orr.w	r2, r3, #32
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	f000 820c 	beq.w	800d1da <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800cdc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cdc6:	f003 0320 	and.w	r3, r3, #32
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d00d      	beq.n	800cdea <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cdce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cdd2:	f003 0320 	and.w	r3, r3, #32
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d007      	beq.n	800cdea <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d003      	beq.n	800cdea <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cdf0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	689b      	ldr	r3, [r3, #8]
 800cdfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdfe:	2b40      	cmp	r3, #64	; 0x40
 800ce00:	d005      	beq.n	800ce0e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ce02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ce06:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d04f      	beq.n	800ceae <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f000 fefa 	bl	800dc08 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	689b      	ldr	r3, [r3, #8]
 800ce1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce1e:	2b40      	cmp	r3, #64	; 0x40
 800ce20:	d141      	bne.n	800cea6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	3308      	adds	r3, #8
 800ce28:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ce30:	e853 3f00 	ldrex	r3, [r3]
 800ce34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ce38:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ce3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ce40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	3308      	adds	r3, #8
 800ce4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ce4e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800ce52:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800ce5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ce5e:	e841 2300 	strex	r3, r2, [r1]
 800ce62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ce66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d1d9      	bne.n	800ce22 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d013      	beq.n	800ce9e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce7a:	4a13      	ldr	r2, [pc, #76]	; (800cec8 <HAL_UART_IRQHandler+0x29c>)
 800ce7c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce82:	4618      	mov	r0, r3
 800ce84:	f7fc f856 	bl	8008f34 <HAL_DMA_Abort_IT>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d017      	beq.n	800cebe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce94:	687a      	ldr	r2, [r7, #4]
 800ce96:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800ce98:	4610      	mov	r0, r2
 800ce9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce9c:	e00f      	b.n	800cebe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f7f4 fd46 	bl	8001930 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cea4:	e00b      	b.n	800cebe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f7f4 fd42 	bl	8001930 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ceac:	e007      	b.n	800cebe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ceae:	6878      	ldr	r0, [r7, #4]
 800ceb0:	f7f4 fd3e 	bl	8001930 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800cebc:	e18d      	b.n	800d1da <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cebe:	bf00      	nop
    return;
 800cec0:	e18b      	b.n	800d1da <HAL_UART_IRQHandler+0x5ae>
 800cec2:	bf00      	nop
 800cec4:	04000120 	.word	0x04000120
 800cec8:	0800dccf 	.word	0x0800dccf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	f040 8146 	bne.w	800d162 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ced6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ceda:	f003 0310 	and.w	r3, r3, #16
 800cede:	2b00      	cmp	r3, #0
 800cee0:	f000 813f 	beq.w	800d162 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cee8:	f003 0310 	and.w	r3, r3, #16
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	f000 8138 	beq.w	800d162 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	2210      	movs	r2, #16
 800cef8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	689b      	ldr	r3, [r3, #8]
 800cf00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf04:	2b40      	cmp	r3, #64	; 0x40
 800cf06:	f040 80b4 	bne.w	800d072 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	685b      	ldr	r3, [r3, #4]
 800cf12:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cf16:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	f000 815f 	beq.w	800d1de <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cf26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800cf2a:	429a      	cmp	r2, r3
 800cf2c:	f080 8157 	bcs.w	800d1de <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800cf36:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f003 0320 	and.w	r3, r3, #32
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	f040 8085 	bne.w	800d056 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800cf58:	e853 3f00 	ldrex	r3, [r3]
 800cf5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800cf60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800cf64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cf68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	461a      	mov	r2, r3
 800cf72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cf76:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800cf7a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800cf82:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800cf86:	e841 2300 	strex	r3, r2, [r1]
 800cf8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800cf8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d1da      	bne.n	800cf4c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	3308      	adds	r3, #8
 800cf9c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cfa0:	e853 3f00 	ldrex	r3, [r3]
 800cfa4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800cfa6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cfa8:	f023 0301 	bic.w	r3, r3, #1
 800cfac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	3308      	adds	r3, #8
 800cfb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800cfba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800cfbe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfc0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800cfc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800cfc6:	e841 2300 	strex	r3, r2, [r1]
 800cfca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800cfcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d1e1      	bne.n	800cf96 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	3308      	adds	r3, #8
 800cfd8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cfdc:	e853 3f00 	ldrex	r3, [r3]
 800cfe0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800cfe2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cfe4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cfe8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	3308      	adds	r3, #8
 800cff2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800cff6:	66fa      	str	r2, [r7, #108]	; 0x6c
 800cff8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cffa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cffc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800cffe:	e841 2300 	strex	r3, r2, [r1]
 800d002:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800d004:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d006:	2b00      	cmp	r3, #0
 800d008:	d1e3      	bne.n	800cfd2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	2220      	movs	r2, #32
 800d00e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	2200      	movs	r2, #0
 800d014:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d01c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d01e:	e853 3f00 	ldrex	r3, [r3]
 800d022:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d024:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d026:	f023 0310 	bic.w	r3, r3, #16
 800d02a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	461a      	mov	r2, r3
 800d034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d038:	65bb      	str	r3, [r7, #88]	; 0x58
 800d03a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d03c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d03e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d040:	e841 2300 	strex	r3, r2, [r1]
 800d044:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d046:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d1e4      	bne.n	800d016 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d050:	4618      	mov	r0, r3
 800d052:	f7fb ff31 	bl	8008eb8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d062:	b29b      	uxth	r3, r3
 800d064:	1ad3      	subs	r3, r2, r3
 800d066:	b29b      	uxth	r3, r3
 800d068:	4619      	mov	r1, r3
 800d06a:	6878      	ldr	r0, [r7, #4]
 800d06c:	f000 f8c0 	bl	800d1f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d070:	e0b5      	b.n	800d1de <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d07e:	b29b      	uxth	r3, r3
 800d080:	1ad3      	subs	r3, r2, r3
 800d082:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d08c:	b29b      	uxth	r3, r3
 800d08e:	2b00      	cmp	r3, #0
 800d090:	f000 80a7 	beq.w	800d1e2 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800d094:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d098:	2b00      	cmp	r3, #0
 800d09a:	f000 80a2 	beq.w	800d1e2 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0a6:	e853 3f00 	ldrex	r3, [r3]
 800d0aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d0ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d0b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	461a      	mov	r2, r3
 800d0bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d0c0:	647b      	str	r3, [r7, #68]	; 0x44
 800d0c2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d0c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d0c8:	e841 2300 	strex	r3, r2, [r1]
 800d0cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d0ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d1e4      	bne.n	800d09e <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	3308      	adds	r3, #8
 800d0da:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0de:	e853 3f00 	ldrex	r3, [r3]
 800d0e2:	623b      	str	r3, [r7, #32]
   return(result);
 800d0e4:	6a3b      	ldr	r3, [r7, #32]
 800d0e6:	f023 0301 	bic.w	r3, r3, #1
 800d0ea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	3308      	adds	r3, #8
 800d0f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800d0f8:	633a      	str	r2, [r7, #48]	; 0x30
 800d0fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d0fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d100:	e841 2300 	strex	r3, r2, [r1]
 800d104:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d1e3      	bne.n	800d0d4 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2220      	movs	r2, #32
 800d110:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2200      	movs	r2, #0
 800d116:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	2200      	movs	r2, #0
 800d11c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	e853 3f00 	ldrex	r3, [r3]
 800d12a:	60fb      	str	r3, [r7, #12]
   return(result);
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	f023 0310 	bic.w	r3, r3, #16
 800d132:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	461a      	mov	r2, r3
 800d13c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800d140:	61fb      	str	r3, [r7, #28]
 800d142:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d144:	69b9      	ldr	r1, [r7, #24]
 800d146:	69fa      	ldr	r2, [r7, #28]
 800d148:	e841 2300 	strex	r3, r2, [r1]
 800d14c:	617b      	str	r3, [r7, #20]
   return(result);
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d1e4      	bne.n	800d11e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d154:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d158:	4619      	mov	r1, r3
 800d15a:	6878      	ldr	r0, [r7, #4]
 800d15c:	f000 f848 	bl	800d1f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d160:	e03f      	b.n	800d1e2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d166:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d00e      	beq.n	800d18c <HAL_UART_IRQHandler+0x560>
 800d16e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d176:	2b00      	cmp	r3, #0
 800d178:	d008      	beq.n	800d18c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d182:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f000 fffe 	bl	800e186 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d18a:	e02d      	b.n	800d1e8 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800d18c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d194:	2b00      	cmp	r3, #0
 800d196:	d00e      	beq.n	800d1b6 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800d198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d19c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d008      	beq.n	800d1b6 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d01c      	beq.n	800d1e6 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	4798      	blx	r3
    }
    return;
 800d1b4:	e017      	b.n	800d1e6 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d1b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d1ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d012      	beq.n	800d1e8 <HAL_UART_IRQHandler+0x5bc>
 800d1c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d1c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d00c      	beq.n	800d1e8 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	f000 fe4f 	bl	800de72 <UART_EndTransmit_IT>
    return;
 800d1d4:	e008      	b.n	800d1e8 <HAL_UART_IRQHandler+0x5bc>
      return;
 800d1d6:	bf00      	nop
 800d1d8:	e006      	b.n	800d1e8 <HAL_UART_IRQHandler+0x5bc>
    return;
 800d1da:	bf00      	nop
 800d1dc:	e004      	b.n	800d1e8 <HAL_UART_IRQHandler+0x5bc>
      return;
 800d1de:	bf00      	nop
 800d1e0:	e002      	b.n	800d1e8 <HAL_UART_IRQHandler+0x5bc>
      return;
 800d1e2:	bf00      	nop
 800d1e4:	e000      	b.n	800d1e8 <HAL_UART_IRQHandler+0x5bc>
    return;
 800d1e6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800d1e8:	37e8      	adds	r7, #232	; 0xe8
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bd80      	pop	{r7, pc}
 800d1ee:	bf00      	nop

0800d1f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b083      	sub	sp, #12
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d1fc:	bf00      	nop
 800d1fe:	370c      	adds	r7, #12
 800d200:	46bd      	mov	sp, r7
 800d202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d206:	4770      	bx	lr

0800d208 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d20c:	b08a      	sub	sp, #40	; 0x28
 800d20e:	af00      	add	r7, sp, #0
 800d210:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d212:	2300      	movs	r3, #0
 800d214:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	689a      	ldr	r2, [r3, #8]
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	691b      	ldr	r3, [r3, #16]
 800d220:	431a      	orrs	r2, r3
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	695b      	ldr	r3, [r3, #20]
 800d226:	431a      	orrs	r2, r3
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	69db      	ldr	r3, [r3, #28]
 800d22c:	4313      	orrs	r3, r2
 800d22e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	681a      	ldr	r2, [r3, #0]
 800d236:	4ba5      	ldr	r3, [pc, #660]	; (800d4cc <UART_SetConfig+0x2c4>)
 800d238:	4013      	ands	r3, r2
 800d23a:	68fa      	ldr	r2, [r7, #12]
 800d23c:	6812      	ldr	r2, [r2, #0]
 800d23e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d240:	430b      	orrs	r3, r1
 800d242:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	685b      	ldr	r3, [r3, #4]
 800d24a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	68da      	ldr	r2, [r3, #12]
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	430a      	orrs	r2, r1
 800d258:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	699b      	ldr	r3, [r3, #24]
 800d25e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	4a9a      	ldr	r2, [pc, #616]	; (800d4d0 <UART_SetConfig+0x2c8>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d004      	beq.n	800d274 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	6a1b      	ldr	r3, [r3, #32]
 800d26e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d270:	4313      	orrs	r3, r2
 800d272:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	689b      	ldr	r3, [r3, #8]
 800d27a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d284:	430a      	orrs	r2, r1
 800d286:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	4a91      	ldr	r2, [pc, #580]	; (800d4d4 <UART_SetConfig+0x2cc>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d126      	bne.n	800d2e0 <UART_SetConfig+0xd8>
 800d292:	4b91      	ldr	r3, [pc, #580]	; (800d4d8 <UART_SetConfig+0x2d0>)
 800d294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d298:	f003 0303 	and.w	r3, r3, #3
 800d29c:	2b03      	cmp	r3, #3
 800d29e:	d81b      	bhi.n	800d2d8 <UART_SetConfig+0xd0>
 800d2a0:	a201      	add	r2, pc, #4	; (adr r2, 800d2a8 <UART_SetConfig+0xa0>)
 800d2a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2a6:	bf00      	nop
 800d2a8:	0800d2b9 	.word	0x0800d2b9
 800d2ac:	0800d2c9 	.word	0x0800d2c9
 800d2b0:	0800d2c1 	.word	0x0800d2c1
 800d2b4:	0800d2d1 	.word	0x0800d2d1
 800d2b8:	2301      	movs	r3, #1
 800d2ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d2be:	e0d6      	b.n	800d46e <UART_SetConfig+0x266>
 800d2c0:	2302      	movs	r3, #2
 800d2c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d2c6:	e0d2      	b.n	800d46e <UART_SetConfig+0x266>
 800d2c8:	2304      	movs	r3, #4
 800d2ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d2ce:	e0ce      	b.n	800d46e <UART_SetConfig+0x266>
 800d2d0:	2308      	movs	r3, #8
 800d2d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d2d6:	e0ca      	b.n	800d46e <UART_SetConfig+0x266>
 800d2d8:	2310      	movs	r3, #16
 800d2da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d2de:	e0c6      	b.n	800d46e <UART_SetConfig+0x266>
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	4a7d      	ldr	r2, [pc, #500]	; (800d4dc <UART_SetConfig+0x2d4>)
 800d2e6:	4293      	cmp	r3, r2
 800d2e8:	d138      	bne.n	800d35c <UART_SetConfig+0x154>
 800d2ea:	4b7b      	ldr	r3, [pc, #492]	; (800d4d8 <UART_SetConfig+0x2d0>)
 800d2ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2f0:	f003 030c 	and.w	r3, r3, #12
 800d2f4:	2b0c      	cmp	r3, #12
 800d2f6:	d82d      	bhi.n	800d354 <UART_SetConfig+0x14c>
 800d2f8:	a201      	add	r2, pc, #4	; (adr r2, 800d300 <UART_SetConfig+0xf8>)
 800d2fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2fe:	bf00      	nop
 800d300:	0800d335 	.word	0x0800d335
 800d304:	0800d355 	.word	0x0800d355
 800d308:	0800d355 	.word	0x0800d355
 800d30c:	0800d355 	.word	0x0800d355
 800d310:	0800d345 	.word	0x0800d345
 800d314:	0800d355 	.word	0x0800d355
 800d318:	0800d355 	.word	0x0800d355
 800d31c:	0800d355 	.word	0x0800d355
 800d320:	0800d33d 	.word	0x0800d33d
 800d324:	0800d355 	.word	0x0800d355
 800d328:	0800d355 	.word	0x0800d355
 800d32c:	0800d355 	.word	0x0800d355
 800d330:	0800d34d 	.word	0x0800d34d
 800d334:	2300      	movs	r3, #0
 800d336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d33a:	e098      	b.n	800d46e <UART_SetConfig+0x266>
 800d33c:	2302      	movs	r3, #2
 800d33e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d342:	e094      	b.n	800d46e <UART_SetConfig+0x266>
 800d344:	2304      	movs	r3, #4
 800d346:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d34a:	e090      	b.n	800d46e <UART_SetConfig+0x266>
 800d34c:	2308      	movs	r3, #8
 800d34e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d352:	e08c      	b.n	800d46e <UART_SetConfig+0x266>
 800d354:	2310      	movs	r3, #16
 800d356:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d35a:	e088      	b.n	800d46e <UART_SetConfig+0x266>
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4a5f      	ldr	r2, [pc, #380]	; (800d4e0 <UART_SetConfig+0x2d8>)
 800d362:	4293      	cmp	r3, r2
 800d364:	d125      	bne.n	800d3b2 <UART_SetConfig+0x1aa>
 800d366:	4b5c      	ldr	r3, [pc, #368]	; (800d4d8 <UART_SetConfig+0x2d0>)
 800d368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d36c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800d370:	2b30      	cmp	r3, #48	; 0x30
 800d372:	d016      	beq.n	800d3a2 <UART_SetConfig+0x19a>
 800d374:	2b30      	cmp	r3, #48	; 0x30
 800d376:	d818      	bhi.n	800d3aa <UART_SetConfig+0x1a2>
 800d378:	2b20      	cmp	r3, #32
 800d37a:	d00a      	beq.n	800d392 <UART_SetConfig+0x18a>
 800d37c:	2b20      	cmp	r3, #32
 800d37e:	d814      	bhi.n	800d3aa <UART_SetConfig+0x1a2>
 800d380:	2b00      	cmp	r3, #0
 800d382:	d002      	beq.n	800d38a <UART_SetConfig+0x182>
 800d384:	2b10      	cmp	r3, #16
 800d386:	d008      	beq.n	800d39a <UART_SetConfig+0x192>
 800d388:	e00f      	b.n	800d3aa <UART_SetConfig+0x1a2>
 800d38a:	2300      	movs	r3, #0
 800d38c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d390:	e06d      	b.n	800d46e <UART_SetConfig+0x266>
 800d392:	2302      	movs	r3, #2
 800d394:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d398:	e069      	b.n	800d46e <UART_SetConfig+0x266>
 800d39a:	2304      	movs	r3, #4
 800d39c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d3a0:	e065      	b.n	800d46e <UART_SetConfig+0x266>
 800d3a2:	2308      	movs	r3, #8
 800d3a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d3a8:	e061      	b.n	800d46e <UART_SetConfig+0x266>
 800d3aa:	2310      	movs	r3, #16
 800d3ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d3b0:	e05d      	b.n	800d46e <UART_SetConfig+0x266>
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	4a4b      	ldr	r2, [pc, #300]	; (800d4e4 <UART_SetConfig+0x2dc>)
 800d3b8:	4293      	cmp	r3, r2
 800d3ba:	d125      	bne.n	800d408 <UART_SetConfig+0x200>
 800d3bc:	4b46      	ldr	r3, [pc, #280]	; (800d4d8 <UART_SetConfig+0x2d0>)
 800d3be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800d3c6:	2bc0      	cmp	r3, #192	; 0xc0
 800d3c8:	d016      	beq.n	800d3f8 <UART_SetConfig+0x1f0>
 800d3ca:	2bc0      	cmp	r3, #192	; 0xc0
 800d3cc:	d818      	bhi.n	800d400 <UART_SetConfig+0x1f8>
 800d3ce:	2b80      	cmp	r3, #128	; 0x80
 800d3d0:	d00a      	beq.n	800d3e8 <UART_SetConfig+0x1e0>
 800d3d2:	2b80      	cmp	r3, #128	; 0x80
 800d3d4:	d814      	bhi.n	800d400 <UART_SetConfig+0x1f8>
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d002      	beq.n	800d3e0 <UART_SetConfig+0x1d8>
 800d3da:	2b40      	cmp	r3, #64	; 0x40
 800d3dc:	d008      	beq.n	800d3f0 <UART_SetConfig+0x1e8>
 800d3de:	e00f      	b.n	800d400 <UART_SetConfig+0x1f8>
 800d3e0:	2300      	movs	r3, #0
 800d3e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d3e6:	e042      	b.n	800d46e <UART_SetConfig+0x266>
 800d3e8:	2302      	movs	r3, #2
 800d3ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d3ee:	e03e      	b.n	800d46e <UART_SetConfig+0x266>
 800d3f0:	2304      	movs	r3, #4
 800d3f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d3f6:	e03a      	b.n	800d46e <UART_SetConfig+0x266>
 800d3f8:	2308      	movs	r3, #8
 800d3fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d3fe:	e036      	b.n	800d46e <UART_SetConfig+0x266>
 800d400:	2310      	movs	r3, #16
 800d402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d406:	e032      	b.n	800d46e <UART_SetConfig+0x266>
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	4a30      	ldr	r2, [pc, #192]	; (800d4d0 <UART_SetConfig+0x2c8>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d12a      	bne.n	800d468 <UART_SetConfig+0x260>
 800d412:	4b31      	ldr	r3, [pc, #196]	; (800d4d8 <UART_SetConfig+0x2d0>)
 800d414:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d418:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800d41c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d420:	d01a      	beq.n	800d458 <UART_SetConfig+0x250>
 800d422:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d426:	d81b      	bhi.n	800d460 <UART_SetConfig+0x258>
 800d428:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d42c:	d00c      	beq.n	800d448 <UART_SetConfig+0x240>
 800d42e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d432:	d815      	bhi.n	800d460 <UART_SetConfig+0x258>
 800d434:	2b00      	cmp	r3, #0
 800d436:	d003      	beq.n	800d440 <UART_SetConfig+0x238>
 800d438:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d43c:	d008      	beq.n	800d450 <UART_SetConfig+0x248>
 800d43e:	e00f      	b.n	800d460 <UART_SetConfig+0x258>
 800d440:	2300      	movs	r3, #0
 800d442:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d446:	e012      	b.n	800d46e <UART_SetConfig+0x266>
 800d448:	2302      	movs	r3, #2
 800d44a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d44e:	e00e      	b.n	800d46e <UART_SetConfig+0x266>
 800d450:	2304      	movs	r3, #4
 800d452:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d456:	e00a      	b.n	800d46e <UART_SetConfig+0x266>
 800d458:	2308      	movs	r3, #8
 800d45a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d45e:	e006      	b.n	800d46e <UART_SetConfig+0x266>
 800d460:	2310      	movs	r3, #16
 800d462:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d466:	e002      	b.n	800d46e <UART_SetConfig+0x266>
 800d468:	2310      	movs	r3, #16
 800d46a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	4a17      	ldr	r2, [pc, #92]	; (800d4d0 <UART_SetConfig+0x2c8>)
 800d474:	4293      	cmp	r3, r2
 800d476:	f040 808b 	bne.w	800d590 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d47a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d47e:	2b08      	cmp	r3, #8
 800d480:	d834      	bhi.n	800d4ec <UART_SetConfig+0x2e4>
 800d482:	a201      	add	r2, pc, #4	; (adr r2, 800d488 <UART_SetConfig+0x280>)
 800d484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d488:	0800d4ad 	.word	0x0800d4ad
 800d48c:	0800d4ed 	.word	0x0800d4ed
 800d490:	0800d4b5 	.word	0x0800d4b5
 800d494:	0800d4ed 	.word	0x0800d4ed
 800d498:	0800d4bb 	.word	0x0800d4bb
 800d49c:	0800d4ed 	.word	0x0800d4ed
 800d4a0:	0800d4ed 	.word	0x0800d4ed
 800d4a4:	0800d4ed 	.word	0x0800d4ed
 800d4a8:	0800d4c3 	.word	0x0800d4c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d4ac:	f7fc fd26 	bl	8009efc <HAL_RCC_GetPCLK1Freq>
 800d4b0:	61f8      	str	r0, [r7, #28]
        break;
 800d4b2:	e021      	b.n	800d4f8 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d4b4:	4b0c      	ldr	r3, [pc, #48]	; (800d4e8 <UART_SetConfig+0x2e0>)
 800d4b6:	61fb      	str	r3, [r7, #28]
        break;
 800d4b8:	e01e      	b.n	800d4f8 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d4ba:	f7fc fc87 	bl	8009dcc <HAL_RCC_GetSysClockFreq>
 800d4be:	61f8      	str	r0, [r7, #28]
        break;
 800d4c0:	e01a      	b.n	800d4f8 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d4c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d4c6:	61fb      	str	r3, [r7, #28]
        break;
 800d4c8:	e016      	b.n	800d4f8 <UART_SetConfig+0x2f0>
 800d4ca:	bf00      	nop
 800d4cc:	efff69f3 	.word	0xefff69f3
 800d4d0:	40008000 	.word	0x40008000
 800d4d4:	40013800 	.word	0x40013800
 800d4d8:	40021000 	.word	0x40021000
 800d4dc:	40004400 	.word	0x40004400
 800d4e0:	40004800 	.word	0x40004800
 800d4e4:	40004c00 	.word	0x40004c00
 800d4e8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d4f0:	2301      	movs	r3, #1
 800d4f2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d4f6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d4f8:	69fb      	ldr	r3, [r7, #28]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	f000 80fa 	beq.w	800d6f4 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	685a      	ldr	r2, [r3, #4]
 800d504:	4613      	mov	r3, r2
 800d506:	005b      	lsls	r3, r3, #1
 800d508:	4413      	add	r3, r2
 800d50a:	69fa      	ldr	r2, [r7, #28]
 800d50c:	429a      	cmp	r2, r3
 800d50e:	d305      	bcc.n	800d51c <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	685b      	ldr	r3, [r3, #4]
 800d514:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d516:	69fa      	ldr	r2, [r7, #28]
 800d518:	429a      	cmp	r2, r3
 800d51a:	d903      	bls.n	800d524 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800d51c:	2301      	movs	r3, #1
 800d51e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d522:	e0e7      	b.n	800d6f4 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800d524:	69fb      	ldr	r3, [r7, #28]
 800d526:	2200      	movs	r2, #0
 800d528:	461c      	mov	r4, r3
 800d52a:	4615      	mov	r5, r2
 800d52c:	f04f 0200 	mov.w	r2, #0
 800d530:	f04f 0300 	mov.w	r3, #0
 800d534:	022b      	lsls	r3, r5, #8
 800d536:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800d53a:	0222      	lsls	r2, r4, #8
 800d53c:	68f9      	ldr	r1, [r7, #12]
 800d53e:	6849      	ldr	r1, [r1, #4]
 800d540:	0849      	lsrs	r1, r1, #1
 800d542:	2000      	movs	r0, #0
 800d544:	4688      	mov	r8, r1
 800d546:	4681      	mov	r9, r0
 800d548:	eb12 0a08 	adds.w	sl, r2, r8
 800d54c:	eb43 0b09 	adc.w	fp, r3, r9
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	685b      	ldr	r3, [r3, #4]
 800d554:	2200      	movs	r2, #0
 800d556:	603b      	str	r3, [r7, #0]
 800d558:	607a      	str	r2, [r7, #4]
 800d55a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d55e:	4650      	mov	r0, sl
 800d560:	4659      	mov	r1, fp
 800d562:	f7f3 fb79 	bl	8000c58 <__aeabi_uldivmod>
 800d566:	4602      	mov	r2, r0
 800d568:	460b      	mov	r3, r1
 800d56a:	4613      	mov	r3, r2
 800d56c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d56e:	69bb      	ldr	r3, [r7, #24]
 800d570:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d574:	d308      	bcc.n	800d588 <UART_SetConfig+0x380>
 800d576:	69bb      	ldr	r3, [r7, #24]
 800d578:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d57c:	d204      	bcs.n	800d588 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	69ba      	ldr	r2, [r7, #24]
 800d584:	60da      	str	r2, [r3, #12]
 800d586:	e0b5      	b.n	800d6f4 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 800d588:	2301      	movs	r3, #1
 800d58a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d58e:	e0b1      	b.n	800d6f4 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	69db      	ldr	r3, [r3, #28]
 800d594:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d598:	d15d      	bne.n	800d656 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 800d59a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d59e:	2b08      	cmp	r3, #8
 800d5a0:	d827      	bhi.n	800d5f2 <UART_SetConfig+0x3ea>
 800d5a2:	a201      	add	r2, pc, #4	; (adr r2, 800d5a8 <UART_SetConfig+0x3a0>)
 800d5a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5a8:	0800d5cd 	.word	0x0800d5cd
 800d5ac:	0800d5d5 	.word	0x0800d5d5
 800d5b0:	0800d5dd 	.word	0x0800d5dd
 800d5b4:	0800d5f3 	.word	0x0800d5f3
 800d5b8:	0800d5e3 	.word	0x0800d5e3
 800d5bc:	0800d5f3 	.word	0x0800d5f3
 800d5c0:	0800d5f3 	.word	0x0800d5f3
 800d5c4:	0800d5f3 	.word	0x0800d5f3
 800d5c8:	0800d5eb 	.word	0x0800d5eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d5cc:	f7fc fc96 	bl	8009efc <HAL_RCC_GetPCLK1Freq>
 800d5d0:	61f8      	str	r0, [r7, #28]
        break;
 800d5d2:	e014      	b.n	800d5fe <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d5d4:	f7fc fca8 	bl	8009f28 <HAL_RCC_GetPCLK2Freq>
 800d5d8:	61f8      	str	r0, [r7, #28]
        break;
 800d5da:	e010      	b.n	800d5fe <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d5dc:	4b4c      	ldr	r3, [pc, #304]	; (800d710 <UART_SetConfig+0x508>)
 800d5de:	61fb      	str	r3, [r7, #28]
        break;
 800d5e0:	e00d      	b.n	800d5fe <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d5e2:	f7fc fbf3 	bl	8009dcc <HAL_RCC_GetSysClockFreq>
 800d5e6:	61f8      	str	r0, [r7, #28]
        break;
 800d5e8:	e009      	b.n	800d5fe <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d5ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d5ee:	61fb      	str	r3, [r7, #28]
        break;
 800d5f0:	e005      	b.n	800d5fe <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d5fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d5fe:	69fb      	ldr	r3, [r7, #28]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d077      	beq.n	800d6f4 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d604:	69fb      	ldr	r3, [r7, #28]
 800d606:	005a      	lsls	r2, r3, #1
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	685b      	ldr	r3, [r3, #4]
 800d60c:	085b      	lsrs	r3, r3, #1
 800d60e:	441a      	add	r2, r3
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	685b      	ldr	r3, [r3, #4]
 800d614:	fbb2 f3f3 	udiv	r3, r2, r3
 800d618:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d61a:	69bb      	ldr	r3, [r7, #24]
 800d61c:	2b0f      	cmp	r3, #15
 800d61e:	d916      	bls.n	800d64e <UART_SetConfig+0x446>
 800d620:	69bb      	ldr	r3, [r7, #24]
 800d622:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d626:	d212      	bcs.n	800d64e <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d628:	69bb      	ldr	r3, [r7, #24]
 800d62a:	b29b      	uxth	r3, r3
 800d62c:	f023 030f 	bic.w	r3, r3, #15
 800d630:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d632:	69bb      	ldr	r3, [r7, #24]
 800d634:	085b      	lsrs	r3, r3, #1
 800d636:	b29b      	uxth	r3, r3
 800d638:	f003 0307 	and.w	r3, r3, #7
 800d63c:	b29a      	uxth	r2, r3
 800d63e:	8afb      	ldrh	r3, [r7, #22]
 800d640:	4313      	orrs	r3, r2
 800d642:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	8afa      	ldrh	r2, [r7, #22]
 800d64a:	60da      	str	r2, [r3, #12]
 800d64c:	e052      	b.n	800d6f4 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800d64e:	2301      	movs	r3, #1
 800d650:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d654:	e04e      	b.n	800d6f4 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d656:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d65a:	2b08      	cmp	r3, #8
 800d65c:	d827      	bhi.n	800d6ae <UART_SetConfig+0x4a6>
 800d65e:	a201      	add	r2, pc, #4	; (adr r2, 800d664 <UART_SetConfig+0x45c>)
 800d660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d664:	0800d689 	.word	0x0800d689
 800d668:	0800d691 	.word	0x0800d691
 800d66c:	0800d699 	.word	0x0800d699
 800d670:	0800d6af 	.word	0x0800d6af
 800d674:	0800d69f 	.word	0x0800d69f
 800d678:	0800d6af 	.word	0x0800d6af
 800d67c:	0800d6af 	.word	0x0800d6af
 800d680:	0800d6af 	.word	0x0800d6af
 800d684:	0800d6a7 	.word	0x0800d6a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d688:	f7fc fc38 	bl	8009efc <HAL_RCC_GetPCLK1Freq>
 800d68c:	61f8      	str	r0, [r7, #28]
        break;
 800d68e:	e014      	b.n	800d6ba <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d690:	f7fc fc4a 	bl	8009f28 <HAL_RCC_GetPCLK2Freq>
 800d694:	61f8      	str	r0, [r7, #28]
        break;
 800d696:	e010      	b.n	800d6ba <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d698:	4b1d      	ldr	r3, [pc, #116]	; (800d710 <UART_SetConfig+0x508>)
 800d69a:	61fb      	str	r3, [r7, #28]
        break;
 800d69c:	e00d      	b.n	800d6ba <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d69e:	f7fc fb95 	bl	8009dcc <HAL_RCC_GetSysClockFreq>
 800d6a2:	61f8      	str	r0, [r7, #28]
        break;
 800d6a4:	e009      	b.n	800d6ba <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d6a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d6aa:	61fb      	str	r3, [r7, #28]
        break;
 800d6ac:	e005      	b.n	800d6ba <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d6b8:	bf00      	nop
    }

    if (pclk != 0U)
 800d6ba:	69fb      	ldr	r3, [r7, #28]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d019      	beq.n	800d6f4 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	685b      	ldr	r3, [r3, #4]
 800d6c4:	085a      	lsrs	r2, r3, #1
 800d6c6:	69fb      	ldr	r3, [r7, #28]
 800d6c8:	441a      	add	r2, r3
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	685b      	ldr	r3, [r3, #4]
 800d6ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800d6d2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d6d4:	69bb      	ldr	r3, [r7, #24]
 800d6d6:	2b0f      	cmp	r3, #15
 800d6d8:	d909      	bls.n	800d6ee <UART_SetConfig+0x4e6>
 800d6da:	69bb      	ldr	r3, [r7, #24]
 800d6dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d6e0:	d205      	bcs.n	800d6ee <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d6e2:	69bb      	ldr	r3, [r7, #24]
 800d6e4:	b29a      	uxth	r2, r3
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	60da      	str	r2, [r3, #12]
 800d6ec:	e002      	b.n	800d6f4 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800d700:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800d704:	4618      	mov	r0, r3
 800d706:	3728      	adds	r7, #40	; 0x28
 800d708:	46bd      	mov	sp, r7
 800d70a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d70e:	bf00      	nop
 800d710:	00f42400 	.word	0x00f42400

0800d714 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d714:	b480      	push	{r7}
 800d716:	b083      	sub	sp, #12
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d720:	f003 0301 	and.w	r3, r3, #1
 800d724:	2b00      	cmp	r3, #0
 800d726:	d00a      	beq.n	800d73e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	685b      	ldr	r3, [r3, #4]
 800d72e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	430a      	orrs	r2, r1
 800d73c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d742:	f003 0302 	and.w	r3, r3, #2
 800d746:	2b00      	cmp	r3, #0
 800d748:	d00a      	beq.n	800d760 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	685b      	ldr	r3, [r3, #4]
 800d750:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	430a      	orrs	r2, r1
 800d75e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d764:	f003 0304 	and.w	r3, r3, #4
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d00a      	beq.n	800d782 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	685b      	ldr	r3, [r3, #4]
 800d772:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	430a      	orrs	r2, r1
 800d780:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d786:	f003 0308 	and.w	r3, r3, #8
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00a      	beq.n	800d7a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	685b      	ldr	r3, [r3, #4]
 800d794:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	430a      	orrs	r2, r1
 800d7a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7a8:	f003 0310 	and.w	r3, r3, #16
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d00a      	beq.n	800d7c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	689b      	ldr	r3, [r3, #8]
 800d7b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	430a      	orrs	r2, r1
 800d7c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7ca:	f003 0320 	and.w	r3, r3, #32
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d00a      	beq.n	800d7e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	689b      	ldr	r3, [r3, #8]
 800d7d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	430a      	orrs	r2, r1
 800d7e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d01a      	beq.n	800d82a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	685b      	ldr	r3, [r3, #4]
 800d7fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	430a      	orrs	r2, r1
 800d808:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d80e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d812:	d10a      	bne.n	800d82a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	685b      	ldr	r3, [r3, #4]
 800d81a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	430a      	orrs	r2, r1
 800d828:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d82e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d832:	2b00      	cmp	r3, #0
 800d834:	d00a      	beq.n	800d84c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	685b      	ldr	r3, [r3, #4]
 800d83c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	430a      	orrs	r2, r1
 800d84a:	605a      	str	r2, [r3, #4]
  }
}
 800d84c:	bf00      	nop
 800d84e:	370c      	adds	r7, #12
 800d850:	46bd      	mov	sp, r7
 800d852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d856:	4770      	bx	lr

0800d858 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b086      	sub	sp, #24
 800d85c:	af02      	add	r7, sp, #8
 800d85e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	2200      	movs	r2, #0
 800d864:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d868:	f7f9 fe48 	bl	80074fc <HAL_GetTick>
 800d86c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	f003 0308 	and.w	r3, r3, #8
 800d878:	2b08      	cmp	r3, #8
 800d87a:	d10e      	bne.n	800d89a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d87c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d880:	9300      	str	r3, [sp, #0]
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2200      	movs	r2, #0
 800d886:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d88a:	6878      	ldr	r0, [r7, #4]
 800d88c:	f000 f82d 	bl	800d8ea <UART_WaitOnFlagUntilTimeout>
 800d890:	4603      	mov	r3, r0
 800d892:	2b00      	cmp	r3, #0
 800d894:	d001      	beq.n	800d89a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d896:	2303      	movs	r3, #3
 800d898:	e023      	b.n	800d8e2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	f003 0304 	and.w	r3, r3, #4
 800d8a4:	2b04      	cmp	r3, #4
 800d8a6:	d10e      	bne.n	800d8c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d8a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d8ac:	9300      	str	r3, [sp, #0]
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d8b6:	6878      	ldr	r0, [r7, #4]
 800d8b8:	f000 f817 	bl	800d8ea <UART_WaitOnFlagUntilTimeout>
 800d8bc:	4603      	mov	r3, r0
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d001      	beq.n	800d8c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d8c2:	2303      	movs	r3, #3
 800d8c4:	e00d      	b.n	800d8e2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	2220      	movs	r2, #32
 800d8ca:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2220      	movs	r2, #32
 800d8d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	2200      	movs	r2, #0
 800d8dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800d8e0:	2300      	movs	r3, #0
}
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	3710      	adds	r7, #16
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	bd80      	pop	{r7, pc}

0800d8ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d8ea:	b580      	push	{r7, lr}
 800d8ec:	b09c      	sub	sp, #112	; 0x70
 800d8ee:	af00      	add	r7, sp, #0
 800d8f0:	60f8      	str	r0, [r7, #12]
 800d8f2:	60b9      	str	r1, [r7, #8]
 800d8f4:	603b      	str	r3, [r7, #0]
 800d8f6:	4613      	mov	r3, r2
 800d8f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d8fa:	e0a5      	b.n	800da48 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d8fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d8fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d902:	f000 80a1 	beq.w	800da48 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d906:	f7f9 fdf9 	bl	80074fc <HAL_GetTick>
 800d90a:	4602      	mov	r2, r0
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	1ad3      	subs	r3, r2, r3
 800d910:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d912:	429a      	cmp	r2, r3
 800d914:	d302      	bcc.n	800d91c <UART_WaitOnFlagUntilTimeout+0x32>
 800d916:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d13e      	bne.n	800d99a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d922:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d924:	e853 3f00 	ldrex	r3, [r3]
 800d928:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d92a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d92c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d930:	667b      	str	r3, [r7, #100]	; 0x64
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	461a      	mov	r2, r3
 800d938:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d93a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d93c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d93e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d940:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d942:	e841 2300 	strex	r3, r2, [r1]
 800d946:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800d948:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d1e6      	bne.n	800d91c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	3308      	adds	r3, #8
 800d954:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d956:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d958:	e853 3f00 	ldrex	r3, [r3]
 800d95c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d95e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d960:	f023 0301 	bic.w	r3, r3, #1
 800d964:	663b      	str	r3, [r7, #96]	; 0x60
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	3308      	adds	r3, #8
 800d96c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d96e:	64ba      	str	r2, [r7, #72]	; 0x48
 800d970:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d972:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d974:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d976:	e841 2300 	strex	r3, r2, [r1]
 800d97a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800d97c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d1e5      	bne.n	800d94e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	2220      	movs	r2, #32
 800d986:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	2220      	movs	r2, #32
 800d98c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	2200      	movs	r2, #0
 800d992:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800d996:	2303      	movs	r3, #3
 800d998:	e067      	b.n	800da6a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	f003 0304 	and.w	r3, r3, #4
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d04f      	beq.n	800da48 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	69db      	ldr	r3, [r3, #28]
 800d9ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d9b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d9b6:	d147      	bne.n	800da48 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d9c0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9ca:	e853 3f00 	ldrex	r3, [r3]
 800d9ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d9d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	461a      	mov	r2, r3
 800d9de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d9e0:	637b      	str	r3, [r7, #52]	; 0x34
 800d9e2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d9e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d9e8:	e841 2300 	strex	r3, r2, [r1]
 800d9ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d9ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d1e6      	bne.n	800d9c2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	3308      	adds	r3, #8
 800d9fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9fc:	697b      	ldr	r3, [r7, #20]
 800d9fe:	e853 3f00 	ldrex	r3, [r3]
 800da02:	613b      	str	r3, [r7, #16]
   return(result);
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	f023 0301 	bic.w	r3, r3, #1
 800da0a:	66bb      	str	r3, [r7, #104]	; 0x68
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	3308      	adds	r3, #8
 800da12:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800da14:	623a      	str	r2, [r7, #32]
 800da16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da18:	69f9      	ldr	r1, [r7, #28]
 800da1a:	6a3a      	ldr	r2, [r7, #32]
 800da1c:	e841 2300 	strex	r3, r2, [r1]
 800da20:	61bb      	str	r3, [r7, #24]
   return(result);
 800da22:	69bb      	ldr	r3, [r7, #24]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d1e5      	bne.n	800d9f4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	2220      	movs	r2, #32
 800da2c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	2220      	movs	r2, #32
 800da32:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	2220      	movs	r2, #32
 800da38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	2200      	movs	r2, #0
 800da40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800da44:	2303      	movs	r3, #3
 800da46:	e010      	b.n	800da6a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	69da      	ldr	r2, [r3, #28]
 800da4e:	68bb      	ldr	r3, [r7, #8]
 800da50:	4013      	ands	r3, r2
 800da52:	68ba      	ldr	r2, [r7, #8]
 800da54:	429a      	cmp	r2, r3
 800da56:	bf0c      	ite	eq
 800da58:	2301      	moveq	r3, #1
 800da5a:	2300      	movne	r3, #0
 800da5c:	b2db      	uxtb	r3, r3
 800da5e:	461a      	mov	r2, r3
 800da60:	79fb      	ldrb	r3, [r7, #7]
 800da62:	429a      	cmp	r2, r3
 800da64:	f43f af4a 	beq.w	800d8fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800da68:	2300      	movs	r3, #0
}
 800da6a:	4618      	mov	r0, r3
 800da6c:	3770      	adds	r7, #112	; 0x70
 800da6e:	46bd      	mov	sp, r7
 800da70:	bd80      	pop	{r7, pc}
	...

0800da74 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800da74:	b480      	push	{r7}
 800da76:	b097      	sub	sp, #92	; 0x5c
 800da78:	af00      	add	r7, sp, #0
 800da7a:	60f8      	str	r0, [r7, #12]
 800da7c:	60b9      	str	r1, [r7, #8]
 800da7e:	4613      	mov	r3, r2
 800da80:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	68ba      	ldr	r2, [r7, #8]
 800da86:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	88fa      	ldrh	r2, [r7, #6]
 800da8c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	88fa      	ldrh	r2, [r7, #6]
 800da94:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	2200      	movs	r2, #0
 800da9c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	689b      	ldr	r3, [r3, #8]
 800daa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800daa6:	d10e      	bne.n	800dac6 <UART_Start_Receive_IT+0x52>
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	691b      	ldr	r3, [r3, #16]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d105      	bne.n	800dabc <UART_Start_Receive_IT+0x48>
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	f240 12ff 	movw	r2, #511	; 0x1ff
 800dab6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800daba:	e02d      	b.n	800db18 <UART_Start_Receive_IT+0xa4>
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	22ff      	movs	r2, #255	; 0xff
 800dac0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800dac4:	e028      	b.n	800db18 <UART_Start_Receive_IT+0xa4>
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	689b      	ldr	r3, [r3, #8]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d10d      	bne.n	800daea <UART_Start_Receive_IT+0x76>
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	691b      	ldr	r3, [r3, #16]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d104      	bne.n	800dae0 <UART_Start_Receive_IT+0x6c>
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	22ff      	movs	r2, #255	; 0xff
 800dada:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800dade:	e01b      	b.n	800db18 <UART_Start_Receive_IT+0xa4>
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	227f      	movs	r2, #127	; 0x7f
 800dae4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800dae8:	e016      	b.n	800db18 <UART_Start_Receive_IT+0xa4>
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	689b      	ldr	r3, [r3, #8]
 800daee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800daf2:	d10d      	bne.n	800db10 <UART_Start_Receive_IT+0x9c>
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	691b      	ldr	r3, [r3, #16]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d104      	bne.n	800db06 <UART_Start_Receive_IT+0x92>
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	227f      	movs	r2, #127	; 0x7f
 800db00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800db04:	e008      	b.n	800db18 <UART_Start_Receive_IT+0xa4>
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	223f      	movs	r2, #63	; 0x3f
 800db0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800db0e:	e003      	b.n	800db18 <UART_Start_Receive_IT+0xa4>
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	2200      	movs	r2, #0
 800db14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	2200      	movs	r2, #0
 800db1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	2222      	movs	r2, #34	; 0x22
 800db24:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	3308      	adds	r3, #8
 800db2c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db30:	e853 3f00 	ldrex	r3, [r3]
 800db34:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800db36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db38:	f043 0301 	orr.w	r3, r3, #1
 800db3c:	657b      	str	r3, [r7, #84]	; 0x54
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	3308      	adds	r3, #8
 800db44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800db46:	64ba      	str	r2, [r7, #72]	; 0x48
 800db48:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db4a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800db4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800db4e:	e841 2300 	strex	r3, r2, [r1]
 800db52:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800db54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db56:	2b00      	cmp	r3, #0
 800db58:	d1e5      	bne.n	800db26 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	689b      	ldr	r3, [r3, #8]
 800db5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800db62:	d107      	bne.n	800db74 <UART_Start_Receive_IT+0x100>
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	691b      	ldr	r3, [r3, #16]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d103      	bne.n	800db74 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	4a24      	ldr	r2, [pc, #144]	; (800dc00 <UART_Start_Receive_IT+0x18c>)
 800db70:	665a      	str	r2, [r3, #100]	; 0x64
 800db72:	e002      	b.n	800db7a <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	4a23      	ldr	r2, [pc, #140]	; (800dc04 <UART_Start_Receive_IT+0x190>)
 800db78:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	2200      	movs	r2, #0
 800db7e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	691b      	ldr	r3, [r3, #16]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d019      	beq.n	800dbbe <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db92:	e853 3f00 	ldrex	r3, [r3]
 800db96:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800db98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db9a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800db9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	461a      	mov	r2, r3
 800dba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dba8:	637b      	str	r3, [r7, #52]	; 0x34
 800dbaa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800dbae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dbb0:	e841 2300 	strex	r3, r2, [r1]
 800dbb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800dbb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d1e6      	bne.n	800db8a <UART_Start_Receive_IT+0x116>
 800dbbc:	e018      	b.n	800dbf0 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbc4:	697b      	ldr	r3, [r7, #20]
 800dbc6:	e853 3f00 	ldrex	r3, [r3]
 800dbca:	613b      	str	r3, [r7, #16]
   return(result);
 800dbcc:	693b      	ldr	r3, [r7, #16]
 800dbce:	f043 0320 	orr.w	r3, r3, #32
 800dbd2:	653b      	str	r3, [r7, #80]	; 0x50
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	461a      	mov	r2, r3
 800dbda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dbdc:	623b      	str	r3, [r7, #32]
 800dbde:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbe0:	69f9      	ldr	r1, [r7, #28]
 800dbe2:	6a3a      	ldr	r2, [r7, #32]
 800dbe4:	e841 2300 	strex	r3, r2, [r1]
 800dbe8:	61bb      	str	r3, [r7, #24]
   return(result);
 800dbea:	69bb      	ldr	r3, [r7, #24]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d1e6      	bne.n	800dbbe <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800dbf0:	2300      	movs	r3, #0
}
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	375c      	adds	r7, #92	; 0x5c
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfc:	4770      	bx	lr
 800dbfe:	bf00      	nop
 800dc00:	0800e027 	.word	0x0800e027
 800dc04:	0800dec7 	.word	0x0800dec7

0800dc08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b095      	sub	sp, #84	; 0x54
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc18:	e853 3f00 	ldrex	r3, [r3]
 800dc1c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800dc1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc20:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800dc24:	64fb      	str	r3, [r7, #76]	; 0x4c
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	461a      	mov	r2, r3
 800dc2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc2e:	643b      	str	r3, [r7, #64]	; 0x40
 800dc30:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc32:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800dc34:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dc36:	e841 2300 	strex	r3, r2, [r1]
 800dc3a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800dc3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d1e6      	bne.n	800dc10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	3308      	adds	r3, #8
 800dc48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc4a:	6a3b      	ldr	r3, [r7, #32]
 800dc4c:	e853 3f00 	ldrex	r3, [r3]
 800dc50:	61fb      	str	r3, [r7, #28]
   return(result);
 800dc52:	69fb      	ldr	r3, [r7, #28]
 800dc54:	f023 0301 	bic.w	r3, r3, #1
 800dc58:	64bb      	str	r3, [r7, #72]	; 0x48
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	3308      	adds	r3, #8
 800dc60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dc62:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dc64:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc66:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800dc68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dc6a:	e841 2300 	strex	r3, r2, [r1]
 800dc6e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800dc70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d1e5      	bne.n	800dc42 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dc7a:	2b01      	cmp	r3, #1
 800dc7c:	d118      	bne.n	800dcb0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	e853 3f00 	ldrex	r3, [r3]
 800dc8a:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc8c:	68bb      	ldr	r3, [r7, #8]
 800dc8e:	f023 0310 	bic.w	r3, r3, #16
 800dc92:	647b      	str	r3, [r7, #68]	; 0x44
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	461a      	mov	r2, r3
 800dc9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dc9c:	61bb      	str	r3, [r7, #24]
 800dc9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dca0:	6979      	ldr	r1, [r7, #20]
 800dca2:	69ba      	ldr	r2, [r7, #24]
 800dca4:	e841 2300 	strex	r3, r2, [r1]
 800dca8:	613b      	str	r3, [r7, #16]
   return(result);
 800dcaa:	693b      	ldr	r3, [r7, #16]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d1e6      	bne.n	800dc7e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	2220      	movs	r2, #32
 800dcb4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	2200      	movs	r2, #0
 800dcba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	665a      	str	r2, [r3, #100]	; 0x64
}
 800dcc2:	bf00      	nop
 800dcc4:	3754      	adds	r7, #84	; 0x54
 800dcc6:	46bd      	mov	sp, r7
 800dcc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dccc:	4770      	bx	lr

0800dcce <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dcce:	b580      	push	{r7, lr}
 800dcd0:	b084      	sub	sp, #16
 800dcd2:	af00      	add	r7, sp, #0
 800dcd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcda:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	2200      	movs	r2, #0
 800dce0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	2200      	movs	r2, #0
 800dce8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dcec:	68f8      	ldr	r0, [r7, #12]
 800dcee:	f7f3 fe1f 	bl	8001930 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dcf2:	bf00      	nop
 800dcf4:	3710      	adds	r7, #16
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	bd80      	pop	{r7, pc}

0800dcfa <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800dcfa:	b480      	push	{r7}
 800dcfc:	b08f      	sub	sp, #60	; 0x3c
 800dcfe:	af00      	add	r7, sp, #0
 800dd00:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dd06:	2b21      	cmp	r3, #33	; 0x21
 800dd08:	d14d      	bne.n	800dda6 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800dd10:	b29b      	uxth	r3, r3
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d132      	bne.n	800dd7c <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd1c:	6a3b      	ldr	r3, [r7, #32]
 800dd1e:	e853 3f00 	ldrex	r3, [r3]
 800dd22:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd24:	69fb      	ldr	r3, [r7, #28]
 800dd26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dd2a:	637b      	str	r3, [r7, #52]	; 0x34
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	461a      	mov	r2, r3
 800dd32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd34:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dd36:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800dd3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dd3c:	e841 2300 	strex	r3, r2, [r1]
 800dd40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800dd42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d1e6      	bne.n	800dd16 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	e853 3f00 	ldrex	r3, [r3]
 800dd54:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd56:	68bb      	ldr	r3, [r7, #8]
 800dd58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd5c:	633b      	str	r3, [r7, #48]	; 0x30
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	461a      	mov	r2, r3
 800dd64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd66:	61bb      	str	r3, [r7, #24]
 800dd68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd6a:	6979      	ldr	r1, [r7, #20]
 800dd6c:	69ba      	ldr	r2, [r7, #24]
 800dd6e:	e841 2300 	strex	r3, r2, [r1]
 800dd72:	613b      	str	r3, [r7, #16]
   return(result);
 800dd74:	693b      	ldr	r3, [r7, #16]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d1e6      	bne.n	800dd48 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800dd7a:	e014      	b.n	800dda6 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd80:	781a      	ldrb	r2, [r3, #0]
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	b292      	uxth	r2, r2
 800dd88:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd8e:	1c5a      	adds	r2, r3, #1
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800dd9a:	b29b      	uxth	r3, r3
 800dd9c:	3b01      	subs	r3, #1
 800dd9e:	b29a      	uxth	r2, r3
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800dda6:	bf00      	nop
 800dda8:	373c      	adds	r7, #60	; 0x3c
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb0:	4770      	bx	lr

0800ddb2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ddb2:	b480      	push	{r7}
 800ddb4:	b091      	sub	sp, #68	; 0x44
 800ddb6:	af00      	add	r7, sp, #0
 800ddb8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ddbe:	2b21      	cmp	r3, #33	; 0x21
 800ddc0:	d151      	bne.n	800de66 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ddc8:	b29b      	uxth	r3, r3
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d132      	bne.n	800de34 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddd6:	e853 3f00 	ldrex	r3, [r3]
 800ddda:	623b      	str	r3, [r7, #32]
   return(result);
 800dddc:	6a3b      	ldr	r3, [r7, #32]
 800ddde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dde2:	63bb      	str	r3, [r7, #56]	; 0x38
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	461a      	mov	r2, r3
 800ddea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddec:	633b      	str	r3, [r7, #48]	; 0x30
 800ddee:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddf0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ddf2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ddf4:	e841 2300 	strex	r3, r2, [r1]
 800ddf8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ddfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d1e6      	bne.n	800ddce <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de06:	693b      	ldr	r3, [r7, #16]
 800de08:	e853 3f00 	ldrex	r3, [r3]
 800de0c:	60fb      	str	r3, [r7, #12]
   return(result);
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de14:	637b      	str	r3, [r7, #52]	; 0x34
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	461a      	mov	r2, r3
 800de1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de1e:	61fb      	str	r3, [r7, #28]
 800de20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de22:	69b9      	ldr	r1, [r7, #24]
 800de24:	69fa      	ldr	r2, [r7, #28]
 800de26:	e841 2300 	strex	r3, r2, [r1]
 800de2a:	617b      	str	r3, [r7, #20]
   return(result);
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d1e6      	bne.n	800de00 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800de32:	e018      	b.n	800de66 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800de38:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800de3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de3c:	881a      	ldrh	r2, [r3, #0]
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800de46:	b292      	uxth	r2, r2
 800de48:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800de4e:	1c9a      	adds	r2, r3, #2
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800de5a:	b29b      	uxth	r3, r3
 800de5c:	3b01      	subs	r3, #1
 800de5e:	b29a      	uxth	r2, r3
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800de66:	bf00      	nop
 800de68:	3744      	adds	r7, #68	; 0x44
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr

0800de72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800de72:	b580      	push	{r7, lr}
 800de74:	b088      	sub	sp, #32
 800de76:	af00      	add	r7, sp, #0
 800de78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	e853 3f00 	ldrex	r3, [r3]
 800de86:	60bb      	str	r3, [r7, #8]
   return(result);
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800de8e:	61fb      	str	r3, [r7, #28]
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	461a      	mov	r2, r3
 800de96:	69fb      	ldr	r3, [r7, #28]
 800de98:	61bb      	str	r3, [r7, #24]
 800de9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de9c:	6979      	ldr	r1, [r7, #20]
 800de9e:	69ba      	ldr	r2, [r7, #24]
 800dea0:	e841 2300 	strex	r3, r2, [r1]
 800dea4:	613b      	str	r3, [r7, #16]
   return(result);
 800dea6:	693b      	ldr	r3, [r7, #16]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d1e6      	bne.n	800de7a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	2220      	movs	r2, #32
 800deb0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	2200      	movs	r2, #0
 800deb6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f7f3 fdeb 	bl	8001a94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800debe:	bf00      	nop
 800dec0:	3720      	adds	r7, #32
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}

0800dec6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800dec6:	b580      	push	{r7, lr}
 800dec8:	b096      	sub	sp, #88	; 0x58
 800deca:	af00      	add	r7, sp, #0
 800decc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ded4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dedc:	2b22      	cmp	r3, #34	; 0x22
 800dede:	f040 8094 	bne.w	800e00a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800dee8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800deec:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800def0:	b2d9      	uxtb	r1, r3
 800def2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800def6:	b2da      	uxtb	r2, r3
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800defc:	400a      	ands	r2, r1
 800defe:	b2d2      	uxtb	r2, r2
 800df00:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df06:	1c5a      	adds	r2, r3, #1
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800df12:	b29b      	uxth	r3, r3
 800df14:	3b01      	subs	r3, #1
 800df16:	b29a      	uxth	r2, r3
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800df24:	b29b      	uxth	r3, r3
 800df26:	2b00      	cmp	r3, #0
 800df28:	d179      	bne.n	800e01e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df32:	e853 3f00 	ldrex	r3, [r3]
 800df36:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800df38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800df3e:	653b      	str	r3, [r7, #80]	; 0x50
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	461a      	mov	r2, r3
 800df46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800df48:	647b      	str	r3, [r7, #68]	; 0x44
 800df4a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df4c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800df4e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800df50:	e841 2300 	strex	r3, r2, [r1]
 800df54:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800df56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d1e6      	bne.n	800df2a <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	3308      	adds	r3, #8
 800df62:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df66:	e853 3f00 	ldrex	r3, [r3]
 800df6a:	623b      	str	r3, [r7, #32]
   return(result);
 800df6c:	6a3b      	ldr	r3, [r7, #32]
 800df6e:	f023 0301 	bic.w	r3, r3, #1
 800df72:	64fb      	str	r3, [r7, #76]	; 0x4c
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	3308      	adds	r3, #8
 800df7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800df7c:	633a      	str	r2, [r7, #48]	; 0x30
 800df7e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df80:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800df82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df84:	e841 2300 	strex	r3, r2, [r1]
 800df88:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800df8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d1e5      	bne.n	800df5c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2220      	movs	r2, #32
 800df94:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	2200      	movs	r2, #0
 800df9a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dfa0:	2b01      	cmp	r3, #1
 800dfa2:	d12e      	bne.n	800e002 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfb0:	693b      	ldr	r3, [r7, #16]
 800dfb2:	e853 3f00 	ldrex	r3, [r3]
 800dfb6:	60fb      	str	r3, [r7, #12]
   return(result);
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	f023 0310 	bic.w	r3, r3, #16
 800dfbe:	64bb      	str	r3, [r7, #72]	; 0x48
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	461a      	mov	r2, r3
 800dfc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dfc8:	61fb      	str	r3, [r7, #28]
 800dfca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfcc:	69b9      	ldr	r1, [r7, #24]
 800dfce:	69fa      	ldr	r2, [r7, #28]
 800dfd0:	e841 2300 	strex	r3, r2, [r1]
 800dfd4:	617b      	str	r3, [r7, #20]
   return(result);
 800dfd6:	697b      	ldr	r3, [r7, #20]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d1e6      	bne.n	800dfaa <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	69db      	ldr	r3, [r3, #28]
 800dfe2:	f003 0310 	and.w	r3, r3, #16
 800dfe6:	2b10      	cmp	r3, #16
 800dfe8:	d103      	bne.n	800dff2 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	2210      	movs	r2, #16
 800dff0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800dff8:	4619      	mov	r1, r3
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f7ff f8f8 	bl	800d1f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e000:	e00d      	b.n	800e01e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800e002:	6878      	ldr	r0, [r7, #4]
 800e004:	f7f3 fccc 	bl	80019a0 <HAL_UART_RxCpltCallback>
}
 800e008:	e009      	b.n	800e01e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	8b1b      	ldrh	r3, [r3, #24]
 800e010:	b29a      	uxth	r2, r3
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	f042 0208 	orr.w	r2, r2, #8
 800e01a:	b292      	uxth	r2, r2
 800e01c:	831a      	strh	r2, [r3, #24]
}
 800e01e:	bf00      	nop
 800e020:	3758      	adds	r7, #88	; 0x58
 800e022:	46bd      	mov	sp, r7
 800e024:	bd80      	pop	{r7, pc}

0800e026 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e026:	b580      	push	{r7, lr}
 800e028:	b096      	sub	sp, #88	; 0x58
 800e02a:	af00      	add	r7, sp, #0
 800e02c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e034:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e03c:	2b22      	cmp	r3, #34	; 0x22
 800e03e:	f040 8094 	bne.w	800e16a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800e048:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e050:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800e052:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800e056:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800e05a:	4013      	ands	r3, r2
 800e05c:	b29a      	uxth	r2, r3
 800e05e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e060:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e066:	1c9a      	adds	r2, r3, #2
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e072:	b29b      	uxth	r3, r3
 800e074:	3b01      	subs	r3, #1
 800e076:	b29a      	uxth	r2, r3
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e084:	b29b      	uxth	r3, r3
 800e086:	2b00      	cmp	r3, #0
 800e088:	d179      	bne.n	800e17e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e092:	e853 3f00 	ldrex	r3, [r3]
 800e096:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e09a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e09e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	461a      	mov	r2, r3
 800e0a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0a8:	643b      	str	r3, [r7, #64]	; 0x40
 800e0aa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e0ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e0b0:	e841 2300 	strex	r3, r2, [r1]
 800e0b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e0b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d1e6      	bne.n	800e08a <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	3308      	adds	r3, #8
 800e0c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0c4:	6a3b      	ldr	r3, [r7, #32]
 800e0c6:	e853 3f00 	ldrex	r3, [r3]
 800e0ca:	61fb      	str	r3, [r7, #28]
   return(result);
 800e0cc:	69fb      	ldr	r3, [r7, #28]
 800e0ce:	f023 0301 	bic.w	r3, r3, #1
 800e0d2:	64bb      	str	r3, [r7, #72]	; 0x48
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	3308      	adds	r3, #8
 800e0da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e0dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e0de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e0e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e0e4:	e841 2300 	strex	r3, r2, [r1]
 800e0e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d1e5      	bne.n	800e0bc <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	2220      	movs	r2, #32
 800e0f4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e100:	2b01      	cmp	r3, #1
 800e102:	d12e      	bne.n	800e162 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	2200      	movs	r2, #0
 800e108:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	e853 3f00 	ldrex	r3, [r3]
 800e116:	60bb      	str	r3, [r7, #8]
   return(result);
 800e118:	68bb      	ldr	r3, [r7, #8]
 800e11a:	f023 0310 	bic.w	r3, r3, #16
 800e11e:	647b      	str	r3, [r7, #68]	; 0x44
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	461a      	mov	r2, r3
 800e126:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e128:	61bb      	str	r3, [r7, #24]
 800e12a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e12c:	6979      	ldr	r1, [r7, #20]
 800e12e:	69ba      	ldr	r2, [r7, #24]
 800e130:	e841 2300 	strex	r3, r2, [r1]
 800e134:	613b      	str	r3, [r7, #16]
   return(result);
 800e136:	693b      	ldr	r3, [r7, #16]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d1e6      	bne.n	800e10a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	69db      	ldr	r3, [r3, #28]
 800e142:	f003 0310 	and.w	r3, r3, #16
 800e146:	2b10      	cmp	r3, #16
 800e148:	d103      	bne.n	800e152 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	2210      	movs	r2, #16
 800e150:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e158:	4619      	mov	r1, r3
 800e15a:	6878      	ldr	r0, [r7, #4]
 800e15c:	f7ff f848 	bl	800d1f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e160:	e00d      	b.n	800e17e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f7f3 fc1c 	bl	80019a0 <HAL_UART_RxCpltCallback>
}
 800e168:	e009      	b.n	800e17e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	8b1b      	ldrh	r3, [r3, #24]
 800e170:	b29a      	uxth	r2, r3
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	f042 0208 	orr.w	r2, r2, #8
 800e17a:	b292      	uxth	r2, r2
 800e17c:	831a      	strh	r2, [r3, #24]
}
 800e17e:	bf00      	nop
 800e180:	3758      	adds	r7, #88	; 0x58
 800e182:	46bd      	mov	sp, r7
 800e184:	bd80      	pop	{r7, pc}

0800e186 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e186:	b480      	push	{r7}
 800e188:	b083      	sub	sp, #12
 800e18a:	af00      	add	r7, sp, #0
 800e18c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e18e:	bf00      	nop
 800e190:	370c      	adds	r7, #12
 800e192:	46bd      	mov	sp, r7
 800e194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e198:	4770      	bx	lr

0800e19a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800e19a:	b480      	push	{r7}
 800e19c:	b085      	sub	sp, #20
 800e19e:	af00      	add	r7, sp, #0
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800e1a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e1ac:	2b84      	cmp	r3, #132	; 0x84
 800e1ae:	d005      	beq.n	800e1bc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800e1b0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	4413      	add	r3, r2
 800e1b8:	3303      	adds	r3, #3
 800e1ba:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800e1bc:	68fb      	ldr	r3, [r7, #12]
}
 800e1be:	4618      	mov	r0, r3
 800e1c0:	3714      	adds	r7, #20
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c8:	4770      	bx	lr

0800e1ca <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800e1ca:	b480      	push	{r7}
 800e1cc:	b083      	sub	sp, #12
 800e1ce:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e1d0:	f3ef 8305 	mrs	r3, IPSR
 800e1d4:	607b      	str	r3, [r7, #4]
  return(result);
 800e1d6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	bf14      	ite	ne
 800e1dc:	2301      	movne	r3, #1
 800e1de:	2300      	moveq	r3, #0
 800e1e0:	b2db      	uxtb	r3, r3
}
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	370c      	adds	r7, #12
 800e1e6:	46bd      	mov	sp, r7
 800e1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ec:	4770      	bx	lr

0800e1ee <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800e1ee:	b580      	push	{r7, lr}
 800e1f0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800e1f2:	f001 f90f 	bl	800f414 <vTaskStartScheduler>
  
  return osOK;
 800e1f6:	2300      	movs	r3, #0
}
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	bd80      	pop	{r7, pc}

0800e1fc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800e1fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1fe:	b089      	sub	sp, #36	; 0x24
 800e200:	af04      	add	r7, sp, #16
 800e202:	6078      	str	r0, [r7, #4]
 800e204:	6039      	str	r1, [r7, #0]
      return NULL;
    } 
  }
#elif( configSUPPORT_STATIC_ALLOCATION == 1 )

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	685c      	ldr	r4, [r3, #4]
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	681d      	ldr	r5, [r3, #0]
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	691e      	ldr	r6, [r3, #16]
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800e218:	4618      	mov	r0, r3
 800e21a:	f7ff ffbe 	bl	800e19a <makeFreeRtosPriority>
 800e21e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	695b      	ldr	r3, [r3, #20]
 800e224:	687a      	ldr	r2, [r7, #4]
 800e226:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e228:	9202      	str	r2, [sp, #8]
 800e22a:	9301      	str	r3, [sp, #4]
 800e22c:	9100      	str	r1, [sp, #0]
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	4632      	mov	r2, r6
 800e232:	4629      	mov	r1, r5
 800e234:	4620      	mov	r0, r4
 800e236:	f000 ff6f 	bl	800f118 <xTaskCreateStatic>
 800e23a:	60f8      	str	r0, [r7, #12]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800e23c:	68fb      	ldr	r3, [r7, #12]
}
 800e23e:	4618      	mov	r0, r3
 800e240:	3714      	adds	r7, #20
 800e242:	46bd      	mov	sp, r7
 800e244:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e246 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800e246:	b580      	push	{r7, lr}
 800e248:	b084      	sub	sp, #16
 800e24a:	af00      	add	r7, sp, #0
 800e24c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d001      	beq.n	800e25c <osDelay+0x16>
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	e000      	b.n	800e25e <osDelay+0x18>
 800e25c:	2301      	movs	r3, #1
 800e25e:	4618      	mov	r0, r3
 800e260:	f001 f8a4 	bl	800f3ac <vTaskDelay>
  
  return osOK;
 800e264:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800e266:	4618      	mov	r0, r3
 800e268:	3710      	adds	r7, #16
 800e26a:	46bd      	mov	sp, r7
 800e26c:	bd80      	pop	{r7, pc}

0800e26e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800e26e:	b580      	push	{r7, lr}
 800e270:	b084      	sub	sp, #16
 800e272:	af02      	add	r7, sp, #8
 800e274:	6078      	str	r0, [r7, #4]
 800e276:	6039      	str	r1, [r7, #0]
      return NULL;
#endif    
    }
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 ) // configSUPPORT_DYNAMIC_ALLOCATION == 0
  if(count == 1) {
 800e278:	683b      	ldr	r3, [r7, #0]
 800e27a:	2b01      	cmp	r3, #1
 800e27c:	d10a      	bne.n	800e294 <osSemaphoreCreate+0x26>
    return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	685b      	ldr	r3, [r3, #4]
 800e282:	2203      	movs	r2, #3
 800e284:	9200      	str	r2, [sp, #0]
 800e286:	2200      	movs	r2, #0
 800e288:	2100      	movs	r1, #0
 800e28a:	2001      	movs	r0, #1
 800e28c:	f000 f9ee 	bl	800e66c <xQueueGenericCreateStatic>
 800e290:	4603      	mov	r3, r0
 800e292:	e000      	b.n	800e296 <osSemaphoreCreate+0x28>
  else
  {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800e294:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800e296:	4618      	mov	r0, r3
 800e298:	3708      	adds	r7, #8
 800e29a:	46bd      	mov	sp, r7
 800e29c:	bd80      	pop	{r7, pc}

0800e29e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800e29e:	b590      	push	{r4, r7, lr}
 800e2a0:	b085      	sub	sp, #20
 800e2a2:	af02      	add	r7, sp, #8
 800e2a4:	6078      	str	r0, [r7, #4]
 800e2a6:	6039      	str	r1, [r7, #0]
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	6818      	ldr	r0, [r3, #0]
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	6859      	ldr	r1, [r3, #4]
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	689a      	ldr	r2, [r3, #8]
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	68db      	ldr	r3, [r3, #12]
 800e2b8:	2400      	movs	r4, #0
 800e2ba:	9400      	str	r4, [sp, #0]
 800e2bc:	f000 f9d6 	bl	800e66c <xQueueGenericCreateStatic>
 800e2c0:	4603      	mov	r3, r0
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	370c      	adds	r7, #12
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	bd90      	pop	{r4, r7, pc}
	...

0800e2cc <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b086      	sub	sp, #24
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	60f8      	str	r0, [r7, #12]
 800e2d4:	60b9      	str	r1, [r7, #8]
 800e2d6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d101      	bne.n	800e2ea <osMessagePut+0x1e>
    ticks = 1;
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800e2ea:	f7ff ff6e 	bl	800e1ca <inHandlerMode>
 800e2ee:	4603      	mov	r3, r0
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d018      	beq.n	800e326 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800e2f4:	f107 0210 	add.w	r2, r7, #16
 800e2f8:	f107 0108 	add.w	r1, r7, #8
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	68f8      	ldr	r0, [r7, #12]
 800e300:	f000 fb7a 	bl	800e9f8 <xQueueGenericSendFromISR>
 800e304:	4603      	mov	r3, r0
 800e306:	2b01      	cmp	r3, #1
 800e308:	d001      	beq.n	800e30e <osMessagePut+0x42>
      return osErrorOS;
 800e30a:	23ff      	movs	r3, #255	; 0xff
 800e30c:	e018      	b.n	800e340 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e30e:	693b      	ldr	r3, [r7, #16]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d014      	beq.n	800e33e <osMessagePut+0x72>
 800e314:	4b0c      	ldr	r3, [pc, #48]	; (800e348 <osMessagePut+0x7c>)
 800e316:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e31a:	601a      	str	r2, [r3, #0]
 800e31c:	f3bf 8f4f 	dsb	sy
 800e320:	f3bf 8f6f 	isb	sy
 800e324:	e00b      	b.n	800e33e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800e326:	f107 0108 	add.w	r1, r7, #8
 800e32a:	2300      	movs	r3, #0
 800e32c:	697a      	ldr	r2, [r7, #20]
 800e32e:	68f8      	ldr	r0, [r7, #12]
 800e330:	f000 fa64 	bl	800e7fc <xQueueGenericSend>
 800e334:	4603      	mov	r3, r0
 800e336:	2b01      	cmp	r3, #1
 800e338:	d001      	beq.n	800e33e <osMessagePut+0x72>
      return osErrorOS;
 800e33a:	23ff      	movs	r3, #255	; 0xff
 800e33c:	e000      	b.n	800e340 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800e33e:	2300      	movs	r3, #0
}
 800e340:	4618      	mov	r0, r3
 800e342:	3718      	adds	r7, #24
 800e344:	46bd      	mov	sp, r7
 800e346:	bd80      	pop	{r7, pc}
 800e348:	e000ed04 	.word	0xe000ed04

0800e34c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800e34c:	b590      	push	{r4, r7, lr}
 800e34e:	b08b      	sub	sp, #44	; 0x2c
 800e350:	af00      	add	r7, sp, #0
 800e352:	60f8      	str	r0, [r7, #12]
 800e354:	60b9      	str	r1, [r7, #8]
 800e356:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800e358:	68bb      	ldr	r3, [r7, #8]
 800e35a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800e35c:	2300      	movs	r3, #0
 800e35e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800e360:	68bb      	ldr	r3, [r7, #8]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d10a      	bne.n	800e37c <osMessageGet+0x30>
    event.status = osErrorParameter;
 800e366:	2380      	movs	r3, #128	; 0x80
 800e368:	617b      	str	r3, [r7, #20]
    return event;
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	461c      	mov	r4, r3
 800e36e:	f107 0314 	add.w	r3, r7, #20
 800e372:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e376:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e37a:	e054      	b.n	800e426 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800e37c:	2300      	movs	r3, #0
 800e37e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800e380:	2300      	movs	r3, #0
 800e382:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e38a:	d103      	bne.n	800e394 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800e38c:	f04f 33ff 	mov.w	r3, #4294967295
 800e390:	627b      	str	r3, [r7, #36]	; 0x24
 800e392:	e009      	b.n	800e3a8 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d006      	beq.n	800e3a8 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800e39e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d101      	bne.n	800e3a8 <osMessageGet+0x5c>
      ticks = 1;
 800e3a4:	2301      	movs	r3, #1
 800e3a6:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800e3a8:	f7ff ff0f 	bl	800e1ca <inHandlerMode>
 800e3ac:	4603      	mov	r3, r0
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d01c      	beq.n	800e3ec <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800e3b2:	f107 0220 	add.w	r2, r7, #32
 800e3b6:	f107 0314 	add.w	r3, r7, #20
 800e3ba:	3304      	adds	r3, #4
 800e3bc:	4619      	mov	r1, r3
 800e3be:	68b8      	ldr	r0, [r7, #8]
 800e3c0:	f000 fc96 	bl	800ecf0 <xQueueReceiveFromISR>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	2b01      	cmp	r3, #1
 800e3c8:	d102      	bne.n	800e3d0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800e3ca:	2310      	movs	r3, #16
 800e3cc:	617b      	str	r3, [r7, #20]
 800e3ce:	e001      	b.n	800e3d4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e3d4:	6a3b      	ldr	r3, [r7, #32]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d01d      	beq.n	800e416 <osMessageGet+0xca>
 800e3da:	4b15      	ldr	r3, [pc, #84]	; (800e430 <osMessageGet+0xe4>)
 800e3dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e3e0:	601a      	str	r2, [r3, #0]
 800e3e2:	f3bf 8f4f 	dsb	sy
 800e3e6:	f3bf 8f6f 	isb	sy
 800e3ea:	e014      	b.n	800e416 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800e3ec:	f107 0314 	add.w	r3, r7, #20
 800e3f0:	3304      	adds	r3, #4
 800e3f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e3f4:	4619      	mov	r1, r3
 800e3f6:	68b8      	ldr	r0, [r7, #8]
 800e3f8:	f000 fb9a 	bl	800eb30 <xQueueReceive>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	2b01      	cmp	r3, #1
 800e400:	d102      	bne.n	800e408 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800e402:	2310      	movs	r3, #16
 800e404:	617b      	str	r3, [r7, #20]
 800e406:	e006      	b.n	800e416 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800e408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d101      	bne.n	800e412 <osMessageGet+0xc6>
 800e40e:	2300      	movs	r3, #0
 800e410:	e000      	b.n	800e414 <osMessageGet+0xc8>
 800e412:	2340      	movs	r3, #64	; 0x40
 800e414:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	461c      	mov	r4, r3
 800e41a:	f107 0314 	add.w	r3, r7, #20
 800e41e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e422:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800e426:	68f8      	ldr	r0, [r7, #12]
 800e428:	372c      	adds	r7, #44	; 0x2c
 800e42a:	46bd      	mov	sp, r7
 800e42c:	bd90      	pop	{r4, r7, pc}
 800e42e:	bf00      	nop
 800e430:	e000ed04 	.word	0xe000ed04

0800e434 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e434:	b480      	push	{r7}
 800e436:	b083      	sub	sp, #12
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	f103 0208 	add.w	r2, r3, #8
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	f04f 32ff 	mov.w	r2, #4294967295
 800e44c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	f103 0208 	add.w	r2, r3, #8
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f103 0208 	add.w	r2, r3, #8
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	2200      	movs	r2, #0
 800e466:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e468:	bf00      	nop
 800e46a:	370c      	adds	r7, #12
 800e46c:	46bd      	mov	sp, r7
 800e46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e472:	4770      	bx	lr

0800e474 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e474:	b480      	push	{r7}
 800e476:	b083      	sub	sp, #12
 800e478:	af00      	add	r7, sp, #0
 800e47a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	2200      	movs	r2, #0
 800e480:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e482:	bf00      	nop
 800e484:	370c      	adds	r7, #12
 800e486:	46bd      	mov	sp, r7
 800e488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48c:	4770      	bx	lr

0800e48e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e48e:	b480      	push	{r7}
 800e490:	b085      	sub	sp, #20
 800e492:	af00      	add	r7, sp, #0
 800e494:	6078      	str	r0, [r7, #4]
 800e496:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	685b      	ldr	r3, [r3, #4]
 800e49c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	68fa      	ldr	r2, [r7, #12]
 800e4a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	689a      	ldr	r2, [r3, #8]
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	689b      	ldr	r3, [r3, #8]
 800e4b0:	683a      	ldr	r2, [r7, #0]
 800e4b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	683a      	ldr	r2, [r7, #0]
 800e4b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e4ba:	683b      	ldr	r3, [r7, #0]
 800e4bc:	687a      	ldr	r2, [r7, #4]
 800e4be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	1c5a      	adds	r2, r3, #1
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	601a      	str	r2, [r3, #0]
}
 800e4ca:	bf00      	nop
 800e4cc:	3714      	adds	r7, #20
 800e4ce:	46bd      	mov	sp, r7
 800e4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d4:	4770      	bx	lr

0800e4d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e4d6:	b480      	push	{r7}
 800e4d8:	b085      	sub	sp, #20
 800e4da:	af00      	add	r7, sp, #0
 800e4dc:	6078      	str	r0, [r7, #4]
 800e4de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e4e0:	683b      	ldr	r3, [r7, #0]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e4e6:	68bb      	ldr	r3, [r7, #8]
 800e4e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4ec:	d103      	bne.n	800e4f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	691b      	ldr	r3, [r3, #16]
 800e4f2:	60fb      	str	r3, [r7, #12]
 800e4f4:	e00c      	b.n	800e510 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	3308      	adds	r3, #8
 800e4fa:	60fb      	str	r3, [r7, #12]
 800e4fc:	e002      	b.n	800e504 <vListInsert+0x2e>
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	685b      	ldr	r3, [r3, #4]
 800e502:	60fb      	str	r3, [r7, #12]
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	685b      	ldr	r3, [r3, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	68ba      	ldr	r2, [r7, #8]
 800e50c:	429a      	cmp	r2, r3
 800e50e:	d2f6      	bcs.n	800e4fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	685a      	ldr	r2, [r3, #4]
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	685b      	ldr	r3, [r3, #4]
 800e51c:	683a      	ldr	r2, [r7, #0]
 800e51e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	68fa      	ldr	r2, [r7, #12]
 800e524:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	683a      	ldr	r2, [r7, #0]
 800e52a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e52c:	683b      	ldr	r3, [r7, #0]
 800e52e:	687a      	ldr	r2, [r7, #4]
 800e530:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	1c5a      	adds	r2, r3, #1
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	601a      	str	r2, [r3, #0]
}
 800e53c:	bf00      	nop
 800e53e:	3714      	adds	r7, #20
 800e540:	46bd      	mov	sp, r7
 800e542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e546:	4770      	bx	lr

0800e548 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e548:	b480      	push	{r7}
 800e54a:	b085      	sub	sp, #20
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	691b      	ldr	r3, [r3, #16]
 800e554:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	685b      	ldr	r3, [r3, #4]
 800e55a:	687a      	ldr	r2, [r7, #4]
 800e55c:	6892      	ldr	r2, [r2, #8]
 800e55e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	689b      	ldr	r3, [r3, #8]
 800e564:	687a      	ldr	r2, [r7, #4]
 800e566:	6852      	ldr	r2, [r2, #4]
 800e568:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	685b      	ldr	r3, [r3, #4]
 800e56e:	687a      	ldr	r2, [r7, #4]
 800e570:	429a      	cmp	r2, r3
 800e572:	d103      	bne.n	800e57c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	689a      	ldr	r2, [r3, #8]
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2200      	movs	r2, #0
 800e580:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	1e5a      	subs	r2, r3, #1
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	681b      	ldr	r3, [r3, #0]
}
 800e590:	4618      	mov	r0, r3
 800e592:	3714      	adds	r7, #20
 800e594:	46bd      	mov	sp, r7
 800e596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59a:	4770      	bx	lr

0800e59c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b084      	sub	sp, #16
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	6078      	str	r0, [r7, #4]
 800e5a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d10a      	bne.n	800e5c6 <xQueueGenericReset+0x2a>
	__asm volatile
 800e5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5b4:	f383 8811 	msr	BASEPRI, r3
 800e5b8:	f3bf 8f6f 	isb	sy
 800e5bc:	f3bf 8f4f 	dsb	sy
 800e5c0:	60bb      	str	r3, [r7, #8]
}
 800e5c2:	bf00      	nop
 800e5c4:	e7fe      	b.n	800e5c4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e5c6:	f002 f89d 	bl	8010704 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	681a      	ldr	r2, [r3, #0]
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e5d2:	68f9      	ldr	r1, [r7, #12]
 800e5d4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e5d6:	fb01 f303 	mul.w	r3, r1, r3
 800e5da:	441a      	add	r2, r3
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	2200      	movs	r2, #0
 800e5e4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	681a      	ldr	r2, [r3, #0]
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	681a      	ldr	r2, [r3, #0]
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e5f6:	3b01      	subs	r3, #1
 800e5f8:	68f9      	ldr	r1, [r7, #12]
 800e5fa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e5fc:	fb01 f303 	mul.w	r3, r1, r3
 800e600:	441a      	add	r2, r3
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	22ff      	movs	r2, #255	; 0xff
 800e60a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	22ff      	movs	r2, #255	; 0xff
 800e612:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e616:	683b      	ldr	r3, [r7, #0]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d114      	bne.n	800e646 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	691b      	ldr	r3, [r3, #16]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d01a      	beq.n	800e65a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	3310      	adds	r3, #16
 800e628:	4618      	mov	r0, r3
 800e62a:	f001 f977 	bl	800f91c <xTaskRemoveFromEventList>
 800e62e:	4603      	mov	r3, r0
 800e630:	2b00      	cmp	r3, #0
 800e632:	d012      	beq.n	800e65a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e634:	4b0c      	ldr	r3, [pc, #48]	; (800e668 <xQueueGenericReset+0xcc>)
 800e636:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e63a:	601a      	str	r2, [r3, #0]
 800e63c:	f3bf 8f4f 	dsb	sy
 800e640:	f3bf 8f6f 	isb	sy
 800e644:	e009      	b.n	800e65a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	3310      	adds	r3, #16
 800e64a:	4618      	mov	r0, r3
 800e64c:	f7ff fef2 	bl	800e434 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	3324      	adds	r3, #36	; 0x24
 800e654:	4618      	mov	r0, r3
 800e656:	f7ff feed 	bl	800e434 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e65a:	f002 f883 	bl	8010764 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e65e:	2301      	movs	r3, #1
}
 800e660:	4618      	mov	r0, r3
 800e662:	3710      	adds	r7, #16
 800e664:	46bd      	mov	sp, r7
 800e666:	bd80      	pop	{r7, pc}
 800e668:	e000ed04 	.word	0xe000ed04

0800e66c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b08e      	sub	sp, #56	; 0x38
 800e670:	af02      	add	r7, sp, #8
 800e672:	60f8      	str	r0, [r7, #12]
 800e674:	60b9      	str	r1, [r7, #8]
 800e676:	607a      	str	r2, [r7, #4]
 800e678:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d10a      	bne.n	800e696 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800e680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e684:	f383 8811 	msr	BASEPRI, r3
 800e688:	f3bf 8f6f 	isb	sy
 800e68c:	f3bf 8f4f 	dsb	sy
 800e690:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e692:	bf00      	nop
 800e694:	e7fe      	b.n	800e694 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d10a      	bne.n	800e6b2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800e69c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6a0:	f383 8811 	msr	BASEPRI, r3
 800e6a4:	f3bf 8f6f 	isb	sy
 800e6a8:	f3bf 8f4f 	dsb	sy
 800e6ac:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e6ae:	bf00      	nop
 800e6b0:	e7fe      	b.n	800e6b0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d002      	beq.n	800e6be <xQueueGenericCreateStatic+0x52>
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d001      	beq.n	800e6c2 <xQueueGenericCreateStatic+0x56>
 800e6be:	2301      	movs	r3, #1
 800e6c0:	e000      	b.n	800e6c4 <xQueueGenericCreateStatic+0x58>
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d10a      	bne.n	800e6de <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800e6c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6cc:	f383 8811 	msr	BASEPRI, r3
 800e6d0:	f3bf 8f6f 	isb	sy
 800e6d4:	f3bf 8f4f 	dsb	sy
 800e6d8:	623b      	str	r3, [r7, #32]
}
 800e6da:	bf00      	nop
 800e6dc:	e7fe      	b.n	800e6dc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d102      	bne.n	800e6ea <xQueueGenericCreateStatic+0x7e>
 800e6e4:	68bb      	ldr	r3, [r7, #8]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d101      	bne.n	800e6ee <xQueueGenericCreateStatic+0x82>
 800e6ea:	2301      	movs	r3, #1
 800e6ec:	e000      	b.n	800e6f0 <xQueueGenericCreateStatic+0x84>
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d10a      	bne.n	800e70a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800e6f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6f8:	f383 8811 	msr	BASEPRI, r3
 800e6fc:	f3bf 8f6f 	isb	sy
 800e700:	f3bf 8f4f 	dsb	sy
 800e704:	61fb      	str	r3, [r7, #28]
}
 800e706:	bf00      	nop
 800e708:	e7fe      	b.n	800e708 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e70a:	2348      	movs	r3, #72	; 0x48
 800e70c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e70e:	697b      	ldr	r3, [r7, #20]
 800e710:	2b48      	cmp	r3, #72	; 0x48
 800e712:	d00a      	beq.n	800e72a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800e714:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e718:	f383 8811 	msr	BASEPRI, r3
 800e71c:	f3bf 8f6f 	isb	sy
 800e720:	f3bf 8f4f 	dsb	sy
 800e724:	61bb      	str	r3, [r7, #24]
}
 800e726:	bf00      	nop
 800e728:	e7fe      	b.n	800e728 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e72a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e72c:	683b      	ldr	r3, [r7, #0]
 800e72e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e732:	2b00      	cmp	r3, #0
 800e734:	d009      	beq.n	800e74a <xQueueGenericCreateStatic+0xde>
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e736:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e73a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e73c:	9300      	str	r3, [sp, #0]
 800e73e:	4613      	mov	r3, r2
 800e740:	687a      	ldr	r2, [r7, #4]
 800e742:	68b9      	ldr	r1, [r7, #8]
 800e744:	68f8      	ldr	r0, [r7, #12]
 800e746:	f000 f805 	bl	800e754 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e74a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e74c:	4618      	mov	r0, r3
 800e74e:	3730      	adds	r7, #48	; 0x30
 800e750:	46bd      	mov	sp, r7
 800e752:	bd80      	pop	{r7, pc}

0800e754 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e754:	b580      	push	{r7, lr}
 800e756:	b084      	sub	sp, #16
 800e758:	af00      	add	r7, sp, #0
 800e75a:	60f8      	str	r0, [r7, #12]
 800e75c:	60b9      	str	r1, [r7, #8]
 800e75e:	607a      	str	r2, [r7, #4]
 800e760:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e762:	68bb      	ldr	r3, [r7, #8]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d103      	bne.n	800e770 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e768:	69bb      	ldr	r3, [r7, #24]
 800e76a:	69ba      	ldr	r2, [r7, #24]
 800e76c:	601a      	str	r2, [r3, #0]
 800e76e:	e002      	b.n	800e776 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e770:	69bb      	ldr	r3, [r7, #24]
 800e772:	687a      	ldr	r2, [r7, #4]
 800e774:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e776:	69bb      	ldr	r3, [r7, #24]
 800e778:	68fa      	ldr	r2, [r7, #12]
 800e77a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e77c:	69bb      	ldr	r3, [r7, #24]
 800e77e:	68ba      	ldr	r2, [r7, #8]
 800e780:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e782:	2101      	movs	r1, #1
 800e784:	69b8      	ldr	r0, [r7, #24]
 800e786:	f7ff ff09 	bl	800e59c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e78a:	bf00      	nop
 800e78c:	3710      	adds	r7, #16
 800e78e:	46bd      	mov	sp, r7
 800e790:	bd80      	pop	{r7, pc}

0800e792 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800e792:	b580      	push	{r7, lr}
 800e794:	b082      	sub	sp, #8
 800e796:	af00      	add	r7, sp, #0
 800e798:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d00e      	beq.n	800e7be <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	2100      	movs	r1, #0
 800e7b8:	6878      	ldr	r0, [r7, #4]
 800e7ba:	f000 f81f 	bl	800e7fc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e7be:	bf00      	nop
 800e7c0:	3708      	adds	r7, #8
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}

0800e7c6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800e7c6:	b580      	push	{r7, lr}
 800e7c8:	b088      	sub	sp, #32
 800e7ca:	af02      	add	r7, sp, #8
 800e7cc:	4603      	mov	r3, r0
 800e7ce:	6039      	str	r1, [r7, #0]
 800e7d0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e7d2:	2301      	movs	r3, #1
 800e7d4:	617b      	str	r3, [r7, #20]
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800e7da:	79fb      	ldrb	r3, [r7, #7]
 800e7dc:	9300      	str	r3, [sp, #0]
 800e7de:	683b      	ldr	r3, [r7, #0]
 800e7e0:	2200      	movs	r2, #0
 800e7e2:	6939      	ldr	r1, [r7, #16]
 800e7e4:	6978      	ldr	r0, [r7, #20]
 800e7e6:	f7ff ff41 	bl	800e66c <xQueueGenericCreateStatic>
 800e7ea:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e7ec:	68f8      	ldr	r0, [r7, #12]
 800e7ee:	f7ff ffd0 	bl	800e792 <prvInitialiseMutex>

		return xNewQueue;
 800e7f2:	68fb      	ldr	r3, [r7, #12]
	}
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	3718      	adds	r7, #24
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	bd80      	pop	{r7, pc}

0800e7fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b08e      	sub	sp, #56	; 0x38
 800e800:	af00      	add	r7, sp, #0
 800e802:	60f8      	str	r0, [r7, #12]
 800e804:	60b9      	str	r1, [r7, #8]
 800e806:	607a      	str	r2, [r7, #4]
 800e808:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e80a:	2300      	movs	r3, #0
 800e80c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e814:	2b00      	cmp	r3, #0
 800e816:	d10a      	bne.n	800e82e <xQueueGenericSend+0x32>
	__asm volatile
 800e818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e81c:	f383 8811 	msr	BASEPRI, r3
 800e820:	f3bf 8f6f 	isb	sy
 800e824:	f3bf 8f4f 	dsb	sy
 800e828:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e82a:	bf00      	nop
 800e82c:	e7fe      	b.n	800e82c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e82e:	68bb      	ldr	r3, [r7, #8]
 800e830:	2b00      	cmp	r3, #0
 800e832:	d103      	bne.n	800e83c <xQueueGenericSend+0x40>
 800e834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d101      	bne.n	800e840 <xQueueGenericSend+0x44>
 800e83c:	2301      	movs	r3, #1
 800e83e:	e000      	b.n	800e842 <xQueueGenericSend+0x46>
 800e840:	2300      	movs	r3, #0
 800e842:	2b00      	cmp	r3, #0
 800e844:	d10a      	bne.n	800e85c <xQueueGenericSend+0x60>
	__asm volatile
 800e846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e84a:	f383 8811 	msr	BASEPRI, r3
 800e84e:	f3bf 8f6f 	isb	sy
 800e852:	f3bf 8f4f 	dsb	sy
 800e856:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e858:	bf00      	nop
 800e85a:	e7fe      	b.n	800e85a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	2b02      	cmp	r3, #2
 800e860:	d103      	bne.n	800e86a <xQueueGenericSend+0x6e>
 800e862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e866:	2b01      	cmp	r3, #1
 800e868:	d101      	bne.n	800e86e <xQueueGenericSend+0x72>
 800e86a:	2301      	movs	r3, #1
 800e86c:	e000      	b.n	800e870 <xQueueGenericSend+0x74>
 800e86e:	2300      	movs	r3, #0
 800e870:	2b00      	cmp	r3, #0
 800e872:	d10a      	bne.n	800e88a <xQueueGenericSend+0x8e>
	__asm volatile
 800e874:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e878:	f383 8811 	msr	BASEPRI, r3
 800e87c:	f3bf 8f6f 	isb	sy
 800e880:	f3bf 8f4f 	dsb	sy
 800e884:	623b      	str	r3, [r7, #32]
}
 800e886:	bf00      	nop
 800e888:	e7fe      	b.n	800e888 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e88a:	f001 f9dd 	bl	800fc48 <xTaskGetSchedulerState>
 800e88e:	4603      	mov	r3, r0
 800e890:	2b00      	cmp	r3, #0
 800e892:	d102      	bne.n	800e89a <xQueueGenericSend+0x9e>
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d101      	bne.n	800e89e <xQueueGenericSend+0xa2>
 800e89a:	2301      	movs	r3, #1
 800e89c:	e000      	b.n	800e8a0 <xQueueGenericSend+0xa4>
 800e89e:	2300      	movs	r3, #0
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d10a      	bne.n	800e8ba <xQueueGenericSend+0xbe>
	__asm volatile
 800e8a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8a8:	f383 8811 	msr	BASEPRI, r3
 800e8ac:	f3bf 8f6f 	isb	sy
 800e8b0:	f3bf 8f4f 	dsb	sy
 800e8b4:	61fb      	str	r3, [r7, #28]
}
 800e8b6:	bf00      	nop
 800e8b8:	e7fe      	b.n	800e8b8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e8ba:	f001 ff23 	bl	8010704 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e8be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e8c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8c6:	429a      	cmp	r2, r3
 800e8c8:	d302      	bcc.n	800e8d0 <xQueueGenericSend+0xd4>
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	2b02      	cmp	r3, #2
 800e8ce:	d129      	bne.n	800e924 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e8d0:	683a      	ldr	r2, [r7, #0]
 800e8d2:	68b9      	ldr	r1, [r7, #8]
 800e8d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e8d6:	f000 fa8b 	bl	800edf0 <prvCopyDataToQueue>
 800e8da:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e8dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d010      	beq.n	800e906 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e8e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8e6:	3324      	adds	r3, #36	; 0x24
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	f001 f817 	bl	800f91c <xTaskRemoveFromEventList>
 800e8ee:	4603      	mov	r3, r0
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d013      	beq.n	800e91c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e8f4:	4b3f      	ldr	r3, [pc, #252]	; (800e9f4 <xQueueGenericSend+0x1f8>)
 800e8f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e8fa:	601a      	str	r2, [r3, #0]
 800e8fc:	f3bf 8f4f 	dsb	sy
 800e900:	f3bf 8f6f 	isb	sy
 800e904:	e00a      	b.n	800e91c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d007      	beq.n	800e91c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e90c:	4b39      	ldr	r3, [pc, #228]	; (800e9f4 <xQueueGenericSend+0x1f8>)
 800e90e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e912:	601a      	str	r2, [r3, #0]
 800e914:	f3bf 8f4f 	dsb	sy
 800e918:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e91c:	f001 ff22 	bl	8010764 <vPortExitCritical>
				return pdPASS;
 800e920:	2301      	movs	r3, #1
 800e922:	e063      	b.n	800e9ec <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d103      	bne.n	800e932 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e92a:	f001 ff1b 	bl	8010764 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e92e:	2300      	movs	r3, #0
 800e930:	e05c      	b.n	800e9ec <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e934:	2b00      	cmp	r3, #0
 800e936:	d106      	bne.n	800e946 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e938:	f107 0314 	add.w	r3, r7, #20
 800e93c:	4618      	mov	r0, r3
 800e93e:	f001 f84f 	bl	800f9e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e942:	2301      	movs	r3, #1
 800e944:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e946:	f001 ff0d 	bl	8010764 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e94a:	f000 fdc9 	bl	800f4e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e94e:	f001 fed9 	bl	8010704 <vPortEnterCritical>
 800e952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e954:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e958:	b25b      	sxtb	r3, r3
 800e95a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e95e:	d103      	bne.n	800e968 <xQueueGenericSend+0x16c>
 800e960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e962:	2200      	movs	r2, #0
 800e964:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e96a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e96e:	b25b      	sxtb	r3, r3
 800e970:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e974:	d103      	bne.n	800e97e <xQueueGenericSend+0x182>
 800e976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e978:	2200      	movs	r2, #0
 800e97a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e97e:	f001 fef1 	bl	8010764 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e982:	1d3a      	adds	r2, r7, #4
 800e984:	f107 0314 	add.w	r3, r7, #20
 800e988:	4611      	mov	r1, r2
 800e98a:	4618      	mov	r0, r3
 800e98c:	f001 f83e 	bl	800fa0c <xTaskCheckForTimeOut>
 800e990:	4603      	mov	r3, r0
 800e992:	2b00      	cmp	r3, #0
 800e994:	d124      	bne.n	800e9e0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e996:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e998:	f000 fb22 	bl	800efe0 <prvIsQueueFull>
 800e99c:	4603      	mov	r3, r0
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d018      	beq.n	800e9d4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e9a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9a4:	3310      	adds	r3, #16
 800e9a6:	687a      	ldr	r2, [r7, #4]
 800e9a8:	4611      	mov	r1, r2
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	f000 ff66 	bl	800f87c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e9b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e9b2:	f000 faad 	bl	800ef10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e9b6:	f000 fda1 	bl	800f4fc <xTaskResumeAll>
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	f47f af7c 	bne.w	800e8ba <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800e9c2:	4b0c      	ldr	r3, [pc, #48]	; (800e9f4 <xQueueGenericSend+0x1f8>)
 800e9c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e9c8:	601a      	str	r2, [r3, #0]
 800e9ca:	f3bf 8f4f 	dsb	sy
 800e9ce:	f3bf 8f6f 	isb	sy
 800e9d2:	e772      	b.n	800e8ba <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e9d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e9d6:	f000 fa9b 	bl	800ef10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e9da:	f000 fd8f 	bl	800f4fc <xTaskResumeAll>
 800e9de:	e76c      	b.n	800e8ba <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e9e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e9e2:	f000 fa95 	bl	800ef10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e9e6:	f000 fd89 	bl	800f4fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e9ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	3738      	adds	r7, #56	; 0x38
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}
 800e9f4:	e000ed04 	.word	0xe000ed04

0800e9f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b090      	sub	sp, #64	; 0x40
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	60f8      	str	r0, [r7, #12]
 800ea00:	60b9      	str	r1, [r7, #8]
 800ea02:	607a      	str	r2, [r7, #4]
 800ea04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ea0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d10a      	bne.n	800ea26 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ea10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea14:	f383 8811 	msr	BASEPRI, r3
 800ea18:	f3bf 8f6f 	isb	sy
 800ea1c:	f3bf 8f4f 	dsb	sy
 800ea20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ea22:	bf00      	nop
 800ea24:	e7fe      	b.n	800ea24 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ea26:	68bb      	ldr	r3, [r7, #8]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d103      	bne.n	800ea34 <xQueueGenericSendFromISR+0x3c>
 800ea2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d101      	bne.n	800ea38 <xQueueGenericSendFromISR+0x40>
 800ea34:	2301      	movs	r3, #1
 800ea36:	e000      	b.n	800ea3a <xQueueGenericSendFromISR+0x42>
 800ea38:	2300      	movs	r3, #0
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d10a      	bne.n	800ea54 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ea3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea42:	f383 8811 	msr	BASEPRI, r3
 800ea46:	f3bf 8f6f 	isb	sy
 800ea4a:	f3bf 8f4f 	dsb	sy
 800ea4e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ea50:	bf00      	nop
 800ea52:	e7fe      	b.n	800ea52 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ea54:	683b      	ldr	r3, [r7, #0]
 800ea56:	2b02      	cmp	r3, #2
 800ea58:	d103      	bne.n	800ea62 <xQueueGenericSendFromISR+0x6a>
 800ea5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea5e:	2b01      	cmp	r3, #1
 800ea60:	d101      	bne.n	800ea66 <xQueueGenericSendFromISR+0x6e>
 800ea62:	2301      	movs	r3, #1
 800ea64:	e000      	b.n	800ea68 <xQueueGenericSendFromISR+0x70>
 800ea66:	2300      	movs	r3, #0
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d10a      	bne.n	800ea82 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800ea6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea70:	f383 8811 	msr	BASEPRI, r3
 800ea74:	f3bf 8f6f 	isb	sy
 800ea78:	f3bf 8f4f 	dsb	sy
 800ea7c:	623b      	str	r3, [r7, #32]
}
 800ea7e:	bf00      	nop
 800ea80:	e7fe      	b.n	800ea80 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ea82:	f001 ff21 	bl	80108c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ea86:	f3ef 8211 	mrs	r2, BASEPRI
 800ea8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea8e:	f383 8811 	msr	BASEPRI, r3
 800ea92:	f3bf 8f6f 	isb	sy
 800ea96:	f3bf 8f4f 	dsb	sy
 800ea9a:	61fa      	str	r2, [r7, #28]
 800ea9c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ea9e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800eaa0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800eaa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaa4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eaa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eaaa:	429a      	cmp	r2, r3
 800eaac:	d302      	bcc.n	800eab4 <xQueueGenericSendFromISR+0xbc>
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	2b02      	cmp	r3, #2
 800eab2:	d12f      	bne.n	800eb14 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800eab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eab6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800eaba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800eabe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eac2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800eac4:	683a      	ldr	r2, [r7, #0]
 800eac6:	68b9      	ldr	r1, [r7, #8]
 800eac8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800eaca:	f000 f991 	bl	800edf0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800eace:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800ead2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ead6:	d112      	bne.n	800eafe <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ead8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d016      	beq.n	800eb0e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eae2:	3324      	adds	r3, #36	; 0x24
 800eae4:	4618      	mov	r0, r3
 800eae6:	f000 ff19 	bl	800f91c <xTaskRemoveFromEventList>
 800eaea:	4603      	mov	r3, r0
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d00e      	beq.n	800eb0e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d00b      	beq.n	800eb0e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	2201      	movs	r2, #1
 800eafa:	601a      	str	r2, [r3, #0]
 800eafc:	e007      	b.n	800eb0e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800eafe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800eb02:	3301      	adds	r3, #1
 800eb04:	b2db      	uxtb	r3, r3
 800eb06:	b25a      	sxtb	r2, r3
 800eb08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800eb0e:	2301      	movs	r3, #1
 800eb10:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800eb12:	e001      	b.n	800eb18 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800eb14:	2300      	movs	r3, #0
 800eb16:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eb18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb1a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800eb1c:	697b      	ldr	r3, [r7, #20]
 800eb1e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800eb22:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800eb24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800eb26:	4618      	mov	r0, r3
 800eb28:	3740      	adds	r7, #64	; 0x40
 800eb2a:	46bd      	mov	sp, r7
 800eb2c:	bd80      	pop	{r7, pc}
	...

0800eb30 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b08c      	sub	sp, #48	; 0x30
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	60f8      	str	r0, [r7, #12]
 800eb38:	60b9      	str	r1, [r7, #8]
 800eb3a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800eb44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d10a      	bne.n	800eb60 <xQueueReceive+0x30>
	__asm volatile
 800eb4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb4e:	f383 8811 	msr	BASEPRI, r3
 800eb52:	f3bf 8f6f 	isb	sy
 800eb56:	f3bf 8f4f 	dsb	sy
 800eb5a:	623b      	str	r3, [r7, #32]
}
 800eb5c:	bf00      	nop
 800eb5e:	e7fe      	b.n	800eb5e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800eb60:	68bb      	ldr	r3, [r7, #8]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d103      	bne.n	800eb6e <xQueueReceive+0x3e>
 800eb66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d101      	bne.n	800eb72 <xQueueReceive+0x42>
 800eb6e:	2301      	movs	r3, #1
 800eb70:	e000      	b.n	800eb74 <xQueueReceive+0x44>
 800eb72:	2300      	movs	r3, #0
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d10a      	bne.n	800eb8e <xQueueReceive+0x5e>
	__asm volatile
 800eb78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb7c:	f383 8811 	msr	BASEPRI, r3
 800eb80:	f3bf 8f6f 	isb	sy
 800eb84:	f3bf 8f4f 	dsb	sy
 800eb88:	61fb      	str	r3, [r7, #28]
}
 800eb8a:	bf00      	nop
 800eb8c:	e7fe      	b.n	800eb8c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800eb8e:	f001 f85b 	bl	800fc48 <xTaskGetSchedulerState>
 800eb92:	4603      	mov	r3, r0
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d102      	bne.n	800eb9e <xQueueReceive+0x6e>
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d101      	bne.n	800eba2 <xQueueReceive+0x72>
 800eb9e:	2301      	movs	r3, #1
 800eba0:	e000      	b.n	800eba4 <xQueueReceive+0x74>
 800eba2:	2300      	movs	r3, #0
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d10a      	bne.n	800ebbe <xQueueReceive+0x8e>
	__asm volatile
 800eba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebac:	f383 8811 	msr	BASEPRI, r3
 800ebb0:	f3bf 8f6f 	isb	sy
 800ebb4:	f3bf 8f4f 	dsb	sy
 800ebb8:	61bb      	str	r3, [r7, #24]
}
 800ebba:	bf00      	nop
 800ebbc:	e7fe      	b.n	800ebbc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ebbe:	f001 fda1 	bl	8010704 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ebc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebc6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ebc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d01f      	beq.n	800ec0e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ebce:	68b9      	ldr	r1, [r7, #8]
 800ebd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ebd2:	f000 f977 	bl	800eec4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ebd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebd8:	1e5a      	subs	r2, r3, #1
 800ebda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebdc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ebde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebe0:	691b      	ldr	r3, [r3, #16]
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d00f      	beq.n	800ec06 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ebe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebe8:	3310      	adds	r3, #16
 800ebea:	4618      	mov	r0, r3
 800ebec:	f000 fe96 	bl	800f91c <xTaskRemoveFromEventList>
 800ebf0:	4603      	mov	r3, r0
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d007      	beq.n	800ec06 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ebf6:	4b3d      	ldr	r3, [pc, #244]	; (800ecec <xQueueReceive+0x1bc>)
 800ebf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ebfc:	601a      	str	r2, [r3, #0]
 800ebfe:	f3bf 8f4f 	dsb	sy
 800ec02:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ec06:	f001 fdad 	bl	8010764 <vPortExitCritical>
				return pdPASS;
 800ec0a:	2301      	movs	r3, #1
 800ec0c:	e069      	b.n	800ece2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d103      	bne.n	800ec1c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ec14:	f001 fda6 	bl	8010764 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ec18:	2300      	movs	r3, #0
 800ec1a:	e062      	b.n	800ece2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ec1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d106      	bne.n	800ec30 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ec22:	f107 0310 	add.w	r3, r7, #16
 800ec26:	4618      	mov	r0, r3
 800ec28:	f000 feda 	bl	800f9e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ec2c:	2301      	movs	r3, #1
 800ec2e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ec30:	f001 fd98 	bl	8010764 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ec34:	f000 fc54 	bl	800f4e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ec38:	f001 fd64 	bl	8010704 <vPortEnterCritical>
 800ec3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec3e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ec42:	b25b      	sxtb	r3, r3
 800ec44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec48:	d103      	bne.n	800ec52 <xQueueReceive+0x122>
 800ec4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec4c:	2200      	movs	r2, #0
 800ec4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ec52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ec58:	b25b      	sxtb	r3, r3
 800ec5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec5e:	d103      	bne.n	800ec68 <xQueueReceive+0x138>
 800ec60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec62:	2200      	movs	r2, #0
 800ec64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ec68:	f001 fd7c 	bl	8010764 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ec6c:	1d3a      	adds	r2, r7, #4
 800ec6e:	f107 0310 	add.w	r3, r7, #16
 800ec72:	4611      	mov	r1, r2
 800ec74:	4618      	mov	r0, r3
 800ec76:	f000 fec9 	bl	800fa0c <xTaskCheckForTimeOut>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d123      	bne.n	800ecc8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ec80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ec82:	f000 f997 	bl	800efb4 <prvIsQueueEmpty>
 800ec86:	4603      	mov	r3, r0
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d017      	beq.n	800ecbc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ec8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec8e:	3324      	adds	r3, #36	; 0x24
 800ec90:	687a      	ldr	r2, [r7, #4]
 800ec92:	4611      	mov	r1, r2
 800ec94:	4618      	mov	r0, r3
 800ec96:	f000 fdf1 	bl	800f87c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ec9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ec9c:	f000 f938 	bl	800ef10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800eca0:	f000 fc2c 	bl	800f4fc <xTaskResumeAll>
 800eca4:	4603      	mov	r3, r0
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d189      	bne.n	800ebbe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ecaa:	4b10      	ldr	r3, [pc, #64]	; (800ecec <xQueueReceive+0x1bc>)
 800ecac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ecb0:	601a      	str	r2, [r3, #0]
 800ecb2:	f3bf 8f4f 	dsb	sy
 800ecb6:	f3bf 8f6f 	isb	sy
 800ecba:	e780      	b.n	800ebbe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ecbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ecbe:	f000 f927 	bl	800ef10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ecc2:	f000 fc1b 	bl	800f4fc <xTaskResumeAll>
 800ecc6:	e77a      	b.n	800ebbe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ecc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ecca:	f000 f921 	bl	800ef10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ecce:	f000 fc15 	bl	800f4fc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ecd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ecd4:	f000 f96e 	bl	800efb4 <prvIsQueueEmpty>
 800ecd8:	4603      	mov	r3, r0
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	f43f af6f 	beq.w	800ebbe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ece0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ece2:	4618      	mov	r0, r3
 800ece4:	3730      	adds	r7, #48	; 0x30
 800ece6:	46bd      	mov	sp, r7
 800ece8:	bd80      	pop	{r7, pc}
 800ecea:	bf00      	nop
 800ecec:	e000ed04 	.word	0xe000ed04

0800ecf0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b08e      	sub	sp, #56	; 0x38
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	60f8      	str	r0, [r7, #12]
 800ecf8:	60b9      	str	r1, [r7, #8]
 800ecfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ed00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d10a      	bne.n	800ed1c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800ed06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed0a:	f383 8811 	msr	BASEPRI, r3
 800ed0e:	f3bf 8f6f 	isb	sy
 800ed12:	f3bf 8f4f 	dsb	sy
 800ed16:	623b      	str	r3, [r7, #32]
}
 800ed18:	bf00      	nop
 800ed1a:	e7fe      	b.n	800ed1a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ed1c:	68bb      	ldr	r3, [r7, #8]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d103      	bne.n	800ed2a <xQueueReceiveFromISR+0x3a>
 800ed22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d101      	bne.n	800ed2e <xQueueReceiveFromISR+0x3e>
 800ed2a:	2301      	movs	r3, #1
 800ed2c:	e000      	b.n	800ed30 <xQueueReceiveFromISR+0x40>
 800ed2e:	2300      	movs	r3, #0
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d10a      	bne.n	800ed4a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800ed34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed38:	f383 8811 	msr	BASEPRI, r3
 800ed3c:	f3bf 8f6f 	isb	sy
 800ed40:	f3bf 8f4f 	dsb	sy
 800ed44:	61fb      	str	r3, [r7, #28]
}
 800ed46:	bf00      	nop
 800ed48:	e7fe      	b.n	800ed48 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ed4a:	f001 fdbd 	bl	80108c8 <vPortValidateInterruptPriority>
	__asm volatile
 800ed4e:	f3ef 8211 	mrs	r2, BASEPRI
 800ed52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed56:	f383 8811 	msr	BASEPRI, r3
 800ed5a:	f3bf 8f6f 	isb	sy
 800ed5e:	f3bf 8f4f 	dsb	sy
 800ed62:	61ba      	str	r2, [r7, #24]
 800ed64:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ed66:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ed68:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ed6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed6e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ed70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d02f      	beq.n	800edd6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ed76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ed7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ed80:	68b9      	ldr	r1, [r7, #8]
 800ed82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ed84:	f000 f89e 	bl	800eec4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ed88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed8a:	1e5a      	subs	r2, r3, #1
 800ed8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed8e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ed90:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ed94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed98:	d112      	bne.n	800edc0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ed9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed9c:	691b      	ldr	r3, [r3, #16]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d016      	beq.n	800edd0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800eda2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eda4:	3310      	adds	r3, #16
 800eda6:	4618      	mov	r0, r3
 800eda8:	f000 fdb8 	bl	800f91c <xTaskRemoveFromEventList>
 800edac:	4603      	mov	r3, r0
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d00e      	beq.n	800edd0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d00b      	beq.n	800edd0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2201      	movs	r2, #1
 800edbc:	601a      	str	r2, [r3, #0]
 800edbe:	e007      	b.n	800edd0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800edc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800edc4:	3301      	adds	r3, #1
 800edc6:	b2db      	uxtb	r3, r3
 800edc8:	b25a      	sxtb	r2, r3
 800edca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800edd0:	2301      	movs	r3, #1
 800edd2:	637b      	str	r3, [r7, #52]	; 0x34
 800edd4:	e001      	b.n	800edda <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800edd6:	2300      	movs	r3, #0
 800edd8:	637b      	str	r3, [r7, #52]	; 0x34
 800edda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eddc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800edde:	693b      	ldr	r3, [r7, #16]
 800ede0:	f383 8811 	msr	BASEPRI, r3
}
 800ede4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ede6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ede8:	4618      	mov	r0, r3
 800edea:	3738      	adds	r7, #56	; 0x38
 800edec:	46bd      	mov	sp, r7
 800edee:	bd80      	pop	{r7, pc}

0800edf0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b086      	sub	sp, #24
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	60f8      	str	r0, [r7, #12]
 800edf8:	60b9      	str	r1, [r7, #8]
 800edfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800edfc:	2300      	movs	r3, #0
 800edfe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d10d      	bne.n	800ee2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d14d      	bne.n	800eeb2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	689b      	ldr	r3, [r3, #8]
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f000 ff32 	bl	800fc84 <xTaskPriorityDisinherit>
 800ee20:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	2200      	movs	r2, #0
 800ee26:	609a      	str	r2, [r3, #8]
 800ee28:	e043      	b.n	800eeb2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d119      	bne.n	800ee64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	6858      	ldr	r0, [r3, #4]
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee38:	461a      	mov	r2, r3
 800ee3a:	68b9      	ldr	r1, [r7, #8]
 800ee3c:	f001 fdbe 	bl	80109bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	685a      	ldr	r2, [r3, #4]
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee48:	441a      	add	r2, r3
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	685a      	ldr	r2, [r3, #4]
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	689b      	ldr	r3, [r3, #8]
 800ee56:	429a      	cmp	r2, r3
 800ee58:	d32b      	bcc.n	800eeb2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	681a      	ldr	r2, [r3, #0]
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	605a      	str	r2, [r3, #4]
 800ee62:	e026      	b.n	800eeb2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	68d8      	ldr	r0, [r3, #12]
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee6c:	461a      	mov	r2, r3
 800ee6e:	68b9      	ldr	r1, [r7, #8]
 800ee70:	f001 fda4 	bl	80109bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	68da      	ldr	r2, [r3, #12]
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee7c:	425b      	negs	r3, r3
 800ee7e:	441a      	add	r2, r3
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	68da      	ldr	r2, [r3, #12]
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	429a      	cmp	r2, r3
 800ee8e:	d207      	bcs.n	800eea0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	689a      	ldr	r2, [r3, #8]
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee98:	425b      	negs	r3, r3
 800ee9a:	441a      	add	r2, r3
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	2b02      	cmp	r3, #2
 800eea4:	d105      	bne.n	800eeb2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800eea6:	693b      	ldr	r3, [r7, #16]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d002      	beq.n	800eeb2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800eeac:	693b      	ldr	r3, [r7, #16]
 800eeae:	3b01      	subs	r3, #1
 800eeb0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800eeb2:	693b      	ldr	r3, [r7, #16]
 800eeb4:	1c5a      	adds	r2, r3, #1
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800eeba:	697b      	ldr	r3, [r7, #20]
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	3718      	adds	r7, #24
 800eec0:	46bd      	mov	sp, r7
 800eec2:	bd80      	pop	{r7, pc}

0800eec4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b082      	sub	sp, #8
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	6078      	str	r0, [r7, #4]
 800eecc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d018      	beq.n	800ef08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	68da      	ldr	r2, [r3, #12]
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eede:	441a      	add	r2, r3
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	68da      	ldr	r2, [r3, #12]
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	689b      	ldr	r3, [r3, #8]
 800eeec:	429a      	cmp	r2, r3
 800eeee:	d303      	bcc.n	800eef8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	681a      	ldr	r2, [r3, #0]
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	68d9      	ldr	r1, [r3, #12]
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef00:	461a      	mov	r2, r3
 800ef02:	6838      	ldr	r0, [r7, #0]
 800ef04:	f001 fd5a 	bl	80109bc <memcpy>
	}
}
 800ef08:	bf00      	nop
 800ef0a:	3708      	adds	r7, #8
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	bd80      	pop	{r7, pc}

0800ef10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b084      	sub	sp, #16
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ef18:	f001 fbf4 	bl	8010704 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ef22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ef24:	e011      	b.n	800ef4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d012      	beq.n	800ef54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	3324      	adds	r3, #36	; 0x24
 800ef32:	4618      	mov	r0, r3
 800ef34:	f000 fcf2 	bl	800f91c <xTaskRemoveFromEventList>
 800ef38:	4603      	mov	r3, r0
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d001      	beq.n	800ef42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ef3e:	f000 fdc7 	bl	800fad0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ef42:	7bfb      	ldrb	r3, [r7, #15]
 800ef44:	3b01      	subs	r3, #1
 800ef46:	b2db      	uxtb	r3, r3
 800ef48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ef4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	dce9      	bgt.n	800ef26 <prvUnlockQueue+0x16>
 800ef52:	e000      	b.n	800ef56 <prvUnlockQueue+0x46>
					break;
 800ef54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	22ff      	movs	r2, #255	; 0xff
 800ef5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ef5e:	f001 fc01 	bl	8010764 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ef62:	f001 fbcf 	bl	8010704 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ef6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ef6e:	e011      	b.n	800ef94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	691b      	ldr	r3, [r3, #16]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d012      	beq.n	800ef9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	3310      	adds	r3, #16
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	f000 fccd 	bl	800f91c <xTaskRemoveFromEventList>
 800ef82:	4603      	mov	r3, r0
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d001      	beq.n	800ef8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ef88:	f000 fda2 	bl	800fad0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ef8c:	7bbb      	ldrb	r3, [r7, #14]
 800ef8e:	3b01      	subs	r3, #1
 800ef90:	b2db      	uxtb	r3, r3
 800ef92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ef94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	dce9      	bgt.n	800ef70 <prvUnlockQueue+0x60>
 800ef9c:	e000      	b.n	800efa0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ef9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	22ff      	movs	r2, #255	; 0xff
 800efa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800efa8:	f001 fbdc 	bl	8010764 <vPortExitCritical>
}
 800efac:	bf00      	nop
 800efae:	3710      	adds	r7, #16
 800efb0:	46bd      	mov	sp, r7
 800efb2:	bd80      	pop	{r7, pc}

0800efb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b084      	sub	sp, #16
 800efb8:	af00      	add	r7, sp, #0
 800efba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800efbc:	f001 fba2 	bl	8010704 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d102      	bne.n	800efce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800efc8:	2301      	movs	r3, #1
 800efca:	60fb      	str	r3, [r7, #12]
 800efcc:	e001      	b.n	800efd2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800efce:	2300      	movs	r3, #0
 800efd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800efd2:	f001 fbc7 	bl	8010764 <vPortExitCritical>

	return xReturn;
 800efd6:	68fb      	ldr	r3, [r7, #12]
}
 800efd8:	4618      	mov	r0, r3
 800efda:	3710      	adds	r7, #16
 800efdc:	46bd      	mov	sp, r7
 800efde:	bd80      	pop	{r7, pc}

0800efe0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800efe0:	b580      	push	{r7, lr}
 800efe2:	b084      	sub	sp, #16
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800efe8:	f001 fb8c 	bl	8010704 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eff4:	429a      	cmp	r2, r3
 800eff6:	d102      	bne.n	800effe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800eff8:	2301      	movs	r3, #1
 800effa:	60fb      	str	r3, [r7, #12]
 800effc:	e001      	b.n	800f002 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800effe:	2300      	movs	r3, #0
 800f000:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f002:	f001 fbaf 	bl	8010764 <vPortExitCritical>

	return xReturn;
 800f006:	68fb      	ldr	r3, [r7, #12]
}
 800f008:	4618      	mov	r0, r3
 800f00a:	3710      	adds	r7, #16
 800f00c:	46bd      	mov	sp, r7
 800f00e:	bd80      	pop	{r7, pc}

0800f010 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 800f010:	b480      	push	{r7}
 800f012:	b087      	sub	sp, #28
 800f014:	af00      	add	r7, sp, #0
 800f016:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
 800f01c:	693b      	ldr	r3, [r7, #16]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d10a      	bne.n	800f038 <xQueueIsQueueFullFromISR+0x28>
	__asm volatile
 800f022:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f026:	f383 8811 	msr	BASEPRI, r3
 800f02a:	f3bf 8f6f 	isb	sy
 800f02e:	f3bf 8f4f 	dsb	sy
 800f032:	60fb      	str	r3, [r7, #12]
}
 800f034:	bf00      	nop
 800f036:	e7fe      	b.n	800f036 <xQueueIsQueueFullFromISR+0x26>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f038:	693b      	ldr	r3, [r7, #16]
 800f03a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f03c:	693b      	ldr	r3, [r7, #16]
 800f03e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f040:	429a      	cmp	r2, r3
 800f042:	d102      	bne.n	800f04a <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
 800f044:	2301      	movs	r3, #1
 800f046:	617b      	str	r3, [r7, #20]
 800f048:	e001      	b.n	800f04e <xQueueIsQueueFullFromISR+0x3e>
	}
	else
	{
		xReturn = pdFALSE;
 800f04a:	2300      	movs	r3, #0
 800f04c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f04e:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f050:	4618      	mov	r0, r3
 800f052:	371c      	adds	r7, #28
 800f054:	46bd      	mov	sp, r7
 800f056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f05a:	4770      	bx	lr

0800f05c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f05c:	b480      	push	{r7}
 800f05e:	b085      	sub	sp, #20
 800f060:	af00      	add	r7, sp, #0
 800f062:	6078      	str	r0, [r7, #4]
 800f064:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f066:	2300      	movs	r3, #0
 800f068:	60fb      	str	r3, [r7, #12]
 800f06a:	e014      	b.n	800f096 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f06c:	4a0f      	ldr	r2, [pc, #60]	; (800f0ac <vQueueAddToRegistry+0x50>)
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d10b      	bne.n	800f090 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f078:	490c      	ldr	r1, [pc, #48]	; (800f0ac <vQueueAddToRegistry+0x50>)
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	683a      	ldr	r2, [r7, #0]
 800f07e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f082:	4a0a      	ldr	r2, [pc, #40]	; (800f0ac <vQueueAddToRegistry+0x50>)
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	00db      	lsls	r3, r3, #3
 800f088:	4413      	add	r3, r2
 800f08a:	687a      	ldr	r2, [r7, #4]
 800f08c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f08e:	e006      	b.n	800f09e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	3301      	adds	r3, #1
 800f094:	60fb      	str	r3, [r7, #12]
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	2b07      	cmp	r3, #7
 800f09a:	d9e7      	bls.n	800f06c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f09c:	bf00      	nop
 800f09e:	bf00      	nop
 800f0a0:	3714      	adds	r7, #20
 800f0a2:	46bd      	mov	sp, r7
 800f0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a8:	4770      	bx	lr
 800f0aa:	bf00      	nop
 800f0ac:	20026560 	.word	0x20026560

0800f0b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f0b0:	b580      	push	{r7, lr}
 800f0b2:	b086      	sub	sp, #24
 800f0b4:	af00      	add	r7, sp, #0
 800f0b6:	60f8      	str	r0, [r7, #12]
 800f0b8:	60b9      	str	r1, [r7, #8]
 800f0ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f0c0:	f001 fb20 	bl	8010704 <vPortEnterCritical>
 800f0c4:	697b      	ldr	r3, [r7, #20]
 800f0c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f0ca:	b25b      	sxtb	r3, r3
 800f0cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0d0:	d103      	bne.n	800f0da <vQueueWaitForMessageRestricted+0x2a>
 800f0d2:	697b      	ldr	r3, [r7, #20]
 800f0d4:	2200      	movs	r2, #0
 800f0d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f0da:	697b      	ldr	r3, [r7, #20]
 800f0dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f0e0:	b25b      	sxtb	r3, r3
 800f0e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0e6:	d103      	bne.n	800f0f0 <vQueueWaitForMessageRestricted+0x40>
 800f0e8:	697b      	ldr	r3, [r7, #20]
 800f0ea:	2200      	movs	r2, #0
 800f0ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f0f0:	f001 fb38 	bl	8010764 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f0f4:	697b      	ldr	r3, [r7, #20]
 800f0f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d106      	bne.n	800f10a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f0fc:	697b      	ldr	r3, [r7, #20]
 800f0fe:	3324      	adds	r3, #36	; 0x24
 800f100:	687a      	ldr	r2, [r7, #4]
 800f102:	68b9      	ldr	r1, [r7, #8]
 800f104:	4618      	mov	r0, r3
 800f106:	f000 fbdd 	bl	800f8c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f10a:	6978      	ldr	r0, [r7, #20]
 800f10c:	f7ff ff00 	bl	800ef10 <prvUnlockQueue>
	}
 800f110:	bf00      	nop
 800f112:	3718      	adds	r7, #24
 800f114:	46bd      	mov	sp, r7
 800f116:	bd80      	pop	{r7, pc}

0800f118 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f118:	b580      	push	{r7, lr}
 800f11a:	b08e      	sub	sp, #56	; 0x38
 800f11c:	af04      	add	r7, sp, #16
 800f11e:	60f8      	str	r0, [r7, #12]
 800f120:	60b9      	str	r1, [r7, #8]
 800f122:	607a      	str	r2, [r7, #4]
 800f124:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d10a      	bne.n	800f142 <xTaskCreateStatic+0x2a>
	__asm volatile
 800f12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f130:	f383 8811 	msr	BASEPRI, r3
 800f134:	f3bf 8f6f 	isb	sy
 800f138:	f3bf 8f4f 	dsb	sy
 800f13c:	623b      	str	r3, [r7, #32]
}
 800f13e:	bf00      	nop
 800f140:	e7fe      	b.n	800f140 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f144:	2b00      	cmp	r3, #0
 800f146:	d10a      	bne.n	800f15e <xTaskCreateStatic+0x46>
	__asm volatile
 800f148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f14c:	f383 8811 	msr	BASEPRI, r3
 800f150:	f3bf 8f6f 	isb	sy
 800f154:	f3bf 8f4f 	dsb	sy
 800f158:	61fb      	str	r3, [r7, #28]
}
 800f15a:	bf00      	nop
 800f15c:	e7fe      	b.n	800f15c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f15e:	2354      	movs	r3, #84	; 0x54
 800f160:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f162:	693b      	ldr	r3, [r7, #16]
 800f164:	2b54      	cmp	r3, #84	; 0x54
 800f166:	d00a      	beq.n	800f17e <xTaskCreateStatic+0x66>
	__asm volatile
 800f168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f16c:	f383 8811 	msr	BASEPRI, r3
 800f170:	f3bf 8f6f 	isb	sy
 800f174:	f3bf 8f4f 	dsb	sy
 800f178:	61bb      	str	r3, [r7, #24]
}
 800f17a:	bf00      	nop
 800f17c:	e7fe      	b.n	800f17c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f17e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f182:	2b00      	cmp	r3, #0
 800f184:	d01a      	beq.n	800f1bc <xTaskCreateStatic+0xa4>
 800f186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d017      	beq.n	800f1bc <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f18e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f192:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f194:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f196:	2300      	movs	r3, #0
 800f198:	9303      	str	r3, [sp, #12]
 800f19a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f19c:	9302      	str	r3, [sp, #8]
 800f19e:	f107 0314 	add.w	r3, r7, #20
 800f1a2:	9301      	str	r3, [sp, #4]
 800f1a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1a6:	9300      	str	r3, [sp, #0]
 800f1a8:	683b      	ldr	r3, [r7, #0]
 800f1aa:	687a      	ldr	r2, [r7, #4]
 800f1ac:	68b9      	ldr	r1, [r7, #8]
 800f1ae:	68f8      	ldr	r0, [r7, #12]
 800f1b0:	f000 f80b 	bl	800f1ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f1b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f1b6:	f000 f88f 	bl	800f2d8 <prvAddNewTaskToReadyList>
 800f1ba:	e001      	b.n	800f1c0 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800f1bc:	2300      	movs	r3, #0
 800f1be:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f1c0:	697b      	ldr	r3, [r7, #20]
	}
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	3728      	adds	r7, #40	; 0x28
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	bd80      	pop	{r7, pc}

0800f1ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f1ca:	b580      	push	{r7, lr}
 800f1cc:	b088      	sub	sp, #32
 800f1ce:	af00      	add	r7, sp, #0
 800f1d0:	60f8      	str	r0, [r7, #12]
 800f1d2:	60b9      	str	r1, [r7, #8]
 800f1d4:	607a      	str	r2, [r7, #4]
 800f1d6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f1d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800f1e2:	3b01      	subs	r3, #1
 800f1e4:	009b      	lsls	r3, r3, #2
 800f1e6:	4413      	add	r3, r2
 800f1e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f1ea:	69bb      	ldr	r3, [r7, #24]
 800f1ec:	f023 0307 	bic.w	r3, r3, #7
 800f1f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f1f2:	69bb      	ldr	r3, [r7, #24]
 800f1f4:	f003 0307 	and.w	r3, r3, #7
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d00a      	beq.n	800f212 <prvInitialiseNewTask+0x48>
	__asm volatile
 800f1fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f200:	f383 8811 	msr	BASEPRI, r3
 800f204:	f3bf 8f6f 	isb	sy
 800f208:	f3bf 8f4f 	dsb	sy
 800f20c:	617b      	str	r3, [r7, #20]
}
 800f20e:	bf00      	nop
 800f210:	e7fe      	b.n	800f210 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f212:	68bb      	ldr	r3, [r7, #8]
 800f214:	2b00      	cmp	r3, #0
 800f216:	d01f      	beq.n	800f258 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f218:	2300      	movs	r3, #0
 800f21a:	61fb      	str	r3, [r7, #28]
 800f21c:	e012      	b.n	800f244 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f21e:	68ba      	ldr	r2, [r7, #8]
 800f220:	69fb      	ldr	r3, [r7, #28]
 800f222:	4413      	add	r3, r2
 800f224:	7819      	ldrb	r1, [r3, #0]
 800f226:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f228:	69fb      	ldr	r3, [r7, #28]
 800f22a:	4413      	add	r3, r2
 800f22c:	3334      	adds	r3, #52	; 0x34
 800f22e:	460a      	mov	r2, r1
 800f230:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f232:	68ba      	ldr	r2, [r7, #8]
 800f234:	69fb      	ldr	r3, [r7, #28]
 800f236:	4413      	add	r3, r2
 800f238:	781b      	ldrb	r3, [r3, #0]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d006      	beq.n	800f24c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f23e:	69fb      	ldr	r3, [r7, #28]
 800f240:	3301      	adds	r3, #1
 800f242:	61fb      	str	r3, [r7, #28]
 800f244:	69fb      	ldr	r3, [r7, #28]
 800f246:	2b0f      	cmp	r3, #15
 800f248:	d9e9      	bls.n	800f21e <prvInitialiseNewTask+0x54>
 800f24a:	e000      	b.n	800f24e <prvInitialiseNewTask+0x84>
			{
				break;
 800f24c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f24e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f250:	2200      	movs	r2, #0
 800f252:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f256:	e003      	b.n	800f260 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f25a:	2200      	movs	r2, #0
 800f25c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f262:	2b06      	cmp	r3, #6
 800f264:	d901      	bls.n	800f26a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f266:	2306      	movs	r3, #6
 800f268:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f26a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f26c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f26e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f272:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f274:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800f276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f278:	2200      	movs	r2, #0
 800f27a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f27c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f27e:	3304      	adds	r3, #4
 800f280:	4618      	mov	r0, r3
 800f282:	f7ff f8f7 	bl	800e474 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f288:	3318      	adds	r3, #24
 800f28a:	4618      	mov	r0, r3
 800f28c:	f7ff f8f2 	bl	800e474 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f292:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f294:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f298:	f1c3 0207 	rsb	r2, r3, #7
 800f29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f29e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f2a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f2a4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f2a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2a8:	2200      	movs	r2, #0
 800f2aa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f2ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f2b4:	683a      	ldr	r2, [r7, #0]
 800f2b6:	68f9      	ldr	r1, [r7, #12]
 800f2b8:	69b8      	ldr	r0, [r7, #24]
 800f2ba:	f001 f8f7 	bl	80104ac <pxPortInitialiseStack>
 800f2be:	4602      	mov	r2, r0
 800f2c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2c2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f2c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d002      	beq.n	800f2d0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f2ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f2d0:	bf00      	nop
 800f2d2:	3720      	adds	r7, #32
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	bd80      	pop	{r7, pc}

0800f2d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b082      	sub	sp, #8
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f2e0:	f001 fa10 	bl	8010704 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f2e4:	4b2a      	ldr	r3, [pc, #168]	; (800f390 <prvAddNewTaskToReadyList+0xb8>)
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	3301      	adds	r3, #1
 800f2ea:	4a29      	ldr	r2, [pc, #164]	; (800f390 <prvAddNewTaskToReadyList+0xb8>)
 800f2ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f2ee:	4b29      	ldr	r3, [pc, #164]	; (800f394 <prvAddNewTaskToReadyList+0xbc>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d109      	bne.n	800f30a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f2f6:	4a27      	ldr	r2, [pc, #156]	; (800f394 <prvAddNewTaskToReadyList+0xbc>)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f2fc:	4b24      	ldr	r3, [pc, #144]	; (800f390 <prvAddNewTaskToReadyList+0xb8>)
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	2b01      	cmp	r3, #1
 800f302:	d110      	bne.n	800f326 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f304:	f000 fc08 	bl	800fb18 <prvInitialiseTaskLists>
 800f308:	e00d      	b.n	800f326 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f30a:	4b23      	ldr	r3, [pc, #140]	; (800f398 <prvAddNewTaskToReadyList+0xc0>)
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d109      	bne.n	800f326 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f312:	4b20      	ldr	r3, [pc, #128]	; (800f394 <prvAddNewTaskToReadyList+0xbc>)
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f31c:	429a      	cmp	r2, r3
 800f31e:	d802      	bhi.n	800f326 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f320:	4a1c      	ldr	r2, [pc, #112]	; (800f394 <prvAddNewTaskToReadyList+0xbc>)
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f326:	4b1d      	ldr	r3, [pc, #116]	; (800f39c <prvAddNewTaskToReadyList+0xc4>)
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	3301      	adds	r3, #1
 800f32c:	4a1b      	ldr	r2, [pc, #108]	; (800f39c <prvAddNewTaskToReadyList+0xc4>)
 800f32e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f334:	2201      	movs	r2, #1
 800f336:	409a      	lsls	r2, r3
 800f338:	4b19      	ldr	r3, [pc, #100]	; (800f3a0 <prvAddNewTaskToReadyList+0xc8>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	4313      	orrs	r3, r2
 800f33e:	4a18      	ldr	r2, [pc, #96]	; (800f3a0 <prvAddNewTaskToReadyList+0xc8>)
 800f340:	6013      	str	r3, [r2, #0]
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f346:	4613      	mov	r3, r2
 800f348:	009b      	lsls	r3, r3, #2
 800f34a:	4413      	add	r3, r2
 800f34c:	009b      	lsls	r3, r3, #2
 800f34e:	4a15      	ldr	r2, [pc, #84]	; (800f3a4 <prvAddNewTaskToReadyList+0xcc>)
 800f350:	441a      	add	r2, r3
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	3304      	adds	r3, #4
 800f356:	4619      	mov	r1, r3
 800f358:	4610      	mov	r0, r2
 800f35a:	f7ff f898 	bl	800e48e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f35e:	f001 fa01 	bl	8010764 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f362:	4b0d      	ldr	r3, [pc, #52]	; (800f398 <prvAddNewTaskToReadyList+0xc0>)
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d00e      	beq.n	800f388 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f36a:	4b0a      	ldr	r3, [pc, #40]	; (800f394 <prvAddNewTaskToReadyList+0xbc>)
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f374:	429a      	cmp	r2, r3
 800f376:	d207      	bcs.n	800f388 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f378:	4b0b      	ldr	r3, [pc, #44]	; (800f3a8 <prvAddNewTaskToReadyList+0xd0>)
 800f37a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f37e:	601a      	str	r2, [r3, #0]
 800f380:	f3bf 8f4f 	dsb	sy
 800f384:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f388:	bf00      	nop
 800f38a:	3708      	adds	r7, #8
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bd80      	pop	{r7, pc}
 800f390:	200266a0 	.word	0x200266a0
 800f394:	200265a0 	.word	0x200265a0
 800f398:	200266ac 	.word	0x200266ac
 800f39c:	200266bc 	.word	0x200266bc
 800f3a0:	200266a8 	.word	0x200266a8
 800f3a4:	200265a4 	.word	0x200265a4
 800f3a8:	e000ed04 	.word	0xe000ed04

0800f3ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b084      	sub	sp, #16
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d017      	beq.n	800f3ee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f3be:	4b13      	ldr	r3, [pc, #76]	; (800f40c <vTaskDelay+0x60>)
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d00a      	beq.n	800f3dc <vTaskDelay+0x30>
	__asm volatile
 800f3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3ca:	f383 8811 	msr	BASEPRI, r3
 800f3ce:	f3bf 8f6f 	isb	sy
 800f3d2:	f3bf 8f4f 	dsb	sy
 800f3d6:	60bb      	str	r3, [r7, #8]
}
 800f3d8:	bf00      	nop
 800f3da:	e7fe      	b.n	800f3da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f3dc:	f000 f880 	bl	800f4e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f3e0:	2100      	movs	r1, #0
 800f3e2:	6878      	ldr	r0, [r7, #4]
 800f3e4:	f000 fcd4 	bl	800fd90 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f3e8:	f000 f888 	bl	800f4fc <xTaskResumeAll>
 800f3ec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d107      	bne.n	800f404 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800f3f4:	4b06      	ldr	r3, [pc, #24]	; (800f410 <vTaskDelay+0x64>)
 800f3f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f3fa:	601a      	str	r2, [r3, #0]
 800f3fc:	f3bf 8f4f 	dsb	sy
 800f400:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f404:	bf00      	nop
 800f406:	3710      	adds	r7, #16
 800f408:	46bd      	mov	sp, r7
 800f40a:	bd80      	pop	{r7, pc}
 800f40c:	200266c8 	.word	0x200266c8
 800f410:	e000ed04 	.word	0xe000ed04

0800f414 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f414:	b580      	push	{r7, lr}
 800f416:	b08a      	sub	sp, #40	; 0x28
 800f418:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f41a:	2300      	movs	r3, #0
 800f41c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f41e:	2300      	movs	r3, #0
 800f420:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f422:	463a      	mov	r2, r7
 800f424:	1d39      	adds	r1, r7, #4
 800f426:	f107 0308 	add.w	r3, r7, #8
 800f42a:	4618      	mov	r0, r3
 800f42c:	f7f4 f9e8 	bl	8003800 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f430:	6839      	ldr	r1, [r7, #0]
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	68ba      	ldr	r2, [r7, #8]
 800f436:	9202      	str	r2, [sp, #8]
 800f438:	9301      	str	r3, [sp, #4]
 800f43a:	2300      	movs	r3, #0
 800f43c:	9300      	str	r3, [sp, #0]
 800f43e:	2300      	movs	r3, #0
 800f440:	460a      	mov	r2, r1
 800f442:	4921      	ldr	r1, [pc, #132]	; (800f4c8 <vTaskStartScheduler+0xb4>)
 800f444:	4821      	ldr	r0, [pc, #132]	; (800f4cc <vTaskStartScheduler+0xb8>)
 800f446:	f7ff fe67 	bl	800f118 <xTaskCreateStatic>
 800f44a:	4603      	mov	r3, r0
 800f44c:	4a20      	ldr	r2, [pc, #128]	; (800f4d0 <vTaskStartScheduler+0xbc>)
 800f44e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f450:	4b1f      	ldr	r3, [pc, #124]	; (800f4d0 <vTaskStartScheduler+0xbc>)
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	2b00      	cmp	r3, #0
 800f456:	d002      	beq.n	800f45e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f458:	2301      	movs	r3, #1
 800f45a:	617b      	str	r3, [r7, #20]
 800f45c:	e001      	b.n	800f462 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f45e:	2300      	movs	r3, #0
 800f460:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f462:	697b      	ldr	r3, [r7, #20]
 800f464:	2b01      	cmp	r3, #1
 800f466:	d102      	bne.n	800f46e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f468:	f000 fcf8 	bl	800fe5c <xTimerCreateTimerTask>
 800f46c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f46e:	697b      	ldr	r3, [r7, #20]
 800f470:	2b01      	cmp	r3, #1
 800f472:	d116      	bne.n	800f4a2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800f474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f478:	f383 8811 	msr	BASEPRI, r3
 800f47c:	f3bf 8f6f 	isb	sy
 800f480:	f3bf 8f4f 	dsb	sy
 800f484:	613b      	str	r3, [r7, #16]
}
 800f486:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f488:	4b12      	ldr	r3, [pc, #72]	; (800f4d4 <vTaskStartScheduler+0xc0>)
 800f48a:	f04f 32ff 	mov.w	r2, #4294967295
 800f48e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f490:	4b11      	ldr	r3, [pc, #68]	; (800f4d8 <vTaskStartScheduler+0xc4>)
 800f492:	2201      	movs	r2, #1
 800f494:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f496:	4b11      	ldr	r3, [pc, #68]	; (800f4dc <vTaskStartScheduler+0xc8>)
 800f498:	2200      	movs	r2, #0
 800f49a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f49c:	f001 f890 	bl	80105c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f4a0:	e00e      	b.n	800f4c0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f4a2:	697b      	ldr	r3, [r7, #20]
 800f4a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4a8:	d10a      	bne.n	800f4c0 <vTaskStartScheduler+0xac>
	__asm volatile
 800f4aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4ae:	f383 8811 	msr	BASEPRI, r3
 800f4b2:	f3bf 8f6f 	isb	sy
 800f4b6:	f3bf 8f4f 	dsb	sy
 800f4ba:	60fb      	str	r3, [r7, #12]
}
 800f4bc:	bf00      	nop
 800f4be:	e7fe      	b.n	800f4be <vTaskStartScheduler+0xaa>
}
 800f4c0:	bf00      	nop
 800f4c2:	3718      	adds	r7, #24
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd80      	pop	{r7, pc}
 800f4c8:	08013ffc 	.word	0x08013ffc
 800f4cc:	0800fae9 	.word	0x0800fae9
 800f4d0:	200266c4 	.word	0x200266c4
 800f4d4:	200266c0 	.word	0x200266c0
 800f4d8:	200266ac 	.word	0x200266ac
 800f4dc:	200266a4 	.word	0x200266a4

0800f4e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f4e4:	4b04      	ldr	r3, [pc, #16]	; (800f4f8 <vTaskSuspendAll+0x18>)
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	3301      	adds	r3, #1
 800f4ea:	4a03      	ldr	r2, [pc, #12]	; (800f4f8 <vTaskSuspendAll+0x18>)
 800f4ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f4ee:	bf00      	nop
 800f4f0:	46bd      	mov	sp, r7
 800f4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f6:	4770      	bx	lr
 800f4f8:	200266c8 	.word	0x200266c8

0800f4fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f4fc:	b580      	push	{r7, lr}
 800f4fe:	b084      	sub	sp, #16
 800f500:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f502:	2300      	movs	r3, #0
 800f504:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f506:	2300      	movs	r3, #0
 800f508:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f50a:	4b41      	ldr	r3, [pc, #260]	; (800f610 <xTaskResumeAll+0x114>)
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d10a      	bne.n	800f528 <xTaskResumeAll+0x2c>
	__asm volatile
 800f512:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f516:	f383 8811 	msr	BASEPRI, r3
 800f51a:	f3bf 8f6f 	isb	sy
 800f51e:	f3bf 8f4f 	dsb	sy
 800f522:	603b      	str	r3, [r7, #0]
}
 800f524:	bf00      	nop
 800f526:	e7fe      	b.n	800f526 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f528:	f001 f8ec 	bl	8010704 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f52c:	4b38      	ldr	r3, [pc, #224]	; (800f610 <xTaskResumeAll+0x114>)
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	3b01      	subs	r3, #1
 800f532:	4a37      	ldr	r2, [pc, #220]	; (800f610 <xTaskResumeAll+0x114>)
 800f534:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f536:	4b36      	ldr	r3, [pc, #216]	; (800f610 <xTaskResumeAll+0x114>)
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d161      	bne.n	800f602 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f53e:	4b35      	ldr	r3, [pc, #212]	; (800f614 <xTaskResumeAll+0x118>)
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	2b00      	cmp	r3, #0
 800f544:	d05d      	beq.n	800f602 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f546:	e02e      	b.n	800f5a6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f548:	4b33      	ldr	r3, [pc, #204]	; (800f618 <xTaskResumeAll+0x11c>)
 800f54a:	68db      	ldr	r3, [r3, #12]
 800f54c:	68db      	ldr	r3, [r3, #12]
 800f54e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	3318      	adds	r3, #24
 800f554:	4618      	mov	r0, r3
 800f556:	f7fe fff7 	bl	800e548 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	3304      	adds	r3, #4
 800f55e:	4618      	mov	r0, r3
 800f560:	f7fe fff2 	bl	800e548 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f568:	2201      	movs	r2, #1
 800f56a:	409a      	lsls	r2, r3
 800f56c:	4b2b      	ldr	r3, [pc, #172]	; (800f61c <xTaskResumeAll+0x120>)
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	4313      	orrs	r3, r2
 800f572:	4a2a      	ldr	r2, [pc, #168]	; (800f61c <xTaskResumeAll+0x120>)
 800f574:	6013      	str	r3, [r2, #0]
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f57a:	4613      	mov	r3, r2
 800f57c:	009b      	lsls	r3, r3, #2
 800f57e:	4413      	add	r3, r2
 800f580:	009b      	lsls	r3, r3, #2
 800f582:	4a27      	ldr	r2, [pc, #156]	; (800f620 <xTaskResumeAll+0x124>)
 800f584:	441a      	add	r2, r3
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	3304      	adds	r3, #4
 800f58a:	4619      	mov	r1, r3
 800f58c:	4610      	mov	r0, r2
 800f58e:	f7fe ff7e 	bl	800e48e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f596:	4b23      	ldr	r3, [pc, #140]	; (800f624 <xTaskResumeAll+0x128>)
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f59c:	429a      	cmp	r2, r3
 800f59e:	d302      	bcc.n	800f5a6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800f5a0:	4b21      	ldr	r3, [pc, #132]	; (800f628 <xTaskResumeAll+0x12c>)
 800f5a2:	2201      	movs	r2, #1
 800f5a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f5a6:	4b1c      	ldr	r3, [pc, #112]	; (800f618 <xTaskResumeAll+0x11c>)
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d1cc      	bne.n	800f548 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d001      	beq.n	800f5b8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f5b4:	f000 fb28 	bl	800fc08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f5b8:	4b1c      	ldr	r3, [pc, #112]	; (800f62c <xTaskResumeAll+0x130>)
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d010      	beq.n	800f5e6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f5c4:	f000 f846 	bl	800f654 <xTaskIncrementTick>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d002      	beq.n	800f5d4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800f5ce:	4b16      	ldr	r3, [pc, #88]	; (800f628 <xTaskResumeAll+0x12c>)
 800f5d0:	2201      	movs	r2, #1
 800f5d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	3b01      	subs	r3, #1
 800f5d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d1f1      	bne.n	800f5c4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800f5e0:	4b12      	ldr	r3, [pc, #72]	; (800f62c <xTaskResumeAll+0x130>)
 800f5e2:	2200      	movs	r2, #0
 800f5e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f5e6:	4b10      	ldr	r3, [pc, #64]	; (800f628 <xTaskResumeAll+0x12c>)
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d009      	beq.n	800f602 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f5ee:	2301      	movs	r3, #1
 800f5f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f5f2:	4b0f      	ldr	r3, [pc, #60]	; (800f630 <xTaskResumeAll+0x134>)
 800f5f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f5f8:	601a      	str	r2, [r3, #0]
 800f5fa:	f3bf 8f4f 	dsb	sy
 800f5fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f602:	f001 f8af 	bl	8010764 <vPortExitCritical>

	return xAlreadyYielded;
 800f606:	68bb      	ldr	r3, [r7, #8]
}
 800f608:	4618      	mov	r0, r3
 800f60a:	3710      	adds	r7, #16
 800f60c:	46bd      	mov	sp, r7
 800f60e:	bd80      	pop	{r7, pc}
 800f610:	200266c8 	.word	0x200266c8
 800f614:	200266a0 	.word	0x200266a0
 800f618:	20026660 	.word	0x20026660
 800f61c:	200266a8 	.word	0x200266a8
 800f620:	200265a4 	.word	0x200265a4
 800f624:	200265a0 	.word	0x200265a0
 800f628:	200266b4 	.word	0x200266b4
 800f62c:	200266b0 	.word	0x200266b0
 800f630:	e000ed04 	.word	0xe000ed04

0800f634 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f634:	b480      	push	{r7}
 800f636:	b083      	sub	sp, #12
 800f638:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f63a:	4b05      	ldr	r3, [pc, #20]	; (800f650 <xTaskGetTickCount+0x1c>)
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f640:	687b      	ldr	r3, [r7, #4]
}
 800f642:	4618      	mov	r0, r3
 800f644:	370c      	adds	r7, #12
 800f646:	46bd      	mov	sp, r7
 800f648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64c:	4770      	bx	lr
 800f64e:	bf00      	nop
 800f650:	200266a4 	.word	0x200266a4

0800f654 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f654:	b580      	push	{r7, lr}
 800f656:	b086      	sub	sp, #24
 800f658:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f65a:	2300      	movs	r3, #0
 800f65c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f65e:	4b4e      	ldr	r3, [pc, #312]	; (800f798 <xTaskIncrementTick+0x144>)
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	2b00      	cmp	r3, #0
 800f664:	f040 808e 	bne.w	800f784 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f668:	4b4c      	ldr	r3, [pc, #304]	; (800f79c <xTaskIncrementTick+0x148>)
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	3301      	adds	r3, #1
 800f66e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f670:	4a4a      	ldr	r2, [pc, #296]	; (800f79c <xTaskIncrementTick+0x148>)
 800f672:	693b      	ldr	r3, [r7, #16]
 800f674:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f676:	693b      	ldr	r3, [r7, #16]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d120      	bne.n	800f6be <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800f67c:	4b48      	ldr	r3, [pc, #288]	; (800f7a0 <xTaskIncrementTick+0x14c>)
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d00a      	beq.n	800f69c <xTaskIncrementTick+0x48>
	__asm volatile
 800f686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f68a:	f383 8811 	msr	BASEPRI, r3
 800f68e:	f3bf 8f6f 	isb	sy
 800f692:	f3bf 8f4f 	dsb	sy
 800f696:	603b      	str	r3, [r7, #0]
}
 800f698:	bf00      	nop
 800f69a:	e7fe      	b.n	800f69a <xTaskIncrementTick+0x46>
 800f69c:	4b40      	ldr	r3, [pc, #256]	; (800f7a0 <xTaskIncrementTick+0x14c>)
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	60fb      	str	r3, [r7, #12]
 800f6a2:	4b40      	ldr	r3, [pc, #256]	; (800f7a4 <xTaskIncrementTick+0x150>)
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	4a3e      	ldr	r2, [pc, #248]	; (800f7a0 <xTaskIncrementTick+0x14c>)
 800f6a8:	6013      	str	r3, [r2, #0]
 800f6aa:	4a3e      	ldr	r2, [pc, #248]	; (800f7a4 <xTaskIncrementTick+0x150>)
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	6013      	str	r3, [r2, #0]
 800f6b0:	4b3d      	ldr	r3, [pc, #244]	; (800f7a8 <xTaskIncrementTick+0x154>)
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	3301      	adds	r3, #1
 800f6b6:	4a3c      	ldr	r2, [pc, #240]	; (800f7a8 <xTaskIncrementTick+0x154>)
 800f6b8:	6013      	str	r3, [r2, #0]
 800f6ba:	f000 faa5 	bl	800fc08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f6be:	4b3b      	ldr	r3, [pc, #236]	; (800f7ac <xTaskIncrementTick+0x158>)
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	693a      	ldr	r2, [r7, #16]
 800f6c4:	429a      	cmp	r2, r3
 800f6c6:	d348      	bcc.n	800f75a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f6c8:	4b35      	ldr	r3, [pc, #212]	; (800f7a0 <xTaskIncrementTick+0x14c>)
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d104      	bne.n	800f6dc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f6d2:	4b36      	ldr	r3, [pc, #216]	; (800f7ac <xTaskIncrementTick+0x158>)
 800f6d4:	f04f 32ff 	mov.w	r2, #4294967295
 800f6d8:	601a      	str	r2, [r3, #0]
					break;
 800f6da:	e03e      	b.n	800f75a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f6dc:	4b30      	ldr	r3, [pc, #192]	; (800f7a0 <xTaskIncrementTick+0x14c>)
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	68db      	ldr	r3, [r3, #12]
 800f6e2:	68db      	ldr	r3, [r3, #12]
 800f6e4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f6e6:	68bb      	ldr	r3, [r7, #8]
 800f6e8:	685b      	ldr	r3, [r3, #4]
 800f6ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f6ec:	693a      	ldr	r2, [r7, #16]
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	429a      	cmp	r2, r3
 800f6f2:	d203      	bcs.n	800f6fc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f6f4:	4a2d      	ldr	r2, [pc, #180]	; (800f7ac <xTaskIncrementTick+0x158>)
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f6fa:	e02e      	b.n	800f75a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f6fc:	68bb      	ldr	r3, [r7, #8]
 800f6fe:	3304      	adds	r3, #4
 800f700:	4618      	mov	r0, r3
 800f702:	f7fe ff21 	bl	800e548 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f706:	68bb      	ldr	r3, [r7, #8]
 800f708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d004      	beq.n	800f718 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f70e:	68bb      	ldr	r3, [r7, #8]
 800f710:	3318      	adds	r3, #24
 800f712:	4618      	mov	r0, r3
 800f714:	f7fe ff18 	bl	800e548 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f718:	68bb      	ldr	r3, [r7, #8]
 800f71a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f71c:	2201      	movs	r2, #1
 800f71e:	409a      	lsls	r2, r3
 800f720:	4b23      	ldr	r3, [pc, #140]	; (800f7b0 <xTaskIncrementTick+0x15c>)
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	4313      	orrs	r3, r2
 800f726:	4a22      	ldr	r2, [pc, #136]	; (800f7b0 <xTaskIncrementTick+0x15c>)
 800f728:	6013      	str	r3, [r2, #0]
 800f72a:	68bb      	ldr	r3, [r7, #8]
 800f72c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f72e:	4613      	mov	r3, r2
 800f730:	009b      	lsls	r3, r3, #2
 800f732:	4413      	add	r3, r2
 800f734:	009b      	lsls	r3, r3, #2
 800f736:	4a1f      	ldr	r2, [pc, #124]	; (800f7b4 <xTaskIncrementTick+0x160>)
 800f738:	441a      	add	r2, r3
 800f73a:	68bb      	ldr	r3, [r7, #8]
 800f73c:	3304      	adds	r3, #4
 800f73e:	4619      	mov	r1, r3
 800f740:	4610      	mov	r0, r2
 800f742:	f7fe fea4 	bl	800e48e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f746:	68bb      	ldr	r3, [r7, #8]
 800f748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f74a:	4b1b      	ldr	r3, [pc, #108]	; (800f7b8 <xTaskIncrementTick+0x164>)
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f750:	429a      	cmp	r2, r3
 800f752:	d3b9      	bcc.n	800f6c8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800f754:	2301      	movs	r3, #1
 800f756:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f758:	e7b6      	b.n	800f6c8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f75a:	4b17      	ldr	r3, [pc, #92]	; (800f7b8 <xTaskIncrementTick+0x164>)
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f760:	4914      	ldr	r1, [pc, #80]	; (800f7b4 <xTaskIncrementTick+0x160>)
 800f762:	4613      	mov	r3, r2
 800f764:	009b      	lsls	r3, r3, #2
 800f766:	4413      	add	r3, r2
 800f768:	009b      	lsls	r3, r3, #2
 800f76a:	440b      	add	r3, r1
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	2b01      	cmp	r3, #1
 800f770:	d901      	bls.n	800f776 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800f772:	2301      	movs	r3, #1
 800f774:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f776:	4b11      	ldr	r3, [pc, #68]	; (800f7bc <xTaskIncrementTick+0x168>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d007      	beq.n	800f78e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800f77e:	2301      	movs	r3, #1
 800f780:	617b      	str	r3, [r7, #20]
 800f782:	e004      	b.n	800f78e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f784:	4b0e      	ldr	r3, [pc, #56]	; (800f7c0 <xTaskIncrementTick+0x16c>)
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	3301      	adds	r3, #1
 800f78a:	4a0d      	ldr	r2, [pc, #52]	; (800f7c0 <xTaskIncrementTick+0x16c>)
 800f78c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f78e:	697b      	ldr	r3, [r7, #20]
}
 800f790:	4618      	mov	r0, r3
 800f792:	3718      	adds	r7, #24
 800f794:	46bd      	mov	sp, r7
 800f796:	bd80      	pop	{r7, pc}
 800f798:	200266c8 	.word	0x200266c8
 800f79c:	200266a4 	.word	0x200266a4
 800f7a0:	20026658 	.word	0x20026658
 800f7a4:	2002665c 	.word	0x2002665c
 800f7a8:	200266b8 	.word	0x200266b8
 800f7ac:	200266c0 	.word	0x200266c0
 800f7b0:	200266a8 	.word	0x200266a8
 800f7b4:	200265a4 	.word	0x200265a4
 800f7b8:	200265a0 	.word	0x200265a0
 800f7bc:	200266b4 	.word	0x200266b4
 800f7c0:	200266b0 	.word	0x200266b0

0800f7c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f7c4:	b480      	push	{r7}
 800f7c6:	b087      	sub	sp, #28
 800f7c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f7ca:	4b27      	ldr	r3, [pc, #156]	; (800f868 <vTaskSwitchContext+0xa4>)
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d003      	beq.n	800f7da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f7d2:	4b26      	ldr	r3, [pc, #152]	; (800f86c <vTaskSwitchContext+0xa8>)
 800f7d4:	2201      	movs	r2, #1
 800f7d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f7d8:	e03f      	b.n	800f85a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800f7da:	4b24      	ldr	r3, [pc, #144]	; (800f86c <vTaskSwitchContext+0xa8>)
 800f7dc:	2200      	movs	r2, #0
 800f7de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f7e0:	4b23      	ldr	r3, [pc, #140]	; (800f870 <vTaskSwitchContext+0xac>)
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	fab3 f383 	clz	r3, r3
 800f7ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800f7ee:	7afb      	ldrb	r3, [r7, #11]
 800f7f0:	f1c3 031f 	rsb	r3, r3, #31
 800f7f4:	617b      	str	r3, [r7, #20]
 800f7f6:	491f      	ldr	r1, [pc, #124]	; (800f874 <vTaskSwitchContext+0xb0>)
 800f7f8:	697a      	ldr	r2, [r7, #20]
 800f7fa:	4613      	mov	r3, r2
 800f7fc:	009b      	lsls	r3, r3, #2
 800f7fe:	4413      	add	r3, r2
 800f800:	009b      	lsls	r3, r3, #2
 800f802:	440b      	add	r3, r1
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d10a      	bne.n	800f820 <vTaskSwitchContext+0x5c>
	__asm volatile
 800f80a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f80e:	f383 8811 	msr	BASEPRI, r3
 800f812:	f3bf 8f6f 	isb	sy
 800f816:	f3bf 8f4f 	dsb	sy
 800f81a:	607b      	str	r3, [r7, #4]
}
 800f81c:	bf00      	nop
 800f81e:	e7fe      	b.n	800f81e <vTaskSwitchContext+0x5a>
 800f820:	697a      	ldr	r2, [r7, #20]
 800f822:	4613      	mov	r3, r2
 800f824:	009b      	lsls	r3, r3, #2
 800f826:	4413      	add	r3, r2
 800f828:	009b      	lsls	r3, r3, #2
 800f82a:	4a12      	ldr	r2, [pc, #72]	; (800f874 <vTaskSwitchContext+0xb0>)
 800f82c:	4413      	add	r3, r2
 800f82e:	613b      	str	r3, [r7, #16]
 800f830:	693b      	ldr	r3, [r7, #16]
 800f832:	685b      	ldr	r3, [r3, #4]
 800f834:	685a      	ldr	r2, [r3, #4]
 800f836:	693b      	ldr	r3, [r7, #16]
 800f838:	605a      	str	r2, [r3, #4]
 800f83a:	693b      	ldr	r3, [r7, #16]
 800f83c:	685a      	ldr	r2, [r3, #4]
 800f83e:	693b      	ldr	r3, [r7, #16]
 800f840:	3308      	adds	r3, #8
 800f842:	429a      	cmp	r2, r3
 800f844:	d104      	bne.n	800f850 <vTaskSwitchContext+0x8c>
 800f846:	693b      	ldr	r3, [r7, #16]
 800f848:	685b      	ldr	r3, [r3, #4]
 800f84a:	685a      	ldr	r2, [r3, #4]
 800f84c:	693b      	ldr	r3, [r7, #16]
 800f84e:	605a      	str	r2, [r3, #4]
 800f850:	693b      	ldr	r3, [r7, #16]
 800f852:	685b      	ldr	r3, [r3, #4]
 800f854:	68db      	ldr	r3, [r3, #12]
 800f856:	4a08      	ldr	r2, [pc, #32]	; (800f878 <vTaskSwitchContext+0xb4>)
 800f858:	6013      	str	r3, [r2, #0]
}
 800f85a:	bf00      	nop
 800f85c:	371c      	adds	r7, #28
 800f85e:	46bd      	mov	sp, r7
 800f860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f864:	4770      	bx	lr
 800f866:	bf00      	nop
 800f868:	200266c8 	.word	0x200266c8
 800f86c:	200266b4 	.word	0x200266b4
 800f870:	200266a8 	.word	0x200266a8
 800f874:	200265a4 	.word	0x200265a4
 800f878:	200265a0 	.word	0x200265a0

0800f87c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f87c:	b580      	push	{r7, lr}
 800f87e:	b084      	sub	sp, #16
 800f880:	af00      	add	r7, sp, #0
 800f882:	6078      	str	r0, [r7, #4]
 800f884:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d10a      	bne.n	800f8a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800f88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f890:	f383 8811 	msr	BASEPRI, r3
 800f894:	f3bf 8f6f 	isb	sy
 800f898:	f3bf 8f4f 	dsb	sy
 800f89c:	60fb      	str	r3, [r7, #12]
}
 800f89e:	bf00      	nop
 800f8a0:	e7fe      	b.n	800f8a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f8a2:	4b07      	ldr	r3, [pc, #28]	; (800f8c0 <vTaskPlaceOnEventList+0x44>)
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	3318      	adds	r3, #24
 800f8a8:	4619      	mov	r1, r3
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f7fe fe13 	bl	800e4d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f8b0:	2101      	movs	r1, #1
 800f8b2:	6838      	ldr	r0, [r7, #0]
 800f8b4:	f000 fa6c 	bl	800fd90 <prvAddCurrentTaskToDelayedList>
}
 800f8b8:	bf00      	nop
 800f8ba:	3710      	adds	r7, #16
 800f8bc:	46bd      	mov	sp, r7
 800f8be:	bd80      	pop	{r7, pc}
 800f8c0:	200265a0 	.word	0x200265a0

0800f8c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b086      	sub	sp, #24
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	60f8      	str	r0, [r7, #12]
 800f8cc:	60b9      	str	r1, [r7, #8]
 800f8ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d10a      	bne.n	800f8ec <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800f8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8da:	f383 8811 	msr	BASEPRI, r3
 800f8de:	f3bf 8f6f 	isb	sy
 800f8e2:	f3bf 8f4f 	dsb	sy
 800f8e6:	617b      	str	r3, [r7, #20]
}
 800f8e8:	bf00      	nop
 800f8ea:	e7fe      	b.n	800f8ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f8ec:	4b0a      	ldr	r3, [pc, #40]	; (800f918 <vTaskPlaceOnEventListRestricted+0x54>)
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	3318      	adds	r3, #24
 800f8f2:	4619      	mov	r1, r3
 800f8f4:	68f8      	ldr	r0, [r7, #12]
 800f8f6:	f7fe fdca 	bl	800e48e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d002      	beq.n	800f906 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800f900:	f04f 33ff 	mov.w	r3, #4294967295
 800f904:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f906:	6879      	ldr	r1, [r7, #4]
 800f908:	68b8      	ldr	r0, [r7, #8]
 800f90a:	f000 fa41 	bl	800fd90 <prvAddCurrentTaskToDelayedList>
	}
 800f90e:	bf00      	nop
 800f910:	3718      	adds	r7, #24
 800f912:	46bd      	mov	sp, r7
 800f914:	bd80      	pop	{r7, pc}
 800f916:	bf00      	nop
 800f918:	200265a0 	.word	0x200265a0

0800f91c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f91c:	b580      	push	{r7, lr}
 800f91e:	b086      	sub	sp, #24
 800f920:	af00      	add	r7, sp, #0
 800f922:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	68db      	ldr	r3, [r3, #12]
 800f928:	68db      	ldr	r3, [r3, #12]
 800f92a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f92c:	693b      	ldr	r3, [r7, #16]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d10a      	bne.n	800f948 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800f932:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f936:	f383 8811 	msr	BASEPRI, r3
 800f93a:	f3bf 8f6f 	isb	sy
 800f93e:	f3bf 8f4f 	dsb	sy
 800f942:	60fb      	str	r3, [r7, #12]
}
 800f944:	bf00      	nop
 800f946:	e7fe      	b.n	800f946 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f948:	693b      	ldr	r3, [r7, #16]
 800f94a:	3318      	adds	r3, #24
 800f94c:	4618      	mov	r0, r3
 800f94e:	f7fe fdfb 	bl	800e548 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f952:	4b1d      	ldr	r3, [pc, #116]	; (800f9c8 <xTaskRemoveFromEventList+0xac>)
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	2b00      	cmp	r3, #0
 800f958:	d11c      	bne.n	800f994 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f95a:	693b      	ldr	r3, [r7, #16]
 800f95c:	3304      	adds	r3, #4
 800f95e:	4618      	mov	r0, r3
 800f960:	f7fe fdf2 	bl	800e548 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f964:	693b      	ldr	r3, [r7, #16]
 800f966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f968:	2201      	movs	r2, #1
 800f96a:	409a      	lsls	r2, r3
 800f96c:	4b17      	ldr	r3, [pc, #92]	; (800f9cc <xTaskRemoveFromEventList+0xb0>)
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	4313      	orrs	r3, r2
 800f972:	4a16      	ldr	r2, [pc, #88]	; (800f9cc <xTaskRemoveFromEventList+0xb0>)
 800f974:	6013      	str	r3, [r2, #0]
 800f976:	693b      	ldr	r3, [r7, #16]
 800f978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f97a:	4613      	mov	r3, r2
 800f97c:	009b      	lsls	r3, r3, #2
 800f97e:	4413      	add	r3, r2
 800f980:	009b      	lsls	r3, r3, #2
 800f982:	4a13      	ldr	r2, [pc, #76]	; (800f9d0 <xTaskRemoveFromEventList+0xb4>)
 800f984:	441a      	add	r2, r3
 800f986:	693b      	ldr	r3, [r7, #16]
 800f988:	3304      	adds	r3, #4
 800f98a:	4619      	mov	r1, r3
 800f98c:	4610      	mov	r0, r2
 800f98e:	f7fe fd7e 	bl	800e48e <vListInsertEnd>
 800f992:	e005      	b.n	800f9a0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f994:	693b      	ldr	r3, [r7, #16]
 800f996:	3318      	adds	r3, #24
 800f998:	4619      	mov	r1, r3
 800f99a:	480e      	ldr	r0, [pc, #56]	; (800f9d4 <xTaskRemoveFromEventList+0xb8>)
 800f99c:	f7fe fd77 	bl	800e48e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f9a0:	693b      	ldr	r3, [r7, #16]
 800f9a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f9a4:	4b0c      	ldr	r3, [pc, #48]	; (800f9d8 <xTaskRemoveFromEventList+0xbc>)
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9aa:	429a      	cmp	r2, r3
 800f9ac:	d905      	bls.n	800f9ba <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f9b2:	4b0a      	ldr	r3, [pc, #40]	; (800f9dc <xTaskRemoveFromEventList+0xc0>)
 800f9b4:	2201      	movs	r2, #1
 800f9b6:	601a      	str	r2, [r3, #0]
 800f9b8:	e001      	b.n	800f9be <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800f9ba:	2300      	movs	r3, #0
 800f9bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f9be:	697b      	ldr	r3, [r7, #20]
}
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	3718      	adds	r7, #24
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	bd80      	pop	{r7, pc}
 800f9c8:	200266c8 	.word	0x200266c8
 800f9cc:	200266a8 	.word	0x200266a8
 800f9d0:	200265a4 	.word	0x200265a4
 800f9d4:	20026660 	.word	0x20026660
 800f9d8:	200265a0 	.word	0x200265a0
 800f9dc:	200266b4 	.word	0x200266b4

0800f9e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f9e0:	b480      	push	{r7}
 800f9e2:	b083      	sub	sp, #12
 800f9e4:	af00      	add	r7, sp, #0
 800f9e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f9e8:	4b06      	ldr	r3, [pc, #24]	; (800fa04 <vTaskInternalSetTimeOutState+0x24>)
 800f9ea:	681a      	ldr	r2, [r3, #0]
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f9f0:	4b05      	ldr	r3, [pc, #20]	; (800fa08 <vTaskInternalSetTimeOutState+0x28>)
 800f9f2:	681a      	ldr	r2, [r3, #0]
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	605a      	str	r2, [r3, #4]
}
 800f9f8:	bf00      	nop
 800f9fa:	370c      	adds	r7, #12
 800f9fc:	46bd      	mov	sp, r7
 800f9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa02:	4770      	bx	lr
 800fa04:	200266b8 	.word	0x200266b8
 800fa08:	200266a4 	.word	0x200266a4

0800fa0c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800fa0c:	b580      	push	{r7, lr}
 800fa0e:	b088      	sub	sp, #32
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	6078      	str	r0, [r7, #4]
 800fa14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d10a      	bne.n	800fa32 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800fa1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa20:	f383 8811 	msr	BASEPRI, r3
 800fa24:	f3bf 8f6f 	isb	sy
 800fa28:	f3bf 8f4f 	dsb	sy
 800fa2c:	613b      	str	r3, [r7, #16]
}
 800fa2e:	bf00      	nop
 800fa30:	e7fe      	b.n	800fa30 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d10a      	bne.n	800fa4e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800fa38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa3c:	f383 8811 	msr	BASEPRI, r3
 800fa40:	f3bf 8f6f 	isb	sy
 800fa44:	f3bf 8f4f 	dsb	sy
 800fa48:	60fb      	str	r3, [r7, #12]
}
 800fa4a:	bf00      	nop
 800fa4c:	e7fe      	b.n	800fa4c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800fa4e:	f000 fe59 	bl	8010704 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800fa52:	4b1d      	ldr	r3, [pc, #116]	; (800fac8 <xTaskCheckForTimeOut+0xbc>)
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	685b      	ldr	r3, [r3, #4]
 800fa5c:	69ba      	ldr	r2, [r7, #24]
 800fa5e:	1ad3      	subs	r3, r2, r3
 800fa60:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800fa62:	683b      	ldr	r3, [r7, #0]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa6a:	d102      	bne.n	800fa72 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800fa6c:	2300      	movs	r3, #0
 800fa6e:	61fb      	str	r3, [r7, #28]
 800fa70:	e023      	b.n	800faba <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681a      	ldr	r2, [r3, #0]
 800fa76:	4b15      	ldr	r3, [pc, #84]	; (800facc <xTaskCheckForTimeOut+0xc0>)
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	429a      	cmp	r2, r3
 800fa7c:	d007      	beq.n	800fa8e <xTaskCheckForTimeOut+0x82>
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	685b      	ldr	r3, [r3, #4]
 800fa82:	69ba      	ldr	r2, [r7, #24]
 800fa84:	429a      	cmp	r2, r3
 800fa86:	d302      	bcc.n	800fa8e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800fa88:	2301      	movs	r3, #1
 800fa8a:	61fb      	str	r3, [r7, #28]
 800fa8c:	e015      	b.n	800faba <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800fa8e:	683b      	ldr	r3, [r7, #0]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	697a      	ldr	r2, [r7, #20]
 800fa94:	429a      	cmp	r2, r3
 800fa96:	d20b      	bcs.n	800fab0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800fa98:	683b      	ldr	r3, [r7, #0]
 800fa9a:	681a      	ldr	r2, [r3, #0]
 800fa9c:	697b      	ldr	r3, [r7, #20]
 800fa9e:	1ad2      	subs	r2, r2, r3
 800faa0:	683b      	ldr	r3, [r7, #0]
 800faa2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800faa4:	6878      	ldr	r0, [r7, #4]
 800faa6:	f7ff ff9b 	bl	800f9e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800faaa:	2300      	movs	r3, #0
 800faac:	61fb      	str	r3, [r7, #28]
 800faae:	e004      	b.n	800faba <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800fab0:	683b      	ldr	r3, [r7, #0]
 800fab2:	2200      	movs	r2, #0
 800fab4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800fab6:	2301      	movs	r3, #1
 800fab8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800faba:	f000 fe53 	bl	8010764 <vPortExitCritical>

	return xReturn;
 800fabe:	69fb      	ldr	r3, [r7, #28]
}
 800fac0:	4618      	mov	r0, r3
 800fac2:	3720      	adds	r7, #32
 800fac4:	46bd      	mov	sp, r7
 800fac6:	bd80      	pop	{r7, pc}
 800fac8:	200266a4 	.word	0x200266a4
 800facc:	200266b8 	.word	0x200266b8

0800fad0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800fad0:	b480      	push	{r7}
 800fad2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800fad4:	4b03      	ldr	r3, [pc, #12]	; (800fae4 <vTaskMissedYield+0x14>)
 800fad6:	2201      	movs	r2, #1
 800fad8:	601a      	str	r2, [r3, #0]
}
 800fada:	bf00      	nop
 800fadc:	46bd      	mov	sp, r7
 800fade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fae2:	4770      	bx	lr
 800fae4:	200266b4 	.word	0x200266b4

0800fae8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800fae8:	b580      	push	{r7, lr}
 800faea:	b082      	sub	sp, #8
 800faec:	af00      	add	r7, sp, #0
 800faee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800faf0:	f000 f852 	bl	800fb98 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800faf4:	4b06      	ldr	r3, [pc, #24]	; (800fb10 <prvIdleTask+0x28>)
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	2b01      	cmp	r3, #1
 800fafa:	d9f9      	bls.n	800faf0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800fafc:	4b05      	ldr	r3, [pc, #20]	; (800fb14 <prvIdleTask+0x2c>)
 800fafe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb02:	601a      	str	r2, [r3, #0]
 800fb04:	f3bf 8f4f 	dsb	sy
 800fb08:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800fb0c:	e7f0      	b.n	800faf0 <prvIdleTask+0x8>
 800fb0e:	bf00      	nop
 800fb10:	200265a4 	.word	0x200265a4
 800fb14:	e000ed04 	.word	0xe000ed04

0800fb18 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800fb18:	b580      	push	{r7, lr}
 800fb1a:	b082      	sub	sp, #8
 800fb1c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800fb1e:	2300      	movs	r3, #0
 800fb20:	607b      	str	r3, [r7, #4]
 800fb22:	e00c      	b.n	800fb3e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800fb24:	687a      	ldr	r2, [r7, #4]
 800fb26:	4613      	mov	r3, r2
 800fb28:	009b      	lsls	r3, r3, #2
 800fb2a:	4413      	add	r3, r2
 800fb2c:	009b      	lsls	r3, r3, #2
 800fb2e:	4a12      	ldr	r2, [pc, #72]	; (800fb78 <prvInitialiseTaskLists+0x60>)
 800fb30:	4413      	add	r3, r2
 800fb32:	4618      	mov	r0, r3
 800fb34:	f7fe fc7e 	bl	800e434 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	3301      	adds	r3, #1
 800fb3c:	607b      	str	r3, [r7, #4]
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	2b06      	cmp	r3, #6
 800fb42:	d9ef      	bls.n	800fb24 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800fb44:	480d      	ldr	r0, [pc, #52]	; (800fb7c <prvInitialiseTaskLists+0x64>)
 800fb46:	f7fe fc75 	bl	800e434 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800fb4a:	480d      	ldr	r0, [pc, #52]	; (800fb80 <prvInitialiseTaskLists+0x68>)
 800fb4c:	f7fe fc72 	bl	800e434 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800fb50:	480c      	ldr	r0, [pc, #48]	; (800fb84 <prvInitialiseTaskLists+0x6c>)
 800fb52:	f7fe fc6f 	bl	800e434 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800fb56:	480c      	ldr	r0, [pc, #48]	; (800fb88 <prvInitialiseTaskLists+0x70>)
 800fb58:	f7fe fc6c 	bl	800e434 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800fb5c:	480b      	ldr	r0, [pc, #44]	; (800fb8c <prvInitialiseTaskLists+0x74>)
 800fb5e:	f7fe fc69 	bl	800e434 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800fb62:	4b0b      	ldr	r3, [pc, #44]	; (800fb90 <prvInitialiseTaskLists+0x78>)
 800fb64:	4a05      	ldr	r2, [pc, #20]	; (800fb7c <prvInitialiseTaskLists+0x64>)
 800fb66:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800fb68:	4b0a      	ldr	r3, [pc, #40]	; (800fb94 <prvInitialiseTaskLists+0x7c>)
 800fb6a:	4a05      	ldr	r2, [pc, #20]	; (800fb80 <prvInitialiseTaskLists+0x68>)
 800fb6c:	601a      	str	r2, [r3, #0]
}
 800fb6e:	bf00      	nop
 800fb70:	3708      	adds	r7, #8
 800fb72:	46bd      	mov	sp, r7
 800fb74:	bd80      	pop	{r7, pc}
 800fb76:	bf00      	nop
 800fb78:	200265a4 	.word	0x200265a4
 800fb7c:	20026630 	.word	0x20026630
 800fb80:	20026644 	.word	0x20026644
 800fb84:	20026660 	.word	0x20026660
 800fb88:	20026674 	.word	0x20026674
 800fb8c:	2002668c 	.word	0x2002668c
 800fb90:	20026658 	.word	0x20026658
 800fb94:	2002665c 	.word	0x2002665c

0800fb98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b082      	sub	sp, #8
 800fb9c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fb9e:	e019      	b.n	800fbd4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800fba0:	f000 fdb0 	bl	8010704 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fba4:	4b10      	ldr	r3, [pc, #64]	; (800fbe8 <prvCheckTasksWaitingTermination+0x50>)
 800fba6:	68db      	ldr	r3, [r3, #12]
 800fba8:	68db      	ldr	r3, [r3, #12]
 800fbaa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	3304      	adds	r3, #4
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	f7fe fcc9 	bl	800e548 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800fbb6:	4b0d      	ldr	r3, [pc, #52]	; (800fbec <prvCheckTasksWaitingTermination+0x54>)
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	3b01      	subs	r3, #1
 800fbbc:	4a0b      	ldr	r2, [pc, #44]	; (800fbec <prvCheckTasksWaitingTermination+0x54>)
 800fbbe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800fbc0:	4b0b      	ldr	r3, [pc, #44]	; (800fbf0 <prvCheckTasksWaitingTermination+0x58>)
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	3b01      	subs	r3, #1
 800fbc6:	4a0a      	ldr	r2, [pc, #40]	; (800fbf0 <prvCheckTasksWaitingTermination+0x58>)
 800fbc8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800fbca:	f000 fdcb 	bl	8010764 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800fbce:	6878      	ldr	r0, [r7, #4]
 800fbd0:	f000 f810 	bl	800fbf4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fbd4:	4b06      	ldr	r3, [pc, #24]	; (800fbf0 <prvCheckTasksWaitingTermination+0x58>)
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d1e1      	bne.n	800fba0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800fbdc:	bf00      	nop
 800fbde:	bf00      	nop
 800fbe0:	3708      	adds	r7, #8
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bd80      	pop	{r7, pc}
 800fbe6:	bf00      	nop
 800fbe8:	20026674 	.word	0x20026674
 800fbec:	200266a0 	.word	0x200266a0
 800fbf0:	20026688 	.word	0x20026688

0800fbf4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800fbf4:	b480      	push	{r7}
 800fbf6:	b083      	sub	sp, #12
 800fbf8:	af00      	add	r7, sp, #0
 800fbfa:	6078      	str	r0, [r7, #4]
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800fbfc:	bf00      	nop
 800fbfe:	370c      	adds	r7, #12
 800fc00:	46bd      	mov	sp, r7
 800fc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc06:	4770      	bx	lr

0800fc08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800fc08:	b480      	push	{r7}
 800fc0a:	b083      	sub	sp, #12
 800fc0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fc0e:	4b0c      	ldr	r3, [pc, #48]	; (800fc40 <prvResetNextTaskUnblockTime+0x38>)
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d104      	bne.n	800fc22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800fc18:	4b0a      	ldr	r3, [pc, #40]	; (800fc44 <prvResetNextTaskUnblockTime+0x3c>)
 800fc1a:	f04f 32ff 	mov.w	r2, #4294967295
 800fc1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800fc20:	e008      	b.n	800fc34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fc22:	4b07      	ldr	r3, [pc, #28]	; (800fc40 <prvResetNextTaskUnblockTime+0x38>)
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	68db      	ldr	r3, [r3, #12]
 800fc28:	68db      	ldr	r3, [r3, #12]
 800fc2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	685b      	ldr	r3, [r3, #4]
 800fc30:	4a04      	ldr	r2, [pc, #16]	; (800fc44 <prvResetNextTaskUnblockTime+0x3c>)
 800fc32:	6013      	str	r3, [r2, #0]
}
 800fc34:	bf00      	nop
 800fc36:	370c      	adds	r7, #12
 800fc38:	46bd      	mov	sp, r7
 800fc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3e:	4770      	bx	lr
 800fc40:	20026658 	.word	0x20026658
 800fc44:	200266c0 	.word	0x200266c0

0800fc48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800fc48:	b480      	push	{r7}
 800fc4a:	b083      	sub	sp, #12
 800fc4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800fc4e:	4b0b      	ldr	r3, [pc, #44]	; (800fc7c <xTaskGetSchedulerState+0x34>)
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d102      	bne.n	800fc5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800fc56:	2301      	movs	r3, #1
 800fc58:	607b      	str	r3, [r7, #4]
 800fc5a:	e008      	b.n	800fc6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fc5c:	4b08      	ldr	r3, [pc, #32]	; (800fc80 <xTaskGetSchedulerState+0x38>)
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d102      	bne.n	800fc6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800fc64:	2302      	movs	r3, #2
 800fc66:	607b      	str	r3, [r7, #4]
 800fc68:	e001      	b.n	800fc6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800fc6e:	687b      	ldr	r3, [r7, #4]
	}
 800fc70:	4618      	mov	r0, r3
 800fc72:	370c      	adds	r7, #12
 800fc74:	46bd      	mov	sp, r7
 800fc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7a:	4770      	bx	lr
 800fc7c:	200266ac 	.word	0x200266ac
 800fc80:	200266c8 	.word	0x200266c8

0800fc84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b086      	sub	sp, #24
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800fc90:	2300      	movs	r3, #0
 800fc92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d06e      	beq.n	800fd78 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800fc9a:	4b3a      	ldr	r3, [pc, #232]	; (800fd84 <xTaskPriorityDisinherit+0x100>)
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	693a      	ldr	r2, [r7, #16]
 800fca0:	429a      	cmp	r2, r3
 800fca2:	d00a      	beq.n	800fcba <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800fca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fca8:	f383 8811 	msr	BASEPRI, r3
 800fcac:	f3bf 8f6f 	isb	sy
 800fcb0:	f3bf 8f4f 	dsb	sy
 800fcb4:	60fb      	str	r3, [r7, #12]
}
 800fcb6:	bf00      	nop
 800fcb8:	e7fe      	b.n	800fcb8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800fcba:	693b      	ldr	r3, [r7, #16]
 800fcbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d10a      	bne.n	800fcd8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800fcc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcc6:	f383 8811 	msr	BASEPRI, r3
 800fcca:	f3bf 8f6f 	isb	sy
 800fcce:	f3bf 8f4f 	dsb	sy
 800fcd2:	60bb      	str	r3, [r7, #8]
}
 800fcd4:	bf00      	nop
 800fcd6:	e7fe      	b.n	800fcd6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800fcd8:	693b      	ldr	r3, [r7, #16]
 800fcda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fcdc:	1e5a      	subs	r2, r3, #1
 800fcde:	693b      	ldr	r3, [r7, #16]
 800fce0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800fce2:	693b      	ldr	r3, [r7, #16]
 800fce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fce6:	693b      	ldr	r3, [r7, #16]
 800fce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fcea:	429a      	cmp	r2, r3
 800fcec:	d044      	beq.n	800fd78 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800fcee:	693b      	ldr	r3, [r7, #16]
 800fcf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d140      	bne.n	800fd78 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fcf6:	693b      	ldr	r3, [r7, #16]
 800fcf8:	3304      	adds	r3, #4
 800fcfa:	4618      	mov	r0, r3
 800fcfc:	f7fe fc24 	bl	800e548 <uxListRemove>
 800fd00:	4603      	mov	r3, r0
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d115      	bne.n	800fd32 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800fd06:	693b      	ldr	r3, [r7, #16]
 800fd08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd0a:	491f      	ldr	r1, [pc, #124]	; (800fd88 <xTaskPriorityDisinherit+0x104>)
 800fd0c:	4613      	mov	r3, r2
 800fd0e:	009b      	lsls	r3, r3, #2
 800fd10:	4413      	add	r3, r2
 800fd12:	009b      	lsls	r3, r3, #2
 800fd14:	440b      	add	r3, r1
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d10a      	bne.n	800fd32 <xTaskPriorityDisinherit+0xae>
 800fd1c:	693b      	ldr	r3, [r7, #16]
 800fd1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd20:	2201      	movs	r2, #1
 800fd22:	fa02 f303 	lsl.w	r3, r2, r3
 800fd26:	43da      	mvns	r2, r3
 800fd28:	4b18      	ldr	r3, [pc, #96]	; (800fd8c <xTaskPriorityDisinherit+0x108>)
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	4013      	ands	r3, r2
 800fd2e:	4a17      	ldr	r2, [pc, #92]	; (800fd8c <xTaskPriorityDisinherit+0x108>)
 800fd30:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800fd32:	693b      	ldr	r3, [r7, #16]
 800fd34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fd36:	693b      	ldr	r3, [r7, #16]
 800fd38:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd3a:	693b      	ldr	r3, [r7, #16]
 800fd3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd3e:	f1c3 0207 	rsb	r2, r3, #7
 800fd42:	693b      	ldr	r3, [r7, #16]
 800fd44:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800fd46:	693b      	ldr	r3, [r7, #16]
 800fd48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd4a:	2201      	movs	r2, #1
 800fd4c:	409a      	lsls	r2, r3
 800fd4e:	4b0f      	ldr	r3, [pc, #60]	; (800fd8c <xTaskPriorityDisinherit+0x108>)
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	4313      	orrs	r3, r2
 800fd54:	4a0d      	ldr	r2, [pc, #52]	; (800fd8c <xTaskPriorityDisinherit+0x108>)
 800fd56:	6013      	str	r3, [r2, #0]
 800fd58:	693b      	ldr	r3, [r7, #16]
 800fd5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd5c:	4613      	mov	r3, r2
 800fd5e:	009b      	lsls	r3, r3, #2
 800fd60:	4413      	add	r3, r2
 800fd62:	009b      	lsls	r3, r3, #2
 800fd64:	4a08      	ldr	r2, [pc, #32]	; (800fd88 <xTaskPriorityDisinherit+0x104>)
 800fd66:	441a      	add	r2, r3
 800fd68:	693b      	ldr	r3, [r7, #16]
 800fd6a:	3304      	adds	r3, #4
 800fd6c:	4619      	mov	r1, r3
 800fd6e:	4610      	mov	r0, r2
 800fd70:	f7fe fb8d 	bl	800e48e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800fd74:	2301      	movs	r3, #1
 800fd76:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fd78:	697b      	ldr	r3, [r7, #20]
	}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3718      	adds	r7, #24
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	bd80      	pop	{r7, pc}
 800fd82:	bf00      	nop
 800fd84:	200265a0 	.word	0x200265a0
 800fd88:	200265a4 	.word	0x200265a4
 800fd8c:	200266a8 	.word	0x200266a8

0800fd90 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b084      	sub	sp, #16
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
 800fd98:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800fd9a:	4b29      	ldr	r3, [pc, #164]	; (800fe40 <prvAddCurrentTaskToDelayedList+0xb0>)
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fda0:	4b28      	ldr	r3, [pc, #160]	; (800fe44 <prvAddCurrentTaskToDelayedList+0xb4>)
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	3304      	adds	r3, #4
 800fda6:	4618      	mov	r0, r3
 800fda8:	f7fe fbce 	bl	800e548 <uxListRemove>
 800fdac:	4603      	mov	r3, r0
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d10b      	bne.n	800fdca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800fdb2:	4b24      	ldr	r3, [pc, #144]	; (800fe44 <prvAddCurrentTaskToDelayedList+0xb4>)
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fdb8:	2201      	movs	r2, #1
 800fdba:	fa02 f303 	lsl.w	r3, r2, r3
 800fdbe:	43da      	mvns	r2, r3
 800fdc0:	4b21      	ldr	r3, [pc, #132]	; (800fe48 <prvAddCurrentTaskToDelayedList+0xb8>)
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	4013      	ands	r3, r2
 800fdc6:	4a20      	ldr	r2, [pc, #128]	; (800fe48 <prvAddCurrentTaskToDelayedList+0xb8>)
 800fdc8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdd0:	d10a      	bne.n	800fde8 <prvAddCurrentTaskToDelayedList+0x58>
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d007      	beq.n	800fde8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fdd8:	4b1a      	ldr	r3, [pc, #104]	; (800fe44 <prvAddCurrentTaskToDelayedList+0xb4>)
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	3304      	adds	r3, #4
 800fdde:	4619      	mov	r1, r3
 800fde0:	481a      	ldr	r0, [pc, #104]	; (800fe4c <prvAddCurrentTaskToDelayedList+0xbc>)
 800fde2:	f7fe fb54 	bl	800e48e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800fde6:	e026      	b.n	800fe36 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800fde8:	68fa      	ldr	r2, [r7, #12]
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	4413      	add	r3, r2
 800fdee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800fdf0:	4b14      	ldr	r3, [pc, #80]	; (800fe44 <prvAddCurrentTaskToDelayedList+0xb4>)
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	68ba      	ldr	r2, [r7, #8]
 800fdf6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800fdf8:	68ba      	ldr	r2, [r7, #8]
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	429a      	cmp	r2, r3
 800fdfe:	d209      	bcs.n	800fe14 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fe00:	4b13      	ldr	r3, [pc, #76]	; (800fe50 <prvAddCurrentTaskToDelayedList+0xc0>)
 800fe02:	681a      	ldr	r2, [r3, #0]
 800fe04:	4b0f      	ldr	r3, [pc, #60]	; (800fe44 <prvAddCurrentTaskToDelayedList+0xb4>)
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	3304      	adds	r3, #4
 800fe0a:	4619      	mov	r1, r3
 800fe0c:	4610      	mov	r0, r2
 800fe0e:	f7fe fb62 	bl	800e4d6 <vListInsert>
}
 800fe12:	e010      	b.n	800fe36 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fe14:	4b0f      	ldr	r3, [pc, #60]	; (800fe54 <prvAddCurrentTaskToDelayedList+0xc4>)
 800fe16:	681a      	ldr	r2, [r3, #0]
 800fe18:	4b0a      	ldr	r3, [pc, #40]	; (800fe44 <prvAddCurrentTaskToDelayedList+0xb4>)
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	3304      	adds	r3, #4
 800fe1e:	4619      	mov	r1, r3
 800fe20:	4610      	mov	r0, r2
 800fe22:	f7fe fb58 	bl	800e4d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800fe26:	4b0c      	ldr	r3, [pc, #48]	; (800fe58 <prvAddCurrentTaskToDelayedList+0xc8>)
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	68ba      	ldr	r2, [r7, #8]
 800fe2c:	429a      	cmp	r2, r3
 800fe2e:	d202      	bcs.n	800fe36 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800fe30:	4a09      	ldr	r2, [pc, #36]	; (800fe58 <prvAddCurrentTaskToDelayedList+0xc8>)
 800fe32:	68bb      	ldr	r3, [r7, #8]
 800fe34:	6013      	str	r3, [r2, #0]
}
 800fe36:	bf00      	nop
 800fe38:	3710      	adds	r7, #16
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	bd80      	pop	{r7, pc}
 800fe3e:	bf00      	nop
 800fe40:	200266a4 	.word	0x200266a4
 800fe44:	200265a0 	.word	0x200265a0
 800fe48:	200266a8 	.word	0x200266a8
 800fe4c:	2002668c 	.word	0x2002668c
 800fe50:	2002665c 	.word	0x2002665c
 800fe54:	20026658 	.word	0x20026658
 800fe58:	200266c0 	.word	0x200266c0

0800fe5c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800fe5c:	b580      	push	{r7, lr}
 800fe5e:	b08a      	sub	sp, #40	; 0x28
 800fe60:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800fe62:	2300      	movs	r3, #0
 800fe64:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800fe66:	f000 fae1 	bl	801042c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800fe6a:	4b1c      	ldr	r3, [pc, #112]	; (800fedc <xTimerCreateTimerTask+0x80>)
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d021      	beq.n	800feb6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800fe72:	2300      	movs	r3, #0
 800fe74:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800fe76:	2300      	movs	r3, #0
 800fe78:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800fe7a:	1d3a      	adds	r2, r7, #4
 800fe7c:	f107 0108 	add.w	r1, r7, #8
 800fe80:	f107 030c 	add.w	r3, r7, #12
 800fe84:	4618      	mov	r0, r3
 800fe86:	f7f3 fcd5 	bl	8003834 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800fe8a:	6879      	ldr	r1, [r7, #4]
 800fe8c:	68bb      	ldr	r3, [r7, #8]
 800fe8e:	68fa      	ldr	r2, [r7, #12]
 800fe90:	9202      	str	r2, [sp, #8]
 800fe92:	9301      	str	r3, [sp, #4]
 800fe94:	2302      	movs	r3, #2
 800fe96:	9300      	str	r3, [sp, #0]
 800fe98:	2300      	movs	r3, #0
 800fe9a:	460a      	mov	r2, r1
 800fe9c:	4910      	ldr	r1, [pc, #64]	; (800fee0 <xTimerCreateTimerTask+0x84>)
 800fe9e:	4811      	ldr	r0, [pc, #68]	; (800fee4 <xTimerCreateTimerTask+0x88>)
 800fea0:	f7ff f93a 	bl	800f118 <xTaskCreateStatic>
 800fea4:	4603      	mov	r3, r0
 800fea6:	4a10      	ldr	r2, [pc, #64]	; (800fee8 <xTimerCreateTimerTask+0x8c>)
 800fea8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800feaa:	4b0f      	ldr	r3, [pc, #60]	; (800fee8 <xTimerCreateTimerTask+0x8c>)
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d001      	beq.n	800feb6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800feb2:	2301      	movs	r3, #1
 800feb4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800feb6:	697b      	ldr	r3, [r7, #20]
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d10a      	bne.n	800fed2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800febc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fec0:	f383 8811 	msr	BASEPRI, r3
 800fec4:	f3bf 8f6f 	isb	sy
 800fec8:	f3bf 8f4f 	dsb	sy
 800fecc:	613b      	str	r3, [r7, #16]
}
 800fece:	bf00      	nop
 800fed0:	e7fe      	b.n	800fed0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800fed2:	697b      	ldr	r3, [r7, #20]
}
 800fed4:	4618      	mov	r0, r3
 800fed6:	3718      	adds	r7, #24
 800fed8:	46bd      	mov	sp, r7
 800feda:	bd80      	pop	{r7, pc}
 800fedc:	200266fc 	.word	0x200266fc
 800fee0:	08014004 	.word	0x08014004
 800fee4:	08010021 	.word	0x08010021
 800fee8:	20026700 	.word	0x20026700

0800feec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b08a      	sub	sp, #40	; 0x28
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	60f8      	str	r0, [r7, #12]
 800fef4:	60b9      	str	r1, [r7, #8]
 800fef6:	607a      	str	r2, [r7, #4]
 800fef8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800fefa:	2300      	movs	r3, #0
 800fefc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d10a      	bne.n	800ff1a <xTimerGenericCommand+0x2e>
	__asm volatile
 800ff04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff08:	f383 8811 	msr	BASEPRI, r3
 800ff0c:	f3bf 8f6f 	isb	sy
 800ff10:	f3bf 8f4f 	dsb	sy
 800ff14:	623b      	str	r3, [r7, #32]
}
 800ff16:	bf00      	nop
 800ff18:	e7fe      	b.n	800ff18 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ff1a:	4b1a      	ldr	r3, [pc, #104]	; (800ff84 <xTimerGenericCommand+0x98>)
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d02a      	beq.n	800ff78 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ff22:	68bb      	ldr	r3, [r7, #8]
 800ff24:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ff2e:	68bb      	ldr	r3, [r7, #8]
 800ff30:	2b05      	cmp	r3, #5
 800ff32:	dc18      	bgt.n	800ff66 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ff34:	f7ff fe88 	bl	800fc48 <xTaskGetSchedulerState>
 800ff38:	4603      	mov	r3, r0
 800ff3a:	2b02      	cmp	r3, #2
 800ff3c:	d109      	bne.n	800ff52 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ff3e:	4b11      	ldr	r3, [pc, #68]	; (800ff84 <xTimerGenericCommand+0x98>)
 800ff40:	6818      	ldr	r0, [r3, #0]
 800ff42:	f107 0114 	add.w	r1, r7, #20
 800ff46:	2300      	movs	r3, #0
 800ff48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff4a:	f7fe fc57 	bl	800e7fc <xQueueGenericSend>
 800ff4e:	6278      	str	r0, [r7, #36]	; 0x24
 800ff50:	e012      	b.n	800ff78 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ff52:	4b0c      	ldr	r3, [pc, #48]	; (800ff84 <xTimerGenericCommand+0x98>)
 800ff54:	6818      	ldr	r0, [r3, #0]
 800ff56:	f107 0114 	add.w	r1, r7, #20
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	f7fe fc4d 	bl	800e7fc <xQueueGenericSend>
 800ff62:	6278      	str	r0, [r7, #36]	; 0x24
 800ff64:	e008      	b.n	800ff78 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ff66:	4b07      	ldr	r3, [pc, #28]	; (800ff84 <xTimerGenericCommand+0x98>)
 800ff68:	6818      	ldr	r0, [r3, #0]
 800ff6a:	f107 0114 	add.w	r1, r7, #20
 800ff6e:	2300      	movs	r3, #0
 800ff70:	683a      	ldr	r2, [r7, #0]
 800ff72:	f7fe fd41 	bl	800e9f8 <xQueueGenericSendFromISR>
 800ff76:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ff78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	3728      	adds	r7, #40	; 0x28
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}
 800ff82:	bf00      	nop
 800ff84:	200266fc 	.word	0x200266fc

0800ff88 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	b088      	sub	sp, #32
 800ff8c:	af02      	add	r7, sp, #8
 800ff8e:	6078      	str	r0, [r7, #4]
 800ff90:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff92:	4b22      	ldr	r3, [pc, #136]	; (801001c <prvProcessExpiredTimer+0x94>)
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	68db      	ldr	r3, [r3, #12]
 800ff98:	68db      	ldr	r3, [r3, #12]
 800ff9a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ff9c:	697b      	ldr	r3, [r7, #20]
 800ff9e:	3304      	adds	r3, #4
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	f7fe fad1 	bl	800e548 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ffa6:	697b      	ldr	r3, [r7, #20]
 800ffa8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ffac:	f003 0304 	and.w	r3, r3, #4
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d022      	beq.n	800fffa <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ffb4:	697b      	ldr	r3, [r7, #20]
 800ffb6:	699a      	ldr	r2, [r3, #24]
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	18d1      	adds	r1, r2, r3
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	683a      	ldr	r2, [r7, #0]
 800ffc0:	6978      	ldr	r0, [r7, #20]
 800ffc2:	f000 f8d1 	bl	8010168 <prvInsertTimerInActiveList>
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d01f      	beq.n	801000c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ffcc:	2300      	movs	r3, #0
 800ffce:	9300      	str	r3, [sp, #0]
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	687a      	ldr	r2, [r7, #4]
 800ffd4:	2100      	movs	r1, #0
 800ffd6:	6978      	ldr	r0, [r7, #20]
 800ffd8:	f7ff ff88 	bl	800feec <xTimerGenericCommand>
 800ffdc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ffde:	693b      	ldr	r3, [r7, #16]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d113      	bne.n	801000c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ffe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffe8:	f383 8811 	msr	BASEPRI, r3
 800ffec:	f3bf 8f6f 	isb	sy
 800fff0:	f3bf 8f4f 	dsb	sy
 800fff4:	60fb      	str	r3, [r7, #12]
}
 800fff6:	bf00      	nop
 800fff8:	e7fe      	b.n	800fff8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fffa:	697b      	ldr	r3, [r7, #20]
 800fffc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8010000:	f023 0301 	bic.w	r3, r3, #1
 8010004:	b2da      	uxtb	r2, r3
 8010006:	697b      	ldr	r3, [r7, #20]
 8010008:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801000c:	697b      	ldr	r3, [r7, #20]
 801000e:	6a1b      	ldr	r3, [r3, #32]
 8010010:	6978      	ldr	r0, [r7, #20]
 8010012:	4798      	blx	r3
}
 8010014:	bf00      	nop
 8010016:	3718      	adds	r7, #24
 8010018:	46bd      	mov	sp, r7
 801001a:	bd80      	pop	{r7, pc}
 801001c:	200266f4 	.word	0x200266f4

08010020 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010020:	b580      	push	{r7, lr}
 8010022:	b084      	sub	sp, #16
 8010024:	af00      	add	r7, sp, #0
 8010026:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010028:	f107 0308 	add.w	r3, r7, #8
 801002c:	4618      	mov	r0, r3
 801002e:	f000 f857 	bl	80100e0 <prvGetNextExpireTime>
 8010032:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010034:	68bb      	ldr	r3, [r7, #8]
 8010036:	4619      	mov	r1, r3
 8010038:	68f8      	ldr	r0, [r7, #12]
 801003a:	f000 f803 	bl	8010044 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801003e:	f000 f8d5 	bl	80101ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010042:	e7f1      	b.n	8010028 <prvTimerTask+0x8>

08010044 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010044:	b580      	push	{r7, lr}
 8010046:	b084      	sub	sp, #16
 8010048:	af00      	add	r7, sp, #0
 801004a:	6078      	str	r0, [r7, #4]
 801004c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801004e:	f7ff fa47 	bl	800f4e0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010052:	f107 0308 	add.w	r3, r7, #8
 8010056:	4618      	mov	r0, r3
 8010058:	f000 f866 	bl	8010128 <prvSampleTimeNow>
 801005c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801005e:	68bb      	ldr	r3, [r7, #8]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d130      	bne.n	80100c6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010064:	683b      	ldr	r3, [r7, #0]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d10a      	bne.n	8010080 <prvProcessTimerOrBlockTask+0x3c>
 801006a:	687a      	ldr	r2, [r7, #4]
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	429a      	cmp	r2, r3
 8010070:	d806      	bhi.n	8010080 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010072:	f7ff fa43 	bl	800f4fc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010076:	68f9      	ldr	r1, [r7, #12]
 8010078:	6878      	ldr	r0, [r7, #4]
 801007a:	f7ff ff85 	bl	800ff88 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801007e:	e024      	b.n	80100ca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d008      	beq.n	8010098 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010086:	4b13      	ldr	r3, [pc, #76]	; (80100d4 <prvProcessTimerOrBlockTask+0x90>)
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	2b00      	cmp	r3, #0
 801008e:	d101      	bne.n	8010094 <prvProcessTimerOrBlockTask+0x50>
 8010090:	2301      	movs	r3, #1
 8010092:	e000      	b.n	8010096 <prvProcessTimerOrBlockTask+0x52>
 8010094:	2300      	movs	r3, #0
 8010096:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010098:	4b0f      	ldr	r3, [pc, #60]	; (80100d8 <prvProcessTimerOrBlockTask+0x94>)
 801009a:	6818      	ldr	r0, [r3, #0]
 801009c:	687a      	ldr	r2, [r7, #4]
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	1ad3      	subs	r3, r2, r3
 80100a2:	683a      	ldr	r2, [r7, #0]
 80100a4:	4619      	mov	r1, r3
 80100a6:	f7ff f803 	bl	800f0b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80100aa:	f7ff fa27 	bl	800f4fc <xTaskResumeAll>
 80100ae:	4603      	mov	r3, r0
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d10a      	bne.n	80100ca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80100b4:	4b09      	ldr	r3, [pc, #36]	; (80100dc <prvProcessTimerOrBlockTask+0x98>)
 80100b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80100ba:	601a      	str	r2, [r3, #0]
 80100bc:	f3bf 8f4f 	dsb	sy
 80100c0:	f3bf 8f6f 	isb	sy
}
 80100c4:	e001      	b.n	80100ca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80100c6:	f7ff fa19 	bl	800f4fc <xTaskResumeAll>
}
 80100ca:	bf00      	nop
 80100cc:	3710      	adds	r7, #16
 80100ce:	46bd      	mov	sp, r7
 80100d0:	bd80      	pop	{r7, pc}
 80100d2:	bf00      	nop
 80100d4:	200266f8 	.word	0x200266f8
 80100d8:	200266fc 	.word	0x200266fc
 80100dc:	e000ed04 	.word	0xe000ed04

080100e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80100e0:	b480      	push	{r7}
 80100e2:	b085      	sub	sp, #20
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80100e8:	4b0e      	ldr	r3, [pc, #56]	; (8010124 <prvGetNextExpireTime+0x44>)
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d101      	bne.n	80100f6 <prvGetNextExpireTime+0x16>
 80100f2:	2201      	movs	r2, #1
 80100f4:	e000      	b.n	80100f8 <prvGetNextExpireTime+0x18>
 80100f6:	2200      	movs	r2, #0
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	681b      	ldr	r3, [r3, #0]
 8010100:	2b00      	cmp	r3, #0
 8010102:	d105      	bne.n	8010110 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010104:	4b07      	ldr	r3, [pc, #28]	; (8010124 <prvGetNextExpireTime+0x44>)
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	68db      	ldr	r3, [r3, #12]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	60fb      	str	r3, [r7, #12]
 801010e:	e001      	b.n	8010114 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010110:	2300      	movs	r3, #0
 8010112:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010114:	68fb      	ldr	r3, [r7, #12]
}
 8010116:	4618      	mov	r0, r3
 8010118:	3714      	adds	r7, #20
 801011a:	46bd      	mov	sp, r7
 801011c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010120:	4770      	bx	lr
 8010122:	bf00      	nop
 8010124:	200266f4 	.word	0x200266f4

08010128 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010128:	b580      	push	{r7, lr}
 801012a:	b084      	sub	sp, #16
 801012c:	af00      	add	r7, sp, #0
 801012e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010130:	f7ff fa80 	bl	800f634 <xTaskGetTickCount>
 8010134:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010136:	4b0b      	ldr	r3, [pc, #44]	; (8010164 <prvSampleTimeNow+0x3c>)
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	68fa      	ldr	r2, [r7, #12]
 801013c:	429a      	cmp	r2, r3
 801013e:	d205      	bcs.n	801014c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010140:	f000 f910 	bl	8010364 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	2201      	movs	r2, #1
 8010148:	601a      	str	r2, [r3, #0]
 801014a:	e002      	b.n	8010152 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	2200      	movs	r2, #0
 8010150:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010152:	4a04      	ldr	r2, [pc, #16]	; (8010164 <prvSampleTimeNow+0x3c>)
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010158:	68fb      	ldr	r3, [r7, #12]
}
 801015a:	4618      	mov	r0, r3
 801015c:	3710      	adds	r7, #16
 801015e:	46bd      	mov	sp, r7
 8010160:	bd80      	pop	{r7, pc}
 8010162:	bf00      	nop
 8010164:	20026704 	.word	0x20026704

08010168 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b086      	sub	sp, #24
 801016c:	af00      	add	r7, sp, #0
 801016e:	60f8      	str	r0, [r7, #12]
 8010170:	60b9      	str	r1, [r7, #8]
 8010172:	607a      	str	r2, [r7, #4]
 8010174:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010176:	2300      	movs	r3, #0
 8010178:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	68ba      	ldr	r2, [r7, #8]
 801017e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	68fa      	ldr	r2, [r7, #12]
 8010184:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010186:	68ba      	ldr	r2, [r7, #8]
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	429a      	cmp	r2, r3
 801018c:	d812      	bhi.n	80101b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801018e:	687a      	ldr	r2, [r7, #4]
 8010190:	683b      	ldr	r3, [r7, #0]
 8010192:	1ad2      	subs	r2, r2, r3
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	699b      	ldr	r3, [r3, #24]
 8010198:	429a      	cmp	r2, r3
 801019a:	d302      	bcc.n	80101a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801019c:	2301      	movs	r3, #1
 801019e:	617b      	str	r3, [r7, #20]
 80101a0:	e01b      	b.n	80101da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80101a2:	4b10      	ldr	r3, [pc, #64]	; (80101e4 <prvInsertTimerInActiveList+0x7c>)
 80101a4:	681a      	ldr	r2, [r3, #0]
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	3304      	adds	r3, #4
 80101aa:	4619      	mov	r1, r3
 80101ac:	4610      	mov	r0, r2
 80101ae:	f7fe f992 	bl	800e4d6 <vListInsert>
 80101b2:	e012      	b.n	80101da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80101b4:	687a      	ldr	r2, [r7, #4]
 80101b6:	683b      	ldr	r3, [r7, #0]
 80101b8:	429a      	cmp	r2, r3
 80101ba:	d206      	bcs.n	80101ca <prvInsertTimerInActiveList+0x62>
 80101bc:	68ba      	ldr	r2, [r7, #8]
 80101be:	683b      	ldr	r3, [r7, #0]
 80101c0:	429a      	cmp	r2, r3
 80101c2:	d302      	bcc.n	80101ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80101c4:	2301      	movs	r3, #1
 80101c6:	617b      	str	r3, [r7, #20]
 80101c8:	e007      	b.n	80101da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80101ca:	4b07      	ldr	r3, [pc, #28]	; (80101e8 <prvInsertTimerInActiveList+0x80>)
 80101cc:	681a      	ldr	r2, [r3, #0]
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	3304      	adds	r3, #4
 80101d2:	4619      	mov	r1, r3
 80101d4:	4610      	mov	r0, r2
 80101d6:	f7fe f97e 	bl	800e4d6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80101da:	697b      	ldr	r3, [r7, #20]
}
 80101dc:	4618      	mov	r0, r3
 80101de:	3718      	adds	r7, #24
 80101e0:	46bd      	mov	sp, r7
 80101e2:	bd80      	pop	{r7, pc}
 80101e4:	200266f8 	.word	0x200266f8
 80101e8:	200266f4 	.word	0x200266f4

080101ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b08c      	sub	sp, #48	; 0x30
 80101f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80101f2:	e0a3      	b.n	801033c <prvProcessReceivedCommands+0x150>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80101f4:	68bb      	ldr	r3, [r7, #8]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	f2c0 809f 	blt.w	801033a <prvProcessReceivedCommands+0x14e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80101fc:	693b      	ldr	r3, [r7, #16]
 80101fe:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010202:	695b      	ldr	r3, [r3, #20]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d004      	beq.n	8010212 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801020a:	3304      	adds	r3, #4
 801020c:	4618      	mov	r0, r3
 801020e:	f7fe f99b 	bl	800e548 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010212:	1d3b      	adds	r3, r7, #4
 8010214:	4618      	mov	r0, r3
 8010216:	f7ff ff87 	bl	8010128 <prvSampleTimeNow>
 801021a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 801021c:	68bb      	ldr	r3, [r7, #8]
 801021e:	2b09      	cmp	r3, #9
 8010220:	f200 808c 	bhi.w	801033c <prvProcessReceivedCommands+0x150>
 8010224:	a201      	add	r2, pc, #4	; (adr r2, 801022c <prvProcessReceivedCommands+0x40>)
 8010226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801022a:	bf00      	nop
 801022c:	08010255 	.word	0x08010255
 8010230:	08010255 	.word	0x08010255
 8010234:	08010255 	.word	0x08010255
 8010238:	080102c9 	.word	0x080102c9
 801023c:	080102dd 	.word	0x080102dd
 8010240:	08010327 	.word	0x08010327
 8010244:	08010255 	.word	0x08010255
 8010248:	08010255 	.word	0x08010255
 801024c:	080102c9 	.word	0x080102c9
 8010250:	080102dd 	.word	0x080102dd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010256:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801025a:	f043 0301 	orr.w	r3, r3, #1
 801025e:	b2da      	uxtb	r2, r3
 8010260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010262:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010266:	68fa      	ldr	r2, [r7, #12]
 8010268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801026a:	699b      	ldr	r3, [r3, #24]
 801026c:	18d1      	adds	r1, r2, r3
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	6a3a      	ldr	r2, [r7, #32]
 8010272:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010274:	f7ff ff78 	bl	8010168 <prvInsertTimerInActiveList>
 8010278:	4603      	mov	r3, r0
 801027a:	2b00      	cmp	r3, #0
 801027c:	d05e      	beq.n	801033c <prvProcessReceivedCommands+0x150>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801027e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010280:	6a1b      	ldr	r3, [r3, #32]
 8010282:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010284:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010288:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801028c:	f003 0304 	and.w	r3, r3, #4
 8010290:	2b00      	cmp	r3, #0
 8010292:	d053      	beq.n	801033c <prvProcessReceivedCommands+0x150>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010294:	68fa      	ldr	r2, [r7, #12]
 8010296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010298:	699b      	ldr	r3, [r3, #24]
 801029a:	441a      	add	r2, r3
 801029c:	2300      	movs	r3, #0
 801029e:	9300      	str	r3, [sp, #0]
 80102a0:	2300      	movs	r3, #0
 80102a2:	2100      	movs	r1, #0
 80102a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80102a6:	f7ff fe21 	bl	800feec <xTimerGenericCommand>
 80102aa:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80102ac:	69fb      	ldr	r3, [r7, #28]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d144      	bne.n	801033c <prvProcessReceivedCommands+0x150>
	__asm volatile
 80102b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102b6:	f383 8811 	msr	BASEPRI, r3
 80102ba:	f3bf 8f6f 	isb	sy
 80102be:	f3bf 8f4f 	dsb	sy
 80102c2:	61bb      	str	r3, [r7, #24]
}
 80102c4:	bf00      	nop
 80102c6:	e7fe      	b.n	80102c6 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80102c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80102ce:	f023 0301 	bic.w	r3, r3, #1
 80102d2:	b2da      	uxtb	r2, r3
 80102d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 80102da:	e02f      	b.n	801033c <prvProcessReceivedCommands+0x150>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80102dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80102e2:	f043 0301 	orr.w	r3, r3, #1
 80102e6:	b2da      	uxtb	r2, r3
 80102e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80102ee:	68fa      	ldr	r2, [r7, #12]
 80102f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102f2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80102f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102f6:	699b      	ldr	r3, [r3, #24]
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d10a      	bne.n	8010312 <prvProcessReceivedCommands+0x126>
	__asm volatile
 80102fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010300:	f383 8811 	msr	BASEPRI, r3
 8010304:	f3bf 8f6f 	isb	sy
 8010308:	f3bf 8f4f 	dsb	sy
 801030c:	617b      	str	r3, [r7, #20]
}
 801030e:	bf00      	nop
 8010310:	e7fe      	b.n	8010310 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010314:	699a      	ldr	r2, [r3, #24]
 8010316:	6a3b      	ldr	r3, [r7, #32]
 8010318:	18d1      	adds	r1, r2, r3
 801031a:	6a3b      	ldr	r3, [r7, #32]
 801031c:	6a3a      	ldr	r2, [r7, #32]
 801031e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010320:	f7ff ff22 	bl	8010168 <prvInsertTimerInActiveList>
					break;
 8010324:	e00a      	b.n	801033c <prvProcessReceivedCommands+0x150>
					{
						/* If dynamic allocation is not enabled, the memory
						could not have been dynamically allocated. So there is
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010328:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801032c:	f023 0301 	bic.w	r3, r3, #1
 8010330:	b2da      	uxtb	r2, r3
 8010332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010334:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010338:	e000      	b.n	801033c <prvProcessReceivedCommands+0x150>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 801033a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801033c:	4b08      	ldr	r3, [pc, #32]	; (8010360 <prvProcessReceivedCommands+0x174>)
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	f107 0108 	add.w	r1, r7, #8
 8010344:	2200      	movs	r2, #0
 8010346:	4618      	mov	r0, r3
 8010348:	f7fe fbf2 	bl	800eb30 <xQueueReceive>
 801034c:	4603      	mov	r3, r0
 801034e:	2b00      	cmp	r3, #0
 8010350:	f47f af50 	bne.w	80101f4 <prvProcessReceivedCommands+0x8>
	}
}
 8010354:	bf00      	nop
 8010356:	bf00      	nop
 8010358:	3728      	adds	r7, #40	; 0x28
 801035a:	46bd      	mov	sp, r7
 801035c:	bd80      	pop	{r7, pc}
 801035e:	bf00      	nop
 8010360:	200266fc 	.word	0x200266fc

08010364 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010364:	b580      	push	{r7, lr}
 8010366:	b088      	sub	sp, #32
 8010368:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801036a:	e048      	b.n	80103fe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801036c:	4b2d      	ldr	r3, [pc, #180]	; (8010424 <prvSwitchTimerLists+0xc0>)
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	68db      	ldr	r3, [r3, #12]
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010376:	4b2b      	ldr	r3, [pc, #172]	; (8010424 <prvSwitchTimerLists+0xc0>)
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	68db      	ldr	r3, [r3, #12]
 801037c:	68db      	ldr	r3, [r3, #12]
 801037e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	3304      	adds	r3, #4
 8010384:	4618      	mov	r0, r3
 8010386:	f7fe f8df 	bl	800e548 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	6a1b      	ldr	r3, [r3, #32]
 801038e:	68f8      	ldr	r0, [r7, #12]
 8010390:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8010398:	f003 0304 	and.w	r3, r3, #4
 801039c:	2b00      	cmp	r3, #0
 801039e:	d02e      	beq.n	80103fe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	699b      	ldr	r3, [r3, #24]
 80103a4:	693a      	ldr	r2, [r7, #16]
 80103a6:	4413      	add	r3, r2
 80103a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80103aa:	68ba      	ldr	r2, [r7, #8]
 80103ac:	693b      	ldr	r3, [r7, #16]
 80103ae:	429a      	cmp	r2, r3
 80103b0:	d90e      	bls.n	80103d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	68ba      	ldr	r2, [r7, #8]
 80103b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	68fa      	ldr	r2, [r7, #12]
 80103bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80103be:	4b19      	ldr	r3, [pc, #100]	; (8010424 <prvSwitchTimerLists+0xc0>)
 80103c0:	681a      	ldr	r2, [r3, #0]
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	3304      	adds	r3, #4
 80103c6:	4619      	mov	r1, r3
 80103c8:	4610      	mov	r0, r2
 80103ca:	f7fe f884 	bl	800e4d6 <vListInsert>
 80103ce:	e016      	b.n	80103fe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80103d0:	2300      	movs	r3, #0
 80103d2:	9300      	str	r3, [sp, #0]
 80103d4:	2300      	movs	r3, #0
 80103d6:	693a      	ldr	r2, [r7, #16]
 80103d8:	2100      	movs	r1, #0
 80103da:	68f8      	ldr	r0, [r7, #12]
 80103dc:	f7ff fd86 	bl	800feec <xTimerGenericCommand>
 80103e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d10a      	bne.n	80103fe <prvSwitchTimerLists+0x9a>
	__asm volatile
 80103e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103ec:	f383 8811 	msr	BASEPRI, r3
 80103f0:	f3bf 8f6f 	isb	sy
 80103f4:	f3bf 8f4f 	dsb	sy
 80103f8:	603b      	str	r3, [r7, #0]
}
 80103fa:	bf00      	nop
 80103fc:	e7fe      	b.n	80103fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80103fe:	4b09      	ldr	r3, [pc, #36]	; (8010424 <prvSwitchTimerLists+0xc0>)
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d1b1      	bne.n	801036c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010408:	4b06      	ldr	r3, [pc, #24]	; (8010424 <prvSwitchTimerLists+0xc0>)
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801040e:	4b06      	ldr	r3, [pc, #24]	; (8010428 <prvSwitchTimerLists+0xc4>)
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	4a04      	ldr	r2, [pc, #16]	; (8010424 <prvSwitchTimerLists+0xc0>)
 8010414:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010416:	4a04      	ldr	r2, [pc, #16]	; (8010428 <prvSwitchTimerLists+0xc4>)
 8010418:	697b      	ldr	r3, [r7, #20]
 801041a:	6013      	str	r3, [r2, #0]
}
 801041c:	bf00      	nop
 801041e:	3718      	adds	r7, #24
 8010420:	46bd      	mov	sp, r7
 8010422:	bd80      	pop	{r7, pc}
 8010424:	200266f4 	.word	0x200266f4
 8010428:	200266f8 	.word	0x200266f8

0801042c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b082      	sub	sp, #8
 8010430:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010432:	f000 f967 	bl	8010704 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010436:	4b15      	ldr	r3, [pc, #84]	; (801048c <prvCheckForValidListAndQueue+0x60>)
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	2b00      	cmp	r3, #0
 801043c:	d120      	bne.n	8010480 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801043e:	4814      	ldr	r0, [pc, #80]	; (8010490 <prvCheckForValidListAndQueue+0x64>)
 8010440:	f7fd fff8 	bl	800e434 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010444:	4813      	ldr	r0, [pc, #76]	; (8010494 <prvCheckForValidListAndQueue+0x68>)
 8010446:	f7fd fff5 	bl	800e434 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801044a:	4b13      	ldr	r3, [pc, #76]	; (8010498 <prvCheckForValidListAndQueue+0x6c>)
 801044c:	4a10      	ldr	r2, [pc, #64]	; (8010490 <prvCheckForValidListAndQueue+0x64>)
 801044e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010450:	4b12      	ldr	r3, [pc, #72]	; (801049c <prvCheckForValidListAndQueue+0x70>)
 8010452:	4a10      	ldr	r2, [pc, #64]	; (8010494 <prvCheckForValidListAndQueue+0x68>)
 8010454:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010456:	2300      	movs	r3, #0
 8010458:	9300      	str	r3, [sp, #0]
 801045a:	4b11      	ldr	r3, [pc, #68]	; (80104a0 <prvCheckForValidListAndQueue+0x74>)
 801045c:	4a11      	ldr	r2, [pc, #68]	; (80104a4 <prvCheckForValidListAndQueue+0x78>)
 801045e:	210c      	movs	r1, #12
 8010460:	200a      	movs	r0, #10
 8010462:	f7fe f903 	bl	800e66c <xQueueGenericCreateStatic>
 8010466:	4603      	mov	r3, r0
 8010468:	4a08      	ldr	r2, [pc, #32]	; (801048c <prvCheckForValidListAndQueue+0x60>)
 801046a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801046c:	4b07      	ldr	r3, [pc, #28]	; (801048c <prvCheckForValidListAndQueue+0x60>)
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	2b00      	cmp	r3, #0
 8010472:	d005      	beq.n	8010480 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010474:	4b05      	ldr	r3, [pc, #20]	; (801048c <prvCheckForValidListAndQueue+0x60>)
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	490b      	ldr	r1, [pc, #44]	; (80104a8 <prvCheckForValidListAndQueue+0x7c>)
 801047a:	4618      	mov	r0, r3
 801047c:	f7fe fdee 	bl	800f05c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010480:	f000 f970 	bl	8010764 <vPortExitCritical>
}
 8010484:	bf00      	nop
 8010486:	46bd      	mov	sp, r7
 8010488:	bd80      	pop	{r7, pc}
 801048a:	bf00      	nop
 801048c:	200266fc 	.word	0x200266fc
 8010490:	200266cc 	.word	0x200266cc
 8010494:	200266e0 	.word	0x200266e0
 8010498:	200266f4 	.word	0x200266f4
 801049c:	200266f8 	.word	0x200266f8
 80104a0:	20026780 	.word	0x20026780
 80104a4:	20026708 	.word	0x20026708
 80104a8:	0801400c 	.word	0x0801400c

080104ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80104ac:	b480      	push	{r7}
 80104ae:	b085      	sub	sp, #20
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	60f8      	str	r0, [r7, #12]
 80104b4:	60b9      	str	r1, [r7, #8]
 80104b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	3b04      	subs	r3, #4
 80104bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80104c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	3b04      	subs	r3, #4
 80104ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80104cc:	68bb      	ldr	r3, [r7, #8]
 80104ce:	f023 0201 	bic.w	r2, r3, #1
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	3b04      	subs	r3, #4
 80104da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80104dc:	4a0c      	ldr	r2, [pc, #48]	; (8010510 <pxPortInitialiseStack+0x64>)
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	3b14      	subs	r3, #20
 80104e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80104e8:	687a      	ldr	r2, [r7, #4]
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	3b04      	subs	r3, #4
 80104f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	f06f 0202 	mvn.w	r2, #2
 80104fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	3b20      	subs	r3, #32
 8010500:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010502:	68fb      	ldr	r3, [r7, #12]
}
 8010504:	4618      	mov	r0, r3
 8010506:	3714      	adds	r7, #20
 8010508:	46bd      	mov	sp, r7
 801050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801050e:	4770      	bx	lr
 8010510:	08010515 	.word	0x08010515

08010514 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010514:	b480      	push	{r7}
 8010516:	b085      	sub	sp, #20
 8010518:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801051a:	2300      	movs	r3, #0
 801051c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801051e:	4b12      	ldr	r3, [pc, #72]	; (8010568 <prvTaskExitError+0x54>)
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010526:	d00a      	beq.n	801053e <prvTaskExitError+0x2a>
	__asm volatile
 8010528:	f04f 0350 	mov.w	r3, #80	; 0x50
 801052c:	f383 8811 	msr	BASEPRI, r3
 8010530:	f3bf 8f6f 	isb	sy
 8010534:	f3bf 8f4f 	dsb	sy
 8010538:	60fb      	str	r3, [r7, #12]
}
 801053a:	bf00      	nop
 801053c:	e7fe      	b.n	801053c <prvTaskExitError+0x28>
	__asm volatile
 801053e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010542:	f383 8811 	msr	BASEPRI, r3
 8010546:	f3bf 8f6f 	isb	sy
 801054a:	f3bf 8f4f 	dsb	sy
 801054e:	60bb      	str	r3, [r7, #8]
}
 8010550:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010552:	bf00      	nop
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d0fc      	beq.n	8010554 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801055a:	bf00      	nop
 801055c:	bf00      	nop
 801055e:	3714      	adds	r7, #20
 8010560:	46bd      	mov	sp, r7
 8010562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010566:	4770      	bx	lr
 8010568:	20000034 	.word	0x20000034
 801056c:	00000000 	.word	0x00000000

08010570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010570:	4b07      	ldr	r3, [pc, #28]	; (8010590 <pxCurrentTCBConst2>)
 8010572:	6819      	ldr	r1, [r3, #0]
 8010574:	6808      	ldr	r0, [r1, #0]
 8010576:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801057a:	f380 8809 	msr	PSP, r0
 801057e:	f3bf 8f6f 	isb	sy
 8010582:	f04f 0000 	mov.w	r0, #0
 8010586:	f380 8811 	msr	BASEPRI, r0
 801058a:	4770      	bx	lr
 801058c:	f3af 8000 	nop.w

08010590 <pxCurrentTCBConst2>:
 8010590:	200265a0 	.word	0x200265a0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010594:	bf00      	nop
 8010596:	bf00      	nop

08010598 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010598:	4808      	ldr	r0, [pc, #32]	; (80105bc <prvPortStartFirstTask+0x24>)
 801059a:	6800      	ldr	r0, [r0, #0]
 801059c:	6800      	ldr	r0, [r0, #0]
 801059e:	f380 8808 	msr	MSP, r0
 80105a2:	f04f 0000 	mov.w	r0, #0
 80105a6:	f380 8814 	msr	CONTROL, r0
 80105aa:	b662      	cpsie	i
 80105ac:	b661      	cpsie	f
 80105ae:	f3bf 8f4f 	dsb	sy
 80105b2:	f3bf 8f6f 	isb	sy
 80105b6:	df00      	svc	0
 80105b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80105ba:	bf00      	nop
 80105bc:	e000ed08 	.word	0xe000ed08

080105c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b086      	sub	sp, #24
 80105c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80105c6:	4b46      	ldr	r3, [pc, #280]	; (80106e0 <xPortStartScheduler+0x120>)
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	4a46      	ldr	r2, [pc, #280]	; (80106e4 <xPortStartScheduler+0x124>)
 80105cc:	4293      	cmp	r3, r2
 80105ce:	d10a      	bne.n	80105e6 <xPortStartScheduler+0x26>
	__asm volatile
 80105d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105d4:	f383 8811 	msr	BASEPRI, r3
 80105d8:	f3bf 8f6f 	isb	sy
 80105dc:	f3bf 8f4f 	dsb	sy
 80105e0:	613b      	str	r3, [r7, #16]
}
 80105e2:	bf00      	nop
 80105e4:	e7fe      	b.n	80105e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80105e6:	4b3e      	ldr	r3, [pc, #248]	; (80106e0 <xPortStartScheduler+0x120>)
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	4a3f      	ldr	r2, [pc, #252]	; (80106e8 <xPortStartScheduler+0x128>)
 80105ec:	4293      	cmp	r3, r2
 80105ee:	d10a      	bne.n	8010606 <xPortStartScheduler+0x46>
	__asm volatile
 80105f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105f4:	f383 8811 	msr	BASEPRI, r3
 80105f8:	f3bf 8f6f 	isb	sy
 80105fc:	f3bf 8f4f 	dsb	sy
 8010600:	60fb      	str	r3, [r7, #12]
}
 8010602:	bf00      	nop
 8010604:	e7fe      	b.n	8010604 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010606:	4b39      	ldr	r3, [pc, #228]	; (80106ec <xPortStartScheduler+0x12c>)
 8010608:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801060a:	697b      	ldr	r3, [r7, #20]
 801060c:	781b      	ldrb	r3, [r3, #0]
 801060e:	b2db      	uxtb	r3, r3
 8010610:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010612:	697b      	ldr	r3, [r7, #20]
 8010614:	22ff      	movs	r2, #255	; 0xff
 8010616:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010618:	697b      	ldr	r3, [r7, #20]
 801061a:	781b      	ldrb	r3, [r3, #0]
 801061c:	b2db      	uxtb	r3, r3
 801061e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010620:	78fb      	ldrb	r3, [r7, #3]
 8010622:	b2db      	uxtb	r3, r3
 8010624:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010628:	b2da      	uxtb	r2, r3
 801062a:	4b31      	ldr	r3, [pc, #196]	; (80106f0 <xPortStartScheduler+0x130>)
 801062c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801062e:	4b31      	ldr	r3, [pc, #196]	; (80106f4 <xPortStartScheduler+0x134>)
 8010630:	2207      	movs	r2, #7
 8010632:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010634:	e009      	b.n	801064a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8010636:	4b2f      	ldr	r3, [pc, #188]	; (80106f4 <xPortStartScheduler+0x134>)
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	3b01      	subs	r3, #1
 801063c:	4a2d      	ldr	r2, [pc, #180]	; (80106f4 <xPortStartScheduler+0x134>)
 801063e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010640:	78fb      	ldrb	r3, [r7, #3]
 8010642:	b2db      	uxtb	r3, r3
 8010644:	005b      	lsls	r3, r3, #1
 8010646:	b2db      	uxtb	r3, r3
 8010648:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801064a:	78fb      	ldrb	r3, [r7, #3]
 801064c:	b2db      	uxtb	r3, r3
 801064e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010652:	2b80      	cmp	r3, #128	; 0x80
 8010654:	d0ef      	beq.n	8010636 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010656:	4b27      	ldr	r3, [pc, #156]	; (80106f4 <xPortStartScheduler+0x134>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	f1c3 0307 	rsb	r3, r3, #7
 801065e:	2b04      	cmp	r3, #4
 8010660:	d00a      	beq.n	8010678 <xPortStartScheduler+0xb8>
	__asm volatile
 8010662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010666:	f383 8811 	msr	BASEPRI, r3
 801066a:	f3bf 8f6f 	isb	sy
 801066e:	f3bf 8f4f 	dsb	sy
 8010672:	60bb      	str	r3, [r7, #8]
}
 8010674:	bf00      	nop
 8010676:	e7fe      	b.n	8010676 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010678:	4b1e      	ldr	r3, [pc, #120]	; (80106f4 <xPortStartScheduler+0x134>)
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	021b      	lsls	r3, r3, #8
 801067e:	4a1d      	ldr	r2, [pc, #116]	; (80106f4 <xPortStartScheduler+0x134>)
 8010680:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010682:	4b1c      	ldr	r3, [pc, #112]	; (80106f4 <xPortStartScheduler+0x134>)
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801068a:	4a1a      	ldr	r2, [pc, #104]	; (80106f4 <xPortStartScheduler+0x134>)
 801068c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	b2da      	uxtb	r2, r3
 8010692:	697b      	ldr	r3, [r7, #20]
 8010694:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010696:	4b18      	ldr	r3, [pc, #96]	; (80106f8 <xPortStartScheduler+0x138>)
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	4a17      	ldr	r2, [pc, #92]	; (80106f8 <xPortStartScheduler+0x138>)
 801069c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80106a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80106a2:	4b15      	ldr	r3, [pc, #84]	; (80106f8 <xPortStartScheduler+0x138>)
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	4a14      	ldr	r2, [pc, #80]	; (80106f8 <xPortStartScheduler+0x138>)
 80106a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80106ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80106ae:	f000 f8dd 	bl	801086c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80106b2:	4b12      	ldr	r3, [pc, #72]	; (80106fc <xPortStartScheduler+0x13c>)
 80106b4:	2200      	movs	r2, #0
 80106b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80106b8:	f000 f8fc 	bl	80108b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80106bc:	4b10      	ldr	r3, [pc, #64]	; (8010700 <xPortStartScheduler+0x140>)
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	4a0f      	ldr	r2, [pc, #60]	; (8010700 <xPortStartScheduler+0x140>)
 80106c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80106c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80106c8:	f7ff ff66 	bl	8010598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80106cc:	f7ff f87a 	bl	800f7c4 <vTaskSwitchContext>
	prvTaskExitError();
 80106d0:	f7ff ff20 	bl	8010514 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80106d4:	2300      	movs	r3, #0
}
 80106d6:	4618      	mov	r0, r3
 80106d8:	3718      	adds	r7, #24
 80106da:	46bd      	mov	sp, r7
 80106dc:	bd80      	pop	{r7, pc}
 80106de:	bf00      	nop
 80106e0:	e000ed00 	.word	0xe000ed00
 80106e4:	410fc271 	.word	0x410fc271
 80106e8:	410fc270 	.word	0x410fc270
 80106ec:	e000e400 	.word	0xe000e400
 80106f0:	200267c8 	.word	0x200267c8
 80106f4:	200267cc 	.word	0x200267cc
 80106f8:	e000ed20 	.word	0xe000ed20
 80106fc:	20000034 	.word	0x20000034
 8010700:	e000ef34 	.word	0xe000ef34

08010704 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010704:	b480      	push	{r7}
 8010706:	b083      	sub	sp, #12
 8010708:	af00      	add	r7, sp, #0
	__asm volatile
 801070a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801070e:	f383 8811 	msr	BASEPRI, r3
 8010712:	f3bf 8f6f 	isb	sy
 8010716:	f3bf 8f4f 	dsb	sy
 801071a:	607b      	str	r3, [r7, #4]
}
 801071c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801071e:	4b0f      	ldr	r3, [pc, #60]	; (801075c <vPortEnterCritical+0x58>)
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	3301      	adds	r3, #1
 8010724:	4a0d      	ldr	r2, [pc, #52]	; (801075c <vPortEnterCritical+0x58>)
 8010726:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010728:	4b0c      	ldr	r3, [pc, #48]	; (801075c <vPortEnterCritical+0x58>)
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	2b01      	cmp	r3, #1
 801072e:	d10f      	bne.n	8010750 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010730:	4b0b      	ldr	r3, [pc, #44]	; (8010760 <vPortEnterCritical+0x5c>)
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	b2db      	uxtb	r3, r3
 8010736:	2b00      	cmp	r3, #0
 8010738:	d00a      	beq.n	8010750 <vPortEnterCritical+0x4c>
	__asm volatile
 801073a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801073e:	f383 8811 	msr	BASEPRI, r3
 8010742:	f3bf 8f6f 	isb	sy
 8010746:	f3bf 8f4f 	dsb	sy
 801074a:	603b      	str	r3, [r7, #0]
}
 801074c:	bf00      	nop
 801074e:	e7fe      	b.n	801074e <vPortEnterCritical+0x4a>
	}
}
 8010750:	bf00      	nop
 8010752:	370c      	adds	r7, #12
 8010754:	46bd      	mov	sp, r7
 8010756:	f85d 7b04 	ldr.w	r7, [sp], #4
 801075a:	4770      	bx	lr
 801075c:	20000034 	.word	0x20000034
 8010760:	e000ed04 	.word	0xe000ed04

08010764 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010764:	b480      	push	{r7}
 8010766:	b083      	sub	sp, #12
 8010768:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801076a:	4b12      	ldr	r3, [pc, #72]	; (80107b4 <vPortExitCritical+0x50>)
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d10a      	bne.n	8010788 <vPortExitCritical+0x24>
	__asm volatile
 8010772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010776:	f383 8811 	msr	BASEPRI, r3
 801077a:	f3bf 8f6f 	isb	sy
 801077e:	f3bf 8f4f 	dsb	sy
 8010782:	607b      	str	r3, [r7, #4]
}
 8010784:	bf00      	nop
 8010786:	e7fe      	b.n	8010786 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010788:	4b0a      	ldr	r3, [pc, #40]	; (80107b4 <vPortExitCritical+0x50>)
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	3b01      	subs	r3, #1
 801078e:	4a09      	ldr	r2, [pc, #36]	; (80107b4 <vPortExitCritical+0x50>)
 8010790:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010792:	4b08      	ldr	r3, [pc, #32]	; (80107b4 <vPortExitCritical+0x50>)
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d105      	bne.n	80107a6 <vPortExitCritical+0x42>
 801079a:	2300      	movs	r3, #0
 801079c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801079e:	683b      	ldr	r3, [r7, #0]
 80107a0:	f383 8811 	msr	BASEPRI, r3
}
 80107a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80107a6:	bf00      	nop
 80107a8:	370c      	adds	r7, #12
 80107aa:	46bd      	mov	sp, r7
 80107ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b0:	4770      	bx	lr
 80107b2:	bf00      	nop
 80107b4:	20000034 	.word	0x20000034
	...

080107c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80107c0:	f3ef 8009 	mrs	r0, PSP
 80107c4:	f3bf 8f6f 	isb	sy
 80107c8:	4b15      	ldr	r3, [pc, #84]	; (8010820 <pxCurrentTCBConst>)
 80107ca:	681a      	ldr	r2, [r3, #0]
 80107cc:	f01e 0f10 	tst.w	lr, #16
 80107d0:	bf08      	it	eq
 80107d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80107d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107da:	6010      	str	r0, [r2, #0]
 80107dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80107e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80107e4:	f380 8811 	msr	BASEPRI, r0
 80107e8:	f3bf 8f4f 	dsb	sy
 80107ec:	f3bf 8f6f 	isb	sy
 80107f0:	f7fe ffe8 	bl	800f7c4 <vTaskSwitchContext>
 80107f4:	f04f 0000 	mov.w	r0, #0
 80107f8:	f380 8811 	msr	BASEPRI, r0
 80107fc:	bc09      	pop	{r0, r3}
 80107fe:	6819      	ldr	r1, [r3, #0]
 8010800:	6808      	ldr	r0, [r1, #0]
 8010802:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010806:	f01e 0f10 	tst.w	lr, #16
 801080a:	bf08      	it	eq
 801080c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010810:	f380 8809 	msr	PSP, r0
 8010814:	f3bf 8f6f 	isb	sy
 8010818:	4770      	bx	lr
 801081a:	bf00      	nop
 801081c:	f3af 8000 	nop.w

08010820 <pxCurrentTCBConst>:
 8010820:	200265a0 	.word	0x200265a0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010824:	bf00      	nop
 8010826:	bf00      	nop

08010828 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b082      	sub	sp, #8
 801082c:	af00      	add	r7, sp, #0
	__asm volatile
 801082e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010832:	f383 8811 	msr	BASEPRI, r3
 8010836:	f3bf 8f6f 	isb	sy
 801083a:	f3bf 8f4f 	dsb	sy
 801083e:	607b      	str	r3, [r7, #4]
}
 8010840:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010842:	f7fe ff07 	bl	800f654 <xTaskIncrementTick>
 8010846:	4603      	mov	r3, r0
 8010848:	2b00      	cmp	r3, #0
 801084a:	d003      	beq.n	8010854 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801084c:	4b06      	ldr	r3, [pc, #24]	; (8010868 <SysTick_Handler+0x40>)
 801084e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010852:	601a      	str	r2, [r3, #0]
 8010854:	2300      	movs	r3, #0
 8010856:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010858:	683b      	ldr	r3, [r7, #0]
 801085a:	f383 8811 	msr	BASEPRI, r3
}
 801085e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010860:	bf00      	nop
 8010862:	3708      	adds	r7, #8
 8010864:	46bd      	mov	sp, r7
 8010866:	bd80      	pop	{r7, pc}
 8010868:	e000ed04 	.word	0xe000ed04

0801086c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801086c:	b480      	push	{r7}
 801086e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010870:	4b0b      	ldr	r3, [pc, #44]	; (80108a0 <vPortSetupTimerInterrupt+0x34>)
 8010872:	2200      	movs	r2, #0
 8010874:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010876:	4b0b      	ldr	r3, [pc, #44]	; (80108a4 <vPortSetupTimerInterrupt+0x38>)
 8010878:	2200      	movs	r2, #0
 801087a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801087c:	4b0a      	ldr	r3, [pc, #40]	; (80108a8 <vPortSetupTimerInterrupt+0x3c>)
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	4a0a      	ldr	r2, [pc, #40]	; (80108ac <vPortSetupTimerInterrupt+0x40>)
 8010882:	fba2 2303 	umull	r2, r3, r2, r3
 8010886:	099b      	lsrs	r3, r3, #6
 8010888:	4a09      	ldr	r2, [pc, #36]	; (80108b0 <vPortSetupTimerInterrupt+0x44>)
 801088a:	3b01      	subs	r3, #1
 801088c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801088e:	4b04      	ldr	r3, [pc, #16]	; (80108a0 <vPortSetupTimerInterrupt+0x34>)
 8010890:	2207      	movs	r2, #7
 8010892:	601a      	str	r2, [r3, #0]
}
 8010894:	bf00      	nop
 8010896:	46bd      	mov	sp, r7
 8010898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801089c:	4770      	bx	lr
 801089e:	bf00      	nop
 80108a0:	e000e010 	.word	0xe000e010
 80108a4:	e000e018 	.word	0xe000e018
 80108a8:	20000028 	.word	0x20000028
 80108ac:	10624dd3 	.word	0x10624dd3
 80108b0:	e000e014 	.word	0xe000e014

080108b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80108b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80108c4 <vPortEnableVFP+0x10>
 80108b8:	6801      	ldr	r1, [r0, #0]
 80108ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80108be:	6001      	str	r1, [r0, #0]
 80108c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80108c2:	bf00      	nop
 80108c4:	e000ed88 	.word	0xe000ed88

080108c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80108c8:	b480      	push	{r7}
 80108ca:	b085      	sub	sp, #20
 80108cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80108ce:	f3ef 8305 	mrs	r3, IPSR
 80108d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	2b0f      	cmp	r3, #15
 80108d8:	d914      	bls.n	8010904 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80108da:	4a17      	ldr	r2, [pc, #92]	; (8010938 <vPortValidateInterruptPriority+0x70>)
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	4413      	add	r3, r2
 80108e0:	781b      	ldrb	r3, [r3, #0]
 80108e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80108e4:	4b15      	ldr	r3, [pc, #84]	; (801093c <vPortValidateInterruptPriority+0x74>)
 80108e6:	781b      	ldrb	r3, [r3, #0]
 80108e8:	7afa      	ldrb	r2, [r7, #11]
 80108ea:	429a      	cmp	r2, r3
 80108ec:	d20a      	bcs.n	8010904 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80108ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108f2:	f383 8811 	msr	BASEPRI, r3
 80108f6:	f3bf 8f6f 	isb	sy
 80108fa:	f3bf 8f4f 	dsb	sy
 80108fe:	607b      	str	r3, [r7, #4]
}
 8010900:	bf00      	nop
 8010902:	e7fe      	b.n	8010902 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010904:	4b0e      	ldr	r3, [pc, #56]	; (8010940 <vPortValidateInterruptPriority+0x78>)
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801090c:	4b0d      	ldr	r3, [pc, #52]	; (8010944 <vPortValidateInterruptPriority+0x7c>)
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	429a      	cmp	r2, r3
 8010912:	d90a      	bls.n	801092a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8010914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010918:	f383 8811 	msr	BASEPRI, r3
 801091c:	f3bf 8f6f 	isb	sy
 8010920:	f3bf 8f4f 	dsb	sy
 8010924:	603b      	str	r3, [r7, #0]
}
 8010926:	bf00      	nop
 8010928:	e7fe      	b.n	8010928 <vPortValidateInterruptPriority+0x60>
	}
 801092a:	bf00      	nop
 801092c:	3714      	adds	r7, #20
 801092e:	46bd      	mov	sp, r7
 8010930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010934:	4770      	bx	lr
 8010936:	bf00      	nop
 8010938:	e000e3f0 	.word	0xe000e3f0
 801093c:	200267c8 	.word	0x200267c8
 8010940:	e000ed0c 	.word	0xe000ed0c
 8010944:	200267cc 	.word	0x200267cc

08010948 <__errno>:
 8010948:	4b01      	ldr	r3, [pc, #4]	; (8010950 <__errno+0x8>)
 801094a:	6818      	ldr	r0, [r3, #0]
 801094c:	4770      	bx	lr
 801094e:	bf00      	nop
 8010950:	20000038 	.word	0x20000038

08010954 <__libc_init_array>:
 8010954:	b570      	push	{r4, r5, r6, lr}
 8010956:	4d0d      	ldr	r5, [pc, #52]	; (801098c <__libc_init_array+0x38>)
 8010958:	4c0d      	ldr	r4, [pc, #52]	; (8010990 <__libc_init_array+0x3c>)
 801095a:	1b64      	subs	r4, r4, r5
 801095c:	10a4      	asrs	r4, r4, #2
 801095e:	2600      	movs	r6, #0
 8010960:	42a6      	cmp	r6, r4
 8010962:	d109      	bne.n	8010978 <__libc_init_array+0x24>
 8010964:	4d0b      	ldr	r5, [pc, #44]	; (8010994 <__libc_init_array+0x40>)
 8010966:	4c0c      	ldr	r4, [pc, #48]	; (8010998 <__libc_init_array+0x44>)
 8010968:	f002 fff2 	bl	8013950 <_init>
 801096c:	1b64      	subs	r4, r4, r5
 801096e:	10a4      	asrs	r4, r4, #2
 8010970:	2600      	movs	r6, #0
 8010972:	42a6      	cmp	r6, r4
 8010974:	d105      	bne.n	8010982 <__libc_init_array+0x2e>
 8010976:	bd70      	pop	{r4, r5, r6, pc}
 8010978:	f855 3b04 	ldr.w	r3, [r5], #4
 801097c:	4798      	blx	r3
 801097e:	3601      	adds	r6, #1
 8010980:	e7ee      	b.n	8010960 <__libc_init_array+0xc>
 8010982:	f855 3b04 	ldr.w	r3, [r5], #4
 8010986:	4798      	blx	r3
 8010988:	3601      	adds	r6, #1
 801098a:	e7f2      	b.n	8010972 <__libc_init_array+0x1e>
 801098c:	0801467c 	.word	0x0801467c
 8010990:	0801467c 	.word	0x0801467c
 8010994:	0801467c 	.word	0x0801467c
 8010998:	08014680 	.word	0x08014680

0801099c <malloc>:
 801099c:	4b02      	ldr	r3, [pc, #8]	; (80109a8 <malloc+0xc>)
 801099e:	4601      	mov	r1, r0
 80109a0:	6818      	ldr	r0, [r3, #0]
 80109a2:	f000 b88d 	b.w	8010ac0 <_malloc_r>
 80109a6:	bf00      	nop
 80109a8:	20000038 	.word	0x20000038

080109ac <free>:
 80109ac:	4b02      	ldr	r3, [pc, #8]	; (80109b8 <free+0xc>)
 80109ae:	4601      	mov	r1, r0
 80109b0:	6818      	ldr	r0, [r3, #0]
 80109b2:	f000 b819 	b.w	80109e8 <_free_r>
 80109b6:	bf00      	nop
 80109b8:	20000038 	.word	0x20000038

080109bc <memcpy>:
 80109bc:	440a      	add	r2, r1
 80109be:	4291      	cmp	r1, r2
 80109c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80109c4:	d100      	bne.n	80109c8 <memcpy+0xc>
 80109c6:	4770      	bx	lr
 80109c8:	b510      	push	{r4, lr}
 80109ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80109ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80109d2:	4291      	cmp	r1, r2
 80109d4:	d1f9      	bne.n	80109ca <memcpy+0xe>
 80109d6:	bd10      	pop	{r4, pc}

080109d8 <memset>:
 80109d8:	4402      	add	r2, r0
 80109da:	4603      	mov	r3, r0
 80109dc:	4293      	cmp	r3, r2
 80109de:	d100      	bne.n	80109e2 <memset+0xa>
 80109e0:	4770      	bx	lr
 80109e2:	f803 1b01 	strb.w	r1, [r3], #1
 80109e6:	e7f9      	b.n	80109dc <memset+0x4>

080109e8 <_free_r>:
 80109e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80109ea:	2900      	cmp	r1, #0
 80109ec:	d044      	beq.n	8010a78 <_free_r+0x90>
 80109ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80109f2:	9001      	str	r0, [sp, #4]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	f1a1 0404 	sub.w	r4, r1, #4
 80109fa:	bfb8      	it	lt
 80109fc:	18e4      	addlt	r4, r4, r3
 80109fe:	f001 ff39 	bl	8012874 <__malloc_lock>
 8010a02:	4a1e      	ldr	r2, [pc, #120]	; (8010a7c <_free_r+0x94>)
 8010a04:	9801      	ldr	r0, [sp, #4]
 8010a06:	6813      	ldr	r3, [r2, #0]
 8010a08:	b933      	cbnz	r3, 8010a18 <_free_r+0x30>
 8010a0a:	6063      	str	r3, [r4, #4]
 8010a0c:	6014      	str	r4, [r2, #0]
 8010a0e:	b003      	add	sp, #12
 8010a10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a14:	f001 bf34 	b.w	8012880 <__malloc_unlock>
 8010a18:	42a3      	cmp	r3, r4
 8010a1a:	d908      	bls.n	8010a2e <_free_r+0x46>
 8010a1c:	6825      	ldr	r5, [r4, #0]
 8010a1e:	1961      	adds	r1, r4, r5
 8010a20:	428b      	cmp	r3, r1
 8010a22:	bf01      	itttt	eq
 8010a24:	6819      	ldreq	r1, [r3, #0]
 8010a26:	685b      	ldreq	r3, [r3, #4]
 8010a28:	1949      	addeq	r1, r1, r5
 8010a2a:	6021      	streq	r1, [r4, #0]
 8010a2c:	e7ed      	b.n	8010a0a <_free_r+0x22>
 8010a2e:	461a      	mov	r2, r3
 8010a30:	685b      	ldr	r3, [r3, #4]
 8010a32:	b10b      	cbz	r3, 8010a38 <_free_r+0x50>
 8010a34:	42a3      	cmp	r3, r4
 8010a36:	d9fa      	bls.n	8010a2e <_free_r+0x46>
 8010a38:	6811      	ldr	r1, [r2, #0]
 8010a3a:	1855      	adds	r5, r2, r1
 8010a3c:	42a5      	cmp	r5, r4
 8010a3e:	d10b      	bne.n	8010a58 <_free_r+0x70>
 8010a40:	6824      	ldr	r4, [r4, #0]
 8010a42:	4421      	add	r1, r4
 8010a44:	1854      	adds	r4, r2, r1
 8010a46:	42a3      	cmp	r3, r4
 8010a48:	6011      	str	r1, [r2, #0]
 8010a4a:	d1e0      	bne.n	8010a0e <_free_r+0x26>
 8010a4c:	681c      	ldr	r4, [r3, #0]
 8010a4e:	685b      	ldr	r3, [r3, #4]
 8010a50:	6053      	str	r3, [r2, #4]
 8010a52:	4421      	add	r1, r4
 8010a54:	6011      	str	r1, [r2, #0]
 8010a56:	e7da      	b.n	8010a0e <_free_r+0x26>
 8010a58:	d902      	bls.n	8010a60 <_free_r+0x78>
 8010a5a:	230c      	movs	r3, #12
 8010a5c:	6003      	str	r3, [r0, #0]
 8010a5e:	e7d6      	b.n	8010a0e <_free_r+0x26>
 8010a60:	6825      	ldr	r5, [r4, #0]
 8010a62:	1961      	adds	r1, r4, r5
 8010a64:	428b      	cmp	r3, r1
 8010a66:	bf04      	itt	eq
 8010a68:	6819      	ldreq	r1, [r3, #0]
 8010a6a:	685b      	ldreq	r3, [r3, #4]
 8010a6c:	6063      	str	r3, [r4, #4]
 8010a6e:	bf04      	itt	eq
 8010a70:	1949      	addeq	r1, r1, r5
 8010a72:	6021      	streq	r1, [r4, #0]
 8010a74:	6054      	str	r4, [r2, #4]
 8010a76:	e7ca      	b.n	8010a0e <_free_r+0x26>
 8010a78:	b003      	add	sp, #12
 8010a7a:	bd30      	pop	{r4, r5, pc}
 8010a7c:	200267d0 	.word	0x200267d0

08010a80 <sbrk_aligned>:
 8010a80:	b570      	push	{r4, r5, r6, lr}
 8010a82:	4e0e      	ldr	r6, [pc, #56]	; (8010abc <sbrk_aligned+0x3c>)
 8010a84:	460c      	mov	r4, r1
 8010a86:	6831      	ldr	r1, [r6, #0]
 8010a88:	4605      	mov	r5, r0
 8010a8a:	b911      	cbnz	r1, 8010a92 <sbrk_aligned+0x12>
 8010a8c:	f000 fd84 	bl	8011598 <_sbrk_r>
 8010a90:	6030      	str	r0, [r6, #0]
 8010a92:	4621      	mov	r1, r4
 8010a94:	4628      	mov	r0, r5
 8010a96:	f000 fd7f 	bl	8011598 <_sbrk_r>
 8010a9a:	1c43      	adds	r3, r0, #1
 8010a9c:	d00a      	beq.n	8010ab4 <sbrk_aligned+0x34>
 8010a9e:	1cc4      	adds	r4, r0, #3
 8010aa0:	f024 0403 	bic.w	r4, r4, #3
 8010aa4:	42a0      	cmp	r0, r4
 8010aa6:	d007      	beq.n	8010ab8 <sbrk_aligned+0x38>
 8010aa8:	1a21      	subs	r1, r4, r0
 8010aaa:	4628      	mov	r0, r5
 8010aac:	f000 fd74 	bl	8011598 <_sbrk_r>
 8010ab0:	3001      	adds	r0, #1
 8010ab2:	d101      	bne.n	8010ab8 <sbrk_aligned+0x38>
 8010ab4:	f04f 34ff 	mov.w	r4, #4294967295
 8010ab8:	4620      	mov	r0, r4
 8010aba:	bd70      	pop	{r4, r5, r6, pc}
 8010abc:	200267d4 	.word	0x200267d4

08010ac0 <_malloc_r>:
 8010ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ac4:	1ccd      	adds	r5, r1, #3
 8010ac6:	f025 0503 	bic.w	r5, r5, #3
 8010aca:	3508      	adds	r5, #8
 8010acc:	2d0c      	cmp	r5, #12
 8010ace:	bf38      	it	cc
 8010ad0:	250c      	movcc	r5, #12
 8010ad2:	2d00      	cmp	r5, #0
 8010ad4:	4607      	mov	r7, r0
 8010ad6:	db01      	blt.n	8010adc <_malloc_r+0x1c>
 8010ad8:	42a9      	cmp	r1, r5
 8010ada:	d905      	bls.n	8010ae8 <_malloc_r+0x28>
 8010adc:	230c      	movs	r3, #12
 8010ade:	603b      	str	r3, [r7, #0]
 8010ae0:	2600      	movs	r6, #0
 8010ae2:	4630      	mov	r0, r6
 8010ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ae8:	4e2e      	ldr	r6, [pc, #184]	; (8010ba4 <_malloc_r+0xe4>)
 8010aea:	f001 fec3 	bl	8012874 <__malloc_lock>
 8010aee:	6833      	ldr	r3, [r6, #0]
 8010af0:	461c      	mov	r4, r3
 8010af2:	bb34      	cbnz	r4, 8010b42 <_malloc_r+0x82>
 8010af4:	4629      	mov	r1, r5
 8010af6:	4638      	mov	r0, r7
 8010af8:	f7ff ffc2 	bl	8010a80 <sbrk_aligned>
 8010afc:	1c43      	adds	r3, r0, #1
 8010afe:	4604      	mov	r4, r0
 8010b00:	d14d      	bne.n	8010b9e <_malloc_r+0xde>
 8010b02:	6834      	ldr	r4, [r6, #0]
 8010b04:	4626      	mov	r6, r4
 8010b06:	2e00      	cmp	r6, #0
 8010b08:	d140      	bne.n	8010b8c <_malloc_r+0xcc>
 8010b0a:	6823      	ldr	r3, [r4, #0]
 8010b0c:	4631      	mov	r1, r6
 8010b0e:	4638      	mov	r0, r7
 8010b10:	eb04 0803 	add.w	r8, r4, r3
 8010b14:	f000 fd40 	bl	8011598 <_sbrk_r>
 8010b18:	4580      	cmp	r8, r0
 8010b1a:	d13a      	bne.n	8010b92 <_malloc_r+0xd2>
 8010b1c:	6821      	ldr	r1, [r4, #0]
 8010b1e:	3503      	adds	r5, #3
 8010b20:	1a6d      	subs	r5, r5, r1
 8010b22:	f025 0503 	bic.w	r5, r5, #3
 8010b26:	3508      	adds	r5, #8
 8010b28:	2d0c      	cmp	r5, #12
 8010b2a:	bf38      	it	cc
 8010b2c:	250c      	movcc	r5, #12
 8010b2e:	4629      	mov	r1, r5
 8010b30:	4638      	mov	r0, r7
 8010b32:	f7ff ffa5 	bl	8010a80 <sbrk_aligned>
 8010b36:	3001      	adds	r0, #1
 8010b38:	d02b      	beq.n	8010b92 <_malloc_r+0xd2>
 8010b3a:	6823      	ldr	r3, [r4, #0]
 8010b3c:	442b      	add	r3, r5
 8010b3e:	6023      	str	r3, [r4, #0]
 8010b40:	e00e      	b.n	8010b60 <_malloc_r+0xa0>
 8010b42:	6822      	ldr	r2, [r4, #0]
 8010b44:	1b52      	subs	r2, r2, r5
 8010b46:	d41e      	bmi.n	8010b86 <_malloc_r+0xc6>
 8010b48:	2a0b      	cmp	r2, #11
 8010b4a:	d916      	bls.n	8010b7a <_malloc_r+0xba>
 8010b4c:	1961      	adds	r1, r4, r5
 8010b4e:	42a3      	cmp	r3, r4
 8010b50:	6025      	str	r5, [r4, #0]
 8010b52:	bf18      	it	ne
 8010b54:	6059      	strne	r1, [r3, #4]
 8010b56:	6863      	ldr	r3, [r4, #4]
 8010b58:	bf08      	it	eq
 8010b5a:	6031      	streq	r1, [r6, #0]
 8010b5c:	5162      	str	r2, [r4, r5]
 8010b5e:	604b      	str	r3, [r1, #4]
 8010b60:	4638      	mov	r0, r7
 8010b62:	f104 060b 	add.w	r6, r4, #11
 8010b66:	f001 fe8b 	bl	8012880 <__malloc_unlock>
 8010b6a:	f026 0607 	bic.w	r6, r6, #7
 8010b6e:	1d23      	adds	r3, r4, #4
 8010b70:	1af2      	subs	r2, r6, r3
 8010b72:	d0b6      	beq.n	8010ae2 <_malloc_r+0x22>
 8010b74:	1b9b      	subs	r3, r3, r6
 8010b76:	50a3      	str	r3, [r4, r2]
 8010b78:	e7b3      	b.n	8010ae2 <_malloc_r+0x22>
 8010b7a:	6862      	ldr	r2, [r4, #4]
 8010b7c:	42a3      	cmp	r3, r4
 8010b7e:	bf0c      	ite	eq
 8010b80:	6032      	streq	r2, [r6, #0]
 8010b82:	605a      	strne	r2, [r3, #4]
 8010b84:	e7ec      	b.n	8010b60 <_malloc_r+0xa0>
 8010b86:	4623      	mov	r3, r4
 8010b88:	6864      	ldr	r4, [r4, #4]
 8010b8a:	e7b2      	b.n	8010af2 <_malloc_r+0x32>
 8010b8c:	4634      	mov	r4, r6
 8010b8e:	6876      	ldr	r6, [r6, #4]
 8010b90:	e7b9      	b.n	8010b06 <_malloc_r+0x46>
 8010b92:	230c      	movs	r3, #12
 8010b94:	603b      	str	r3, [r7, #0]
 8010b96:	4638      	mov	r0, r7
 8010b98:	f001 fe72 	bl	8012880 <__malloc_unlock>
 8010b9c:	e7a1      	b.n	8010ae2 <_malloc_r+0x22>
 8010b9e:	6025      	str	r5, [r4, #0]
 8010ba0:	e7de      	b.n	8010b60 <_malloc_r+0xa0>
 8010ba2:	bf00      	nop
 8010ba4:	200267d0 	.word	0x200267d0

08010ba8 <__cvt>:
 8010ba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010bac:	ec55 4b10 	vmov	r4, r5, d0
 8010bb0:	2d00      	cmp	r5, #0
 8010bb2:	460e      	mov	r6, r1
 8010bb4:	4619      	mov	r1, r3
 8010bb6:	462b      	mov	r3, r5
 8010bb8:	bfbb      	ittet	lt
 8010bba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010bbe:	461d      	movlt	r5, r3
 8010bc0:	2300      	movge	r3, #0
 8010bc2:	232d      	movlt	r3, #45	; 0x2d
 8010bc4:	700b      	strb	r3, [r1, #0]
 8010bc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010bc8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010bcc:	4691      	mov	r9, r2
 8010bce:	f023 0820 	bic.w	r8, r3, #32
 8010bd2:	bfbc      	itt	lt
 8010bd4:	4622      	movlt	r2, r4
 8010bd6:	4614      	movlt	r4, r2
 8010bd8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010bdc:	d005      	beq.n	8010bea <__cvt+0x42>
 8010bde:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010be2:	d100      	bne.n	8010be6 <__cvt+0x3e>
 8010be4:	3601      	adds	r6, #1
 8010be6:	2102      	movs	r1, #2
 8010be8:	e000      	b.n	8010bec <__cvt+0x44>
 8010bea:	2103      	movs	r1, #3
 8010bec:	ab03      	add	r3, sp, #12
 8010bee:	9301      	str	r3, [sp, #4]
 8010bf0:	ab02      	add	r3, sp, #8
 8010bf2:	9300      	str	r3, [sp, #0]
 8010bf4:	ec45 4b10 	vmov	d0, r4, r5
 8010bf8:	4653      	mov	r3, sl
 8010bfa:	4632      	mov	r2, r6
 8010bfc:	f000 fe28 	bl	8011850 <_dtoa_r>
 8010c00:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010c04:	4607      	mov	r7, r0
 8010c06:	d102      	bne.n	8010c0e <__cvt+0x66>
 8010c08:	f019 0f01 	tst.w	r9, #1
 8010c0c:	d022      	beq.n	8010c54 <__cvt+0xac>
 8010c0e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010c12:	eb07 0906 	add.w	r9, r7, r6
 8010c16:	d110      	bne.n	8010c3a <__cvt+0x92>
 8010c18:	783b      	ldrb	r3, [r7, #0]
 8010c1a:	2b30      	cmp	r3, #48	; 0x30
 8010c1c:	d10a      	bne.n	8010c34 <__cvt+0x8c>
 8010c1e:	2200      	movs	r2, #0
 8010c20:	2300      	movs	r3, #0
 8010c22:	4620      	mov	r0, r4
 8010c24:	4629      	mov	r1, r5
 8010c26:	f7ef ff57 	bl	8000ad8 <__aeabi_dcmpeq>
 8010c2a:	b918      	cbnz	r0, 8010c34 <__cvt+0x8c>
 8010c2c:	f1c6 0601 	rsb	r6, r6, #1
 8010c30:	f8ca 6000 	str.w	r6, [sl]
 8010c34:	f8da 3000 	ldr.w	r3, [sl]
 8010c38:	4499      	add	r9, r3
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	4620      	mov	r0, r4
 8010c40:	4629      	mov	r1, r5
 8010c42:	f7ef ff49 	bl	8000ad8 <__aeabi_dcmpeq>
 8010c46:	b108      	cbz	r0, 8010c4c <__cvt+0xa4>
 8010c48:	f8cd 900c 	str.w	r9, [sp, #12]
 8010c4c:	2230      	movs	r2, #48	; 0x30
 8010c4e:	9b03      	ldr	r3, [sp, #12]
 8010c50:	454b      	cmp	r3, r9
 8010c52:	d307      	bcc.n	8010c64 <__cvt+0xbc>
 8010c54:	9b03      	ldr	r3, [sp, #12]
 8010c56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010c58:	1bdb      	subs	r3, r3, r7
 8010c5a:	4638      	mov	r0, r7
 8010c5c:	6013      	str	r3, [r2, #0]
 8010c5e:	b004      	add	sp, #16
 8010c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c64:	1c59      	adds	r1, r3, #1
 8010c66:	9103      	str	r1, [sp, #12]
 8010c68:	701a      	strb	r2, [r3, #0]
 8010c6a:	e7f0      	b.n	8010c4e <__cvt+0xa6>

08010c6c <__exponent>:
 8010c6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c6e:	4603      	mov	r3, r0
 8010c70:	2900      	cmp	r1, #0
 8010c72:	bfb8      	it	lt
 8010c74:	4249      	neglt	r1, r1
 8010c76:	f803 2b02 	strb.w	r2, [r3], #2
 8010c7a:	bfb4      	ite	lt
 8010c7c:	222d      	movlt	r2, #45	; 0x2d
 8010c7e:	222b      	movge	r2, #43	; 0x2b
 8010c80:	2909      	cmp	r1, #9
 8010c82:	7042      	strb	r2, [r0, #1]
 8010c84:	dd2a      	ble.n	8010cdc <__exponent+0x70>
 8010c86:	f10d 0407 	add.w	r4, sp, #7
 8010c8a:	46a4      	mov	ip, r4
 8010c8c:	270a      	movs	r7, #10
 8010c8e:	46a6      	mov	lr, r4
 8010c90:	460a      	mov	r2, r1
 8010c92:	fb91 f6f7 	sdiv	r6, r1, r7
 8010c96:	fb07 1516 	mls	r5, r7, r6, r1
 8010c9a:	3530      	adds	r5, #48	; 0x30
 8010c9c:	2a63      	cmp	r2, #99	; 0x63
 8010c9e:	f104 34ff 	add.w	r4, r4, #4294967295
 8010ca2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8010ca6:	4631      	mov	r1, r6
 8010ca8:	dcf1      	bgt.n	8010c8e <__exponent+0x22>
 8010caa:	3130      	adds	r1, #48	; 0x30
 8010cac:	f1ae 0502 	sub.w	r5, lr, #2
 8010cb0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010cb4:	1c44      	adds	r4, r0, #1
 8010cb6:	4629      	mov	r1, r5
 8010cb8:	4561      	cmp	r1, ip
 8010cba:	d30a      	bcc.n	8010cd2 <__exponent+0x66>
 8010cbc:	f10d 0209 	add.w	r2, sp, #9
 8010cc0:	eba2 020e 	sub.w	r2, r2, lr
 8010cc4:	4565      	cmp	r5, ip
 8010cc6:	bf88      	it	hi
 8010cc8:	2200      	movhi	r2, #0
 8010cca:	4413      	add	r3, r2
 8010ccc:	1a18      	subs	r0, r3, r0
 8010cce:	b003      	add	sp, #12
 8010cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010cd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010cd6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8010cda:	e7ed      	b.n	8010cb8 <__exponent+0x4c>
 8010cdc:	2330      	movs	r3, #48	; 0x30
 8010cde:	3130      	adds	r1, #48	; 0x30
 8010ce0:	7083      	strb	r3, [r0, #2]
 8010ce2:	70c1      	strb	r1, [r0, #3]
 8010ce4:	1d03      	adds	r3, r0, #4
 8010ce6:	e7f1      	b.n	8010ccc <__exponent+0x60>

08010ce8 <_printf_float>:
 8010ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cec:	ed2d 8b02 	vpush	{d8}
 8010cf0:	b08d      	sub	sp, #52	; 0x34
 8010cf2:	460c      	mov	r4, r1
 8010cf4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010cf8:	4616      	mov	r6, r2
 8010cfa:	461f      	mov	r7, r3
 8010cfc:	4605      	mov	r5, r0
 8010cfe:	f001 fd4d 	bl	801279c <_localeconv_r>
 8010d02:	f8d0 a000 	ldr.w	sl, [r0]
 8010d06:	4650      	mov	r0, sl
 8010d08:	f7ef fa6a 	bl	80001e0 <strlen>
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	930a      	str	r3, [sp, #40]	; 0x28
 8010d10:	6823      	ldr	r3, [r4, #0]
 8010d12:	9305      	str	r3, [sp, #20]
 8010d14:	f8d8 3000 	ldr.w	r3, [r8]
 8010d18:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010d1c:	3307      	adds	r3, #7
 8010d1e:	f023 0307 	bic.w	r3, r3, #7
 8010d22:	f103 0208 	add.w	r2, r3, #8
 8010d26:	f8c8 2000 	str.w	r2, [r8]
 8010d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d2e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010d32:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8010d36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010d3a:	9307      	str	r3, [sp, #28]
 8010d3c:	f8cd 8018 	str.w	r8, [sp, #24]
 8010d40:	ee08 0a10 	vmov	s16, r0
 8010d44:	4b9f      	ldr	r3, [pc, #636]	; (8010fc4 <_printf_float+0x2dc>)
 8010d46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8010d4e:	f7ef fef5 	bl	8000b3c <__aeabi_dcmpun>
 8010d52:	bb88      	cbnz	r0, 8010db8 <_printf_float+0xd0>
 8010d54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010d58:	4b9a      	ldr	r3, [pc, #616]	; (8010fc4 <_printf_float+0x2dc>)
 8010d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8010d5e:	f7ef fecf 	bl	8000b00 <__aeabi_dcmple>
 8010d62:	bb48      	cbnz	r0, 8010db8 <_printf_float+0xd0>
 8010d64:	2200      	movs	r2, #0
 8010d66:	2300      	movs	r3, #0
 8010d68:	4640      	mov	r0, r8
 8010d6a:	4649      	mov	r1, r9
 8010d6c:	f7ef febe 	bl	8000aec <__aeabi_dcmplt>
 8010d70:	b110      	cbz	r0, 8010d78 <_printf_float+0x90>
 8010d72:	232d      	movs	r3, #45	; 0x2d
 8010d74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010d78:	4b93      	ldr	r3, [pc, #588]	; (8010fc8 <_printf_float+0x2e0>)
 8010d7a:	4894      	ldr	r0, [pc, #592]	; (8010fcc <_printf_float+0x2e4>)
 8010d7c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010d80:	bf94      	ite	ls
 8010d82:	4698      	movls	r8, r3
 8010d84:	4680      	movhi	r8, r0
 8010d86:	2303      	movs	r3, #3
 8010d88:	6123      	str	r3, [r4, #16]
 8010d8a:	9b05      	ldr	r3, [sp, #20]
 8010d8c:	f023 0204 	bic.w	r2, r3, #4
 8010d90:	6022      	str	r2, [r4, #0]
 8010d92:	f04f 0900 	mov.w	r9, #0
 8010d96:	9700      	str	r7, [sp, #0]
 8010d98:	4633      	mov	r3, r6
 8010d9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8010d9c:	4621      	mov	r1, r4
 8010d9e:	4628      	mov	r0, r5
 8010da0:	f000 f9d8 	bl	8011154 <_printf_common>
 8010da4:	3001      	adds	r0, #1
 8010da6:	f040 8090 	bne.w	8010eca <_printf_float+0x1e2>
 8010daa:	f04f 30ff 	mov.w	r0, #4294967295
 8010dae:	b00d      	add	sp, #52	; 0x34
 8010db0:	ecbd 8b02 	vpop	{d8}
 8010db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010db8:	4642      	mov	r2, r8
 8010dba:	464b      	mov	r3, r9
 8010dbc:	4640      	mov	r0, r8
 8010dbe:	4649      	mov	r1, r9
 8010dc0:	f7ef febc 	bl	8000b3c <__aeabi_dcmpun>
 8010dc4:	b140      	cbz	r0, 8010dd8 <_printf_float+0xf0>
 8010dc6:	464b      	mov	r3, r9
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	bfbc      	itt	lt
 8010dcc:	232d      	movlt	r3, #45	; 0x2d
 8010dce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010dd2:	487f      	ldr	r0, [pc, #508]	; (8010fd0 <_printf_float+0x2e8>)
 8010dd4:	4b7f      	ldr	r3, [pc, #508]	; (8010fd4 <_printf_float+0x2ec>)
 8010dd6:	e7d1      	b.n	8010d7c <_printf_float+0x94>
 8010dd8:	6863      	ldr	r3, [r4, #4]
 8010dda:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010dde:	9206      	str	r2, [sp, #24]
 8010de0:	1c5a      	adds	r2, r3, #1
 8010de2:	d13f      	bne.n	8010e64 <_printf_float+0x17c>
 8010de4:	2306      	movs	r3, #6
 8010de6:	6063      	str	r3, [r4, #4]
 8010de8:	9b05      	ldr	r3, [sp, #20]
 8010dea:	6861      	ldr	r1, [r4, #4]
 8010dec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010df0:	2300      	movs	r3, #0
 8010df2:	9303      	str	r3, [sp, #12]
 8010df4:	ab0a      	add	r3, sp, #40	; 0x28
 8010df6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8010dfa:	ab09      	add	r3, sp, #36	; 0x24
 8010dfc:	ec49 8b10 	vmov	d0, r8, r9
 8010e00:	9300      	str	r3, [sp, #0]
 8010e02:	6022      	str	r2, [r4, #0]
 8010e04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010e08:	4628      	mov	r0, r5
 8010e0a:	f7ff fecd 	bl	8010ba8 <__cvt>
 8010e0e:	9b06      	ldr	r3, [sp, #24]
 8010e10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010e12:	2b47      	cmp	r3, #71	; 0x47
 8010e14:	4680      	mov	r8, r0
 8010e16:	d108      	bne.n	8010e2a <_printf_float+0x142>
 8010e18:	1cc8      	adds	r0, r1, #3
 8010e1a:	db02      	blt.n	8010e22 <_printf_float+0x13a>
 8010e1c:	6863      	ldr	r3, [r4, #4]
 8010e1e:	4299      	cmp	r1, r3
 8010e20:	dd41      	ble.n	8010ea6 <_printf_float+0x1be>
 8010e22:	f1ab 0b02 	sub.w	fp, fp, #2
 8010e26:	fa5f fb8b 	uxtb.w	fp, fp
 8010e2a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010e2e:	d820      	bhi.n	8010e72 <_printf_float+0x18a>
 8010e30:	3901      	subs	r1, #1
 8010e32:	465a      	mov	r2, fp
 8010e34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010e38:	9109      	str	r1, [sp, #36]	; 0x24
 8010e3a:	f7ff ff17 	bl	8010c6c <__exponent>
 8010e3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010e40:	1813      	adds	r3, r2, r0
 8010e42:	2a01      	cmp	r2, #1
 8010e44:	4681      	mov	r9, r0
 8010e46:	6123      	str	r3, [r4, #16]
 8010e48:	dc02      	bgt.n	8010e50 <_printf_float+0x168>
 8010e4a:	6822      	ldr	r2, [r4, #0]
 8010e4c:	07d2      	lsls	r2, r2, #31
 8010e4e:	d501      	bpl.n	8010e54 <_printf_float+0x16c>
 8010e50:	3301      	adds	r3, #1
 8010e52:	6123      	str	r3, [r4, #16]
 8010e54:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d09c      	beq.n	8010d96 <_printf_float+0xae>
 8010e5c:	232d      	movs	r3, #45	; 0x2d
 8010e5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010e62:	e798      	b.n	8010d96 <_printf_float+0xae>
 8010e64:	9a06      	ldr	r2, [sp, #24]
 8010e66:	2a47      	cmp	r2, #71	; 0x47
 8010e68:	d1be      	bne.n	8010de8 <_printf_float+0x100>
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d1bc      	bne.n	8010de8 <_printf_float+0x100>
 8010e6e:	2301      	movs	r3, #1
 8010e70:	e7b9      	b.n	8010de6 <_printf_float+0xfe>
 8010e72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8010e76:	d118      	bne.n	8010eaa <_printf_float+0x1c2>
 8010e78:	2900      	cmp	r1, #0
 8010e7a:	6863      	ldr	r3, [r4, #4]
 8010e7c:	dd0b      	ble.n	8010e96 <_printf_float+0x1ae>
 8010e7e:	6121      	str	r1, [r4, #16]
 8010e80:	b913      	cbnz	r3, 8010e88 <_printf_float+0x1a0>
 8010e82:	6822      	ldr	r2, [r4, #0]
 8010e84:	07d0      	lsls	r0, r2, #31
 8010e86:	d502      	bpl.n	8010e8e <_printf_float+0x1a6>
 8010e88:	3301      	adds	r3, #1
 8010e8a:	440b      	add	r3, r1
 8010e8c:	6123      	str	r3, [r4, #16]
 8010e8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8010e90:	f04f 0900 	mov.w	r9, #0
 8010e94:	e7de      	b.n	8010e54 <_printf_float+0x16c>
 8010e96:	b913      	cbnz	r3, 8010e9e <_printf_float+0x1b6>
 8010e98:	6822      	ldr	r2, [r4, #0]
 8010e9a:	07d2      	lsls	r2, r2, #31
 8010e9c:	d501      	bpl.n	8010ea2 <_printf_float+0x1ba>
 8010e9e:	3302      	adds	r3, #2
 8010ea0:	e7f4      	b.n	8010e8c <_printf_float+0x1a4>
 8010ea2:	2301      	movs	r3, #1
 8010ea4:	e7f2      	b.n	8010e8c <_printf_float+0x1a4>
 8010ea6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010eac:	4299      	cmp	r1, r3
 8010eae:	db05      	blt.n	8010ebc <_printf_float+0x1d4>
 8010eb0:	6823      	ldr	r3, [r4, #0]
 8010eb2:	6121      	str	r1, [r4, #16]
 8010eb4:	07d8      	lsls	r0, r3, #31
 8010eb6:	d5ea      	bpl.n	8010e8e <_printf_float+0x1a6>
 8010eb8:	1c4b      	adds	r3, r1, #1
 8010eba:	e7e7      	b.n	8010e8c <_printf_float+0x1a4>
 8010ebc:	2900      	cmp	r1, #0
 8010ebe:	bfd4      	ite	le
 8010ec0:	f1c1 0202 	rsble	r2, r1, #2
 8010ec4:	2201      	movgt	r2, #1
 8010ec6:	4413      	add	r3, r2
 8010ec8:	e7e0      	b.n	8010e8c <_printf_float+0x1a4>
 8010eca:	6823      	ldr	r3, [r4, #0]
 8010ecc:	055a      	lsls	r2, r3, #21
 8010ece:	d407      	bmi.n	8010ee0 <_printf_float+0x1f8>
 8010ed0:	6923      	ldr	r3, [r4, #16]
 8010ed2:	4642      	mov	r2, r8
 8010ed4:	4631      	mov	r1, r6
 8010ed6:	4628      	mov	r0, r5
 8010ed8:	47b8      	blx	r7
 8010eda:	3001      	adds	r0, #1
 8010edc:	d12c      	bne.n	8010f38 <_printf_float+0x250>
 8010ede:	e764      	b.n	8010daa <_printf_float+0xc2>
 8010ee0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010ee4:	f240 80e0 	bls.w	80110a8 <_printf_float+0x3c0>
 8010ee8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010eec:	2200      	movs	r2, #0
 8010eee:	2300      	movs	r3, #0
 8010ef0:	f7ef fdf2 	bl	8000ad8 <__aeabi_dcmpeq>
 8010ef4:	2800      	cmp	r0, #0
 8010ef6:	d034      	beq.n	8010f62 <_printf_float+0x27a>
 8010ef8:	4a37      	ldr	r2, [pc, #220]	; (8010fd8 <_printf_float+0x2f0>)
 8010efa:	2301      	movs	r3, #1
 8010efc:	4631      	mov	r1, r6
 8010efe:	4628      	mov	r0, r5
 8010f00:	47b8      	blx	r7
 8010f02:	3001      	adds	r0, #1
 8010f04:	f43f af51 	beq.w	8010daa <_printf_float+0xc2>
 8010f08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010f0c:	429a      	cmp	r2, r3
 8010f0e:	db02      	blt.n	8010f16 <_printf_float+0x22e>
 8010f10:	6823      	ldr	r3, [r4, #0]
 8010f12:	07d8      	lsls	r0, r3, #31
 8010f14:	d510      	bpl.n	8010f38 <_printf_float+0x250>
 8010f16:	ee18 3a10 	vmov	r3, s16
 8010f1a:	4652      	mov	r2, sl
 8010f1c:	4631      	mov	r1, r6
 8010f1e:	4628      	mov	r0, r5
 8010f20:	47b8      	blx	r7
 8010f22:	3001      	adds	r0, #1
 8010f24:	f43f af41 	beq.w	8010daa <_printf_float+0xc2>
 8010f28:	f04f 0800 	mov.w	r8, #0
 8010f2c:	f104 091a 	add.w	r9, r4, #26
 8010f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f32:	3b01      	subs	r3, #1
 8010f34:	4543      	cmp	r3, r8
 8010f36:	dc09      	bgt.n	8010f4c <_printf_float+0x264>
 8010f38:	6823      	ldr	r3, [r4, #0]
 8010f3a:	079b      	lsls	r3, r3, #30
 8010f3c:	f100 8105 	bmi.w	801114a <_printf_float+0x462>
 8010f40:	68e0      	ldr	r0, [r4, #12]
 8010f42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f44:	4298      	cmp	r0, r3
 8010f46:	bfb8      	it	lt
 8010f48:	4618      	movlt	r0, r3
 8010f4a:	e730      	b.n	8010dae <_printf_float+0xc6>
 8010f4c:	2301      	movs	r3, #1
 8010f4e:	464a      	mov	r2, r9
 8010f50:	4631      	mov	r1, r6
 8010f52:	4628      	mov	r0, r5
 8010f54:	47b8      	blx	r7
 8010f56:	3001      	adds	r0, #1
 8010f58:	f43f af27 	beq.w	8010daa <_printf_float+0xc2>
 8010f5c:	f108 0801 	add.w	r8, r8, #1
 8010f60:	e7e6      	b.n	8010f30 <_printf_float+0x248>
 8010f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	dc39      	bgt.n	8010fdc <_printf_float+0x2f4>
 8010f68:	4a1b      	ldr	r2, [pc, #108]	; (8010fd8 <_printf_float+0x2f0>)
 8010f6a:	2301      	movs	r3, #1
 8010f6c:	4631      	mov	r1, r6
 8010f6e:	4628      	mov	r0, r5
 8010f70:	47b8      	blx	r7
 8010f72:	3001      	adds	r0, #1
 8010f74:	f43f af19 	beq.w	8010daa <_printf_float+0xc2>
 8010f78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010f7c:	4313      	orrs	r3, r2
 8010f7e:	d102      	bne.n	8010f86 <_printf_float+0x29e>
 8010f80:	6823      	ldr	r3, [r4, #0]
 8010f82:	07d9      	lsls	r1, r3, #31
 8010f84:	d5d8      	bpl.n	8010f38 <_printf_float+0x250>
 8010f86:	ee18 3a10 	vmov	r3, s16
 8010f8a:	4652      	mov	r2, sl
 8010f8c:	4631      	mov	r1, r6
 8010f8e:	4628      	mov	r0, r5
 8010f90:	47b8      	blx	r7
 8010f92:	3001      	adds	r0, #1
 8010f94:	f43f af09 	beq.w	8010daa <_printf_float+0xc2>
 8010f98:	f04f 0900 	mov.w	r9, #0
 8010f9c:	f104 0a1a 	add.w	sl, r4, #26
 8010fa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fa2:	425b      	negs	r3, r3
 8010fa4:	454b      	cmp	r3, r9
 8010fa6:	dc01      	bgt.n	8010fac <_printf_float+0x2c4>
 8010fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010faa:	e792      	b.n	8010ed2 <_printf_float+0x1ea>
 8010fac:	2301      	movs	r3, #1
 8010fae:	4652      	mov	r2, sl
 8010fb0:	4631      	mov	r1, r6
 8010fb2:	4628      	mov	r0, r5
 8010fb4:	47b8      	blx	r7
 8010fb6:	3001      	adds	r0, #1
 8010fb8:	f43f aef7 	beq.w	8010daa <_printf_float+0xc2>
 8010fbc:	f109 0901 	add.w	r9, r9, #1
 8010fc0:	e7ee      	b.n	8010fa0 <_printf_float+0x2b8>
 8010fc2:	bf00      	nop
 8010fc4:	7fefffff 	.word	0x7fefffff
 8010fc8:	0801429c 	.word	0x0801429c
 8010fcc:	080142a0 	.word	0x080142a0
 8010fd0:	080142a8 	.word	0x080142a8
 8010fd4:	080142a4 	.word	0x080142a4
 8010fd8:	080142ac 	.word	0x080142ac
 8010fdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010fde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010fe0:	429a      	cmp	r2, r3
 8010fe2:	bfa8      	it	ge
 8010fe4:	461a      	movge	r2, r3
 8010fe6:	2a00      	cmp	r2, #0
 8010fe8:	4691      	mov	r9, r2
 8010fea:	dc37      	bgt.n	801105c <_printf_float+0x374>
 8010fec:	f04f 0b00 	mov.w	fp, #0
 8010ff0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010ff4:	f104 021a 	add.w	r2, r4, #26
 8010ff8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010ffa:	9305      	str	r3, [sp, #20]
 8010ffc:	eba3 0309 	sub.w	r3, r3, r9
 8011000:	455b      	cmp	r3, fp
 8011002:	dc33      	bgt.n	801106c <_printf_float+0x384>
 8011004:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011008:	429a      	cmp	r2, r3
 801100a:	db3b      	blt.n	8011084 <_printf_float+0x39c>
 801100c:	6823      	ldr	r3, [r4, #0]
 801100e:	07da      	lsls	r2, r3, #31
 8011010:	d438      	bmi.n	8011084 <_printf_float+0x39c>
 8011012:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011014:	9a05      	ldr	r2, [sp, #20]
 8011016:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011018:	1a9a      	subs	r2, r3, r2
 801101a:	eba3 0901 	sub.w	r9, r3, r1
 801101e:	4591      	cmp	r9, r2
 8011020:	bfa8      	it	ge
 8011022:	4691      	movge	r9, r2
 8011024:	f1b9 0f00 	cmp.w	r9, #0
 8011028:	dc35      	bgt.n	8011096 <_printf_float+0x3ae>
 801102a:	f04f 0800 	mov.w	r8, #0
 801102e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011032:	f104 0a1a 	add.w	sl, r4, #26
 8011036:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801103a:	1a9b      	subs	r3, r3, r2
 801103c:	eba3 0309 	sub.w	r3, r3, r9
 8011040:	4543      	cmp	r3, r8
 8011042:	f77f af79 	ble.w	8010f38 <_printf_float+0x250>
 8011046:	2301      	movs	r3, #1
 8011048:	4652      	mov	r2, sl
 801104a:	4631      	mov	r1, r6
 801104c:	4628      	mov	r0, r5
 801104e:	47b8      	blx	r7
 8011050:	3001      	adds	r0, #1
 8011052:	f43f aeaa 	beq.w	8010daa <_printf_float+0xc2>
 8011056:	f108 0801 	add.w	r8, r8, #1
 801105a:	e7ec      	b.n	8011036 <_printf_float+0x34e>
 801105c:	4613      	mov	r3, r2
 801105e:	4631      	mov	r1, r6
 8011060:	4642      	mov	r2, r8
 8011062:	4628      	mov	r0, r5
 8011064:	47b8      	blx	r7
 8011066:	3001      	adds	r0, #1
 8011068:	d1c0      	bne.n	8010fec <_printf_float+0x304>
 801106a:	e69e      	b.n	8010daa <_printf_float+0xc2>
 801106c:	2301      	movs	r3, #1
 801106e:	4631      	mov	r1, r6
 8011070:	4628      	mov	r0, r5
 8011072:	9205      	str	r2, [sp, #20]
 8011074:	47b8      	blx	r7
 8011076:	3001      	adds	r0, #1
 8011078:	f43f ae97 	beq.w	8010daa <_printf_float+0xc2>
 801107c:	9a05      	ldr	r2, [sp, #20]
 801107e:	f10b 0b01 	add.w	fp, fp, #1
 8011082:	e7b9      	b.n	8010ff8 <_printf_float+0x310>
 8011084:	ee18 3a10 	vmov	r3, s16
 8011088:	4652      	mov	r2, sl
 801108a:	4631      	mov	r1, r6
 801108c:	4628      	mov	r0, r5
 801108e:	47b8      	blx	r7
 8011090:	3001      	adds	r0, #1
 8011092:	d1be      	bne.n	8011012 <_printf_float+0x32a>
 8011094:	e689      	b.n	8010daa <_printf_float+0xc2>
 8011096:	9a05      	ldr	r2, [sp, #20]
 8011098:	464b      	mov	r3, r9
 801109a:	4442      	add	r2, r8
 801109c:	4631      	mov	r1, r6
 801109e:	4628      	mov	r0, r5
 80110a0:	47b8      	blx	r7
 80110a2:	3001      	adds	r0, #1
 80110a4:	d1c1      	bne.n	801102a <_printf_float+0x342>
 80110a6:	e680      	b.n	8010daa <_printf_float+0xc2>
 80110a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80110aa:	2a01      	cmp	r2, #1
 80110ac:	dc01      	bgt.n	80110b2 <_printf_float+0x3ca>
 80110ae:	07db      	lsls	r3, r3, #31
 80110b0:	d538      	bpl.n	8011124 <_printf_float+0x43c>
 80110b2:	2301      	movs	r3, #1
 80110b4:	4642      	mov	r2, r8
 80110b6:	4631      	mov	r1, r6
 80110b8:	4628      	mov	r0, r5
 80110ba:	47b8      	blx	r7
 80110bc:	3001      	adds	r0, #1
 80110be:	f43f ae74 	beq.w	8010daa <_printf_float+0xc2>
 80110c2:	ee18 3a10 	vmov	r3, s16
 80110c6:	4652      	mov	r2, sl
 80110c8:	4631      	mov	r1, r6
 80110ca:	4628      	mov	r0, r5
 80110cc:	47b8      	blx	r7
 80110ce:	3001      	adds	r0, #1
 80110d0:	f43f ae6b 	beq.w	8010daa <_printf_float+0xc2>
 80110d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80110d8:	2200      	movs	r2, #0
 80110da:	2300      	movs	r3, #0
 80110dc:	f7ef fcfc 	bl	8000ad8 <__aeabi_dcmpeq>
 80110e0:	b9d8      	cbnz	r0, 801111a <_printf_float+0x432>
 80110e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80110e4:	f108 0201 	add.w	r2, r8, #1
 80110e8:	3b01      	subs	r3, #1
 80110ea:	4631      	mov	r1, r6
 80110ec:	4628      	mov	r0, r5
 80110ee:	47b8      	blx	r7
 80110f0:	3001      	adds	r0, #1
 80110f2:	d10e      	bne.n	8011112 <_printf_float+0x42a>
 80110f4:	e659      	b.n	8010daa <_printf_float+0xc2>
 80110f6:	2301      	movs	r3, #1
 80110f8:	4652      	mov	r2, sl
 80110fa:	4631      	mov	r1, r6
 80110fc:	4628      	mov	r0, r5
 80110fe:	47b8      	blx	r7
 8011100:	3001      	adds	r0, #1
 8011102:	f43f ae52 	beq.w	8010daa <_printf_float+0xc2>
 8011106:	f108 0801 	add.w	r8, r8, #1
 801110a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801110c:	3b01      	subs	r3, #1
 801110e:	4543      	cmp	r3, r8
 8011110:	dcf1      	bgt.n	80110f6 <_printf_float+0x40e>
 8011112:	464b      	mov	r3, r9
 8011114:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011118:	e6dc      	b.n	8010ed4 <_printf_float+0x1ec>
 801111a:	f04f 0800 	mov.w	r8, #0
 801111e:	f104 0a1a 	add.w	sl, r4, #26
 8011122:	e7f2      	b.n	801110a <_printf_float+0x422>
 8011124:	2301      	movs	r3, #1
 8011126:	4642      	mov	r2, r8
 8011128:	e7df      	b.n	80110ea <_printf_float+0x402>
 801112a:	2301      	movs	r3, #1
 801112c:	464a      	mov	r2, r9
 801112e:	4631      	mov	r1, r6
 8011130:	4628      	mov	r0, r5
 8011132:	47b8      	blx	r7
 8011134:	3001      	adds	r0, #1
 8011136:	f43f ae38 	beq.w	8010daa <_printf_float+0xc2>
 801113a:	f108 0801 	add.w	r8, r8, #1
 801113e:	68e3      	ldr	r3, [r4, #12]
 8011140:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011142:	1a5b      	subs	r3, r3, r1
 8011144:	4543      	cmp	r3, r8
 8011146:	dcf0      	bgt.n	801112a <_printf_float+0x442>
 8011148:	e6fa      	b.n	8010f40 <_printf_float+0x258>
 801114a:	f04f 0800 	mov.w	r8, #0
 801114e:	f104 0919 	add.w	r9, r4, #25
 8011152:	e7f4      	b.n	801113e <_printf_float+0x456>

08011154 <_printf_common>:
 8011154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011158:	4616      	mov	r6, r2
 801115a:	4699      	mov	r9, r3
 801115c:	688a      	ldr	r2, [r1, #8]
 801115e:	690b      	ldr	r3, [r1, #16]
 8011160:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011164:	4293      	cmp	r3, r2
 8011166:	bfb8      	it	lt
 8011168:	4613      	movlt	r3, r2
 801116a:	6033      	str	r3, [r6, #0]
 801116c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011170:	4607      	mov	r7, r0
 8011172:	460c      	mov	r4, r1
 8011174:	b10a      	cbz	r2, 801117a <_printf_common+0x26>
 8011176:	3301      	adds	r3, #1
 8011178:	6033      	str	r3, [r6, #0]
 801117a:	6823      	ldr	r3, [r4, #0]
 801117c:	0699      	lsls	r1, r3, #26
 801117e:	bf42      	ittt	mi
 8011180:	6833      	ldrmi	r3, [r6, #0]
 8011182:	3302      	addmi	r3, #2
 8011184:	6033      	strmi	r3, [r6, #0]
 8011186:	6825      	ldr	r5, [r4, #0]
 8011188:	f015 0506 	ands.w	r5, r5, #6
 801118c:	d106      	bne.n	801119c <_printf_common+0x48>
 801118e:	f104 0a19 	add.w	sl, r4, #25
 8011192:	68e3      	ldr	r3, [r4, #12]
 8011194:	6832      	ldr	r2, [r6, #0]
 8011196:	1a9b      	subs	r3, r3, r2
 8011198:	42ab      	cmp	r3, r5
 801119a:	dc26      	bgt.n	80111ea <_printf_common+0x96>
 801119c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80111a0:	1e13      	subs	r3, r2, #0
 80111a2:	6822      	ldr	r2, [r4, #0]
 80111a4:	bf18      	it	ne
 80111a6:	2301      	movne	r3, #1
 80111a8:	0692      	lsls	r2, r2, #26
 80111aa:	d42b      	bmi.n	8011204 <_printf_common+0xb0>
 80111ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80111b0:	4649      	mov	r1, r9
 80111b2:	4638      	mov	r0, r7
 80111b4:	47c0      	blx	r8
 80111b6:	3001      	adds	r0, #1
 80111b8:	d01e      	beq.n	80111f8 <_printf_common+0xa4>
 80111ba:	6823      	ldr	r3, [r4, #0]
 80111bc:	68e5      	ldr	r5, [r4, #12]
 80111be:	6832      	ldr	r2, [r6, #0]
 80111c0:	f003 0306 	and.w	r3, r3, #6
 80111c4:	2b04      	cmp	r3, #4
 80111c6:	bf08      	it	eq
 80111c8:	1aad      	subeq	r5, r5, r2
 80111ca:	68a3      	ldr	r3, [r4, #8]
 80111cc:	6922      	ldr	r2, [r4, #16]
 80111ce:	bf0c      	ite	eq
 80111d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80111d4:	2500      	movne	r5, #0
 80111d6:	4293      	cmp	r3, r2
 80111d8:	bfc4      	itt	gt
 80111da:	1a9b      	subgt	r3, r3, r2
 80111dc:	18ed      	addgt	r5, r5, r3
 80111de:	2600      	movs	r6, #0
 80111e0:	341a      	adds	r4, #26
 80111e2:	42b5      	cmp	r5, r6
 80111e4:	d11a      	bne.n	801121c <_printf_common+0xc8>
 80111e6:	2000      	movs	r0, #0
 80111e8:	e008      	b.n	80111fc <_printf_common+0xa8>
 80111ea:	2301      	movs	r3, #1
 80111ec:	4652      	mov	r2, sl
 80111ee:	4649      	mov	r1, r9
 80111f0:	4638      	mov	r0, r7
 80111f2:	47c0      	blx	r8
 80111f4:	3001      	adds	r0, #1
 80111f6:	d103      	bne.n	8011200 <_printf_common+0xac>
 80111f8:	f04f 30ff 	mov.w	r0, #4294967295
 80111fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011200:	3501      	adds	r5, #1
 8011202:	e7c6      	b.n	8011192 <_printf_common+0x3e>
 8011204:	18e1      	adds	r1, r4, r3
 8011206:	1c5a      	adds	r2, r3, #1
 8011208:	2030      	movs	r0, #48	; 0x30
 801120a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801120e:	4422      	add	r2, r4
 8011210:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011214:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011218:	3302      	adds	r3, #2
 801121a:	e7c7      	b.n	80111ac <_printf_common+0x58>
 801121c:	2301      	movs	r3, #1
 801121e:	4622      	mov	r2, r4
 8011220:	4649      	mov	r1, r9
 8011222:	4638      	mov	r0, r7
 8011224:	47c0      	blx	r8
 8011226:	3001      	adds	r0, #1
 8011228:	d0e6      	beq.n	80111f8 <_printf_common+0xa4>
 801122a:	3601      	adds	r6, #1
 801122c:	e7d9      	b.n	80111e2 <_printf_common+0x8e>
	...

08011230 <_printf_i>:
 8011230:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011234:	7e0f      	ldrb	r7, [r1, #24]
 8011236:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011238:	2f78      	cmp	r7, #120	; 0x78
 801123a:	4691      	mov	r9, r2
 801123c:	4680      	mov	r8, r0
 801123e:	460c      	mov	r4, r1
 8011240:	469a      	mov	sl, r3
 8011242:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011246:	d807      	bhi.n	8011258 <_printf_i+0x28>
 8011248:	2f62      	cmp	r7, #98	; 0x62
 801124a:	d80a      	bhi.n	8011262 <_printf_i+0x32>
 801124c:	2f00      	cmp	r7, #0
 801124e:	f000 80d8 	beq.w	8011402 <_printf_i+0x1d2>
 8011252:	2f58      	cmp	r7, #88	; 0x58
 8011254:	f000 80a3 	beq.w	801139e <_printf_i+0x16e>
 8011258:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801125c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011260:	e03a      	b.n	80112d8 <_printf_i+0xa8>
 8011262:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011266:	2b15      	cmp	r3, #21
 8011268:	d8f6      	bhi.n	8011258 <_printf_i+0x28>
 801126a:	a101      	add	r1, pc, #4	; (adr r1, 8011270 <_printf_i+0x40>)
 801126c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011270:	080112c9 	.word	0x080112c9
 8011274:	080112dd 	.word	0x080112dd
 8011278:	08011259 	.word	0x08011259
 801127c:	08011259 	.word	0x08011259
 8011280:	08011259 	.word	0x08011259
 8011284:	08011259 	.word	0x08011259
 8011288:	080112dd 	.word	0x080112dd
 801128c:	08011259 	.word	0x08011259
 8011290:	08011259 	.word	0x08011259
 8011294:	08011259 	.word	0x08011259
 8011298:	08011259 	.word	0x08011259
 801129c:	080113e9 	.word	0x080113e9
 80112a0:	0801130d 	.word	0x0801130d
 80112a4:	080113cb 	.word	0x080113cb
 80112a8:	08011259 	.word	0x08011259
 80112ac:	08011259 	.word	0x08011259
 80112b0:	0801140b 	.word	0x0801140b
 80112b4:	08011259 	.word	0x08011259
 80112b8:	0801130d 	.word	0x0801130d
 80112bc:	08011259 	.word	0x08011259
 80112c0:	08011259 	.word	0x08011259
 80112c4:	080113d3 	.word	0x080113d3
 80112c8:	682b      	ldr	r3, [r5, #0]
 80112ca:	1d1a      	adds	r2, r3, #4
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	602a      	str	r2, [r5, #0]
 80112d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80112d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80112d8:	2301      	movs	r3, #1
 80112da:	e0a3      	b.n	8011424 <_printf_i+0x1f4>
 80112dc:	6820      	ldr	r0, [r4, #0]
 80112de:	6829      	ldr	r1, [r5, #0]
 80112e0:	0606      	lsls	r6, r0, #24
 80112e2:	f101 0304 	add.w	r3, r1, #4
 80112e6:	d50a      	bpl.n	80112fe <_printf_i+0xce>
 80112e8:	680e      	ldr	r6, [r1, #0]
 80112ea:	602b      	str	r3, [r5, #0]
 80112ec:	2e00      	cmp	r6, #0
 80112ee:	da03      	bge.n	80112f8 <_printf_i+0xc8>
 80112f0:	232d      	movs	r3, #45	; 0x2d
 80112f2:	4276      	negs	r6, r6
 80112f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80112f8:	485e      	ldr	r0, [pc, #376]	; (8011474 <_printf_i+0x244>)
 80112fa:	230a      	movs	r3, #10
 80112fc:	e019      	b.n	8011332 <_printf_i+0x102>
 80112fe:	680e      	ldr	r6, [r1, #0]
 8011300:	602b      	str	r3, [r5, #0]
 8011302:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011306:	bf18      	it	ne
 8011308:	b236      	sxthne	r6, r6
 801130a:	e7ef      	b.n	80112ec <_printf_i+0xbc>
 801130c:	682b      	ldr	r3, [r5, #0]
 801130e:	6820      	ldr	r0, [r4, #0]
 8011310:	1d19      	adds	r1, r3, #4
 8011312:	6029      	str	r1, [r5, #0]
 8011314:	0601      	lsls	r1, r0, #24
 8011316:	d501      	bpl.n	801131c <_printf_i+0xec>
 8011318:	681e      	ldr	r6, [r3, #0]
 801131a:	e002      	b.n	8011322 <_printf_i+0xf2>
 801131c:	0646      	lsls	r6, r0, #25
 801131e:	d5fb      	bpl.n	8011318 <_printf_i+0xe8>
 8011320:	881e      	ldrh	r6, [r3, #0]
 8011322:	4854      	ldr	r0, [pc, #336]	; (8011474 <_printf_i+0x244>)
 8011324:	2f6f      	cmp	r7, #111	; 0x6f
 8011326:	bf0c      	ite	eq
 8011328:	2308      	moveq	r3, #8
 801132a:	230a      	movne	r3, #10
 801132c:	2100      	movs	r1, #0
 801132e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011332:	6865      	ldr	r5, [r4, #4]
 8011334:	60a5      	str	r5, [r4, #8]
 8011336:	2d00      	cmp	r5, #0
 8011338:	bfa2      	ittt	ge
 801133a:	6821      	ldrge	r1, [r4, #0]
 801133c:	f021 0104 	bicge.w	r1, r1, #4
 8011340:	6021      	strge	r1, [r4, #0]
 8011342:	b90e      	cbnz	r6, 8011348 <_printf_i+0x118>
 8011344:	2d00      	cmp	r5, #0
 8011346:	d04d      	beq.n	80113e4 <_printf_i+0x1b4>
 8011348:	4615      	mov	r5, r2
 801134a:	fbb6 f1f3 	udiv	r1, r6, r3
 801134e:	fb03 6711 	mls	r7, r3, r1, r6
 8011352:	5dc7      	ldrb	r7, [r0, r7]
 8011354:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011358:	4637      	mov	r7, r6
 801135a:	42bb      	cmp	r3, r7
 801135c:	460e      	mov	r6, r1
 801135e:	d9f4      	bls.n	801134a <_printf_i+0x11a>
 8011360:	2b08      	cmp	r3, #8
 8011362:	d10b      	bne.n	801137c <_printf_i+0x14c>
 8011364:	6823      	ldr	r3, [r4, #0]
 8011366:	07de      	lsls	r6, r3, #31
 8011368:	d508      	bpl.n	801137c <_printf_i+0x14c>
 801136a:	6923      	ldr	r3, [r4, #16]
 801136c:	6861      	ldr	r1, [r4, #4]
 801136e:	4299      	cmp	r1, r3
 8011370:	bfde      	ittt	le
 8011372:	2330      	movle	r3, #48	; 0x30
 8011374:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011378:	f105 35ff 	addle.w	r5, r5, #4294967295
 801137c:	1b52      	subs	r2, r2, r5
 801137e:	6122      	str	r2, [r4, #16]
 8011380:	f8cd a000 	str.w	sl, [sp]
 8011384:	464b      	mov	r3, r9
 8011386:	aa03      	add	r2, sp, #12
 8011388:	4621      	mov	r1, r4
 801138a:	4640      	mov	r0, r8
 801138c:	f7ff fee2 	bl	8011154 <_printf_common>
 8011390:	3001      	adds	r0, #1
 8011392:	d14c      	bne.n	801142e <_printf_i+0x1fe>
 8011394:	f04f 30ff 	mov.w	r0, #4294967295
 8011398:	b004      	add	sp, #16
 801139a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801139e:	4835      	ldr	r0, [pc, #212]	; (8011474 <_printf_i+0x244>)
 80113a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80113a4:	6829      	ldr	r1, [r5, #0]
 80113a6:	6823      	ldr	r3, [r4, #0]
 80113a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80113ac:	6029      	str	r1, [r5, #0]
 80113ae:	061d      	lsls	r5, r3, #24
 80113b0:	d514      	bpl.n	80113dc <_printf_i+0x1ac>
 80113b2:	07df      	lsls	r7, r3, #31
 80113b4:	bf44      	itt	mi
 80113b6:	f043 0320 	orrmi.w	r3, r3, #32
 80113ba:	6023      	strmi	r3, [r4, #0]
 80113bc:	b91e      	cbnz	r6, 80113c6 <_printf_i+0x196>
 80113be:	6823      	ldr	r3, [r4, #0]
 80113c0:	f023 0320 	bic.w	r3, r3, #32
 80113c4:	6023      	str	r3, [r4, #0]
 80113c6:	2310      	movs	r3, #16
 80113c8:	e7b0      	b.n	801132c <_printf_i+0xfc>
 80113ca:	6823      	ldr	r3, [r4, #0]
 80113cc:	f043 0320 	orr.w	r3, r3, #32
 80113d0:	6023      	str	r3, [r4, #0]
 80113d2:	2378      	movs	r3, #120	; 0x78
 80113d4:	4828      	ldr	r0, [pc, #160]	; (8011478 <_printf_i+0x248>)
 80113d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80113da:	e7e3      	b.n	80113a4 <_printf_i+0x174>
 80113dc:	0659      	lsls	r1, r3, #25
 80113de:	bf48      	it	mi
 80113e0:	b2b6      	uxthmi	r6, r6
 80113e2:	e7e6      	b.n	80113b2 <_printf_i+0x182>
 80113e4:	4615      	mov	r5, r2
 80113e6:	e7bb      	b.n	8011360 <_printf_i+0x130>
 80113e8:	682b      	ldr	r3, [r5, #0]
 80113ea:	6826      	ldr	r6, [r4, #0]
 80113ec:	6961      	ldr	r1, [r4, #20]
 80113ee:	1d18      	adds	r0, r3, #4
 80113f0:	6028      	str	r0, [r5, #0]
 80113f2:	0635      	lsls	r5, r6, #24
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	d501      	bpl.n	80113fc <_printf_i+0x1cc>
 80113f8:	6019      	str	r1, [r3, #0]
 80113fa:	e002      	b.n	8011402 <_printf_i+0x1d2>
 80113fc:	0670      	lsls	r0, r6, #25
 80113fe:	d5fb      	bpl.n	80113f8 <_printf_i+0x1c8>
 8011400:	8019      	strh	r1, [r3, #0]
 8011402:	2300      	movs	r3, #0
 8011404:	6123      	str	r3, [r4, #16]
 8011406:	4615      	mov	r5, r2
 8011408:	e7ba      	b.n	8011380 <_printf_i+0x150>
 801140a:	682b      	ldr	r3, [r5, #0]
 801140c:	1d1a      	adds	r2, r3, #4
 801140e:	602a      	str	r2, [r5, #0]
 8011410:	681d      	ldr	r5, [r3, #0]
 8011412:	6862      	ldr	r2, [r4, #4]
 8011414:	2100      	movs	r1, #0
 8011416:	4628      	mov	r0, r5
 8011418:	f7ee feea 	bl	80001f0 <memchr>
 801141c:	b108      	cbz	r0, 8011422 <_printf_i+0x1f2>
 801141e:	1b40      	subs	r0, r0, r5
 8011420:	6060      	str	r0, [r4, #4]
 8011422:	6863      	ldr	r3, [r4, #4]
 8011424:	6123      	str	r3, [r4, #16]
 8011426:	2300      	movs	r3, #0
 8011428:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801142c:	e7a8      	b.n	8011380 <_printf_i+0x150>
 801142e:	6923      	ldr	r3, [r4, #16]
 8011430:	462a      	mov	r2, r5
 8011432:	4649      	mov	r1, r9
 8011434:	4640      	mov	r0, r8
 8011436:	47d0      	blx	sl
 8011438:	3001      	adds	r0, #1
 801143a:	d0ab      	beq.n	8011394 <_printf_i+0x164>
 801143c:	6823      	ldr	r3, [r4, #0]
 801143e:	079b      	lsls	r3, r3, #30
 8011440:	d413      	bmi.n	801146a <_printf_i+0x23a>
 8011442:	68e0      	ldr	r0, [r4, #12]
 8011444:	9b03      	ldr	r3, [sp, #12]
 8011446:	4298      	cmp	r0, r3
 8011448:	bfb8      	it	lt
 801144a:	4618      	movlt	r0, r3
 801144c:	e7a4      	b.n	8011398 <_printf_i+0x168>
 801144e:	2301      	movs	r3, #1
 8011450:	4632      	mov	r2, r6
 8011452:	4649      	mov	r1, r9
 8011454:	4640      	mov	r0, r8
 8011456:	47d0      	blx	sl
 8011458:	3001      	adds	r0, #1
 801145a:	d09b      	beq.n	8011394 <_printf_i+0x164>
 801145c:	3501      	adds	r5, #1
 801145e:	68e3      	ldr	r3, [r4, #12]
 8011460:	9903      	ldr	r1, [sp, #12]
 8011462:	1a5b      	subs	r3, r3, r1
 8011464:	42ab      	cmp	r3, r5
 8011466:	dcf2      	bgt.n	801144e <_printf_i+0x21e>
 8011468:	e7eb      	b.n	8011442 <_printf_i+0x212>
 801146a:	2500      	movs	r5, #0
 801146c:	f104 0619 	add.w	r6, r4, #25
 8011470:	e7f5      	b.n	801145e <_printf_i+0x22e>
 8011472:	bf00      	nop
 8011474:	080142ae 	.word	0x080142ae
 8011478:	080142bf 	.word	0x080142bf

0801147c <iprintf>:
 801147c:	b40f      	push	{r0, r1, r2, r3}
 801147e:	4b0a      	ldr	r3, [pc, #40]	; (80114a8 <iprintf+0x2c>)
 8011480:	b513      	push	{r0, r1, r4, lr}
 8011482:	681c      	ldr	r4, [r3, #0]
 8011484:	b124      	cbz	r4, 8011490 <iprintf+0x14>
 8011486:	69a3      	ldr	r3, [r4, #24]
 8011488:	b913      	cbnz	r3, 8011490 <iprintf+0x14>
 801148a:	4620      	mov	r0, r4
 801148c:	f001 f8e8 	bl	8012660 <__sinit>
 8011490:	ab05      	add	r3, sp, #20
 8011492:	9a04      	ldr	r2, [sp, #16]
 8011494:	68a1      	ldr	r1, [r4, #8]
 8011496:	9301      	str	r3, [sp, #4]
 8011498:	4620      	mov	r0, r4
 801149a:	f001 fdbb 	bl	8013014 <_vfiprintf_r>
 801149e:	b002      	add	sp, #8
 80114a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114a4:	b004      	add	sp, #16
 80114a6:	4770      	bx	lr
 80114a8:	20000038 	.word	0x20000038

080114ac <_puts_r>:
 80114ac:	b570      	push	{r4, r5, r6, lr}
 80114ae:	460e      	mov	r6, r1
 80114b0:	4605      	mov	r5, r0
 80114b2:	b118      	cbz	r0, 80114bc <_puts_r+0x10>
 80114b4:	6983      	ldr	r3, [r0, #24]
 80114b6:	b90b      	cbnz	r3, 80114bc <_puts_r+0x10>
 80114b8:	f001 f8d2 	bl	8012660 <__sinit>
 80114bc:	69ab      	ldr	r3, [r5, #24]
 80114be:	68ac      	ldr	r4, [r5, #8]
 80114c0:	b913      	cbnz	r3, 80114c8 <_puts_r+0x1c>
 80114c2:	4628      	mov	r0, r5
 80114c4:	f001 f8cc 	bl	8012660 <__sinit>
 80114c8:	4b2c      	ldr	r3, [pc, #176]	; (801157c <_puts_r+0xd0>)
 80114ca:	429c      	cmp	r4, r3
 80114cc:	d120      	bne.n	8011510 <_puts_r+0x64>
 80114ce:	686c      	ldr	r4, [r5, #4]
 80114d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80114d2:	07db      	lsls	r3, r3, #31
 80114d4:	d405      	bmi.n	80114e2 <_puts_r+0x36>
 80114d6:	89a3      	ldrh	r3, [r4, #12]
 80114d8:	0598      	lsls	r0, r3, #22
 80114da:	d402      	bmi.n	80114e2 <_puts_r+0x36>
 80114dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80114de:	f001 f962 	bl	80127a6 <__retarget_lock_acquire_recursive>
 80114e2:	89a3      	ldrh	r3, [r4, #12]
 80114e4:	0719      	lsls	r1, r3, #28
 80114e6:	d51d      	bpl.n	8011524 <_puts_r+0x78>
 80114e8:	6923      	ldr	r3, [r4, #16]
 80114ea:	b1db      	cbz	r3, 8011524 <_puts_r+0x78>
 80114ec:	3e01      	subs	r6, #1
 80114ee:	68a3      	ldr	r3, [r4, #8]
 80114f0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80114f4:	3b01      	subs	r3, #1
 80114f6:	60a3      	str	r3, [r4, #8]
 80114f8:	bb39      	cbnz	r1, 801154a <_puts_r+0x9e>
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	da38      	bge.n	8011570 <_puts_r+0xc4>
 80114fe:	4622      	mov	r2, r4
 8011500:	210a      	movs	r1, #10
 8011502:	4628      	mov	r0, r5
 8011504:	f000 f858 	bl	80115b8 <__swbuf_r>
 8011508:	3001      	adds	r0, #1
 801150a:	d011      	beq.n	8011530 <_puts_r+0x84>
 801150c:	250a      	movs	r5, #10
 801150e:	e011      	b.n	8011534 <_puts_r+0x88>
 8011510:	4b1b      	ldr	r3, [pc, #108]	; (8011580 <_puts_r+0xd4>)
 8011512:	429c      	cmp	r4, r3
 8011514:	d101      	bne.n	801151a <_puts_r+0x6e>
 8011516:	68ac      	ldr	r4, [r5, #8]
 8011518:	e7da      	b.n	80114d0 <_puts_r+0x24>
 801151a:	4b1a      	ldr	r3, [pc, #104]	; (8011584 <_puts_r+0xd8>)
 801151c:	429c      	cmp	r4, r3
 801151e:	bf08      	it	eq
 8011520:	68ec      	ldreq	r4, [r5, #12]
 8011522:	e7d5      	b.n	80114d0 <_puts_r+0x24>
 8011524:	4621      	mov	r1, r4
 8011526:	4628      	mov	r0, r5
 8011528:	f000 f898 	bl	801165c <__swsetup_r>
 801152c:	2800      	cmp	r0, #0
 801152e:	d0dd      	beq.n	80114ec <_puts_r+0x40>
 8011530:	f04f 35ff 	mov.w	r5, #4294967295
 8011534:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011536:	07da      	lsls	r2, r3, #31
 8011538:	d405      	bmi.n	8011546 <_puts_r+0x9a>
 801153a:	89a3      	ldrh	r3, [r4, #12]
 801153c:	059b      	lsls	r3, r3, #22
 801153e:	d402      	bmi.n	8011546 <_puts_r+0x9a>
 8011540:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011542:	f001 f931 	bl	80127a8 <__retarget_lock_release_recursive>
 8011546:	4628      	mov	r0, r5
 8011548:	bd70      	pop	{r4, r5, r6, pc}
 801154a:	2b00      	cmp	r3, #0
 801154c:	da04      	bge.n	8011558 <_puts_r+0xac>
 801154e:	69a2      	ldr	r2, [r4, #24]
 8011550:	429a      	cmp	r2, r3
 8011552:	dc06      	bgt.n	8011562 <_puts_r+0xb6>
 8011554:	290a      	cmp	r1, #10
 8011556:	d004      	beq.n	8011562 <_puts_r+0xb6>
 8011558:	6823      	ldr	r3, [r4, #0]
 801155a:	1c5a      	adds	r2, r3, #1
 801155c:	6022      	str	r2, [r4, #0]
 801155e:	7019      	strb	r1, [r3, #0]
 8011560:	e7c5      	b.n	80114ee <_puts_r+0x42>
 8011562:	4622      	mov	r2, r4
 8011564:	4628      	mov	r0, r5
 8011566:	f000 f827 	bl	80115b8 <__swbuf_r>
 801156a:	3001      	adds	r0, #1
 801156c:	d1bf      	bne.n	80114ee <_puts_r+0x42>
 801156e:	e7df      	b.n	8011530 <_puts_r+0x84>
 8011570:	6823      	ldr	r3, [r4, #0]
 8011572:	250a      	movs	r5, #10
 8011574:	1c5a      	adds	r2, r3, #1
 8011576:	6022      	str	r2, [r4, #0]
 8011578:	701d      	strb	r5, [r3, #0]
 801157a:	e7db      	b.n	8011534 <_puts_r+0x88>
 801157c:	08014380 	.word	0x08014380
 8011580:	080143a0 	.word	0x080143a0
 8011584:	08014360 	.word	0x08014360

08011588 <puts>:
 8011588:	4b02      	ldr	r3, [pc, #8]	; (8011594 <puts+0xc>)
 801158a:	4601      	mov	r1, r0
 801158c:	6818      	ldr	r0, [r3, #0]
 801158e:	f7ff bf8d 	b.w	80114ac <_puts_r>
 8011592:	bf00      	nop
 8011594:	20000038 	.word	0x20000038

08011598 <_sbrk_r>:
 8011598:	b538      	push	{r3, r4, r5, lr}
 801159a:	4d06      	ldr	r5, [pc, #24]	; (80115b4 <_sbrk_r+0x1c>)
 801159c:	2300      	movs	r3, #0
 801159e:	4604      	mov	r4, r0
 80115a0:	4608      	mov	r0, r1
 80115a2:	602b      	str	r3, [r5, #0]
 80115a4:	f7f5 f9a4 	bl	80068f0 <_sbrk>
 80115a8:	1c43      	adds	r3, r0, #1
 80115aa:	d102      	bne.n	80115b2 <_sbrk_r+0x1a>
 80115ac:	682b      	ldr	r3, [r5, #0]
 80115ae:	b103      	cbz	r3, 80115b2 <_sbrk_r+0x1a>
 80115b0:	6023      	str	r3, [r4, #0]
 80115b2:	bd38      	pop	{r3, r4, r5, pc}
 80115b4:	200267dc 	.word	0x200267dc

080115b8 <__swbuf_r>:
 80115b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115ba:	460e      	mov	r6, r1
 80115bc:	4614      	mov	r4, r2
 80115be:	4605      	mov	r5, r0
 80115c0:	b118      	cbz	r0, 80115ca <__swbuf_r+0x12>
 80115c2:	6983      	ldr	r3, [r0, #24]
 80115c4:	b90b      	cbnz	r3, 80115ca <__swbuf_r+0x12>
 80115c6:	f001 f84b 	bl	8012660 <__sinit>
 80115ca:	4b21      	ldr	r3, [pc, #132]	; (8011650 <__swbuf_r+0x98>)
 80115cc:	429c      	cmp	r4, r3
 80115ce:	d12b      	bne.n	8011628 <__swbuf_r+0x70>
 80115d0:	686c      	ldr	r4, [r5, #4]
 80115d2:	69a3      	ldr	r3, [r4, #24]
 80115d4:	60a3      	str	r3, [r4, #8]
 80115d6:	89a3      	ldrh	r3, [r4, #12]
 80115d8:	071a      	lsls	r2, r3, #28
 80115da:	d52f      	bpl.n	801163c <__swbuf_r+0x84>
 80115dc:	6923      	ldr	r3, [r4, #16]
 80115de:	b36b      	cbz	r3, 801163c <__swbuf_r+0x84>
 80115e0:	6923      	ldr	r3, [r4, #16]
 80115e2:	6820      	ldr	r0, [r4, #0]
 80115e4:	1ac0      	subs	r0, r0, r3
 80115e6:	6963      	ldr	r3, [r4, #20]
 80115e8:	b2f6      	uxtb	r6, r6
 80115ea:	4283      	cmp	r3, r0
 80115ec:	4637      	mov	r7, r6
 80115ee:	dc04      	bgt.n	80115fa <__swbuf_r+0x42>
 80115f0:	4621      	mov	r1, r4
 80115f2:	4628      	mov	r0, r5
 80115f4:	f000 ffa0 	bl	8012538 <_fflush_r>
 80115f8:	bb30      	cbnz	r0, 8011648 <__swbuf_r+0x90>
 80115fa:	68a3      	ldr	r3, [r4, #8]
 80115fc:	3b01      	subs	r3, #1
 80115fe:	60a3      	str	r3, [r4, #8]
 8011600:	6823      	ldr	r3, [r4, #0]
 8011602:	1c5a      	adds	r2, r3, #1
 8011604:	6022      	str	r2, [r4, #0]
 8011606:	701e      	strb	r6, [r3, #0]
 8011608:	6963      	ldr	r3, [r4, #20]
 801160a:	3001      	adds	r0, #1
 801160c:	4283      	cmp	r3, r0
 801160e:	d004      	beq.n	801161a <__swbuf_r+0x62>
 8011610:	89a3      	ldrh	r3, [r4, #12]
 8011612:	07db      	lsls	r3, r3, #31
 8011614:	d506      	bpl.n	8011624 <__swbuf_r+0x6c>
 8011616:	2e0a      	cmp	r6, #10
 8011618:	d104      	bne.n	8011624 <__swbuf_r+0x6c>
 801161a:	4621      	mov	r1, r4
 801161c:	4628      	mov	r0, r5
 801161e:	f000 ff8b 	bl	8012538 <_fflush_r>
 8011622:	b988      	cbnz	r0, 8011648 <__swbuf_r+0x90>
 8011624:	4638      	mov	r0, r7
 8011626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011628:	4b0a      	ldr	r3, [pc, #40]	; (8011654 <__swbuf_r+0x9c>)
 801162a:	429c      	cmp	r4, r3
 801162c:	d101      	bne.n	8011632 <__swbuf_r+0x7a>
 801162e:	68ac      	ldr	r4, [r5, #8]
 8011630:	e7cf      	b.n	80115d2 <__swbuf_r+0x1a>
 8011632:	4b09      	ldr	r3, [pc, #36]	; (8011658 <__swbuf_r+0xa0>)
 8011634:	429c      	cmp	r4, r3
 8011636:	bf08      	it	eq
 8011638:	68ec      	ldreq	r4, [r5, #12]
 801163a:	e7ca      	b.n	80115d2 <__swbuf_r+0x1a>
 801163c:	4621      	mov	r1, r4
 801163e:	4628      	mov	r0, r5
 8011640:	f000 f80c 	bl	801165c <__swsetup_r>
 8011644:	2800      	cmp	r0, #0
 8011646:	d0cb      	beq.n	80115e0 <__swbuf_r+0x28>
 8011648:	f04f 37ff 	mov.w	r7, #4294967295
 801164c:	e7ea      	b.n	8011624 <__swbuf_r+0x6c>
 801164e:	bf00      	nop
 8011650:	08014380 	.word	0x08014380
 8011654:	080143a0 	.word	0x080143a0
 8011658:	08014360 	.word	0x08014360

0801165c <__swsetup_r>:
 801165c:	4b32      	ldr	r3, [pc, #200]	; (8011728 <__swsetup_r+0xcc>)
 801165e:	b570      	push	{r4, r5, r6, lr}
 8011660:	681d      	ldr	r5, [r3, #0]
 8011662:	4606      	mov	r6, r0
 8011664:	460c      	mov	r4, r1
 8011666:	b125      	cbz	r5, 8011672 <__swsetup_r+0x16>
 8011668:	69ab      	ldr	r3, [r5, #24]
 801166a:	b913      	cbnz	r3, 8011672 <__swsetup_r+0x16>
 801166c:	4628      	mov	r0, r5
 801166e:	f000 fff7 	bl	8012660 <__sinit>
 8011672:	4b2e      	ldr	r3, [pc, #184]	; (801172c <__swsetup_r+0xd0>)
 8011674:	429c      	cmp	r4, r3
 8011676:	d10f      	bne.n	8011698 <__swsetup_r+0x3c>
 8011678:	686c      	ldr	r4, [r5, #4]
 801167a:	89a3      	ldrh	r3, [r4, #12]
 801167c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011680:	0719      	lsls	r1, r3, #28
 8011682:	d42c      	bmi.n	80116de <__swsetup_r+0x82>
 8011684:	06dd      	lsls	r5, r3, #27
 8011686:	d411      	bmi.n	80116ac <__swsetup_r+0x50>
 8011688:	2309      	movs	r3, #9
 801168a:	6033      	str	r3, [r6, #0]
 801168c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011690:	81a3      	strh	r3, [r4, #12]
 8011692:	f04f 30ff 	mov.w	r0, #4294967295
 8011696:	e03e      	b.n	8011716 <__swsetup_r+0xba>
 8011698:	4b25      	ldr	r3, [pc, #148]	; (8011730 <__swsetup_r+0xd4>)
 801169a:	429c      	cmp	r4, r3
 801169c:	d101      	bne.n	80116a2 <__swsetup_r+0x46>
 801169e:	68ac      	ldr	r4, [r5, #8]
 80116a0:	e7eb      	b.n	801167a <__swsetup_r+0x1e>
 80116a2:	4b24      	ldr	r3, [pc, #144]	; (8011734 <__swsetup_r+0xd8>)
 80116a4:	429c      	cmp	r4, r3
 80116a6:	bf08      	it	eq
 80116a8:	68ec      	ldreq	r4, [r5, #12]
 80116aa:	e7e6      	b.n	801167a <__swsetup_r+0x1e>
 80116ac:	0758      	lsls	r0, r3, #29
 80116ae:	d512      	bpl.n	80116d6 <__swsetup_r+0x7a>
 80116b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80116b2:	b141      	cbz	r1, 80116c6 <__swsetup_r+0x6a>
 80116b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80116b8:	4299      	cmp	r1, r3
 80116ba:	d002      	beq.n	80116c2 <__swsetup_r+0x66>
 80116bc:	4630      	mov	r0, r6
 80116be:	f7ff f993 	bl	80109e8 <_free_r>
 80116c2:	2300      	movs	r3, #0
 80116c4:	6363      	str	r3, [r4, #52]	; 0x34
 80116c6:	89a3      	ldrh	r3, [r4, #12]
 80116c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80116cc:	81a3      	strh	r3, [r4, #12]
 80116ce:	2300      	movs	r3, #0
 80116d0:	6063      	str	r3, [r4, #4]
 80116d2:	6923      	ldr	r3, [r4, #16]
 80116d4:	6023      	str	r3, [r4, #0]
 80116d6:	89a3      	ldrh	r3, [r4, #12]
 80116d8:	f043 0308 	orr.w	r3, r3, #8
 80116dc:	81a3      	strh	r3, [r4, #12]
 80116de:	6923      	ldr	r3, [r4, #16]
 80116e0:	b94b      	cbnz	r3, 80116f6 <__swsetup_r+0x9a>
 80116e2:	89a3      	ldrh	r3, [r4, #12]
 80116e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80116e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80116ec:	d003      	beq.n	80116f6 <__swsetup_r+0x9a>
 80116ee:	4621      	mov	r1, r4
 80116f0:	4630      	mov	r0, r6
 80116f2:	f001 f87f 	bl	80127f4 <__smakebuf_r>
 80116f6:	89a0      	ldrh	r0, [r4, #12]
 80116f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80116fc:	f010 0301 	ands.w	r3, r0, #1
 8011700:	d00a      	beq.n	8011718 <__swsetup_r+0xbc>
 8011702:	2300      	movs	r3, #0
 8011704:	60a3      	str	r3, [r4, #8]
 8011706:	6963      	ldr	r3, [r4, #20]
 8011708:	425b      	negs	r3, r3
 801170a:	61a3      	str	r3, [r4, #24]
 801170c:	6923      	ldr	r3, [r4, #16]
 801170e:	b943      	cbnz	r3, 8011722 <__swsetup_r+0xc6>
 8011710:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011714:	d1ba      	bne.n	801168c <__swsetup_r+0x30>
 8011716:	bd70      	pop	{r4, r5, r6, pc}
 8011718:	0781      	lsls	r1, r0, #30
 801171a:	bf58      	it	pl
 801171c:	6963      	ldrpl	r3, [r4, #20]
 801171e:	60a3      	str	r3, [r4, #8]
 8011720:	e7f4      	b.n	801170c <__swsetup_r+0xb0>
 8011722:	2000      	movs	r0, #0
 8011724:	e7f7      	b.n	8011716 <__swsetup_r+0xba>
 8011726:	bf00      	nop
 8011728:	20000038 	.word	0x20000038
 801172c:	08014380 	.word	0x08014380
 8011730:	080143a0 	.word	0x080143a0
 8011734:	08014360 	.word	0x08014360

08011738 <quorem>:
 8011738:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801173c:	6903      	ldr	r3, [r0, #16]
 801173e:	690c      	ldr	r4, [r1, #16]
 8011740:	42a3      	cmp	r3, r4
 8011742:	4607      	mov	r7, r0
 8011744:	f2c0 8081 	blt.w	801184a <quorem+0x112>
 8011748:	3c01      	subs	r4, #1
 801174a:	f101 0814 	add.w	r8, r1, #20
 801174e:	f100 0514 	add.w	r5, r0, #20
 8011752:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011756:	9301      	str	r3, [sp, #4]
 8011758:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801175c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011760:	3301      	adds	r3, #1
 8011762:	429a      	cmp	r2, r3
 8011764:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011768:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801176c:	fbb2 f6f3 	udiv	r6, r2, r3
 8011770:	d331      	bcc.n	80117d6 <quorem+0x9e>
 8011772:	f04f 0e00 	mov.w	lr, #0
 8011776:	4640      	mov	r0, r8
 8011778:	46ac      	mov	ip, r5
 801177a:	46f2      	mov	sl, lr
 801177c:	f850 2b04 	ldr.w	r2, [r0], #4
 8011780:	b293      	uxth	r3, r2
 8011782:	fb06 e303 	mla	r3, r6, r3, lr
 8011786:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801178a:	b29b      	uxth	r3, r3
 801178c:	ebaa 0303 	sub.w	r3, sl, r3
 8011790:	f8dc a000 	ldr.w	sl, [ip]
 8011794:	0c12      	lsrs	r2, r2, #16
 8011796:	fa13 f38a 	uxtah	r3, r3, sl
 801179a:	fb06 e202 	mla	r2, r6, r2, lr
 801179e:	9300      	str	r3, [sp, #0]
 80117a0:	9b00      	ldr	r3, [sp, #0]
 80117a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80117a6:	b292      	uxth	r2, r2
 80117a8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80117ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80117b0:	f8bd 3000 	ldrh.w	r3, [sp]
 80117b4:	4581      	cmp	r9, r0
 80117b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80117ba:	f84c 3b04 	str.w	r3, [ip], #4
 80117be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80117c2:	d2db      	bcs.n	801177c <quorem+0x44>
 80117c4:	f855 300b 	ldr.w	r3, [r5, fp]
 80117c8:	b92b      	cbnz	r3, 80117d6 <quorem+0x9e>
 80117ca:	9b01      	ldr	r3, [sp, #4]
 80117cc:	3b04      	subs	r3, #4
 80117ce:	429d      	cmp	r5, r3
 80117d0:	461a      	mov	r2, r3
 80117d2:	d32e      	bcc.n	8011832 <quorem+0xfa>
 80117d4:	613c      	str	r4, [r7, #16]
 80117d6:	4638      	mov	r0, r7
 80117d8:	f001 fada 	bl	8012d90 <__mcmp>
 80117dc:	2800      	cmp	r0, #0
 80117de:	db24      	blt.n	801182a <quorem+0xf2>
 80117e0:	3601      	adds	r6, #1
 80117e2:	4628      	mov	r0, r5
 80117e4:	f04f 0c00 	mov.w	ip, #0
 80117e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80117ec:	f8d0 e000 	ldr.w	lr, [r0]
 80117f0:	b293      	uxth	r3, r2
 80117f2:	ebac 0303 	sub.w	r3, ip, r3
 80117f6:	0c12      	lsrs	r2, r2, #16
 80117f8:	fa13 f38e 	uxtah	r3, r3, lr
 80117fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011800:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011804:	b29b      	uxth	r3, r3
 8011806:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801180a:	45c1      	cmp	r9, r8
 801180c:	f840 3b04 	str.w	r3, [r0], #4
 8011810:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011814:	d2e8      	bcs.n	80117e8 <quorem+0xb0>
 8011816:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801181a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801181e:	b922      	cbnz	r2, 801182a <quorem+0xf2>
 8011820:	3b04      	subs	r3, #4
 8011822:	429d      	cmp	r5, r3
 8011824:	461a      	mov	r2, r3
 8011826:	d30a      	bcc.n	801183e <quorem+0x106>
 8011828:	613c      	str	r4, [r7, #16]
 801182a:	4630      	mov	r0, r6
 801182c:	b003      	add	sp, #12
 801182e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011832:	6812      	ldr	r2, [r2, #0]
 8011834:	3b04      	subs	r3, #4
 8011836:	2a00      	cmp	r2, #0
 8011838:	d1cc      	bne.n	80117d4 <quorem+0x9c>
 801183a:	3c01      	subs	r4, #1
 801183c:	e7c7      	b.n	80117ce <quorem+0x96>
 801183e:	6812      	ldr	r2, [r2, #0]
 8011840:	3b04      	subs	r3, #4
 8011842:	2a00      	cmp	r2, #0
 8011844:	d1f0      	bne.n	8011828 <quorem+0xf0>
 8011846:	3c01      	subs	r4, #1
 8011848:	e7eb      	b.n	8011822 <quorem+0xea>
 801184a:	2000      	movs	r0, #0
 801184c:	e7ee      	b.n	801182c <quorem+0xf4>
	...

08011850 <_dtoa_r>:
 8011850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011854:	ed2d 8b04 	vpush	{d8-d9}
 8011858:	ec57 6b10 	vmov	r6, r7, d0
 801185c:	b093      	sub	sp, #76	; 0x4c
 801185e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011860:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011864:	9106      	str	r1, [sp, #24]
 8011866:	ee10 aa10 	vmov	sl, s0
 801186a:	4604      	mov	r4, r0
 801186c:	9209      	str	r2, [sp, #36]	; 0x24
 801186e:	930c      	str	r3, [sp, #48]	; 0x30
 8011870:	46bb      	mov	fp, r7
 8011872:	b975      	cbnz	r5, 8011892 <_dtoa_r+0x42>
 8011874:	2010      	movs	r0, #16
 8011876:	f7ff f891 	bl	801099c <malloc>
 801187a:	4602      	mov	r2, r0
 801187c:	6260      	str	r0, [r4, #36]	; 0x24
 801187e:	b920      	cbnz	r0, 801188a <_dtoa_r+0x3a>
 8011880:	4ba7      	ldr	r3, [pc, #668]	; (8011b20 <_dtoa_r+0x2d0>)
 8011882:	21ea      	movs	r1, #234	; 0xea
 8011884:	48a7      	ldr	r0, [pc, #668]	; (8011b24 <_dtoa_r+0x2d4>)
 8011886:	f001 fd4b 	bl	8013320 <__assert_func>
 801188a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801188e:	6005      	str	r5, [r0, #0]
 8011890:	60c5      	str	r5, [r0, #12]
 8011892:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011894:	6819      	ldr	r1, [r3, #0]
 8011896:	b151      	cbz	r1, 80118ae <_dtoa_r+0x5e>
 8011898:	685a      	ldr	r2, [r3, #4]
 801189a:	604a      	str	r2, [r1, #4]
 801189c:	2301      	movs	r3, #1
 801189e:	4093      	lsls	r3, r2
 80118a0:	608b      	str	r3, [r1, #8]
 80118a2:	4620      	mov	r0, r4
 80118a4:	f001 f832 	bl	801290c <_Bfree>
 80118a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80118aa:	2200      	movs	r2, #0
 80118ac:	601a      	str	r2, [r3, #0]
 80118ae:	1e3b      	subs	r3, r7, #0
 80118b0:	bfaa      	itet	ge
 80118b2:	2300      	movge	r3, #0
 80118b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80118b8:	f8c8 3000 	strge.w	r3, [r8]
 80118bc:	4b9a      	ldr	r3, [pc, #616]	; (8011b28 <_dtoa_r+0x2d8>)
 80118be:	bfbc      	itt	lt
 80118c0:	2201      	movlt	r2, #1
 80118c2:	f8c8 2000 	strlt.w	r2, [r8]
 80118c6:	ea33 030b 	bics.w	r3, r3, fp
 80118ca:	d11b      	bne.n	8011904 <_dtoa_r+0xb4>
 80118cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80118ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80118d2:	6013      	str	r3, [r2, #0]
 80118d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80118d8:	4333      	orrs	r3, r6
 80118da:	f000 8592 	beq.w	8012402 <_dtoa_r+0xbb2>
 80118de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80118e0:	b963      	cbnz	r3, 80118fc <_dtoa_r+0xac>
 80118e2:	4b92      	ldr	r3, [pc, #584]	; (8011b2c <_dtoa_r+0x2dc>)
 80118e4:	e022      	b.n	801192c <_dtoa_r+0xdc>
 80118e6:	4b92      	ldr	r3, [pc, #584]	; (8011b30 <_dtoa_r+0x2e0>)
 80118e8:	9301      	str	r3, [sp, #4]
 80118ea:	3308      	adds	r3, #8
 80118ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80118ee:	6013      	str	r3, [r2, #0]
 80118f0:	9801      	ldr	r0, [sp, #4]
 80118f2:	b013      	add	sp, #76	; 0x4c
 80118f4:	ecbd 8b04 	vpop	{d8-d9}
 80118f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118fc:	4b8b      	ldr	r3, [pc, #556]	; (8011b2c <_dtoa_r+0x2dc>)
 80118fe:	9301      	str	r3, [sp, #4]
 8011900:	3303      	adds	r3, #3
 8011902:	e7f3      	b.n	80118ec <_dtoa_r+0x9c>
 8011904:	2200      	movs	r2, #0
 8011906:	2300      	movs	r3, #0
 8011908:	4650      	mov	r0, sl
 801190a:	4659      	mov	r1, fp
 801190c:	f7ef f8e4 	bl	8000ad8 <__aeabi_dcmpeq>
 8011910:	ec4b ab19 	vmov	d9, sl, fp
 8011914:	4680      	mov	r8, r0
 8011916:	b158      	cbz	r0, 8011930 <_dtoa_r+0xe0>
 8011918:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801191a:	2301      	movs	r3, #1
 801191c:	6013      	str	r3, [r2, #0]
 801191e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011920:	2b00      	cmp	r3, #0
 8011922:	f000 856b 	beq.w	80123fc <_dtoa_r+0xbac>
 8011926:	4883      	ldr	r0, [pc, #524]	; (8011b34 <_dtoa_r+0x2e4>)
 8011928:	6018      	str	r0, [r3, #0]
 801192a:	1e43      	subs	r3, r0, #1
 801192c:	9301      	str	r3, [sp, #4]
 801192e:	e7df      	b.n	80118f0 <_dtoa_r+0xa0>
 8011930:	ec4b ab10 	vmov	d0, sl, fp
 8011934:	aa10      	add	r2, sp, #64	; 0x40
 8011936:	a911      	add	r1, sp, #68	; 0x44
 8011938:	4620      	mov	r0, r4
 801193a:	f001 facf 	bl	8012edc <__d2b>
 801193e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8011942:	ee08 0a10 	vmov	s16, r0
 8011946:	2d00      	cmp	r5, #0
 8011948:	f000 8084 	beq.w	8011a54 <_dtoa_r+0x204>
 801194c:	ee19 3a90 	vmov	r3, s19
 8011950:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011954:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011958:	4656      	mov	r6, sl
 801195a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801195e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011962:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8011966:	4b74      	ldr	r3, [pc, #464]	; (8011b38 <_dtoa_r+0x2e8>)
 8011968:	2200      	movs	r2, #0
 801196a:	4630      	mov	r0, r6
 801196c:	4639      	mov	r1, r7
 801196e:	f7ee fc93 	bl	8000298 <__aeabi_dsub>
 8011972:	a365      	add	r3, pc, #404	; (adr r3, 8011b08 <_dtoa_r+0x2b8>)
 8011974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011978:	f7ee fe46 	bl	8000608 <__aeabi_dmul>
 801197c:	a364      	add	r3, pc, #400	; (adr r3, 8011b10 <_dtoa_r+0x2c0>)
 801197e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011982:	f7ee fc8b 	bl	800029c <__adddf3>
 8011986:	4606      	mov	r6, r0
 8011988:	4628      	mov	r0, r5
 801198a:	460f      	mov	r7, r1
 801198c:	f7ee fdd2 	bl	8000534 <__aeabi_i2d>
 8011990:	a361      	add	r3, pc, #388	; (adr r3, 8011b18 <_dtoa_r+0x2c8>)
 8011992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011996:	f7ee fe37 	bl	8000608 <__aeabi_dmul>
 801199a:	4602      	mov	r2, r0
 801199c:	460b      	mov	r3, r1
 801199e:	4630      	mov	r0, r6
 80119a0:	4639      	mov	r1, r7
 80119a2:	f7ee fc7b 	bl	800029c <__adddf3>
 80119a6:	4606      	mov	r6, r0
 80119a8:	460f      	mov	r7, r1
 80119aa:	f7ef f8dd 	bl	8000b68 <__aeabi_d2iz>
 80119ae:	2200      	movs	r2, #0
 80119b0:	9000      	str	r0, [sp, #0]
 80119b2:	2300      	movs	r3, #0
 80119b4:	4630      	mov	r0, r6
 80119b6:	4639      	mov	r1, r7
 80119b8:	f7ef f898 	bl	8000aec <__aeabi_dcmplt>
 80119bc:	b150      	cbz	r0, 80119d4 <_dtoa_r+0x184>
 80119be:	9800      	ldr	r0, [sp, #0]
 80119c0:	f7ee fdb8 	bl	8000534 <__aeabi_i2d>
 80119c4:	4632      	mov	r2, r6
 80119c6:	463b      	mov	r3, r7
 80119c8:	f7ef f886 	bl	8000ad8 <__aeabi_dcmpeq>
 80119cc:	b910      	cbnz	r0, 80119d4 <_dtoa_r+0x184>
 80119ce:	9b00      	ldr	r3, [sp, #0]
 80119d0:	3b01      	subs	r3, #1
 80119d2:	9300      	str	r3, [sp, #0]
 80119d4:	9b00      	ldr	r3, [sp, #0]
 80119d6:	2b16      	cmp	r3, #22
 80119d8:	d85a      	bhi.n	8011a90 <_dtoa_r+0x240>
 80119da:	9a00      	ldr	r2, [sp, #0]
 80119dc:	4b57      	ldr	r3, [pc, #348]	; (8011b3c <_dtoa_r+0x2ec>)
 80119de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80119e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e6:	ec51 0b19 	vmov	r0, r1, d9
 80119ea:	f7ef f87f 	bl	8000aec <__aeabi_dcmplt>
 80119ee:	2800      	cmp	r0, #0
 80119f0:	d050      	beq.n	8011a94 <_dtoa_r+0x244>
 80119f2:	9b00      	ldr	r3, [sp, #0]
 80119f4:	3b01      	subs	r3, #1
 80119f6:	9300      	str	r3, [sp, #0]
 80119f8:	2300      	movs	r3, #0
 80119fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80119fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80119fe:	1b5d      	subs	r5, r3, r5
 8011a00:	1e6b      	subs	r3, r5, #1
 8011a02:	9305      	str	r3, [sp, #20]
 8011a04:	bf45      	ittet	mi
 8011a06:	f1c5 0301 	rsbmi	r3, r5, #1
 8011a0a:	9304      	strmi	r3, [sp, #16]
 8011a0c:	2300      	movpl	r3, #0
 8011a0e:	2300      	movmi	r3, #0
 8011a10:	bf4c      	ite	mi
 8011a12:	9305      	strmi	r3, [sp, #20]
 8011a14:	9304      	strpl	r3, [sp, #16]
 8011a16:	9b00      	ldr	r3, [sp, #0]
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	db3d      	blt.n	8011a98 <_dtoa_r+0x248>
 8011a1c:	9b05      	ldr	r3, [sp, #20]
 8011a1e:	9a00      	ldr	r2, [sp, #0]
 8011a20:	920a      	str	r2, [sp, #40]	; 0x28
 8011a22:	4413      	add	r3, r2
 8011a24:	9305      	str	r3, [sp, #20]
 8011a26:	2300      	movs	r3, #0
 8011a28:	9307      	str	r3, [sp, #28]
 8011a2a:	9b06      	ldr	r3, [sp, #24]
 8011a2c:	2b09      	cmp	r3, #9
 8011a2e:	f200 8089 	bhi.w	8011b44 <_dtoa_r+0x2f4>
 8011a32:	2b05      	cmp	r3, #5
 8011a34:	bfc4      	itt	gt
 8011a36:	3b04      	subgt	r3, #4
 8011a38:	9306      	strgt	r3, [sp, #24]
 8011a3a:	9b06      	ldr	r3, [sp, #24]
 8011a3c:	f1a3 0302 	sub.w	r3, r3, #2
 8011a40:	bfcc      	ite	gt
 8011a42:	2500      	movgt	r5, #0
 8011a44:	2501      	movle	r5, #1
 8011a46:	2b03      	cmp	r3, #3
 8011a48:	f200 8087 	bhi.w	8011b5a <_dtoa_r+0x30a>
 8011a4c:	e8df f003 	tbb	[pc, r3]
 8011a50:	59383a2d 	.word	0x59383a2d
 8011a54:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011a58:	441d      	add	r5, r3
 8011a5a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011a5e:	2b20      	cmp	r3, #32
 8011a60:	bfc1      	itttt	gt
 8011a62:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011a66:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8011a6a:	fa0b f303 	lslgt.w	r3, fp, r3
 8011a6e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011a72:	bfda      	itte	le
 8011a74:	f1c3 0320 	rsble	r3, r3, #32
 8011a78:	fa06 f003 	lslle.w	r0, r6, r3
 8011a7c:	4318      	orrgt	r0, r3
 8011a7e:	f7ee fd49 	bl	8000514 <__aeabi_ui2d>
 8011a82:	2301      	movs	r3, #1
 8011a84:	4606      	mov	r6, r0
 8011a86:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011a8a:	3d01      	subs	r5, #1
 8011a8c:	930e      	str	r3, [sp, #56]	; 0x38
 8011a8e:	e76a      	b.n	8011966 <_dtoa_r+0x116>
 8011a90:	2301      	movs	r3, #1
 8011a92:	e7b2      	b.n	80119fa <_dtoa_r+0x1aa>
 8011a94:	900b      	str	r0, [sp, #44]	; 0x2c
 8011a96:	e7b1      	b.n	80119fc <_dtoa_r+0x1ac>
 8011a98:	9b04      	ldr	r3, [sp, #16]
 8011a9a:	9a00      	ldr	r2, [sp, #0]
 8011a9c:	1a9b      	subs	r3, r3, r2
 8011a9e:	9304      	str	r3, [sp, #16]
 8011aa0:	4253      	negs	r3, r2
 8011aa2:	9307      	str	r3, [sp, #28]
 8011aa4:	2300      	movs	r3, #0
 8011aa6:	930a      	str	r3, [sp, #40]	; 0x28
 8011aa8:	e7bf      	b.n	8011a2a <_dtoa_r+0x1da>
 8011aaa:	2300      	movs	r3, #0
 8011aac:	9308      	str	r3, [sp, #32]
 8011aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	dc55      	bgt.n	8011b60 <_dtoa_r+0x310>
 8011ab4:	2301      	movs	r3, #1
 8011ab6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011aba:	461a      	mov	r2, r3
 8011abc:	9209      	str	r2, [sp, #36]	; 0x24
 8011abe:	e00c      	b.n	8011ada <_dtoa_r+0x28a>
 8011ac0:	2301      	movs	r3, #1
 8011ac2:	e7f3      	b.n	8011aac <_dtoa_r+0x25c>
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011ac8:	9308      	str	r3, [sp, #32]
 8011aca:	9b00      	ldr	r3, [sp, #0]
 8011acc:	4413      	add	r3, r2
 8011ace:	9302      	str	r3, [sp, #8]
 8011ad0:	3301      	adds	r3, #1
 8011ad2:	2b01      	cmp	r3, #1
 8011ad4:	9303      	str	r3, [sp, #12]
 8011ad6:	bfb8      	it	lt
 8011ad8:	2301      	movlt	r3, #1
 8011ada:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011adc:	2200      	movs	r2, #0
 8011ade:	6042      	str	r2, [r0, #4]
 8011ae0:	2204      	movs	r2, #4
 8011ae2:	f102 0614 	add.w	r6, r2, #20
 8011ae6:	429e      	cmp	r6, r3
 8011ae8:	6841      	ldr	r1, [r0, #4]
 8011aea:	d93d      	bls.n	8011b68 <_dtoa_r+0x318>
 8011aec:	4620      	mov	r0, r4
 8011aee:	f000 fecd 	bl	801288c <_Balloc>
 8011af2:	9001      	str	r0, [sp, #4]
 8011af4:	2800      	cmp	r0, #0
 8011af6:	d13b      	bne.n	8011b70 <_dtoa_r+0x320>
 8011af8:	4b11      	ldr	r3, [pc, #68]	; (8011b40 <_dtoa_r+0x2f0>)
 8011afa:	4602      	mov	r2, r0
 8011afc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011b00:	e6c0      	b.n	8011884 <_dtoa_r+0x34>
 8011b02:	2301      	movs	r3, #1
 8011b04:	e7df      	b.n	8011ac6 <_dtoa_r+0x276>
 8011b06:	bf00      	nop
 8011b08:	636f4361 	.word	0x636f4361
 8011b0c:	3fd287a7 	.word	0x3fd287a7
 8011b10:	8b60c8b3 	.word	0x8b60c8b3
 8011b14:	3fc68a28 	.word	0x3fc68a28
 8011b18:	509f79fb 	.word	0x509f79fb
 8011b1c:	3fd34413 	.word	0x3fd34413
 8011b20:	080142dd 	.word	0x080142dd
 8011b24:	080142f4 	.word	0x080142f4
 8011b28:	7ff00000 	.word	0x7ff00000
 8011b2c:	080142d9 	.word	0x080142d9
 8011b30:	080142d0 	.word	0x080142d0
 8011b34:	080142ad 	.word	0x080142ad
 8011b38:	3ff80000 	.word	0x3ff80000
 8011b3c:	08014448 	.word	0x08014448
 8011b40:	0801434f 	.word	0x0801434f
 8011b44:	2501      	movs	r5, #1
 8011b46:	2300      	movs	r3, #0
 8011b48:	9306      	str	r3, [sp, #24]
 8011b4a:	9508      	str	r5, [sp, #32]
 8011b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8011b50:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011b54:	2200      	movs	r2, #0
 8011b56:	2312      	movs	r3, #18
 8011b58:	e7b0      	b.n	8011abc <_dtoa_r+0x26c>
 8011b5a:	2301      	movs	r3, #1
 8011b5c:	9308      	str	r3, [sp, #32]
 8011b5e:	e7f5      	b.n	8011b4c <_dtoa_r+0x2fc>
 8011b60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b62:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011b66:	e7b8      	b.n	8011ada <_dtoa_r+0x28a>
 8011b68:	3101      	adds	r1, #1
 8011b6a:	6041      	str	r1, [r0, #4]
 8011b6c:	0052      	lsls	r2, r2, #1
 8011b6e:	e7b8      	b.n	8011ae2 <_dtoa_r+0x292>
 8011b70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011b72:	9a01      	ldr	r2, [sp, #4]
 8011b74:	601a      	str	r2, [r3, #0]
 8011b76:	9b03      	ldr	r3, [sp, #12]
 8011b78:	2b0e      	cmp	r3, #14
 8011b7a:	f200 809d 	bhi.w	8011cb8 <_dtoa_r+0x468>
 8011b7e:	2d00      	cmp	r5, #0
 8011b80:	f000 809a 	beq.w	8011cb8 <_dtoa_r+0x468>
 8011b84:	9b00      	ldr	r3, [sp, #0]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	dd32      	ble.n	8011bf0 <_dtoa_r+0x3a0>
 8011b8a:	4ab7      	ldr	r2, [pc, #732]	; (8011e68 <_dtoa_r+0x618>)
 8011b8c:	f003 030f 	and.w	r3, r3, #15
 8011b90:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011b94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011b98:	9b00      	ldr	r3, [sp, #0]
 8011b9a:	05d8      	lsls	r0, r3, #23
 8011b9c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011ba0:	d516      	bpl.n	8011bd0 <_dtoa_r+0x380>
 8011ba2:	4bb2      	ldr	r3, [pc, #712]	; (8011e6c <_dtoa_r+0x61c>)
 8011ba4:	ec51 0b19 	vmov	r0, r1, d9
 8011ba8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011bac:	f7ee fe56 	bl	800085c <__aeabi_ddiv>
 8011bb0:	f007 070f 	and.w	r7, r7, #15
 8011bb4:	4682      	mov	sl, r0
 8011bb6:	468b      	mov	fp, r1
 8011bb8:	2503      	movs	r5, #3
 8011bba:	4eac      	ldr	r6, [pc, #688]	; (8011e6c <_dtoa_r+0x61c>)
 8011bbc:	b957      	cbnz	r7, 8011bd4 <_dtoa_r+0x384>
 8011bbe:	4642      	mov	r2, r8
 8011bc0:	464b      	mov	r3, r9
 8011bc2:	4650      	mov	r0, sl
 8011bc4:	4659      	mov	r1, fp
 8011bc6:	f7ee fe49 	bl	800085c <__aeabi_ddiv>
 8011bca:	4682      	mov	sl, r0
 8011bcc:	468b      	mov	fp, r1
 8011bce:	e028      	b.n	8011c22 <_dtoa_r+0x3d2>
 8011bd0:	2502      	movs	r5, #2
 8011bd2:	e7f2      	b.n	8011bba <_dtoa_r+0x36a>
 8011bd4:	07f9      	lsls	r1, r7, #31
 8011bd6:	d508      	bpl.n	8011bea <_dtoa_r+0x39a>
 8011bd8:	4640      	mov	r0, r8
 8011bda:	4649      	mov	r1, r9
 8011bdc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011be0:	f7ee fd12 	bl	8000608 <__aeabi_dmul>
 8011be4:	3501      	adds	r5, #1
 8011be6:	4680      	mov	r8, r0
 8011be8:	4689      	mov	r9, r1
 8011bea:	107f      	asrs	r7, r7, #1
 8011bec:	3608      	adds	r6, #8
 8011bee:	e7e5      	b.n	8011bbc <_dtoa_r+0x36c>
 8011bf0:	f000 809b 	beq.w	8011d2a <_dtoa_r+0x4da>
 8011bf4:	9b00      	ldr	r3, [sp, #0]
 8011bf6:	4f9d      	ldr	r7, [pc, #628]	; (8011e6c <_dtoa_r+0x61c>)
 8011bf8:	425e      	negs	r6, r3
 8011bfa:	4b9b      	ldr	r3, [pc, #620]	; (8011e68 <_dtoa_r+0x618>)
 8011bfc:	f006 020f 	and.w	r2, r6, #15
 8011c00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c08:	ec51 0b19 	vmov	r0, r1, d9
 8011c0c:	f7ee fcfc 	bl	8000608 <__aeabi_dmul>
 8011c10:	1136      	asrs	r6, r6, #4
 8011c12:	4682      	mov	sl, r0
 8011c14:	468b      	mov	fp, r1
 8011c16:	2300      	movs	r3, #0
 8011c18:	2502      	movs	r5, #2
 8011c1a:	2e00      	cmp	r6, #0
 8011c1c:	d17a      	bne.n	8011d14 <_dtoa_r+0x4c4>
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d1d3      	bne.n	8011bca <_dtoa_r+0x37a>
 8011c22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	f000 8082 	beq.w	8011d2e <_dtoa_r+0x4de>
 8011c2a:	4b91      	ldr	r3, [pc, #580]	; (8011e70 <_dtoa_r+0x620>)
 8011c2c:	2200      	movs	r2, #0
 8011c2e:	4650      	mov	r0, sl
 8011c30:	4659      	mov	r1, fp
 8011c32:	f7ee ff5b 	bl	8000aec <__aeabi_dcmplt>
 8011c36:	2800      	cmp	r0, #0
 8011c38:	d079      	beq.n	8011d2e <_dtoa_r+0x4de>
 8011c3a:	9b03      	ldr	r3, [sp, #12]
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d076      	beq.n	8011d2e <_dtoa_r+0x4de>
 8011c40:	9b02      	ldr	r3, [sp, #8]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	dd36      	ble.n	8011cb4 <_dtoa_r+0x464>
 8011c46:	9b00      	ldr	r3, [sp, #0]
 8011c48:	4650      	mov	r0, sl
 8011c4a:	4659      	mov	r1, fp
 8011c4c:	1e5f      	subs	r7, r3, #1
 8011c4e:	2200      	movs	r2, #0
 8011c50:	4b88      	ldr	r3, [pc, #544]	; (8011e74 <_dtoa_r+0x624>)
 8011c52:	f7ee fcd9 	bl	8000608 <__aeabi_dmul>
 8011c56:	9e02      	ldr	r6, [sp, #8]
 8011c58:	4682      	mov	sl, r0
 8011c5a:	468b      	mov	fp, r1
 8011c5c:	3501      	adds	r5, #1
 8011c5e:	4628      	mov	r0, r5
 8011c60:	f7ee fc68 	bl	8000534 <__aeabi_i2d>
 8011c64:	4652      	mov	r2, sl
 8011c66:	465b      	mov	r3, fp
 8011c68:	f7ee fcce 	bl	8000608 <__aeabi_dmul>
 8011c6c:	4b82      	ldr	r3, [pc, #520]	; (8011e78 <_dtoa_r+0x628>)
 8011c6e:	2200      	movs	r2, #0
 8011c70:	f7ee fb14 	bl	800029c <__adddf3>
 8011c74:	46d0      	mov	r8, sl
 8011c76:	46d9      	mov	r9, fp
 8011c78:	4682      	mov	sl, r0
 8011c7a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8011c7e:	2e00      	cmp	r6, #0
 8011c80:	d158      	bne.n	8011d34 <_dtoa_r+0x4e4>
 8011c82:	4b7e      	ldr	r3, [pc, #504]	; (8011e7c <_dtoa_r+0x62c>)
 8011c84:	2200      	movs	r2, #0
 8011c86:	4640      	mov	r0, r8
 8011c88:	4649      	mov	r1, r9
 8011c8a:	f7ee fb05 	bl	8000298 <__aeabi_dsub>
 8011c8e:	4652      	mov	r2, sl
 8011c90:	465b      	mov	r3, fp
 8011c92:	4680      	mov	r8, r0
 8011c94:	4689      	mov	r9, r1
 8011c96:	f7ee ff47 	bl	8000b28 <__aeabi_dcmpgt>
 8011c9a:	2800      	cmp	r0, #0
 8011c9c:	f040 8295 	bne.w	80121ca <_dtoa_r+0x97a>
 8011ca0:	4652      	mov	r2, sl
 8011ca2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8011ca6:	4640      	mov	r0, r8
 8011ca8:	4649      	mov	r1, r9
 8011caa:	f7ee ff1f 	bl	8000aec <__aeabi_dcmplt>
 8011cae:	2800      	cmp	r0, #0
 8011cb0:	f040 8289 	bne.w	80121c6 <_dtoa_r+0x976>
 8011cb4:	ec5b ab19 	vmov	sl, fp, d9
 8011cb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	f2c0 8148 	blt.w	8011f50 <_dtoa_r+0x700>
 8011cc0:	9a00      	ldr	r2, [sp, #0]
 8011cc2:	2a0e      	cmp	r2, #14
 8011cc4:	f300 8144 	bgt.w	8011f50 <_dtoa_r+0x700>
 8011cc8:	4b67      	ldr	r3, [pc, #412]	; (8011e68 <_dtoa_r+0x618>)
 8011cca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011cce:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	f280 80d5 	bge.w	8011e84 <_dtoa_r+0x634>
 8011cda:	9b03      	ldr	r3, [sp, #12]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	f300 80d1 	bgt.w	8011e84 <_dtoa_r+0x634>
 8011ce2:	f040 826f 	bne.w	80121c4 <_dtoa_r+0x974>
 8011ce6:	4b65      	ldr	r3, [pc, #404]	; (8011e7c <_dtoa_r+0x62c>)
 8011ce8:	2200      	movs	r2, #0
 8011cea:	4640      	mov	r0, r8
 8011cec:	4649      	mov	r1, r9
 8011cee:	f7ee fc8b 	bl	8000608 <__aeabi_dmul>
 8011cf2:	4652      	mov	r2, sl
 8011cf4:	465b      	mov	r3, fp
 8011cf6:	f7ee ff0d 	bl	8000b14 <__aeabi_dcmpge>
 8011cfa:	9e03      	ldr	r6, [sp, #12]
 8011cfc:	4637      	mov	r7, r6
 8011cfe:	2800      	cmp	r0, #0
 8011d00:	f040 8245 	bne.w	801218e <_dtoa_r+0x93e>
 8011d04:	9d01      	ldr	r5, [sp, #4]
 8011d06:	2331      	movs	r3, #49	; 0x31
 8011d08:	f805 3b01 	strb.w	r3, [r5], #1
 8011d0c:	9b00      	ldr	r3, [sp, #0]
 8011d0e:	3301      	adds	r3, #1
 8011d10:	9300      	str	r3, [sp, #0]
 8011d12:	e240      	b.n	8012196 <_dtoa_r+0x946>
 8011d14:	07f2      	lsls	r2, r6, #31
 8011d16:	d505      	bpl.n	8011d24 <_dtoa_r+0x4d4>
 8011d18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011d1c:	f7ee fc74 	bl	8000608 <__aeabi_dmul>
 8011d20:	3501      	adds	r5, #1
 8011d22:	2301      	movs	r3, #1
 8011d24:	1076      	asrs	r6, r6, #1
 8011d26:	3708      	adds	r7, #8
 8011d28:	e777      	b.n	8011c1a <_dtoa_r+0x3ca>
 8011d2a:	2502      	movs	r5, #2
 8011d2c:	e779      	b.n	8011c22 <_dtoa_r+0x3d2>
 8011d2e:	9f00      	ldr	r7, [sp, #0]
 8011d30:	9e03      	ldr	r6, [sp, #12]
 8011d32:	e794      	b.n	8011c5e <_dtoa_r+0x40e>
 8011d34:	9901      	ldr	r1, [sp, #4]
 8011d36:	4b4c      	ldr	r3, [pc, #304]	; (8011e68 <_dtoa_r+0x618>)
 8011d38:	4431      	add	r1, r6
 8011d3a:	910d      	str	r1, [sp, #52]	; 0x34
 8011d3c:	9908      	ldr	r1, [sp, #32]
 8011d3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011d42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011d46:	2900      	cmp	r1, #0
 8011d48:	d043      	beq.n	8011dd2 <_dtoa_r+0x582>
 8011d4a:	494d      	ldr	r1, [pc, #308]	; (8011e80 <_dtoa_r+0x630>)
 8011d4c:	2000      	movs	r0, #0
 8011d4e:	f7ee fd85 	bl	800085c <__aeabi_ddiv>
 8011d52:	4652      	mov	r2, sl
 8011d54:	465b      	mov	r3, fp
 8011d56:	f7ee fa9f 	bl	8000298 <__aeabi_dsub>
 8011d5a:	9d01      	ldr	r5, [sp, #4]
 8011d5c:	4682      	mov	sl, r0
 8011d5e:	468b      	mov	fp, r1
 8011d60:	4649      	mov	r1, r9
 8011d62:	4640      	mov	r0, r8
 8011d64:	f7ee ff00 	bl	8000b68 <__aeabi_d2iz>
 8011d68:	4606      	mov	r6, r0
 8011d6a:	f7ee fbe3 	bl	8000534 <__aeabi_i2d>
 8011d6e:	4602      	mov	r2, r0
 8011d70:	460b      	mov	r3, r1
 8011d72:	4640      	mov	r0, r8
 8011d74:	4649      	mov	r1, r9
 8011d76:	f7ee fa8f 	bl	8000298 <__aeabi_dsub>
 8011d7a:	3630      	adds	r6, #48	; 0x30
 8011d7c:	f805 6b01 	strb.w	r6, [r5], #1
 8011d80:	4652      	mov	r2, sl
 8011d82:	465b      	mov	r3, fp
 8011d84:	4680      	mov	r8, r0
 8011d86:	4689      	mov	r9, r1
 8011d88:	f7ee feb0 	bl	8000aec <__aeabi_dcmplt>
 8011d8c:	2800      	cmp	r0, #0
 8011d8e:	d163      	bne.n	8011e58 <_dtoa_r+0x608>
 8011d90:	4642      	mov	r2, r8
 8011d92:	464b      	mov	r3, r9
 8011d94:	4936      	ldr	r1, [pc, #216]	; (8011e70 <_dtoa_r+0x620>)
 8011d96:	2000      	movs	r0, #0
 8011d98:	f7ee fa7e 	bl	8000298 <__aeabi_dsub>
 8011d9c:	4652      	mov	r2, sl
 8011d9e:	465b      	mov	r3, fp
 8011da0:	f7ee fea4 	bl	8000aec <__aeabi_dcmplt>
 8011da4:	2800      	cmp	r0, #0
 8011da6:	f040 80b5 	bne.w	8011f14 <_dtoa_r+0x6c4>
 8011daa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011dac:	429d      	cmp	r5, r3
 8011dae:	d081      	beq.n	8011cb4 <_dtoa_r+0x464>
 8011db0:	4b30      	ldr	r3, [pc, #192]	; (8011e74 <_dtoa_r+0x624>)
 8011db2:	2200      	movs	r2, #0
 8011db4:	4650      	mov	r0, sl
 8011db6:	4659      	mov	r1, fp
 8011db8:	f7ee fc26 	bl	8000608 <__aeabi_dmul>
 8011dbc:	4b2d      	ldr	r3, [pc, #180]	; (8011e74 <_dtoa_r+0x624>)
 8011dbe:	4682      	mov	sl, r0
 8011dc0:	468b      	mov	fp, r1
 8011dc2:	4640      	mov	r0, r8
 8011dc4:	4649      	mov	r1, r9
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	f7ee fc1e 	bl	8000608 <__aeabi_dmul>
 8011dcc:	4680      	mov	r8, r0
 8011dce:	4689      	mov	r9, r1
 8011dd0:	e7c6      	b.n	8011d60 <_dtoa_r+0x510>
 8011dd2:	4650      	mov	r0, sl
 8011dd4:	4659      	mov	r1, fp
 8011dd6:	f7ee fc17 	bl	8000608 <__aeabi_dmul>
 8011dda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011ddc:	9d01      	ldr	r5, [sp, #4]
 8011dde:	930f      	str	r3, [sp, #60]	; 0x3c
 8011de0:	4682      	mov	sl, r0
 8011de2:	468b      	mov	fp, r1
 8011de4:	4649      	mov	r1, r9
 8011de6:	4640      	mov	r0, r8
 8011de8:	f7ee febe 	bl	8000b68 <__aeabi_d2iz>
 8011dec:	4606      	mov	r6, r0
 8011dee:	f7ee fba1 	bl	8000534 <__aeabi_i2d>
 8011df2:	3630      	adds	r6, #48	; 0x30
 8011df4:	4602      	mov	r2, r0
 8011df6:	460b      	mov	r3, r1
 8011df8:	4640      	mov	r0, r8
 8011dfa:	4649      	mov	r1, r9
 8011dfc:	f7ee fa4c 	bl	8000298 <__aeabi_dsub>
 8011e00:	f805 6b01 	strb.w	r6, [r5], #1
 8011e04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011e06:	429d      	cmp	r5, r3
 8011e08:	4680      	mov	r8, r0
 8011e0a:	4689      	mov	r9, r1
 8011e0c:	f04f 0200 	mov.w	r2, #0
 8011e10:	d124      	bne.n	8011e5c <_dtoa_r+0x60c>
 8011e12:	4b1b      	ldr	r3, [pc, #108]	; (8011e80 <_dtoa_r+0x630>)
 8011e14:	4650      	mov	r0, sl
 8011e16:	4659      	mov	r1, fp
 8011e18:	f7ee fa40 	bl	800029c <__adddf3>
 8011e1c:	4602      	mov	r2, r0
 8011e1e:	460b      	mov	r3, r1
 8011e20:	4640      	mov	r0, r8
 8011e22:	4649      	mov	r1, r9
 8011e24:	f7ee fe80 	bl	8000b28 <__aeabi_dcmpgt>
 8011e28:	2800      	cmp	r0, #0
 8011e2a:	d173      	bne.n	8011f14 <_dtoa_r+0x6c4>
 8011e2c:	4652      	mov	r2, sl
 8011e2e:	465b      	mov	r3, fp
 8011e30:	4913      	ldr	r1, [pc, #76]	; (8011e80 <_dtoa_r+0x630>)
 8011e32:	2000      	movs	r0, #0
 8011e34:	f7ee fa30 	bl	8000298 <__aeabi_dsub>
 8011e38:	4602      	mov	r2, r0
 8011e3a:	460b      	mov	r3, r1
 8011e3c:	4640      	mov	r0, r8
 8011e3e:	4649      	mov	r1, r9
 8011e40:	f7ee fe54 	bl	8000aec <__aeabi_dcmplt>
 8011e44:	2800      	cmp	r0, #0
 8011e46:	f43f af35 	beq.w	8011cb4 <_dtoa_r+0x464>
 8011e4a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011e4c:	1e6b      	subs	r3, r5, #1
 8011e4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011e50:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011e54:	2b30      	cmp	r3, #48	; 0x30
 8011e56:	d0f8      	beq.n	8011e4a <_dtoa_r+0x5fa>
 8011e58:	9700      	str	r7, [sp, #0]
 8011e5a:	e049      	b.n	8011ef0 <_dtoa_r+0x6a0>
 8011e5c:	4b05      	ldr	r3, [pc, #20]	; (8011e74 <_dtoa_r+0x624>)
 8011e5e:	f7ee fbd3 	bl	8000608 <__aeabi_dmul>
 8011e62:	4680      	mov	r8, r0
 8011e64:	4689      	mov	r9, r1
 8011e66:	e7bd      	b.n	8011de4 <_dtoa_r+0x594>
 8011e68:	08014448 	.word	0x08014448
 8011e6c:	08014420 	.word	0x08014420
 8011e70:	3ff00000 	.word	0x3ff00000
 8011e74:	40240000 	.word	0x40240000
 8011e78:	401c0000 	.word	0x401c0000
 8011e7c:	40140000 	.word	0x40140000
 8011e80:	3fe00000 	.word	0x3fe00000
 8011e84:	9d01      	ldr	r5, [sp, #4]
 8011e86:	4656      	mov	r6, sl
 8011e88:	465f      	mov	r7, fp
 8011e8a:	4642      	mov	r2, r8
 8011e8c:	464b      	mov	r3, r9
 8011e8e:	4630      	mov	r0, r6
 8011e90:	4639      	mov	r1, r7
 8011e92:	f7ee fce3 	bl	800085c <__aeabi_ddiv>
 8011e96:	f7ee fe67 	bl	8000b68 <__aeabi_d2iz>
 8011e9a:	4682      	mov	sl, r0
 8011e9c:	f7ee fb4a 	bl	8000534 <__aeabi_i2d>
 8011ea0:	4642      	mov	r2, r8
 8011ea2:	464b      	mov	r3, r9
 8011ea4:	f7ee fbb0 	bl	8000608 <__aeabi_dmul>
 8011ea8:	4602      	mov	r2, r0
 8011eaa:	460b      	mov	r3, r1
 8011eac:	4630      	mov	r0, r6
 8011eae:	4639      	mov	r1, r7
 8011eb0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8011eb4:	f7ee f9f0 	bl	8000298 <__aeabi_dsub>
 8011eb8:	f805 6b01 	strb.w	r6, [r5], #1
 8011ebc:	9e01      	ldr	r6, [sp, #4]
 8011ebe:	9f03      	ldr	r7, [sp, #12]
 8011ec0:	1bae      	subs	r6, r5, r6
 8011ec2:	42b7      	cmp	r7, r6
 8011ec4:	4602      	mov	r2, r0
 8011ec6:	460b      	mov	r3, r1
 8011ec8:	d135      	bne.n	8011f36 <_dtoa_r+0x6e6>
 8011eca:	f7ee f9e7 	bl	800029c <__adddf3>
 8011ece:	4642      	mov	r2, r8
 8011ed0:	464b      	mov	r3, r9
 8011ed2:	4606      	mov	r6, r0
 8011ed4:	460f      	mov	r7, r1
 8011ed6:	f7ee fe27 	bl	8000b28 <__aeabi_dcmpgt>
 8011eda:	b9d0      	cbnz	r0, 8011f12 <_dtoa_r+0x6c2>
 8011edc:	4642      	mov	r2, r8
 8011ede:	464b      	mov	r3, r9
 8011ee0:	4630      	mov	r0, r6
 8011ee2:	4639      	mov	r1, r7
 8011ee4:	f7ee fdf8 	bl	8000ad8 <__aeabi_dcmpeq>
 8011ee8:	b110      	cbz	r0, 8011ef0 <_dtoa_r+0x6a0>
 8011eea:	f01a 0f01 	tst.w	sl, #1
 8011eee:	d110      	bne.n	8011f12 <_dtoa_r+0x6c2>
 8011ef0:	4620      	mov	r0, r4
 8011ef2:	ee18 1a10 	vmov	r1, s16
 8011ef6:	f000 fd09 	bl	801290c <_Bfree>
 8011efa:	2300      	movs	r3, #0
 8011efc:	9800      	ldr	r0, [sp, #0]
 8011efe:	702b      	strb	r3, [r5, #0]
 8011f00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011f02:	3001      	adds	r0, #1
 8011f04:	6018      	str	r0, [r3, #0]
 8011f06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	f43f acf1 	beq.w	80118f0 <_dtoa_r+0xa0>
 8011f0e:	601d      	str	r5, [r3, #0]
 8011f10:	e4ee      	b.n	80118f0 <_dtoa_r+0xa0>
 8011f12:	9f00      	ldr	r7, [sp, #0]
 8011f14:	462b      	mov	r3, r5
 8011f16:	461d      	mov	r5, r3
 8011f18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011f1c:	2a39      	cmp	r2, #57	; 0x39
 8011f1e:	d106      	bne.n	8011f2e <_dtoa_r+0x6de>
 8011f20:	9a01      	ldr	r2, [sp, #4]
 8011f22:	429a      	cmp	r2, r3
 8011f24:	d1f7      	bne.n	8011f16 <_dtoa_r+0x6c6>
 8011f26:	9901      	ldr	r1, [sp, #4]
 8011f28:	2230      	movs	r2, #48	; 0x30
 8011f2a:	3701      	adds	r7, #1
 8011f2c:	700a      	strb	r2, [r1, #0]
 8011f2e:	781a      	ldrb	r2, [r3, #0]
 8011f30:	3201      	adds	r2, #1
 8011f32:	701a      	strb	r2, [r3, #0]
 8011f34:	e790      	b.n	8011e58 <_dtoa_r+0x608>
 8011f36:	4ba6      	ldr	r3, [pc, #664]	; (80121d0 <_dtoa_r+0x980>)
 8011f38:	2200      	movs	r2, #0
 8011f3a:	f7ee fb65 	bl	8000608 <__aeabi_dmul>
 8011f3e:	2200      	movs	r2, #0
 8011f40:	2300      	movs	r3, #0
 8011f42:	4606      	mov	r6, r0
 8011f44:	460f      	mov	r7, r1
 8011f46:	f7ee fdc7 	bl	8000ad8 <__aeabi_dcmpeq>
 8011f4a:	2800      	cmp	r0, #0
 8011f4c:	d09d      	beq.n	8011e8a <_dtoa_r+0x63a>
 8011f4e:	e7cf      	b.n	8011ef0 <_dtoa_r+0x6a0>
 8011f50:	9a08      	ldr	r2, [sp, #32]
 8011f52:	2a00      	cmp	r2, #0
 8011f54:	f000 80d7 	beq.w	8012106 <_dtoa_r+0x8b6>
 8011f58:	9a06      	ldr	r2, [sp, #24]
 8011f5a:	2a01      	cmp	r2, #1
 8011f5c:	f300 80ba 	bgt.w	80120d4 <_dtoa_r+0x884>
 8011f60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011f62:	2a00      	cmp	r2, #0
 8011f64:	f000 80b2 	beq.w	80120cc <_dtoa_r+0x87c>
 8011f68:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011f6c:	9e07      	ldr	r6, [sp, #28]
 8011f6e:	9d04      	ldr	r5, [sp, #16]
 8011f70:	9a04      	ldr	r2, [sp, #16]
 8011f72:	441a      	add	r2, r3
 8011f74:	9204      	str	r2, [sp, #16]
 8011f76:	9a05      	ldr	r2, [sp, #20]
 8011f78:	2101      	movs	r1, #1
 8011f7a:	441a      	add	r2, r3
 8011f7c:	4620      	mov	r0, r4
 8011f7e:	9205      	str	r2, [sp, #20]
 8011f80:	f000 fd7c 	bl	8012a7c <__i2b>
 8011f84:	4607      	mov	r7, r0
 8011f86:	2d00      	cmp	r5, #0
 8011f88:	dd0c      	ble.n	8011fa4 <_dtoa_r+0x754>
 8011f8a:	9b05      	ldr	r3, [sp, #20]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	dd09      	ble.n	8011fa4 <_dtoa_r+0x754>
 8011f90:	42ab      	cmp	r3, r5
 8011f92:	9a04      	ldr	r2, [sp, #16]
 8011f94:	bfa8      	it	ge
 8011f96:	462b      	movge	r3, r5
 8011f98:	1ad2      	subs	r2, r2, r3
 8011f9a:	9204      	str	r2, [sp, #16]
 8011f9c:	9a05      	ldr	r2, [sp, #20]
 8011f9e:	1aed      	subs	r5, r5, r3
 8011fa0:	1ad3      	subs	r3, r2, r3
 8011fa2:	9305      	str	r3, [sp, #20]
 8011fa4:	9b07      	ldr	r3, [sp, #28]
 8011fa6:	b31b      	cbz	r3, 8011ff0 <_dtoa_r+0x7a0>
 8011fa8:	9b08      	ldr	r3, [sp, #32]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	f000 80af 	beq.w	801210e <_dtoa_r+0x8be>
 8011fb0:	2e00      	cmp	r6, #0
 8011fb2:	dd13      	ble.n	8011fdc <_dtoa_r+0x78c>
 8011fb4:	4639      	mov	r1, r7
 8011fb6:	4632      	mov	r2, r6
 8011fb8:	4620      	mov	r0, r4
 8011fba:	f000 fe1f 	bl	8012bfc <__pow5mult>
 8011fbe:	ee18 2a10 	vmov	r2, s16
 8011fc2:	4601      	mov	r1, r0
 8011fc4:	4607      	mov	r7, r0
 8011fc6:	4620      	mov	r0, r4
 8011fc8:	f000 fd6e 	bl	8012aa8 <__multiply>
 8011fcc:	ee18 1a10 	vmov	r1, s16
 8011fd0:	4680      	mov	r8, r0
 8011fd2:	4620      	mov	r0, r4
 8011fd4:	f000 fc9a 	bl	801290c <_Bfree>
 8011fd8:	ee08 8a10 	vmov	s16, r8
 8011fdc:	9b07      	ldr	r3, [sp, #28]
 8011fde:	1b9a      	subs	r2, r3, r6
 8011fe0:	d006      	beq.n	8011ff0 <_dtoa_r+0x7a0>
 8011fe2:	ee18 1a10 	vmov	r1, s16
 8011fe6:	4620      	mov	r0, r4
 8011fe8:	f000 fe08 	bl	8012bfc <__pow5mult>
 8011fec:	ee08 0a10 	vmov	s16, r0
 8011ff0:	2101      	movs	r1, #1
 8011ff2:	4620      	mov	r0, r4
 8011ff4:	f000 fd42 	bl	8012a7c <__i2b>
 8011ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	4606      	mov	r6, r0
 8011ffe:	f340 8088 	ble.w	8012112 <_dtoa_r+0x8c2>
 8012002:	461a      	mov	r2, r3
 8012004:	4601      	mov	r1, r0
 8012006:	4620      	mov	r0, r4
 8012008:	f000 fdf8 	bl	8012bfc <__pow5mult>
 801200c:	9b06      	ldr	r3, [sp, #24]
 801200e:	2b01      	cmp	r3, #1
 8012010:	4606      	mov	r6, r0
 8012012:	f340 8081 	ble.w	8012118 <_dtoa_r+0x8c8>
 8012016:	f04f 0800 	mov.w	r8, #0
 801201a:	6933      	ldr	r3, [r6, #16]
 801201c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012020:	6918      	ldr	r0, [r3, #16]
 8012022:	f000 fcdb 	bl	80129dc <__hi0bits>
 8012026:	f1c0 0020 	rsb	r0, r0, #32
 801202a:	9b05      	ldr	r3, [sp, #20]
 801202c:	4418      	add	r0, r3
 801202e:	f010 001f 	ands.w	r0, r0, #31
 8012032:	f000 8092 	beq.w	801215a <_dtoa_r+0x90a>
 8012036:	f1c0 0320 	rsb	r3, r0, #32
 801203a:	2b04      	cmp	r3, #4
 801203c:	f340 808a 	ble.w	8012154 <_dtoa_r+0x904>
 8012040:	f1c0 001c 	rsb	r0, r0, #28
 8012044:	9b04      	ldr	r3, [sp, #16]
 8012046:	4403      	add	r3, r0
 8012048:	9304      	str	r3, [sp, #16]
 801204a:	9b05      	ldr	r3, [sp, #20]
 801204c:	4403      	add	r3, r0
 801204e:	4405      	add	r5, r0
 8012050:	9305      	str	r3, [sp, #20]
 8012052:	9b04      	ldr	r3, [sp, #16]
 8012054:	2b00      	cmp	r3, #0
 8012056:	dd07      	ble.n	8012068 <_dtoa_r+0x818>
 8012058:	ee18 1a10 	vmov	r1, s16
 801205c:	461a      	mov	r2, r3
 801205e:	4620      	mov	r0, r4
 8012060:	f000 fe26 	bl	8012cb0 <__lshift>
 8012064:	ee08 0a10 	vmov	s16, r0
 8012068:	9b05      	ldr	r3, [sp, #20]
 801206a:	2b00      	cmp	r3, #0
 801206c:	dd05      	ble.n	801207a <_dtoa_r+0x82a>
 801206e:	4631      	mov	r1, r6
 8012070:	461a      	mov	r2, r3
 8012072:	4620      	mov	r0, r4
 8012074:	f000 fe1c 	bl	8012cb0 <__lshift>
 8012078:	4606      	mov	r6, r0
 801207a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801207c:	2b00      	cmp	r3, #0
 801207e:	d06e      	beq.n	801215e <_dtoa_r+0x90e>
 8012080:	ee18 0a10 	vmov	r0, s16
 8012084:	4631      	mov	r1, r6
 8012086:	f000 fe83 	bl	8012d90 <__mcmp>
 801208a:	2800      	cmp	r0, #0
 801208c:	da67      	bge.n	801215e <_dtoa_r+0x90e>
 801208e:	9b00      	ldr	r3, [sp, #0]
 8012090:	3b01      	subs	r3, #1
 8012092:	ee18 1a10 	vmov	r1, s16
 8012096:	9300      	str	r3, [sp, #0]
 8012098:	220a      	movs	r2, #10
 801209a:	2300      	movs	r3, #0
 801209c:	4620      	mov	r0, r4
 801209e:	f000 fc57 	bl	8012950 <__multadd>
 80120a2:	9b08      	ldr	r3, [sp, #32]
 80120a4:	ee08 0a10 	vmov	s16, r0
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	f000 81b1 	beq.w	8012410 <_dtoa_r+0xbc0>
 80120ae:	2300      	movs	r3, #0
 80120b0:	4639      	mov	r1, r7
 80120b2:	220a      	movs	r2, #10
 80120b4:	4620      	mov	r0, r4
 80120b6:	f000 fc4b 	bl	8012950 <__multadd>
 80120ba:	9b02      	ldr	r3, [sp, #8]
 80120bc:	2b00      	cmp	r3, #0
 80120be:	4607      	mov	r7, r0
 80120c0:	f300 808e 	bgt.w	80121e0 <_dtoa_r+0x990>
 80120c4:	9b06      	ldr	r3, [sp, #24]
 80120c6:	2b02      	cmp	r3, #2
 80120c8:	dc51      	bgt.n	801216e <_dtoa_r+0x91e>
 80120ca:	e089      	b.n	80121e0 <_dtoa_r+0x990>
 80120cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80120ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80120d2:	e74b      	b.n	8011f6c <_dtoa_r+0x71c>
 80120d4:	9b03      	ldr	r3, [sp, #12]
 80120d6:	1e5e      	subs	r6, r3, #1
 80120d8:	9b07      	ldr	r3, [sp, #28]
 80120da:	42b3      	cmp	r3, r6
 80120dc:	bfbf      	itttt	lt
 80120de:	9b07      	ldrlt	r3, [sp, #28]
 80120e0:	9607      	strlt	r6, [sp, #28]
 80120e2:	1af2      	sublt	r2, r6, r3
 80120e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80120e6:	bfb6      	itet	lt
 80120e8:	189b      	addlt	r3, r3, r2
 80120ea:	1b9e      	subge	r6, r3, r6
 80120ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 80120ee:	9b03      	ldr	r3, [sp, #12]
 80120f0:	bfb8      	it	lt
 80120f2:	2600      	movlt	r6, #0
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	bfb7      	itett	lt
 80120f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80120fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8012100:	1a9d      	sublt	r5, r3, r2
 8012102:	2300      	movlt	r3, #0
 8012104:	e734      	b.n	8011f70 <_dtoa_r+0x720>
 8012106:	9e07      	ldr	r6, [sp, #28]
 8012108:	9d04      	ldr	r5, [sp, #16]
 801210a:	9f08      	ldr	r7, [sp, #32]
 801210c:	e73b      	b.n	8011f86 <_dtoa_r+0x736>
 801210e:	9a07      	ldr	r2, [sp, #28]
 8012110:	e767      	b.n	8011fe2 <_dtoa_r+0x792>
 8012112:	9b06      	ldr	r3, [sp, #24]
 8012114:	2b01      	cmp	r3, #1
 8012116:	dc18      	bgt.n	801214a <_dtoa_r+0x8fa>
 8012118:	f1ba 0f00 	cmp.w	sl, #0
 801211c:	d115      	bne.n	801214a <_dtoa_r+0x8fa>
 801211e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012122:	b993      	cbnz	r3, 801214a <_dtoa_r+0x8fa>
 8012124:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012128:	0d1b      	lsrs	r3, r3, #20
 801212a:	051b      	lsls	r3, r3, #20
 801212c:	b183      	cbz	r3, 8012150 <_dtoa_r+0x900>
 801212e:	9b04      	ldr	r3, [sp, #16]
 8012130:	3301      	adds	r3, #1
 8012132:	9304      	str	r3, [sp, #16]
 8012134:	9b05      	ldr	r3, [sp, #20]
 8012136:	3301      	adds	r3, #1
 8012138:	9305      	str	r3, [sp, #20]
 801213a:	f04f 0801 	mov.w	r8, #1
 801213e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012140:	2b00      	cmp	r3, #0
 8012142:	f47f af6a 	bne.w	801201a <_dtoa_r+0x7ca>
 8012146:	2001      	movs	r0, #1
 8012148:	e76f      	b.n	801202a <_dtoa_r+0x7da>
 801214a:	f04f 0800 	mov.w	r8, #0
 801214e:	e7f6      	b.n	801213e <_dtoa_r+0x8ee>
 8012150:	4698      	mov	r8, r3
 8012152:	e7f4      	b.n	801213e <_dtoa_r+0x8ee>
 8012154:	f43f af7d 	beq.w	8012052 <_dtoa_r+0x802>
 8012158:	4618      	mov	r0, r3
 801215a:	301c      	adds	r0, #28
 801215c:	e772      	b.n	8012044 <_dtoa_r+0x7f4>
 801215e:	9b03      	ldr	r3, [sp, #12]
 8012160:	2b00      	cmp	r3, #0
 8012162:	dc37      	bgt.n	80121d4 <_dtoa_r+0x984>
 8012164:	9b06      	ldr	r3, [sp, #24]
 8012166:	2b02      	cmp	r3, #2
 8012168:	dd34      	ble.n	80121d4 <_dtoa_r+0x984>
 801216a:	9b03      	ldr	r3, [sp, #12]
 801216c:	9302      	str	r3, [sp, #8]
 801216e:	9b02      	ldr	r3, [sp, #8]
 8012170:	b96b      	cbnz	r3, 801218e <_dtoa_r+0x93e>
 8012172:	4631      	mov	r1, r6
 8012174:	2205      	movs	r2, #5
 8012176:	4620      	mov	r0, r4
 8012178:	f000 fbea 	bl	8012950 <__multadd>
 801217c:	4601      	mov	r1, r0
 801217e:	4606      	mov	r6, r0
 8012180:	ee18 0a10 	vmov	r0, s16
 8012184:	f000 fe04 	bl	8012d90 <__mcmp>
 8012188:	2800      	cmp	r0, #0
 801218a:	f73f adbb 	bgt.w	8011d04 <_dtoa_r+0x4b4>
 801218e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012190:	9d01      	ldr	r5, [sp, #4]
 8012192:	43db      	mvns	r3, r3
 8012194:	9300      	str	r3, [sp, #0]
 8012196:	f04f 0800 	mov.w	r8, #0
 801219a:	4631      	mov	r1, r6
 801219c:	4620      	mov	r0, r4
 801219e:	f000 fbb5 	bl	801290c <_Bfree>
 80121a2:	2f00      	cmp	r7, #0
 80121a4:	f43f aea4 	beq.w	8011ef0 <_dtoa_r+0x6a0>
 80121a8:	f1b8 0f00 	cmp.w	r8, #0
 80121ac:	d005      	beq.n	80121ba <_dtoa_r+0x96a>
 80121ae:	45b8      	cmp	r8, r7
 80121b0:	d003      	beq.n	80121ba <_dtoa_r+0x96a>
 80121b2:	4641      	mov	r1, r8
 80121b4:	4620      	mov	r0, r4
 80121b6:	f000 fba9 	bl	801290c <_Bfree>
 80121ba:	4639      	mov	r1, r7
 80121bc:	4620      	mov	r0, r4
 80121be:	f000 fba5 	bl	801290c <_Bfree>
 80121c2:	e695      	b.n	8011ef0 <_dtoa_r+0x6a0>
 80121c4:	2600      	movs	r6, #0
 80121c6:	4637      	mov	r7, r6
 80121c8:	e7e1      	b.n	801218e <_dtoa_r+0x93e>
 80121ca:	9700      	str	r7, [sp, #0]
 80121cc:	4637      	mov	r7, r6
 80121ce:	e599      	b.n	8011d04 <_dtoa_r+0x4b4>
 80121d0:	40240000 	.word	0x40240000
 80121d4:	9b08      	ldr	r3, [sp, #32]
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	f000 80ca 	beq.w	8012370 <_dtoa_r+0xb20>
 80121dc:	9b03      	ldr	r3, [sp, #12]
 80121de:	9302      	str	r3, [sp, #8]
 80121e0:	2d00      	cmp	r5, #0
 80121e2:	dd05      	ble.n	80121f0 <_dtoa_r+0x9a0>
 80121e4:	4639      	mov	r1, r7
 80121e6:	462a      	mov	r2, r5
 80121e8:	4620      	mov	r0, r4
 80121ea:	f000 fd61 	bl	8012cb0 <__lshift>
 80121ee:	4607      	mov	r7, r0
 80121f0:	f1b8 0f00 	cmp.w	r8, #0
 80121f4:	d05b      	beq.n	80122ae <_dtoa_r+0xa5e>
 80121f6:	6879      	ldr	r1, [r7, #4]
 80121f8:	4620      	mov	r0, r4
 80121fa:	f000 fb47 	bl	801288c <_Balloc>
 80121fe:	4605      	mov	r5, r0
 8012200:	b928      	cbnz	r0, 801220e <_dtoa_r+0x9be>
 8012202:	4b87      	ldr	r3, [pc, #540]	; (8012420 <_dtoa_r+0xbd0>)
 8012204:	4602      	mov	r2, r0
 8012206:	f240 21ea 	movw	r1, #746	; 0x2ea
 801220a:	f7ff bb3b 	b.w	8011884 <_dtoa_r+0x34>
 801220e:	693a      	ldr	r2, [r7, #16]
 8012210:	3202      	adds	r2, #2
 8012212:	0092      	lsls	r2, r2, #2
 8012214:	f107 010c 	add.w	r1, r7, #12
 8012218:	300c      	adds	r0, #12
 801221a:	f7fe fbcf 	bl	80109bc <memcpy>
 801221e:	2201      	movs	r2, #1
 8012220:	4629      	mov	r1, r5
 8012222:	4620      	mov	r0, r4
 8012224:	f000 fd44 	bl	8012cb0 <__lshift>
 8012228:	9b01      	ldr	r3, [sp, #4]
 801222a:	f103 0901 	add.w	r9, r3, #1
 801222e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8012232:	4413      	add	r3, r2
 8012234:	9305      	str	r3, [sp, #20]
 8012236:	f00a 0301 	and.w	r3, sl, #1
 801223a:	46b8      	mov	r8, r7
 801223c:	9304      	str	r3, [sp, #16]
 801223e:	4607      	mov	r7, r0
 8012240:	4631      	mov	r1, r6
 8012242:	ee18 0a10 	vmov	r0, s16
 8012246:	f7ff fa77 	bl	8011738 <quorem>
 801224a:	4641      	mov	r1, r8
 801224c:	9002      	str	r0, [sp, #8]
 801224e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012252:	ee18 0a10 	vmov	r0, s16
 8012256:	f000 fd9b 	bl	8012d90 <__mcmp>
 801225a:	463a      	mov	r2, r7
 801225c:	9003      	str	r0, [sp, #12]
 801225e:	4631      	mov	r1, r6
 8012260:	4620      	mov	r0, r4
 8012262:	f000 fdb1 	bl	8012dc8 <__mdiff>
 8012266:	68c2      	ldr	r2, [r0, #12]
 8012268:	f109 3bff 	add.w	fp, r9, #4294967295
 801226c:	4605      	mov	r5, r0
 801226e:	bb02      	cbnz	r2, 80122b2 <_dtoa_r+0xa62>
 8012270:	4601      	mov	r1, r0
 8012272:	ee18 0a10 	vmov	r0, s16
 8012276:	f000 fd8b 	bl	8012d90 <__mcmp>
 801227a:	4602      	mov	r2, r0
 801227c:	4629      	mov	r1, r5
 801227e:	4620      	mov	r0, r4
 8012280:	9207      	str	r2, [sp, #28]
 8012282:	f000 fb43 	bl	801290c <_Bfree>
 8012286:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801228a:	ea43 0102 	orr.w	r1, r3, r2
 801228e:	9b04      	ldr	r3, [sp, #16]
 8012290:	430b      	orrs	r3, r1
 8012292:	464d      	mov	r5, r9
 8012294:	d10f      	bne.n	80122b6 <_dtoa_r+0xa66>
 8012296:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801229a:	d02a      	beq.n	80122f2 <_dtoa_r+0xaa2>
 801229c:	9b03      	ldr	r3, [sp, #12]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	dd02      	ble.n	80122a8 <_dtoa_r+0xa58>
 80122a2:	9b02      	ldr	r3, [sp, #8]
 80122a4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80122a8:	f88b a000 	strb.w	sl, [fp]
 80122ac:	e775      	b.n	801219a <_dtoa_r+0x94a>
 80122ae:	4638      	mov	r0, r7
 80122b0:	e7ba      	b.n	8012228 <_dtoa_r+0x9d8>
 80122b2:	2201      	movs	r2, #1
 80122b4:	e7e2      	b.n	801227c <_dtoa_r+0xa2c>
 80122b6:	9b03      	ldr	r3, [sp, #12]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	db04      	blt.n	80122c6 <_dtoa_r+0xa76>
 80122bc:	9906      	ldr	r1, [sp, #24]
 80122be:	430b      	orrs	r3, r1
 80122c0:	9904      	ldr	r1, [sp, #16]
 80122c2:	430b      	orrs	r3, r1
 80122c4:	d122      	bne.n	801230c <_dtoa_r+0xabc>
 80122c6:	2a00      	cmp	r2, #0
 80122c8:	ddee      	ble.n	80122a8 <_dtoa_r+0xa58>
 80122ca:	ee18 1a10 	vmov	r1, s16
 80122ce:	2201      	movs	r2, #1
 80122d0:	4620      	mov	r0, r4
 80122d2:	f000 fced 	bl	8012cb0 <__lshift>
 80122d6:	4631      	mov	r1, r6
 80122d8:	ee08 0a10 	vmov	s16, r0
 80122dc:	f000 fd58 	bl	8012d90 <__mcmp>
 80122e0:	2800      	cmp	r0, #0
 80122e2:	dc03      	bgt.n	80122ec <_dtoa_r+0xa9c>
 80122e4:	d1e0      	bne.n	80122a8 <_dtoa_r+0xa58>
 80122e6:	f01a 0f01 	tst.w	sl, #1
 80122ea:	d0dd      	beq.n	80122a8 <_dtoa_r+0xa58>
 80122ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80122f0:	d1d7      	bne.n	80122a2 <_dtoa_r+0xa52>
 80122f2:	2339      	movs	r3, #57	; 0x39
 80122f4:	f88b 3000 	strb.w	r3, [fp]
 80122f8:	462b      	mov	r3, r5
 80122fa:	461d      	mov	r5, r3
 80122fc:	3b01      	subs	r3, #1
 80122fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012302:	2a39      	cmp	r2, #57	; 0x39
 8012304:	d071      	beq.n	80123ea <_dtoa_r+0xb9a>
 8012306:	3201      	adds	r2, #1
 8012308:	701a      	strb	r2, [r3, #0]
 801230a:	e746      	b.n	801219a <_dtoa_r+0x94a>
 801230c:	2a00      	cmp	r2, #0
 801230e:	dd07      	ble.n	8012320 <_dtoa_r+0xad0>
 8012310:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012314:	d0ed      	beq.n	80122f2 <_dtoa_r+0xaa2>
 8012316:	f10a 0301 	add.w	r3, sl, #1
 801231a:	f88b 3000 	strb.w	r3, [fp]
 801231e:	e73c      	b.n	801219a <_dtoa_r+0x94a>
 8012320:	9b05      	ldr	r3, [sp, #20]
 8012322:	f809 ac01 	strb.w	sl, [r9, #-1]
 8012326:	4599      	cmp	r9, r3
 8012328:	d047      	beq.n	80123ba <_dtoa_r+0xb6a>
 801232a:	ee18 1a10 	vmov	r1, s16
 801232e:	2300      	movs	r3, #0
 8012330:	220a      	movs	r2, #10
 8012332:	4620      	mov	r0, r4
 8012334:	f000 fb0c 	bl	8012950 <__multadd>
 8012338:	45b8      	cmp	r8, r7
 801233a:	ee08 0a10 	vmov	s16, r0
 801233e:	f04f 0300 	mov.w	r3, #0
 8012342:	f04f 020a 	mov.w	r2, #10
 8012346:	4641      	mov	r1, r8
 8012348:	4620      	mov	r0, r4
 801234a:	d106      	bne.n	801235a <_dtoa_r+0xb0a>
 801234c:	f000 fb00 	bl	8012950 <__multadd>
 8012350:	4680      	mov	r8, r0
 8012352:	4607      	mov	r7, r0
 8012354:	f109 0901 	add.w	r9, r9, #1
 8012358:	e772      	b.n	8012240 <_dtoa_r+0x9f0>
 801235a:	f000 faf9 	bl	8012950 <__multadd>
 801235e:	4639      	mov	r1, r7
 8012360:	4680      	mov	r8, r0
 8012362:	2300      	movs	r3, #0
 8012364:	220a      	movs	r2, #10
 8012366:	4620      	mov	r0, r4
 8012368:	f000 faf2 	bl	8012950 <__multadd>
 801236c:	4607      	mov	r7, r0
 801236e:	e7f1      	b.n	8012354 <_dtoa_r+0xb04>
 8012370:	9b03      	ldr	r3, [sp, #12]
 8012372:	9302      	str	r3, [sp, #8]
 8012374:	9d01      	ldr	r5, [sp, #4]
 8012376:	ee18 0a10 	vmov	r0, s16
 801237a:	4631      	mov	r1, r6
 801237c:	f7ff f9dc 	bl	8011738 <quorem>
 8012380:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012384:	9b01      	ldr	r3, [sp, #4]
 8012386:	f805 ab01 	strb.w	sl, [r5], #1
 801238a:	1aea      	subs	r2, r5, r3
 801238c:	9b02      	ldr	r3, [sp, #8]
 801238e:	4293      	cmp	r3, r2
 8012390:	dd09      	ble.n	80123a6 <_dtoa_r+0xb56>
 8012392:	ee18 1a10 	vmov	r1, s16
 8012396:	2300      	movs	r3, #0
 8012398:	220a      	movs	r2, #10
 801239a:	4620      	mov	r0, r4
 801239c:	f000 fad8 	bl	8012950 <__multadd>
 80123a0:	ee08 0a10 	vmov	s16, r0
 80123a4:	e7e7      	b.n	8012376 <_dtoa_r+0xb26>
 80123a6:	9b02      	ldr	r3, [sp, #8]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	bfc8      	it	gt
 80123ac:	461d      	movgt	r5, r3
 80123ae:	9b01      	ldr	r3, [sp, #4]
 80123b0:	bfd8      	it	le
 80123b2:	2501      	movle	r5, #1
 80123b4:	441d      	add	r5, r3
 80123b6:	f04f 0800 	mov.w	r8, #0
 80123ba:	ee18 1a10 	vmov	r1, s16
 80123be:	2201      	movs	r2, #1
 80123c0:	4620      	mov	r0, r4
 80123c2:	f000 fc75 	bl	8012cb0 <__lshift>
 80123c6:	4631      	mov	r1, r6
 80123c8:	ee08 0a10 	vmov	s16, r0
 80123cc:	f000 fce0 	bl	8012d90 <__mcmp>
 80123d0:	2800      	cmp	r0, #0
 80123d2:	dc91      	bgt.n	80122f8 <_dtoa_r+0xaa8>
 80123d4:	d102      	bne.n	80123dc <_dtoa_r+0xb8c>
 80123d6:	f01a 0f01 	tst.w	sl, #1
 80123da:	d18d      	bne.n	80122f8 <_dtoa_r+0xaa8>
 80123dc:	462b      	mov	r3, r5
 80123de:	461d      	mov	r5, r3
 80123e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80123e4:	2a30      	cmp	r2, #48	; 0x30
 80123e6:	d0fa      	beq.n	80123de <_dtoa_r+0xb8e>
 80123e8:	e6d7      	b.n	801219a <_dtoa_r+0x94a>
 80123ea:	9a01      	ldr	r2, [sp, #4]
 80123ec:	429a      	cmp	r2, r3
 80123ee:	d184      	bne.n	80122fa <_dtoa_r+0xaaa>
 80123f0:	9b00      	ldr	r3, [sp, #0]
 80123f2:	3301      	adds	r3, #1
 80123f4:	9300      	str	r3, [sp, #0]
 80123f6:	2331      	movs	r3, #49	; 0x31
 80123f8:	7013      	strb	r3, [r2, #0]
 80123fa:	e6ce      	b.n	801219a <_dtoa_r+0x94a>
 80123fc:	4b09      	ldr	r3, [pc, #36]	; (8012424 <_dtoa_r+0xbd4>)
 80123fe:	f7ff ba95 	b.w	801192c <_dtoa_r+0xdc>
 8012402:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012404:	2b00      	cmp	r3, #0
 8012406:	f47f aa6e 	bne.w	80118e6 <_dtoa_r+0x96>
 801240a:	4b07      	ldr	r3, [pc, #28]	; (8012428 <_dtoa_r+0xbd8>)
 801240c:	f7ff ba8e 	b.w	801192c <_dtoa_r+0xdc>
 8012410:	9b02      	ldr	r3, [sp, #8]
 8012412:	2b00      	cmp	r3, #0
 8012414:	dcae      	bgt.n	8012374 <_dtoa_r+0xb24>
 8012416:	9b06      	ldr	r3, [sp, #24]
 8012418:	2b02      	cmp	r3, #2
 801241a:	f73f aea8 	bgt.w	801216e <_dtoa_r+0x91e>
 801241e:	e7a9      	b.n	8012374 <_dtoa_r+0xb24>
 8012420:	0801434f 	.word	0x0801434f
 8012424:	080142ac 	.word	0x080142ac
 8012428:	080142d0 	.word	0x080142d0

0801242c <__sflush_r>:
 801242c:	898a      	ldrh	r2, [r1, #12]
 801242e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012432:	4605      	mov	r5, r0
 8012434:	0710      	lsls	r0, r2, #28
 8012436:	460c      	mov	r4, r1
 8012438:	d458      	bmi.n	80124ec <__sflush_r+0xc0>
 801243a:	684b      	ldr	r3, [r1, #4]
 801243c:	2b00      	cmp	r3, #0
 801243e:	dc05      	bgt.n	801244c <__sflush_r+0x20>
 8012440:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012442:	2b00      	cmp	r3, #0
 8012444:	dc02      	bgt.n	801244c <__sflush_r+0x20>
 8012446:	2000      	movs	r0, #0
 8012448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801244c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801244e:	2e00      	cmp	r6, #0
 8012450:	d0f9      	beq.n	8012446 <__sflush_r+0x1a>
 8012452:	2300      	movs	r3, #0
 8012454:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012458:	682f      	ldr	r7, [r5, #0]
 801245a:	602b      	str	r3, [r5, #0]
 801245c:	d032      	beq.n	80124c4 <__sflush_r+0x98>
 801245e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012460:	89a3      	ldrh	r3, [r4, #12]
 8012462:	075a      	lsls	r2, r3, #29
 8012464:	d505      	bpl.n	8012472 <__sflush_r+0x46>
 8012466:	6863      	ldr	r3, [r4, #4]
 8012468:	1ac0      	subs	r0, r0, r3
 801246a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801246c:	b10b      	cbz	r3, 8012472 <__sflush_r+0x46>
 801246e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012470:	1ac0      	subs	r0, r0, r3
 8012472:	2300      	movs	r3, #0
 8012474:	4602      	mov	r2, r0
 8012476:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012478:	6a21      	ldr	r1, [r4, #32]
 801247a:	4628      	mov	r0, r5
 801247c:	47b0      	blx	r6
 801247e:	1c43      	adds	r3, r0, #1
 8012480:	89a3      	ldrh	r3, [r4, #12]
 8012482:	d106      	bne.n	8012492 <__sflush_r+0x66>
 8012484:	6829      	ldr	r1, [r5, #0]
 8012486:	291d      	cmp	r1, #29
 8012488:	d82c      	bhi.n	80124e4 <__sflush_r+0xb8>
 801248a:	4a2a      	ldr	r2, [pc, #168]	; (8012534 <__sflush_r+0x108>)
 801248c:	40ca      	lsrs	r2, r1
 801248e:	07d6      	lsls	r6, r2, #31
 8012490:	d528      	bpl.n	80124e4 <__sflush_r+0xb8>
 8012492:	2200      	movs	r2, #0
 8012494:	6062      	str	r2, [r4, #4]
 8012496:	04d9      	lsls	r1, r3, #19
 8012498:	6922      	ldr	r2, [r4, #16]
 801249a:	6022      	str	r2, [r4, #0]
 801249c:	d504      	bpl.n	80124a8 <__sflush_r+0x7c>
 801249e:	1c42      	adds	r2, r0, #1
 80124a0:	d101      	bne.n	80124a6 <__sflush_r+0x7a>
 80124a2:	682b      	ldr	r3, [r5, #0]
 80124a4:	b903      	cbnz	r3, 80124a8 <__sflush_r+0x7c>
 80124a6:	6560      	str	r0, [r4, #84]	; 0x54
 80124a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80124aa:	602f      	str	r7, [r5, #0]
 80124ac:	2900      	cmp	r1, #0
 80124ae:	d0ca      	beq.n	8012446 <__sflush_r+0x1a>
 80124b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80124b4:	4299      	cmp	r1, r3
 80124b6:	d002      	beq.n	80124be <__sflush_r+0x92>
 80124b8:	4628      	mov	r0, r5
 80124ba:	f7fe fa95 	bl	80109e8 <_free_r>
 80124be:	2000      	movs	r0, #0
 80124c0:	6360      	str	r0, [r4, #52]	; 0x34
 80124c2:	e7c1      	b.n	8012448 <__sflush_r+0x1c>
 80124c4:	6a21      	ldr	r1, [r4, #32]
 80124c6:	2301      	movs	r3, #1
 80124c8:	4628      	mov	r0, r5
 80124ca:	47b0      	blx	r6
 80124cc:	1c41      	adds	r1, r0, #1
 80124ce:	d1c7      	bne.n	8012460 <__sflush_r+0x34>
 80124d0:	682b      	ldr	r3, [r5, #0]
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d0c4      	beq.n	8012460 <__sflush_r+0x34>
 80124d6:	2b1d      	cmp	r3, #29
 80124d8:	d001      	beq.n	80124de <__sflush_r+0xb2>
 80124da:	2b16      	cmp	r3, #22
 80124dc:	d101      	bne.n	80124e2 <__sflush_r+0xb6>
 80124de:	602f      	str	r7, [r5, #0]
 80124e0:	e7b1      	b.n	8012446 <__sflush_r+0x1a>
 80124e2:	89a3      	ldrh	r3, [r4, #12]
 80124e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80124e8:	81a3      	strh	r3, [r4, #12]
 80124ea:	e7ad      	b.n	8012448 <__sflush_r+0x1c>
 80124ec:	690f      	ldr	r7, [r1, #16]
 80124ee:	2f00      	cmp	r7, #0
 80124f0:	d0a9      	beq.n	8012446 <__sflush_r+0x1a>
 80124f2:	0793      	lsls	r3, r2, #30
 80124f4:	680e      	ldr	r6, [r1, #0]
 80124f6:	bf08      	it	eq
 80124f8:	694b      	ldreq	r3, [r1, #20]
 80124fa:	600f      	str	r7, [r1, #0]
 80124fc:	bf18      	it	ne
 80124fe:	2300      	movne	r3, #0
 8012500:	eba6 0807 	sub.w	r8, r6, r7
 8012504:	608b      	str	r3, [r1, #8]
 8012506:	f1b8 0f00 	cmp.w	r8, #0
 801250a:	dd9c      	ble.n	8012446 <__sflush_r+0x1a>
 801250c:	6a21      	ldr	r1, [r4, #32]
 801250e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012510:	4643      	mov	r3, r8
 8012512:	463a      	mov	r2, r7
 8012514:	4628      	mov	r0, r5
 8012516:	47b0      	blx	r6
 8012518:	2800      	cmp	r0, #0
 801251a:	dc06      	bgt.n	801252a <__sflush_r+0xfe>
 801251c:	89a3      	ldrh	r3, [r4, #12]
 801251e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012522:	81a3      	strh	r3, [r4, #12]
 8012524:	f04f 30ff 	mov.w	r0, #4294967295
 8012528:	e78e      	b.n	8012448 <__sflush_r+0x1c>
 801252a:	4407      	add	r7, r0
 801252c:	eba8 0800 	sub.w	r8, r8, r0
 8012530:	e7e9      	b.n	8012506 <__sflush_r+0xda>
 8012532:	bf00      	nop
 8012534:	20400001 	.word	0x20400001

08012538 <_fflush_r>:
 8012538:	b538      	push	{r3, r4, r5, lr}
 801253a:	690b      	ldr	r3, [r1, #16]
 801253c:	4605      	mov	r5, r0
 801253e:	460c      	mov	r4, r1
 8012540:	b913      	cbnz	r3, 8012548 <_fflush_r+0x10>
 8012542:	2500      	movs	r5, #0
 8012544:	4628      	mov	r0, r5
 8012546:	bd38      	pop	{r3, r4, r5, pc}
 8012548:	b118      	cbz	r0, 8012552 <_fflush_r+0x1a>
 801254a:	6983      	ldr	r3, [r0, #24]
 801254c:	b90b      	cbnz	r3, 8012552 <_fflush_r+0x1a>
 801254e:	f000 f887 	bl	8012660 <__sinit>
 8012552:	4b14      	ldr	r3, [pc, #80]	; (80125a4 <_fflush_r+0x6c>)
 8012554:	429c      	cmp	r4, r3
 8012556:	d11b      	bne.n	8012590 <_fflush_r+0x58>
 8012558:	686c      	ldr	r4, [r5, #4]
 801255a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801255e:	2b00      	cmp	r3, #0
 8012560:	d0ef      	beq.n	8012542 <_fflush_r+0xa>
 8012562:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012564:	07d0      	lsls	r0, r2, #31
 8012566:	d404      	bmi.n	8012572 <_fflush_r+0x3a>
 8012568:	0599      	lsls	r1, r3, #22
 801256a:	d402      	bmi.n	8012572 <_fflush_r+0x3a>
 801256c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801256e:	f000 f91a 	bl	80127a6 <__retarget_lock_acquire_recursive>
 8012572:	4628      	mov	r0, r5
 8012574:	4621      	mov	r1, r4
 8012576:	f7ff ff59 	bl	801242c <__sflush_r>
 801257a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801257c:	07da      	lsls	r2, r3, #31
 801257e:	4605      	mov	r5, r0
 8012580:	d4e0      	bmi.n	8012544 <_fflush_r+0xc>
 8012582:	89a3      	ldrh	r3, [r4, #12]
 8012584:	059b      	lsls	r3, r3, #22
 8012586:	d4dd      	bmi.n	8012544 <_fflush_r+0xc>
 8012588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801258a:	f000 f90d 	bl	80127a8 <__retarget_lock_release_recursive>
 801258e:	e7d9      	b.n	8012544 <_fflush_r+0xc>
 8012590:	4b05      	ldr	r3, [pc, #20]	; (80125a8 <_fflush_r+0x70>)
 8012592:	429c      	cmp	r4, r3
 8012594:	d101      	bne.n	801259a <_fflush_r+0x62>
 8012596:	68ac      	ldr	r4, [r5, #8]
 8012598:	e7df      	b.n	801255a <_fflush_r+0x22>
 801259a:	4b04      	ldr	r3, [pc, #16]	; (80125ac <_fflush_r+0x74>)
 801259c:	429c      	cmp	r4, r3
 801259e:	bf08      	it	eq
 80125a0:	68ec      	ldreq	r4, [r5, #12]
 80125a2:	e7da      	b.n	801255a <_fflush_r+0x22>
 80125a4:	08014380 	.word	0x08014380
 80125a8:	080143a0 	.word	0x080143a0
 80125ac:	08014360 	.word	0x08014360

080125b0 <std>:
 80125b0:	2300      	movs	r3, #0
 80125b2:	b510      	push	{r4, lr}
 80125b4:	4604      	mov	r4, r0
 80125b6:	e9c0 3300 	strd	r3, r3, [r0]
 80125ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80125be:	6083      	str	r3, [r0, #8]
 80125c0:	8181      	strh	r1, [r0, #12]
 80125c2:	6643      	str	r3, [r0, #100]	; 0x64
 80125c4:	81c2      	strh	r2, [r0, #14]
 80125c6:	6183      	str	r3, [r0, #24]
 80125c8:	4619      	mov	r1, r3
 80125ca:	2208      	movs	r2, #8
 80125cc:	305c      	adds	r0, #92	; 0x5c
 80125ce:	f7fe fa03 	bl	80109d8 <memset>
 80125d2:	4b05      	ldr	r3, [pc, #20]	; (80125e8 <std+0x38>)
 80125d4:	6263      	str	r3, [r4, #36]	; 0x24
 80125d6:	4b05      	ldr	r3, [pc, #20]	; (80125ec <std+0x3c>)
 80125d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80125da:	4b05      	ldr	r3, [pc, #20]	; (80125f0 <std+0x40>)
 80125dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80125de:	4b05      	ldr	r3, [pc, #20]	; (80125f4 <std+0x44>)
 80125e0:	6224      	str	r4, [r4, #32]
 80125e2:	6323      	str	r3, [r4, #48]	; 0x30
 80125e4:	bd10      	pop	{r4, pc}
 80125e6:	bf00      	nop
 80125e8:	08013275 	.word	0x08013275
 80125ec:	08013297 	.word	0x08013297
 80125f0:	080132cf 	.word	0x080132cf
 80125f4:	080132f3 	.word	0x080132f3

080125f8 <_cleanup_r>:
 80125f8:	4901      	ldr	r1, [pc, #4]	; (8012600 <_cleanup_r+0x8>)
 80125fa:	f000 b8af 	b.w	801275c <_fwalk_reent>
 80125fe:	bf00      	nop
 8012600:	08012539 	.word	0x08012539

08012604 <__sfmoreglue>:
 8012604:	b570      	push	{r4, r5, r6, lr}
 8012606:	2268      	movs	r2, #104	; 0x68
 8012608:	1e4d      	subs	r5, r1, #1
 801260a:	4355      	muls	r5, r2
 801260c:	460e      	mov	r6, r1
 801260e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012612:	f7fe fa55 	bl	8010ac0 <_malloc_r>
 8012616:	4604      	mov	r4, r0
 8012618:	b140      	cbz	r0, 801262c <__sfmoreglue+0x28>
 801261a:	2100      	movs	r1, #0
 801261c:	e9c0 1600 	strd	r1, r6, [r0]
 8012620:	300c      	adds	r0, #12
 8012622:	60a0      	str	r0, [r4, #8]
 8012624:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012628:	f7fe f9d6 	bl	80109d8 <memset>
 801262c:	4620      	mov	r0, r4
 801262e:	bd70      	pop	{r4, r5, r6, pc}

08012630 <__sfp_lock_acquire>:
 8012630:	4801      	ldr	r0, [pc, #4]	; (8012638 <__sfp_lock_acquire+0x8>)
 8012632:	f000 b8b8 	b.w	80127a6 <__retarget_lock_acquire_recursive>
 8012636:	bf00      	nop
 8012638:	200267d9 	.word	0x200267d9

0801263c <__sfp_lock_release>:
 801263c:	4801      	ldr	r0, [pc, #4]	; (8012644 <__sfp_lock_release+0x8>)
 801263e:	f000 b8b3 	b.w	80127a8 <__retarget_lock_release_recursive>
 8012642:	bf00      	nop
 8012644:	200267d9 	.word	0x200267d9

08012648 <__sinit_lock_acquire>:
 8012648:	4801      	ldr	r0, [pc, #4]	; (8012650 <__sinit_lock_acquire+0x8>)
 801264a:	f000 b8ac 	b.w	80127a6 <__retarget_lock_acquire_recursive>
 801264e:	bf00      	nop
 8012650:	200267da 	.word	0x200267da

08012654 <__sinit_lock_release>:
 8012654:	4801      	ldr	r0, [pc, #4]	; (801265c <__sinit_lock_release+0x8>)
 8012656:	f000 b8a7 	b.w	80127a8 <__retarget_lock_release_recursive>
 801265a:	bf00      	nop
 801265c:	200267da 	.word	0x200267da

08012660 <__sinit>:
 8012660:	b510      	push	{r4, lr}
 8012662:	4604      	mov	r4, r0
 8012664:	f7ff fff0 	bl	8012648 <__sinit_lock_acquire>
 8012668:	69a3      	ldr	r3, [r4, #24]
 801266a:	b11b      	cbz	r3, 8012674 <__sinit+0x14>
 801266c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012670:	f7ff bff0 	b.w	8012654 <__sinit_lock_release>
 8012674:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012678:	6523      	str	r3, [r4, #80]	; 0x50
 801267a:	4b13      	ldr	r3, [pc, #76]	; (80126c8 <__sinit+0x68>)
 801267c:	4a13      	ldr	r2, [pc, #76]	; (80126cc <__sinit+0x6c>)
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	62a2      	str	r2, [r4, #40]	; 0x28
 8012682:	42a3      	cmp	r3, r4
 8012684:	bf04      	itt	eq
 8012686:	2301      	moveq	r3, #1
 8012688:	61a3      	streq	r3, [r4, #24]
 801268a:	4620      	mov	r0, r4
 801268c:	f000 f820 	bl	80126d0 <__sfp>
 8012690:	6060      	str	r0, [r4, #4]
 8012692:	4620      	mov	r0, r4
 8012694:	f000 f81c 	bl	80126d0 <__sfp>
 8012698:	60a0      	str	r0, [r4, #8]
 801269a:	4620      	mov	r0, r4
 801269c:	f000 f818 	bl	80126d0 <__sfp>
 80126a0:	2200      	movs	r2, #0
 80126a2:	60e0      	str	r0, [r4, #12]
 80126a4:	2104      	movs	r1, #4
 80126a6:	6860      	ldr	r0, [r4, #4]
 80126a8:	f7ff ff82 	bl	80125b0 <std>
 80126ac:	68a0      	ldr	r0, [r4, #8]
 80126ae:	2201      	movs	r2, #1
 80126b0:	2109      	movs	r1, #9
 80126b2:	f7ff ff7d 	bl	80125b0 <std>
 80126b6:	68e0      	ldr	r0, [r4, #12]
 80126b8:	2202      	movs	r2, #2
 80126ba:	2112      	movs	r1, #18
 80126bc:	f7ff ff78 	bl	80125b0 <std>
 80126c0:	2301      	movs	r3, #1
 80126c2:	61a3      	str	r3, [r4, #24]
 80126c4:	e7d2      	b.n	801266c <__sinit+0xc>
 80126c6:	bf00      	nop
 80126c8:	08014298 	.word	0x08014298
 80126cc:	080125f9 	.word	0x080125f9

080126d0 <__sfp>:
 80126d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126d2:	4607      	mov	r7, r0
 80126d4:	f7ff ffac 	bl	8012630 <__sfp_lock_acquire>
 80126d8:	4b1e      	ldr	r3, [pc, #120]	; (8012754 <__sfp+0x84>)
 80126da:	681e      	ldr	r6, [r3, #0]
 80126dc:	69b3      	ldr	r3, [r6, #24]
 80126de:	b913      	cbnz	r3, 80126e6 <__sfp+0x16>
 80126e0:	4630      	mov	r0, r6
 80126e2:	f7ff ffbd 	bl	8012660 <__sinit>
 80126e6:	3648      	adds	r6, #72	; 0x48
 80126e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80126ec:	3b01      	subs	r3, #1
 80126ee:	d503      	bpl.n	80126f8 <__sfp+0x28>
 80126f0:	6833      	ldr	r3, [r6, #0]
 80126f2:	b30b      	cbz	r3, 8012738 <__sfp+0x68>
 80126f4:	6836      	ldr	r6, [r6, #0]
 80126f6:	e7f7      	b.n	80126e8 <__sfp+0x18>
 80126f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80126fc:	b9d5      	cbnz	r5, 8012734 <__sfp+0x64>
 80126fe:	4b16      	ldr	r3, [pc, #88]	; (8012758 <__sfp+0x88>)
 8012700:	60e3      	str	r3, [r4, #12]
 8012702:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012706:	6665      	str	r5, [r4, #100]	; 0x64
 8012708:	f000 f84c 	bl	80127a4 <__retarget_lock_init_recursive>
 801270c:	f7ff ff96 	bl	801263c <__sfp_lock_release>
 8012710:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012714:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012718:	6025      	str	r5, [r4, #0]
 801271a:	61a5      	str	r5, [r4, #24]
 801271c:	2208      	movs	r2, #8
 801271e:	4629      	mov	r1, r5
 8012720:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012724:	f7fe f958 	bl	80109d8 <memset>
 8012728:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801272c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012730:	4620      	mov	r0, r4
 8012732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012734:	3468      	adds	r4, #104	; 0x68
 8012736:	e7d9      	b.n	80126ec <__sfp+0x1c>
 8012738:	2104      	movs	r1, #4
 801273a:	4638      	mov	r0, r7
 801273c:	f7ff ff62 	bl	8012604 <__sfmoreglue>
 8012740:	4604      	mov	r4, r0
 8012742:	6030      	str	r0, [r6, #0]
 8012744:	2800      	cmp	r0, #0
 8012746:	d1d5      	bne.n	80126f4 <__sfp+0x24>
 8012748:	f7ff ff78 	bl	801263c <__sfp_lock_release>
 801274c:	230c      	movs	r3, #12
 801274e:	603b      	str	r3, [r7, #0]
 8012750:	e7ee      	b.n	8012730 <__sfp+0x60>
 8012752:	bf00      	nop
 8012754:	08014298 	.word	0x08014298
 8012758:	ffff0001 	.word	0xffff0001

0801275c <_fwalk_reent>:
 801275c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012760:	4606      	mov	r6, r0
 8012762:	4688      	mov	r8, r1
 8012764:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012768:	2700      	movs	r7, #0
 801276a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801276e:	f1b9 0901 	subs.w	r9, r9, #1
 8012772:	d505      	bpl.n	8012780 <_fwalk_reent+0x24>
 8012774:	6824      	ldr	r4, [r4, #0]
 8012776:	2c00      	cmp	r4, #0
 8012778:	d1f7      	bne.n	801276a <_fwalk_reent+0xe>
 801277a:	4638      	mov	r0, r7
 801277c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012780:	89ab      	ldrh	r3, [r5, #12]
 8012782:	2b01      	cmp	r3, #1
 8012784:	d907      	bls.n	8012796 <_fwalk_reent+0x3a>
 8012786:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801278a:	3301      	adds	r3, #1
 801278c:	d003      	beq.n	8012796 <_fwalk_reent+0x3a>
 801278e:	4629      	mov	r1, r5
 8012790:	4630      	mov	r0, r6
 8012792:	47c0      	blx	r8
 8012794:	4307      	orrs	r7, r0
 8012796:	3568      	adds	r5, #104	; 0x68
 8012798:	e7e9      	b.n	801276e <_fwalk_reent+0x12>
	...

0801279c <_localeconv_r>:
 801279c:	4800      	ldr	r0, [pc, #0]	; (80127a0 <_localeconv_r+0x4>)
 801279e:	4770      	bx	lr
 80127a0:	2000018c 	.word	0x2000018c

080127a4 <__retarget_lock_init_recursive>:
 80127a4:	4770      	bx	lr

080127a6 <__retarget_lock_acquire_recursive>:
 80127a6:	4770      	bx	lr

080127a8 <__retarget_lock_release_recursive>:
 80127a8:	4770      	bx	lr

080127aa <__swhatbuf_r>:
 80127aa:	b570      	push	{r4, r5, r6, lr}
 80127ac:	460e      	mov	r6, r1
 80127ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80127b2:	2900      	cmp	r1, #0
 80127b4:	b096      	sub	sp, #88	; 0x58
 80127b6:	4614      	mov	r4, r2
 80127b8:	461d      	mov	r5, r3
 80127ba:	da08      	bge.n	80127ce <__swhatbuf_r+0x24>
 80127bc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80127c0:	2200      	movs	r2, #0
 80127c2:	602a      	str	r2, [r5, #0]
 80127c4:	061a      	lsls	r2, r3, #24
 80127c6:	d410      	bmi.n	80127ea <__swhatbuf_r+0x40>
 80127c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80127cc:	e00e      	b.n	80127ec <__swhatbuf_r+0x42>
 80127ce:	466a      	mov	r2, sp
 80127d0:	f000 fde6 	bl	80133a0 <_fstat_r>
 80127d4:	2800      	cmp	r0, #0
 80127d6:	dbf1      	blt.n	80127bc <__swhatbuf_r+0x12>
 80127d8:	9a01      	ldr	r2, [sp, #4]
 80127da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80127de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80127e2:	425a      	negs	r2, r3
 80127e4:	415a      	adcs	r2, r3
 80127e6:	602a      	str	r2, [r5, #0]
 80127e8:	e7ee      	b.n	80127c8 <__swhatbuf_r+0x1e>
 80127ea:	2340      	movs	r3, #64	; 0x40
 80127ec:	2000      	movs	r0, #0
 80127ee:	6023      	str	r3, [r4, #0]
 80127f0:	b016      	add	sp, #88	; 0x58
 80127f2:	bd70      	pop	{r4, r5, r6, pc}

080127f4 <__smakebuf_r>:
 80127f4:	898b      	ldrh	r3, [r1, #12]
 80127f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80127f8:	079d      	lsls	r5, r3, #30
 80127fa:	4606      	mov	r6, r0
 80127fc:	460c      	mov	r4, r1
 80127fe:	d507      	bpl.n	8012810 <__smakebuf_r+0x1c>
 8012800:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012804:	6023      	str	r3, [r4, #0]
 8012806:	6123      	str	r3, [r4, #16]
 8012808:	2301      	movs	r3, #1
 801280a:	6163      	str	r3, [r4, #20]
 801280c:	b002      	add	sp, #8
 801280e:	bd70      	pop	{r4, r5, r6, pc}
 8012810:	ab01      	add	r3, sp, #4
 8012812:	466a      	mov	r2, sp
 8012814:	f7ff ffc9 	bl	80127aa <__swhatbuf_r>
 8012818:	9900      	ldr	r1, [sp, #0]
 801281a:	4605      	mov	r5, r0
 801281c:	4630      	mov	r0, r6
 801281e:	f7fe f94f 	bl	8010ac0 <_malloc_r>
 8012822:	b948      	cbnz	r0, 8012838 <__smakebuf_r+0x44>
 8012824:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012828:	059a      	lsls	r2, r3, #22
 801282a:	d4ef      	bmi.n	801280c <__smakebuf_r+0x18>
 801282c:	f023 0303 	bic.w	r3, r3, #3
 8012830:	f043 0302 	orr.w	r3, r3, #2
 8012834:	81a3      	strh	r3, [r4, #12]
 8012836:	e7e3      	b.n	8012800 <__smakebuf_r+0xc>
 8012838:	4b0d      	ldr	r3, [pc, #52]	; (8012870 <__smakebuf_r+0x7c>)
 801283a:	62b3      	str	r3, [r6, #40]	; 0x28
 801283c:	89a3      	ldrh	r3, [r4, #12]
 801283e:	6020      	str	r0, [r4, #0]
 8012840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012844:	81a3      	strh	r3, [r4, #12]
 8012846:	9b00      	ldr	r3, [sp, #0]
 8012848:	6163      	str	r3, [r4, #20]
 801284a:	9b01      	ldr	r3, [sp, #4]
 801284c:	6120      	str	r0, [r4, #16]
 801284e:	b15b      	cbz	r3, 8012868 <__smakebuf_r+0x74>
 8012850:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012854:	4630      	mov	r0, r6
 8012856:	f000 fdb5 	bl	80133c4 <_isatty_r>
 801285a:	b128      	cbz	r0, 8012868 <__smakebuf_r+0x74>
 801285c:	89a3      	ldrh	r3, [r4, #12]
 801285e:	f023 0303 	bic.w	r3, r3, #3
 8012862:	f043 0301 	orr.w	r3, r3, #1
 8012866:	81a3      	strh	r3, [r4, #12]
 8012868:	89a0      	ldrh	r0, [r4, #12]
 801286a:	4305      	orrs	r5, r0
 801286c:	81a5      	strh	r5, [r4, #12]
 801286e:	e7cd      	b.n	801280c <__smakebuf_r+0x18>
 8012870:	080125f9 	.word	0x080125f9

08012874 <__malloc_lock>:
 8012874:	4801      	ldr	r0, [pc, #4]	; (801287c <__malloc_lock+0x8>)
 8012876:	f7ff bf96 	b.w	80127a6 <__retarget_lock_acquire_recursive>
 801287a:	bf00      	nop
 801287c:	200267d8 	.word	0x200267d8

08012880 <__malloc_unlock>:
 8012880:	4801      	ldr	r0, [pc, #4]	; (8012888 <__malloc_unlock+0x8>)
 8012882:	f7ff bf91 	b.w	80127a8 <__retarget_lock_release_recursive>
 8012886:	bf00      	nop
 8012888:	200267d8 	.word	0x200267d8

0801288c <_Balloc>:
 801288c:	b570      	push	{r4, r5, r6, lr}
 801288e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012890:	4604      	mov	r4, r0
 8012892:	460d      	mov	r5, r1
 8012894:	b976      	cbnz	r6, 80128b4 <_Balloc+0x28>
 8012896:	2010      	movs	r0, #16
 8012898:	f7fe f880 	bl	801099c <malloc>
 801289c:	4602      	mov	r2, r0
 801289e:	6260      	str	r0, [r4, #36]	; 0x24
 80128a0:	b920      	cbnz	r0, 80128ac <_Balloc+0x20>
 80128a2:	4b18      	ldr	r3, [pc, #96]	; (8012904 <_Balloc+0x78>)
 80128a4:	4818      	ldr	r0, [pc, #96]	; (8012908 <_Balloc+0x7c>)
 80128a6:	2166      	movs	r1, #102	; 0x66
 80128a8:	f000 fd3a 	bl	8013320 <__assert_func>
 80128ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80128b0:	6006      	str	r6, [r0, #0]
 80128b2:	60c6      	str	r6, [r0, #12]
 80128b4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80128b6:	68f3      	ldr	r3, [r6, #12]
 80128b8:	b183      	cbz	r3, 80128dc <_Balloc+0x50>
 80128ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80128bc:	68db      	ldr	r3, [r3, #12]
 80128be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80128c2:	b9b8      	cbnz	r0, 80128f4 <_Balloc+0x68>
 80128c4:	2101      	movs	r1, #1
 80128c6:	fa01 f605 	lsl.w	r6, r1, r5
 80128ca:	1d72      	adds	r2, r6, #5
 80128cc:	0092      	lsls	r2, r2, #2
 80128ce:	4620      	mov	r0, r4
 80128d0:	f000 fb60 	bl	8012f94 <_calloc_r>
 80128d4:	b160      	cbz	r0, 80128f0 <_Balloc+0x64>
 80128d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80128da:	e00e      	b.n	80128fa <_Balloc+0x6e>
 80128dc:	2221      	movs	r2, #33	; 0x21
 80128de:	2104      	movs	r1, #4
 80128e0:	4620      	mov	r0, r4
 80128e2:	f000 fb57 	bl	8012f94 <_calloc_r>
 80128e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80128e8:	60f0      	str	r0, [r6, #12]
 80128ea:	68db      	ldr	r3, [r3, #12]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d1e4      	bne.n	80128ba <_Balloc+0x2e>
 80128f0:	2000      	movs	r0, #0
 80128f2:	bd70      	pop	{r4, r5, r6, pc}
 80128f4:	6802      	ldr	r2, [r0, #0]
 80128f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80128fa:	2300      	movs	r3, #0
 80128fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012900:	e7f7      	b.n	80128f2 <_Balloc+0x66>
 8012902:	bf00      	nop
 8012904:	080142dd 	.word	0x080142dd
 8012908:	080143c0 	.word	0x080143c0

0801290c <_Bfree>:
 801290c:	b570      	push	{r4, r5, r6, lr}
 801290e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012910:	4605      	mov	r5, r0
 8012912:	460c      	mov	r4, r1
 8012914:	b976      	cbnz	r6, 8012934 <_Bfree+0x28>
 8012916:	2010      	movs	r0, #16
 8012918:	f7fe f840 	bl	801099c <malloc>
 801291c:	4602      	mov	r2, r0
 801291e:	6268      	str	r0, [r5, #36]	; 0x24
 8012920:	b920      	cbnz	r0, 801292c <_Bfree+0x20>
 8012922:	4b09      	ldr	r3, [pc, #36]	; (8012948 <_Bfree+0x3c>)
 8012924:	4809      	ldr	r0, [pc, #36]	; (801294c <_Bfree+0x40>)
 8012926:	218a      	movs	r1, #138	; 0x8a
 8012928:	f000 fcfa 	bl	8013320 <__assert_func>
 801292c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012930:	6006      	str	r6, [r0, #0]
 8012932:	60c6      	str	r6, [r0, #12]
 8012934:	b13c      	cbz	r4, 8012946 <_Bfree+0x3a>
 8012936:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012938:	6862      	ldr	r2, [r4, #4]
 801293a:	68db      	ldr	r3, [r3, #12]
 801293c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012940:	6021      	str	r1, [r4, #0]
 8012942:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012946:	bd70      	pop	{r4, r5, r6, pc}
 8012948:	080142dd 	.word	0x080142dd
 801294c:	080143c0 	.word	0x080143c0

08012950 <__multadd>:
 8012950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012954:	690d      	ldr	r5, [r1, #16]
 8012956:	4607      	mov	r7, r0
 8012958:	460c      	mov	r4, r1
 801295a:	461e      	mov	r6, r3
 801295c:	f101 0c14 	add.w	ip, r1, #20
 8012960:	2000      	movs	r0, #0
 8012962:	f8dc 3000 	ldr.w	r3, [ip]
 8012966:	b299      	uxth	r1, r3
 8012968:	fb02 6101 	mla	r1, r2, r1, r6
 801296c:	0c1e      	lsrs	r6, r3, #16
 801296e:	0c0b      	lsrs	r3, r1, #16
 8012970:	fb02 3306 	mla	r3, r2, r6, r3
 8012974:	b289      	uxth	r1, r1
 8012976:	3001      	adds	r0, #1
 8012978:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801297c:	4285      	cmp	r5, r0
 801297e:	f84c 1b04 	str.w	r1, [ip], #4
 8012982:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012986:	dcec      	bgt.n	8012962 <__multadd+0x12>
 8012988:	b30e      	cbz	r6, 80129ce <__multadd+0x7e>
 801298a:	68a3      	ldr	r3, [r4, #8]
 801298c:	42ab      	cmp	r3, r5
 801298e:	dc19      	bgt.n	80129c4 <__multadd+0x74>
 8012990:	6861      	ldr	r1, [r4, #4]
 8012992:	4638      	mov	r0, r7
 8012994:	3101      	adds	r1, #1
 8012996:	f7ff ff79 	bl	801288c <_Balloc>
 801299a:	4680      	mov	r8, r0
 801299c:	b928      	cbnz	r0, 80129aa <__multadd+0x5a>
 801299e:	4602      	mov	r2, r0
 80129a0:	4b0c      	ldr	r3, [pc, #48]	; (80129d4 <__multadd+0x84>)
 80129a2:	480d      	ldr	r0, [pc, #52]	; (80129d8 <__multadd+0x88>)
 80129a4:	21b5      	movs	r1, #181	; 0xb5
 80129a6:	f000 fcbb 	bl	8013320 <__assert_func>
 80129aa:	6922      	ldr	r2, [r4, #16]
 80129ac:	3202      	adds	r2, #2
 80129ae:	f104 010c 	add.w	r1, r4, #12
 80129b2:	0092      	lsls	r2, r2, #2
 80129b4:	300c      	adds	r0, #12
 80129b6:	f7fe f801 	bl	80109bc <memcpy>
 80129ba:	4621      	mov	r1, r4
 80129bc:	4638      	mov	r0, r7
 80129be:	f7ff ffa5 	bl	801290c <_Bfree>
 80129c2:	4644      	mov	r4, r8
 80129c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80129c8:	3501      	adds	r5, #1
 80129ca:	615e      	str	r6, [r3, #20]
 80129cc:	6125      	str	r5, [r4, #16]
 80129ce:	4620      	mov	r0, r4
 80129d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129d4:	0801434f 	.word	0x0801434f
 80129d8:	080143c0 	.word	0x080143c0

080129dc <__hi0bits>:
 80129dc:	0c03      	lsrs	r3, r0, #16
 80129de:	041b      	lsls	r3, r3, #16
 80129e0:	b9d3      	cbnz	r3, 8012a18 <__hi0bits+0x3c>
 80129e2:	0400      	lsls	r0, r0, #16
 80129e4:	2310      	movs	r3, #16
 80129e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80129ea:	bf04      	itt	eq
 80129ec:	0200      	lsleq	r0, r0, #8
 80129ee:	3308      	addeq	r3, #8
 80129f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80129f4:	bf04      	itt	eq
 80129f6:	0100      	lsleq	r0, r0, #4
 80129f8:	3304      	addeq	r3, #4
 80129fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80129fe:	bf04      	itt	eq
 8012a00:	0080      	lsleq	r0, r0, #2
 8012a02:	3302      	addeq	r3, #2
 8012a04:	2800      	cmp	r0, #0
 8012a06:	db05      	blt.n	8012a14 <__hi0bits+0x38>
 8012a08:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012a0c:	f103 0301 	add.w	r3, r3, #1
 8012a10:	bf08      	it	eq
 8012a12:	2320      	moveq	r3, #32
 8012a14:	4618      	mov	r0, r3
 8012a16:	4770      	bx	lr
 8012a18:	2300      	movs	r3, #0
 8012a1a:	e7e4      	b.n	80129e6 <__hi0bits+0xa>

08012a1c <__lo0bits>:
 8012a1c:	6803      	ldr	r3, [r0, #0]
 8012a1e:	f013 0207 	ands.w	r2, r3, #7
 8012a22:	4601      	mov	r1, r0
 8012a24:	d00b      	beq.n	8012a3e <__lo0bits+0x22>
 8012a26:	07da      	lsls	r2, r3, #31
 8012a28:	d423      	bmi.n	8012a72 <__lo0bits+0x56>
 8012a2a:	0798      	lsls	r0, r3, #30
 8012a2c:	bf49      	itett	mi
 8012a2e:	085b      	lsrmi	r3, r3, #1
 8012a30:	089b      	lsrpl	r3, r3, #2
 8012a32:	2001      	movmi	r0, #1
 8012a34:	600b      	strmi	r3, [r1, #0]
 8012a36:	bf5c      	itt	pl
 8012a38:	600b      	strpl	r3, [r1, #0]
 8012a3a:	2002      	movpl	r0, #2
 8012a3c:	4770      	bx	lr
 8012a3e:	b298      	uxth	r0, r3
 8012a40:	b9a8      	cbnz	r0, 8012a6e <__lo0bits+0x52>
 8012a42:	0c1b      	lsrs	r3, r3, #16
 8012a44:	2010      	movs	r0, #16
 8012a46:	b2da      	uxtb	r2, r3
 8012a48:	b90a      	cbnz	r2, 8012a4e <__lo0bits+0x32>
 8012a4a:	3008      	adds	r0, #8
 8012a4c:	0a1b      	lsrs	r3, r3, #8
 8012a4e:	071a      	lsls	r2, r3, #28
 8012a50:	bf04      	itt	eq
 8012a52:	091b      	lsreq	r3, r3, #4
 8012a54:	3004      	addeq	r0, #4
 8012a56:	079a      	lsls	r2, r3, #30
 8012a58:	bf04      	itt	eq
 8012a5a:	089b      	lsreq	r3, r3, #2
 8012a5c:	3002      	addeq	r0, #2
 8012a5e:	07da      	lsls	r2, r3, #31
 8012a60:	d403      	bmi.n	8012a6a <__lo0bits+0x4e>
 8012a62:	085b      	lsrs	r3, r3, #1
 8012a64:	f100 0001 	add.w	r0, r0, #1
 8012a68:	d005      	beq.n	8012a76 <__lo0bits+0x5a>
 8012a6a:	600b      	str	r3, [r1, #0]
 8012a6c:	4770      	bx	lr
 8012a6e:	4610      	mov	r0, r2
 8012a70:	e7e9      	b.n	8012a46 <__lo0bits+0x2a>
 8012a72:	2000      	movs	r0, #0
 8012a74:	4770      	bx	lr
 8012a76:	2020      	movs	r0, #32
 8012a78:	4770      	bx	lr
	...

08012a7c <__i2b>:
 8012a7c:	b510      	push	{r4, lr}
 8012a7e:	460c      	mov	r4, r1
 8012a80:	2101      	movs	r1, #1
 8012a82:	f7ff ff03 	bl	801288c <_Balloc>
 8012a86:	4602      	mov	r2, r0
 8012a88:	b928      	cbnz	r0, 8012a96 <__i2b+0x1a>
 8012a8a:	4b05      	ldr	r3, [pc, #20]	; (8012aa0 <__i2b+0x24>)
 8012a8c:	4805      	ldr	r0, [pc, #20]	; (8012aa4 <__i2b+0x28>)
 8012a8e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012a92:	f000 fc45 	bl	8013320 <__assert_func>
 8012a96:	2301      	movs	r3, #1
 8012a98:	6144      	str	r4, [r0, #20]
 8012a9a:	6103      	str	r3, [r0, #16]
 8012a9c:	bd10      	pop	{r4, pc}
 8012a9e:	bf00      	nop
 8012aa0:	0801434f 	.word	0x0801434f
 8012aa4:	080143c0 	.word	0x080143c0

08012aa8 <__multiply>:
 8012aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012aac:	4691      	mov	r9, r2
 8012aae:	690a      	ldr	r2, [r1, #16]
 8012ab0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012ab4:	429a      	cmp	r2, r3
 8012ab6:	bfb8      	it	lt
 8012ab8:	460b      	movlt	r3, r1
 8012aba:	460c      	mov	r4, r1
 8012abc:	bfbc      	itt	lt
 8012abe:	464c      	movlt	r4, r9
 8012ac0:	4699      	movlt	r9, r3
 8012ac2:	6927      	ldr	r7, [r4, #16]
 8012ac4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012ac8:	68a3      	ldr	r3, [r4, #8]
 8012aca:	6861      	ldr	r1, [r4, #4]
 8012acc:	eb07 060a 	add.w	r6, r7, sl
 8012ad0:	42b3      	cmp	r3, r6
 8012ad2:	b085      	sub	sp, #20
 8012ad4:	bfb8      	it	lt
 8012ad6:	3101      	addlt	r1, #1
 8012ad8:	f7ff fed8 	bl	801288c <_Balloc>
 8012adc:	b930      	cbnz	r0, 8012aec <__multiply+0x44>
 8012ade:	4602      	mov	r2, r0
 8012ae0:	4b44      	ldr	r3, [pc, #272]	; (8012bf4 <__multiply+0x14c>)
 8012ae2:	4845      	ldr	r0, [pc, #276]	; (8012bf8 <__multiply+0x150>)
 8012ae4:	f240 115d 	movw	r1, #349	; 0x15d
 8012ae8:	f000 fc1a 	bl	8013320 <__assert_func>
 8012aec:	f100 0514 	add.w	r5, r0, #20
 8012af0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012af4:	462b      	mov	r3, r5
 8012af6:	2200      	movs	r2, #0
 8012af8:	4543      	cmp	r3, r8
 8012afa:	d321      	bcc.n	8012b40 <__multiply+0x98>
 8012afc:	f104 0314 	add.w	r3, r4, #20
 8012b00:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012b04:	f109 0314 	add.w	r3, r9, #20
 8012b08:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012b0c:	9202      	str	r2, [sp, #8]
 8012b0e:	1b3a      	subs	r2, r7, r4
 8012b10:	3a15      	subs	r2, #21
 8012b12:	f022 0203 	bic.w	r2, r2, #3
 8012b16:	3204      	adds	r2, #4
 8012b18:	f104 0115 	add.w	r1, r4, #21
 8012b1c:	428f      	cmp	r7, r1
 8012b1e:	bf38      	it	cc
 8012b20:	2204      	movcc	r2, #4
 8012b22:	9201      	str	r2, [sp, #4]
 8012b24:	9a02      	ldr	r2, [sp, #8]
 8012b26:	9303      	str	r3, [sp, #12]
 8012b28:	429a      	cmp	r2, r3
 8012b2a:	d80c      	bhi.n	8012b46 <__multiply+0x9e>
 8012b2c:	2e00      	cmp	r6, #0
 8012b2e:	dd03      	ble.n	8012b38 <__multiply+0x90>
 8012b30:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d05a      	beq.n	8012bee <__multiply+0x146>
 8012b38:	6106      	str	r6, [r0, #16]
 8012b3a:	b005      	add	sp, #20
 8012b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b40:	f843 2b04 	str.w	r2, [r3], #4
 8012b44:	e7d8      	b.n	8012af8 <__multiply+0x50>
 8012b46:	f8b3 a000 	ldrh.w	sl, [r3]
 8012b4a:	f1ba 0f00 	cmp.w	sl, #0
 8012b4e:	d024      	beq.n	8012b9a <__multiply+0xf2>
 8012b50:	f104 0e14 	add.w	lr, r4, #20
 8012b54:	46a9      	mov	r9, r5
 8012b56:	f04f 0c00 	mov.w	ip, #0
 8012b5a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012b5e:	f8d9 1000 	ldr.w	r1, [r9]
 8012b62:	fa1f fb82 	uxth.w	fp, r2
 8012b66:	b289      	uxth	r1, r1
 8012b68:	fb0a 110b 	mla	r1, sl, fp, r1
 8012b6c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012b70:	f8d9 2000 	ldr.w	r2, [r9]
 8012b74:	4461      	add	r1, ip
 8012b76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012b7a:	fb0a c20b 	mla	r2, sl, fp, ip
 8012b7e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012b82:	b289      	uxth	r1, r1
 8012b84:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012b88:	4577      	cmp	r7, lr
 8012b8a:	f849 1b04 	str.w	r1, [r9], #4
 8012b8e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012b92:	d8e2      	bhi.n	8012b5a <__multiply+0xb2>
 8012b94:	9a01      	ldr	r2, [sp, #4]
 8012b96:	f845 c002 	str.w	ip, [r5, r2]
 8012b9a:	9a03      	ldr	r2, [sp, #12]
 8012b9c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012ba0:	3304      	adds	r3, #4
 8012ba2:	f1b9 0f00 	cmp.w	r9, #0
 8012ba6:	d020      	beq.n	8012bea <__multiply+0x142>
 8012ba8:	6829      	ldr	r1, [r5, #0]
 8012baa:	f104 0c14 	add.w	ip, r4, #20
 8012bae:	46ae      	mov	lr, r5
 8012bb0:	f04f 0a00 	mov.w	sl, #0
 8012bb4:	f8bc b000 	ldrh.w	fp, [ip]
 8012bb8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012bbc:	fb09 220b 	mla	r2, r9, fp, r2
 8012bc0:	4492      	add	sl, r2
 8012bc2:	b289      	uxth	r1, r1
 8012bc4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8012bc8:	f84e 1b04 	str.w	r1, [lr], #4
 8012bcc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012bd0:	f8be 1000 	ldrh.w	r1, [lr]
 8012bd4:	0c12      	lsrs	r2, r2, #16
 8012bd6:	fb09 1102 	mla	r1, r9, r2, r1
 8012bda:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012bde:	4567      	cmp	r7, ip
 8012be0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012be4:	d8e6      	bhi.n	8012bb4 <__multiply+0x10c>
 8012be6:	9a01      	ldr	r2, [sp, #4]
 8012be8:	50a9      	str	r1, [r5, r2]
 8012bea:	3504      	adds	r5, #4
 8012bec:	e79a      	b.n	8012b24 <__multiply+0x7c>
 8012bee:	3e01      	subs	r6, #1
 8012bf0:	e79c      	b.n	8012b2c <__multiply+0x84>
 8012bf2:	bf00      	nop
 8012bf4:	0801434f 	.word	0x0801434f
 8012bf8:	080143c0 	.word	0x080143c0

08012bfc <__pow5mult>:
 8012bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c00:	4615      	mov	r5, r2
 8012c02:	f012 0203 	ands.w	r2, r2, #3
 8012c06:	4606      	mov	r6, r0
 8012c08:	460f      	mov	r7, r1
 8012c0a:	d007      	beq.n	8012c1c <__pow5mult+0x20>
 8012c0c:	4c25      	ldr	r4, [pc, #148]	; (8012ca4 <__pow5mult+0xa8>)
 8012c0e:	3a01      	subs	r2, #1
 8012c10:	2300      	movs	r3, #0
 8012c12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012c16:	f7ff fe9b 	bl	8012950 <__multadd>
 8012c1a:	4607      	mov	r7, r0
 8012c1c:	10ad      	asrs	r5, r5, #2
 8012c1e:	d03d      	beq.n	8012c9c <__pow5mult+0xa0>
 8012c20:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012c22:	b97c      	cbnz	r4, 8012c44 <__pow5mult+0x48>
 8012c24:	2010      	movs	r0, #16
 8012c26:	f7fd feb9 	bl	801099c <malloc>
 8012c2a:	4602      	mov	r2, r0
 8012c2c:	6270      	str	r0, [r6, #36]	; 0x24
 8012c2e:	b928      	cbnz	r0, 8012c3c <__pow5mult+0x40>
 8012c30:	4b1d      	ldr	r3, [pc, #116]	; (8012ca8 <__pow5mult+0xac>)
 8012c32:	481e      	ldr	r0, [pc, #120]	; (8012cac <__pow5mult+0xb0>)
 8012c34:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012c38:	f000 fb72 	bl	8013320 <__assert_func>
 8012c3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012c40:	6004      	str	r4, [r0, #0]
 8012c42:	60c4      	str	r4, [r0, #12]
 8012c44:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012c48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012c4c:	b94c      	cbnz	r4, 8012c62 <__pow5mult+0x66>
 8012c4e:	f240 2171 	movw	r1, #625	; 0x271
 8012c52:	4630      	mov	r0, r6
 8012c54:	f7ff ff12 	bl	8012a7c <__i2b>
 8012c58:	2300      	movs	r3, #0
 8012c5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8012c5e:	4604      	mov	r4, r0
 8012c60:	6003      	str	r3, [r0, #0]
 8012c62:	f04f 0900 	mov.w	r9, #0
 8012c66:	07eb      	lsls	r3, r5, #31
 8012c68:	d50a      	bpl.n	8012c80 <__pow5mult+0x84>
 8012c6a:	4639      	mov	r1, r7
 8012c6c:	4622      	mov	r2, r4
 8012c6e:	4630      	mov	r0, r6
 8012c70:	f7ff ff1a 	bl	8012aa8 <__multiply>
 8012c74:	4639      	mov	r1, r7
 8012c76:	4680      	mov	r8, r0
 8012c78:	4630      	mov	r0, r6
 8012c7a:	f7ff fe47 	bl	801290c <_Bfree>
 8012c7e:	4647      	mov	r7, r8
 8012c80:	106d      	asrs	r5, r5, #1
 8012c82:	d00b      	beq.n	8012c9c <__pow5mult+0xa0>
 8012c84:	6820      	ldr	r0, [r4, #0]
 8012c86:	b938      	cbnz	r0, 8012c98 <__pow5mult+0x9c>
 8012c88:	4622      	mov	r2, r4
 8012c8a:	4621      	mov	r1, r4
 8012c8c:	4630      	mov	r0, r6
 8012c8e:	f7ff ff0b 	bl	8012aa8 <__multiply>
 8012c92:	6020      	str	r0, [r4, #0]
 8012c94:	f8c0 9000 	str.w	r9, [r0]
 8012c98:	4604      	mov	r4, r0
 8012c9a:	e7e4      	b.n	8012c66 <__pow5mult+0x6a>
 8012c9c:	4638      	mov	r0, r7
 8012c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ca2:	bf00      	nop
 8012ca4:	08014510 	.word	0x08014510
 8012ca8:	080142dd 	.word	0x080142dd
 8012cac:	080143c0 	.word	0x080143c0

08012cb0 <__lshift>:
 8012cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012cb4:	460c      	mov	r4, r1
 8012cb6:	6849      	ldr	r1, [r1, #4]
 8012cb8:	6923      	ldr	r3, [r4, #16]
 8012cba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012cbe:	68a3      	ldr	r3, [r4, #8]
 8012cc0:	4607      	mov	r7, r0
 8012cc2:	4691      	mov	r9, r2
 8012cc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012cc8:	f108 0601 	add.w	r6, r8, #1
 8012ccc:	42b3      	cmp	r3, r6
 8012cce:	db0b      	blt.n	8012ce8 <__lshift+0x38>
 8012cd0:	4638      	mov	r0, r7
 8012cd2:	f7ff fddb 	bl	801288c <_Balloc>
 8012cd6:	4605      	mov	r5, r0
 8012cd8:	b948      	cbnz	r0, 8012cee <__lshift+0x3e>
 8012cda:	4602      	mov	r2, r0
 8012cdc:	4b2a      	ldr	r3, [pc, #168]	; (8012d88 <__lshift+0xd8>)
 8012cde:	482b      	ldr	r0, [pc, #172]	; (8012d8c <__lshift+0xdc>)
 8012ce0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012ce4:	f000 fb1c 	bl	8013320 <__assert_func>
 8012ce8:	3101      	adds	r1, #1
 8012cea:	005b      	lsls	r3, r3, #1
 8012cec:	e7ee      	b.n	8012ccc <__lshift+0x1c>
 8012cee:	2300      	movs	r3, #0
 8012cf0:	f100 0114 	add.w	r1, r0, #20
 8012cf4:	f100 0210 	add.w	r2, r0, #16
 8012cf8:	4618      	mov	r0, r3
 8012cfa:	4553      	cmp	r3, sl
 8012cfc:	db37      	blt.n	8012d6e <__lshift+0xbe>
 8012cfe:	6920      	ldr	r0, [r4, #16]
 8012d00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012d04:	f104 0314 	add.w	r3, r4, #20
 8012d08:	f019 091f 	ands.w	r9, r9, #31
 8012d0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012d10:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012d14:	d02f      	beq.n	8012d76 <__lshift+0xc6>
 8012d16:	f1c9 0e20 	rsb	lr, r9, #32
 8012d1a:	468a      	mov	sl, r1
 8012d1c:	f04f 0c00 	mov.w	ip, #0
 8012d20:	681a      	ldr	r2, [r3, #0]
 8012d22:	fa02 f209 	lsl.w	r2, r2, r9
 8012d26:	ea42 020c 	orr.w	r2, r2, ip
 8012d2a:	f84a 2b04 	str.w	r2, [sl], #4
 8012d2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012d32:	4298      	cmp	r0, r3
 8012d34:	fa22 fc0e 	lsr.w	ip, r2, lr
 8012d38:	d8f2      	bhi.n	8012d20 <__lshift+0x70>
 8012d3a:	1b03      	subs	r3, r0, r4
 8012d3c:	3b15      	subs	r3, #21
 8012d3e:	f023 0303 	bic.w	r3, r3, #3
 8012d42:	3304      	adds	r3, #4
 8012d44:	f104 0215 	add.w	r2, r4, #21
 8012d48:	4290      	cmp	r0, r2
 8012d4a:	bf38      	it	cc
 8012d4c:	2304      	movcc	r3, #4
 8012d4e:	f841 c003 	str.w	ip, [r1, r3]
 8012d52:	f1bc 0f00 	cmp.w	ip, #0
 8012d56:	d001      	beq.n	8012d5c <__lshift+0xac>
 8012d58:	f108 0602 	add.w	r6, r8, #2
 8012d5c:	3e01      	subs	r6, #1
 8012d5e:	4638      	mov	r0, r7
 8012d60:	612e      	str	r6, [r5, #16]
 8012d62:	4621      	mov	r1, r4
 8012d64:	f7ff fdd2 	bl	801290c <_Bfree>
 8012d68:	4628      	mov	r0, r5
 8012d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d6e:	f842 0f04 	str.w	r0, [r2, #4]!
 8012d72:	3301      	adds	r3, #1
 8012d74:	e7c1      	b.n	8012cfa <__lshift+0x4a>
 8012d76:	3904      	subs	r1, #4
 8012d78:	f853 2b04 	ldr.w	r2, [r3], #4
 8012d7c:	f841 2f04 	str.w	r2, [r1, #4]!
 8012d80:	4298      	cmp	r0, r3
 8012d82:	d8f9      	bhi.n	8012d78 <__lshift+0xc8>
 8012d84:	e7ea      	b.n	8012d5c <__lshift+0xac>
 8012d86:	bf00      	nop
 8012d88:	0801434f 	.word	0x0801434f
 8012d8c:	080143c0 	.word	0x080143c0

08012d90 <__mcmp>:
 8012d90:	b530      	push	{r4, r5, lr}
 8012d92:	6902      	ldr	r2, [r0, #16]
 8012d94:	690c      	ldr	r4, [r1, #16]
 8012d96:	1b12      	subs	r2, r2, r4
 8012d98:	d10e      	bne.n	8012db8 <__mcmp+0x28>
 8012d9a:	f100 0314 	add.w	r3, r0, #20
 8012d9e:	3114      	adds	r1, #20
 8012da0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012da4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012da8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012dac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012db0:	42a5      	cmp	r5, r4
 8012db2:	d003      	beq.n	8012dbc <__mcmp+0x2c>
 8012db4:	d305      	bcc.n	8012dc2 <__mcmp+0x32>
 8012db6:	2201      	movs	r2, #1
 8012db8:	4610      	mov	r0, r2
 8012dba:	bd30      	pop	{r4, r5, pc}
 8012dbc:	4283      	cmp	r3, r0
 8012dbe:	d3f3      	bcc.n	8012da8 <__mcmp+0x18>
 8012dc0:	e7fa      	b.n	8012db8 <__mcmp+0x28>
 8012dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8012dc6:	e7f7      	b.n	8012db8 <__mcmp+0x28>

08012dc8 <__mdiff>:
 8012dc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dcc:	460c      	mov	r4, r1
 8012dce:	4606      	mov	r6, r0
 8012dd0:	4611      	mov	r1, r2
 8012dd2:	4620      	mov	r0, r4
 8012dd4:	4690      	mov	r8, r2
 8012dd6:	f7ff ffdb 	bl	8012d90 <__mcmp>
 8012dda:	1e05      	subs	r5, r0, #0
 8012ddc:	d110      	bne.n	8012e00 <__mdiff+0x38>
 8012dde:	4629      	mov	r1, r5
 8012de0:	4630      	mov	r0, r6
 8012de2:	f7ff fd53 	bl	801288c <_Balloc>
 8012de6:	b930      	cbnz	r0, 8012df6 <__mdiff+0x2e>
 8012de8:	4b3a      	ldr	r3, [pc, #232]	; (8012ed4 <__mdiff+0x10c>)
 8012dea:	4602      	mov	r2, r0
 8012dec:	f240 2132 	movw	r1, #562	; 0x232
 8012df0:	4839      	ldr	r0, [pc, #228]	; (8012ed8 <__mdiff+0x110>)
 8012df2:	f000 fa95 	bl	8013320 <__assert_func>
 8012df6:	2301      	movs	r3, #1
 8012df8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012dfc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e00:	bfa4      	itt	ge
 8012e02:	4643      	movge	r3, r8
 8012e04:	46a0      	movge	r8, r4
 8012e06:	4630      	mov	r0, r6
 8012e08:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012e0c:	bfa6      	itte	ge
 8012e0e:	461c      	movge	r4, r3
 8012e10:	2500      	movge	r5, #0
 8012e12:	2501      	movlt	r5, #1
 8012e14:	f7ff fd3a 	bl	801288c <_Balloc>
 8012e18:	b920      	cbnz	r0, 8012e24 <__mdiff+0x5c>
 8012e1a:	4b2e      	ldr	r3, [pc, #184]	; (8012ed4 <__mdiff+0x10c>)
 8012e1c:	4602      	mov	r2, r0
 8012e1e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012e22:	e7e5      	b.n	8012df0 <__mdiff+0x28>
 8012e24:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012e28:	6926      	ldr	r6, [r4, #16]
 8012e2a:	60c5      	str	r5, [r0, #12]
 8012e2c:	f104 0914 	add.w	r9, r4, #20
 8012e30:	f108 0514 	add.w	r5, r8, #20
 8012e34:	f100 0e14 	add.w	lr, r0, #20
 8012e38:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012e3c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012e40:	f108 0210 	add.w	r2, r8, #16
 8012e44:	46f2      	mov	sl, lr
 8012e46:	2100      	movs	r1, #0
 8012e48:	f859 3b04 	ldr.w	r3, [r9], #4
 8012e4c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012e50:	fa1f f883 	uxth.w	r8, r3
 8012e54:	fa11 f18b 	uxtah	r1, r1, fp
 8012e58:	0c1b      	lsrs	r3, r3, #16
 8012e5a:	eba1 0808 	sub.w	r8, r1, r8
 8012e5e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012e62:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012e66:	fa1f f888 	uxth.w	r8, r8
 8012e6a:	1419      	asrs	r1, r3, #16
 8012e6c:	454e      	cmp	r6, r9
 8012e6e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012e72:	f84a 3b04 	str.w	r3, [sl], #4
 8012e76:	d8e7      	bhi.n	8012e48 <__mdiff+0x80>
 8012e78:	1b33      	subs	r3, r6, r4
 8012e7a:	3b15      	subs	r3, #21
 8012e7c:	f023 0303 	bic.w	r3, r3, #3
 8012e80:	3304      	adds	r3, #4
 8012e82:	3415      	adds	r4, #21
 8012e84:	42a6      	cmp	r6, r4
 8012e86:	bf38      	it	cc
 8012e88:	2304      	movcc	r3, #4
 8012e8a:	441d      	add	r5, r3
 8012e8c:	4473      	add	r3, lr
 8012e8e:	469e      	mov	lr, r3
 8012e90:	462e      	mov	r6, r5
 8012e92:	4566      	cmp	r6, ip
 8012e94:	d30e      	bcc.n	8012eb4 <__mdiff+0xec>
 8012e96:	f10c 0203 	add.w	r2, ip, #3
 8012e9a:	1b52      	subs	r2, r2, r5
 8012e9c:	f022 0203 	bic.w	r2, r2, #3
 8012ea0:	3d03      	subs	r5, #3
 8012ea2:	45ac      	cmp	ip, r5
 8012ea4:	bf38      	it	cc
 8012ea6:	2200      	movcc	r2, #0
 8012ea8:	441a      	add	r2, r3
 8012eaa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012eae:	b17b      	cbz	r3, 8012ed0 <__mdiff+0x108>
 8012eb0:	6107      	str	r7, [r0, #16]
 8012eb2:	e7a3      	b.n	8012dfc <__mdiff+0x34>
 8012eb4:	f856 8b04 	ldr.w	r8, [r6], #4
 8012eb8:	fa11 f288 	uxtah	r2, r1, r8
 8012ebc:	1414      	asrs	r4, r2, #16
 8012ebe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012ec2:	b292      	uxth	r2, r2
 8012ec4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012ec8:	f84e 2b04 	str.w	r2, [lr], #4
 8012ecc:	1421      	asrs	r1, r4, #16
 8012ece:	e7e0      	b.n	8012e92 <__mdiff+0xca>
 8012ed0:	3f01      	subs	r7, #1
 8012ed2:	e7ea      	b.n	8012eaa <__mdiff+0xe2>
 8012ed4:	0801434f 	.word	0x0801434f
 8012ed8:	080143c0 	.word	0x080143c0

08012edc <__d2b>:
 8012edc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012ee0:	4689      	mov	r9, r1
 8012ee2:	2101      	movs	r1, #1
 8012ee4:	ec57 6b10 	vmov	r6, r7, d0
 8012ee8:	4690      	mov	r8, r2
 8012eea:	f7ff fccf 	bl	801288c <_Balloc>
 8012eee:	4604      	mov	r4, r0
 8012ef0:	b930      	cbnz	r0, 8012f00 <__d2b+0x24>
 8012ef2:	4602      	mov	r2, r0
 8012ef4:	4b25      	ldr	r3, [pc, #148]	; (8012f8c <__d2b+0xb0>)
 8012ef6:	4826      	ldr	r0, [pc, #152]	; (8012f90 <__d2b+0xb4>)
 8012ef8:	f240 310a 	movw	r1, #778	; 0x30a
 8012efc:	f000 fa10 	bl	8013320 <__assert_func>
 8012f00:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012f04:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012f08:	bb35      	cbnz	r5, 8012f58 <__d2b+0x7c>
 8012f0a:	2e00      	cmp	r6, #0
 8012f0c:	9301      	str	r3, [sp, #4]
 8012f0e:	d028      	beq.n	8012f62 <__d2b+0x86>
 8012f10:	4668      	mov	r0, sp
 8012f12:	9600      	str	r6, [sp, #0]
 8012f14:	f7ff fd82 	bl	8012a1c <__lo0bits>
 8012f18:	9900      	ldr	r1, [sp, #0]
 8012f1a:	b300      	cbz	r0, 8012f5e <__d2b+0x82>
 8012f1c:	9a01      	ldr	r2, [sp, #4]
 8012f1e:	f1c0 0320 	rsb	r3, r0, #32
 8012f22:	fa02 f303 	lsl.w	r3, r2, r3
 8012f26:	430b      	orrs	r3, r1
 8012f28:	40c2      	lsrs	r2, r0
 8012f2a:	6163      	str	r3, [r4, #20]
 8012f2c:	9201      	str	r2, [sp, #4]
 8012f2e:	9b01      	ldr	r3, [sp, #4]
 8012f30:	61a3      	str	r3, [r4, #24]
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	bf14      	ite	ne
 8012f36:	2202      	movne	r2, #2
 8012f38:	2201      	moveq	r2, #1
 8012f3a:	6122      	str	r2, [r4, #16]
 8012f3c:	b1d5      	cbz	r5, 8012f74 <__d2b+0x98>
 8012f3e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012f42:	4405      	add	r5, r0
 8012f44:	f8c9 5000 	str.w	r5, [r9]
 8012f48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012f4c:	f8c8 0000 	str.w	r0, [r8]
 8012f50:	4620      	mov	r0, r4
 8012f52:	b003      	add	sp, #12
 8012f54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012f58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012f5c:	e7d5      	b.n	8012f0a <__d2b+0x2e>
 8012f5e:	6161      	str	r1, [r4, #20]
 8012f60:	e7e5      	b.n	8012f2e <__d2b+0x52>
 8012f62:	a801      	add	r0, sp, #4
 8012f64:	f7ff fd5a 	bl	8012a1c <__lo0bits>
 8012f68:	9b01      	ldr	r3, [sp, #4]
 8012f6a:	6163      	str	r3, [r4, #20]
 8012f6c:	2201      	movs	r2, #1
 8012f6e:	6122      	str	r2, [r4, #16]
 8012f70:	3020      	adds	r0, #32
 8012f72:	e7e3      	b.n	8012f3c <__d2b+0x60>
 8012f74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012f78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012f7c:	f8c9 0000 	str.w	r0, [r9]
 8012f80:	6918      	ldr	r0, [r3, #16]
 8012f82:	f7ff fd2b 	bl	80129dc <__hi0bits>
 8012f86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012f8a:	e7df      	b.n	8012f4c <__d2b+0x70>
 8012f8c:	0801434f 	.word	0x0801434f
 8012f90:	080143c0 	.word	0x080143c0

08012f94 <_calloc_r>:
 8012f94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012f96:	fba1 2402 	umull	r2, r4, r1, r2
 8012f9a:	b94c      	cbnz	r4, 8012fb0 <_calloc_r+0x1c>
 8012f9c:	4611      	mov	r1, r2
 8012f9e:	9201      	str	r2, [sp, #4]
 8012fa0:	f7fd fd8e 	bl	8010ac0 <_malloc_r>
 8012fa4:	9a01      	ldr	r2, [sp, #4]
 8012fa6:	4605      	mov	r5, r0
 8012fa8:	b930      	cbnz	r0, 8012fb8 <_calloc_r+0x24>
 8012faa:	4628      	mov	r0, r5
 8012fac:	b003      	add	sp, #12
 8012fae:	bd30      	pop	{r4, r5, pc}
 8012fb0:	220c      	movs	r2, #12
 8012fb2:	6002      	str	r2, [r0, #0]
 8012fb4:	2500      	movs	r5, #0
 8012fb6:	e7f8      	b.n	8012faa <_calloc_r+0x16>
 8012fb8:	4621      	mov	r1, r4
 8012fba:	f7fd fd0d 	bl	80109d8 <memset>
 8012fbe:	e7f4      	b.n	8012faa <_calloc_r+0x16>

08012fc0 <__sfputc_r>:
 8012fc0:	6893      	ldr	r3, [r2, #8]
 8012fc2:	3b01      	subs	r3, #1
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	b410      	push	{r4}
 8012fc8:	6093      	str	r3, [r2, #8]
 8012fca:	da08      	bge.n	8012fde <__sfputc_r+0x1e>
 8012fcc:	6994      	ldr	r4, [r2, #24]
 8012fce:	42a3      	cmp	r3, r4
 8012fd0:	db01      	blt.n	8012fd6 <__sfputc_r+0x16>
 8012fd2:	290a      	cmp	r1, #10
 8012fd4:	d103      	bne.n	8012fde <__sfputc_r+0x1e>
 8012fd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012fda:	f7fe baed 	b.w	80115b8 <__swbuf_r>
 8012fde:	6813      	ldr	r3, [r2, #0]
 8012fe0:	1c58      	adds	r0, r3, #1
 8012fe2:	6010      	str	r0, [r2, #0]
 8012fe4:	7019      	strb	r1, [r3, #0]
 8012fe6:	4608      	mov	r0, r1
 8012fe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012fec:	4770      	bx	lr

08012fee <__sfputs_r>:
 8012fee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ff0:	4606      	mov	r6, r0
 8012ff2:	460f      	mov	r7, r1
 8012ff4:	4614      	mov	r4, r2
 8012ff6:	18d5      	adds	r5, r2, r3
 8012ff8:	42ac      	cmp	r4, r5
 8012ffa:	d101      	bne.n	8013000 <__sfputs_r+0x12>
 8012ffc:	2000      	movs	r0, #0
 8012ffe:	e007      	b.n	8013010 <__sfputs_r+0x22>
 8013000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013004:	463a      	mov	r2, r7
 8013006:	4630      	mov	r0, r6
 8013008:	f7ff ffda 	bl	8012fc0 <__sfputc_r>
 801300c:	1c43      	adds	r3, r0, #1
 801300e:	d1f3      	bne.n	8012ff8 <__sfputs_r+0xa>
 8013010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013014 <_vfiprintf_r>:
 8013014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013018:	460d      	mov	r5, r1
 801301a:	b09d      	sub	sp, #116	; 0x74
 801301c:	4614      	mov	r4, r2
 801301e:	4698      	mov	r8, r3
 8013020:	4606      	mov	r6, r0
 8013022:	b118      	cbz	r0, 801302c <_vfiprintf_r+0x18>
 8013024:	6983      	ldr	r3, [r0, #24]
 8013026:	b90b      	cbnz	r3, 801302c <_vfiprintf_r+0x18>
 8013028:	f7ff fb1a 	bl	8012660 <__sinit>
 801302c:	4b89      	ldr	r3, [pc, #548]	; (8013254 <_vfiprintf_r+0x240>)
 801302e:	429d      	cmp	r5, r3
 8013030:	d11b      	bne.n	801306a <_vfiprintf_r+0x56>
 8013032:	6875      	ldr	r5, [r6, #4]
 8013034:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013036:	07d9      	lsls	r1, r3, #31
 8013038:	d405      	bmi.n	8013046 <_vfiprintf_r+0x32>
 801303a:	89ab      	ldrh	r3, [r5, #12]
 801303c:	059a      	lsls	r2, r3, #22
 801303e:	d402      	bmi.n	8013046 <_vfiprintf_r+0x32>
 8013040:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013042:	f7ff fbb0 	bl	80127a6 <__retarget_lock_acquire_recursive>
 8013046:	89ab      	ldrh	r3, [r5, #12]
 8013048:	071b      	lsls	r3, r3, #28
 801304a:	d501      	bpl.n	8013050 <_vfiprintf_r+0x3c>
 801304c:	692b      	ldr	r3, [r5, #16]
 801304e:	b9eb      	cbnz	r3, 801308c <_vfiprintf_r+0x78>
 8013050:	4629      	mov	r1, r5
 8013052:	4630      	mov	r0, r6
 8013054:	f7fe fb02 	bl	801165c <__swsetup_r>
 8013058:	b1c0      	cbz	r0, 801308c <_vfiprintf_r+0x78>
 801305a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801305c:	07dc      	lsls	r4, r3, #31
 801305e:	d50e      	bpl.n	801307e <_vfiprintf_r+0x6a>
 8013060:	f04f 30ff 	mov.w	r0, #4294967295
 8013064:	b01d      	add	sp, #116	; 0x74
 8013066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801306a:	4b7b      	ldr	r3, [pc, #492]	; (8013258 <_vfiprintf_r+0x244>)
 801306c:	429d      	cmp	r5, r3
 801306e:	d101      	bne.n	8013074 <_vfiprintf_r+0x60>
 8013070:	68b5      	ldr	r5, [r6, #8]
 8013072:	e7df      	b.n	8013034 <_vfiprintf_r+0x20>
 8013074:	4b79      	ldr	r3, [pc, #484]	; (801325c <_vfiprintf_r+0x248>)
 8013076:	429d      	cmp	r5, r3
 8013078:	bf08      	it	eq
 801307a:	68f5      	ldreq	r5, [r6, #12]
 801307c:	e7da      	b.n	8013034 <_vfiprintf_r+0x20>
 801307e:	89ab      	ldrh	r3, [r5, #12]
 8013080:	0598      	lsls	r0, r3, #22
 8013082:	d4ed      	bmi.n	8013060 <_vfiprintf_r+0x4c>
 8013084:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013086:	f7ff fb8f 	bl	80127a8 <__retarget_lock_release_recursive>
 801308a:	e7e9      	b.n	8013060 <_vfiprintf_r+0x4c>
 801308c:	2300      	movs	r3, #0
 801308e:	9309      	str	r3, [sp, #36]	; 0x24
 8013090:	2320      	movs	r3, #32
 8013092:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013096:	f8cd 800c 	str.w	r8, [sp, #12]
 801309a:	2330      	movs	r3, #48	; 0x30
 801309c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013260 <_vfiprintf_r+0x24c>
 80130a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80130a4:	f04f 0901 	mov.w	r9, #1
 80130a8:	4623      	mov	r3, r4
 80130aa:	469a      	mov	sl, r3
 80130ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80130b0:	b10a      	cbz	r2, 80130b6 <_vfiprintf_r+0xa2>
 80130b2:	2a25      	cmp	r2, #37	; 0x25
 80130b4:	d1f9      	bne.n	80130aa <_vfiprintf_r+0x96>
 80130b6:	ebba 0b04 	subs.w	fp, sl, r4
 80130ba:	d00b      	beq.n	80130d4 <_vfiprintf_r+0xc0>
 80130bc:	465b      	mov	r3, fp
 80130be:	4622      	mov	r2, r4
 80130c0:	4629      	mov	r1, r5
 80130c2:	4630      	mov	r0, r6
 80130c4:	f7ff ff93 	bl	8012fee <__sfputs_r>
 80130c8:	3001      	adds	r0, #1
 80130ca:	f000 80aa 	beq.w	8013222 <_vfiprintf_r+0x20e>
 80130ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80130d0:	445a      	add	r2, fp
 80130d2:	9209      	str	r2, [sp, #36]	; 0x24
 80130d4:	f89a 3000 	ldrb.w	r3, [sl]
 80130d8:	2b00      	cmp	r3, #0
 80130da:	f000 80a2 	beq.w	8013222 <_vfiprintf_r+0x20e>
 80130de:	2300      	movs	r3, #0
 80130e0:	f04f 32ff 	mov.w	r2, #4294967295
 80130e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80130e8:	f10a 0a01 	add.w	sl, sl, #1
 80130ec:	9304      	str	r3, [sp, #16]
 80130ee:	9307      	str	r3, [sp, #28]
 80130f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80130f4:	931a      	str	r3, [sp, #104]	; 0x68
 80130f6:	4654      	mov	r4, sl
 80130f8:	2205      	movs	r2, #5
 80130fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130fe:	4858      	ldr	r0, [pc, #352]	; (8013260 <_vfiprintf_r+0x24c>)
 8013100:	f7ed f876 	bl	80001f0 <memchr>
 8013104:	9a04      	ldr	r2, [sp, #16]
 8013106:	b9d8      	cbnz	r0, 8013140 <_vfiprintf_r+0x12c>
 8013108:	06d1      	lsls	r1, r2, #27
 801310a:	bf44      	itt	mi
 801310c:	2320      	movmi	r3, #32
 801310e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013112:	0713      	lsls	r3, r2, #28
 8013114:	bf44      	itt	mi
 8013116:	232b      	movmi	r3, #43	; 0x2b
 8013118:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801311c:	f89a 3000 	ldrb.w	r3, [sl]
 8013120:	2b2a      	cmp	r3, #42	; 0x2a
 8013122:	d015      	beq.n	8013150 <_vfiprintf_r+0x13c>
 8013124:	9a07      	ldr	r2, [sp, #28]
 8013126:	4654      	mov	r4, sl
 8013128:	2000      	movs	r0, #0
 801312a:	f04f 0c0a 	mov.w	ip, #10
 801312e:	4621      	mov	r1, r4
 8013130:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013134:	3b30      	subs	r3, #48	; 0x30
 8013136:	2b09      	cmp	r3, #9
 8013138:	d94e      	bls.n	80131d8 <_vfiprintf_r+0x1c4>
 801313a:	b1b0      	cbz	r0, 801316a <_vfiprintf_r+0x156>
 801313c:	9207      	str	r2, [sp, #28]
 801313e:	e014      	b.n	801316a <_vfiprintf_r+0x156>
 8013140:	eba0 0308 	sub.w	r3, r0, r8
 8013144:	fa09 f303 	lsl.w	r3, r9, r3
 8013148:	4313      	orrs	r3, r2
 801314a:	9304      	str	r3, [sp, #16]
 801314c:	46a2      	mov	sl, r4
 801314e:	e7d2      	b.n	80130f6 <_vfiprintf_r+0xe2>
 8013150:	9b03      	ldr	r3, [sp, #12]
 8013152:	1d19      	adds	r1, r3, #4
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	9103      	str	r1, [sp, #12]
 8013158:	2b00      	cmp	r3, #0
 801315a:	bfbb      	ittet	lt
 801315c:	425b      	neglt	r3, r3
 801315e:	f042 0202 	orrlt.w	r2, r2, #2
 8013162:	9307      	strge	r3, [sp, #28]
 8013164:	9307      	strlt	r3, [sp, #28]
 8013166:	bfb8      	it	lt
 8013168:	9204      	strlt	r2, [sp, #16]
 801316a:	7823      	ldrb	r3, [r4, #0]
 801316c:	2b2e      	cmp	r3, #46	; 0x2e
 801316e:	d10c      	bne.n	801318a <_vfiprintf_r+0x176>
 8013170:	7863      	ldrb	r3, [r4, #1]
 8013172:	2b2a      	cmp	r3, #42	; 0x2a
 8013174:	d135      	bne.n	80131e2 <_vfiprintf_r+0x1ce>
 8013176:	9b03      	ldr	r3, [sp, #12]
 8013178:	1d1a      	adds	r2, r3, #4
 801317a:	681b      	ldr	r3, [r3, #0]
 801317c:	9203      	str	r2, [sp, #12]
 801317e:	2b00      	cmp	r3, #0
 8013180:	bfb8      	it	lt
 8013182:	f04f 33ff 	movlt.w	r3, #4294967295
 8013186:	3402      	adds	r4, #2
 8013188:	9305      	str	r3, [sp, #20]
 801318a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013270 <_vfiprintf_r+0x25c>
 801318e:	7821      	ldrb	r1, [r4, #0]
 8013190:	2203      	movs	r2, #3
 8013192:	4650      	mov	r0, sl
 8013194:	f7ed f82c 	bl	80001f0 <memchr>
 8013198:	b140      	cbz	r0, 80131ac <_vfiprintf_r+0x198>
 801319a:	2340      	movs	r3, #64	; 0x40
 801319c:	eba0 000a 	sub.w	r0, r0, sl
 80131a0:	fa03 f000 	lsl.w	r0, r3, r0
 80131a4:	9b04      	ldr	r3, [sp, #16]
 80131a6:	4303      	orrs	r3, r0
 80131a8:	3401      	adds	r4, #1
 80131aa:	9304      	str	r3, [sp, #16]
 80131ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131b0:	482c      	ldr	r0, [pc, #176]	; (8013264 <_vfiprintf_r+0x250>)
 80131b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80131b6:	2206      	movs	r2, #6
 80131b8:	f7ed f81a 	bl	80001f0 <memchr>
 80131bc:	2800      	cmp	r0, #0
 80131be:	d03f      	beq.n	8013240 <_vfiprintf_r+0x22c>
 80131c0:	4b29      	ldr	r3, [pc, #164]	; (8013268 <_vfiprintf_r+0x254>)
 80131c2:	bb1b      	cbnz	r3, 801320c <_vfiprintf_r+0x1f8>
 80131c4:	9b03      	ldr	r3, [sp, #12]
 80131c6:	3307      	adds	r3, #7
 80131c8:	f023 0307 	bic.w	r3, r3, #7
 80131cc:	3308      	adds	r3, #8
 80131ce:	9303      	str	r3, [sp, #12]
 80131d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131d2:	443b      	add	r3, r7
 80131d4:	9309      	str	r3, [sp, #36]	; 0x24
 80131d6:	e767      	b.n	80130a8 <_vfiprintf_r+0x94>
 80131d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80131dc:	460c      	mov	r4, r1
 80131de:	2001      	movs	r0, #1
 80131e0:	e7a5      	b.n	801312e <_vfiprintf_r+0x11a>
 80131e2:	2300      	movs	r3, #0
 80131e4:	3401      	adds	r4, #1
 80131e6:	9305      	str	r3, [sp, #20]
 80131e8:	4619      	mov	r1, r3
 80131ea:	f04f 0c0a 	mov.w	ip, #10
 80131ee:	4620      	mov	r0, r4
 80131f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80131f4:	3a30      	subs	r2, #48	; 0x30
 80131f6:	2a09      	cmp	r2, #9
 80131f8:	d903      	bls.n	8013202 <_vfiprintf_r+0x1ee>
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	d0c5      	beq.n	801318a <_vfiprintf_r+0x176>
 80131fe:	9105      	str	r1, [sp, #20]
 8013200:	e7c3      	b.n	801318a <_vfiprintf_r+0x176>
 8013202:	fb0c 2101 	mla	r1, ip, r1, r2
 8013206:	4604      	mov	r4, r0
 8013208:	2301      	movs	r3, #1
 801320a:	e7f0      	b.n	80131ee <_vfiprintf_r+0x1da>
 801320c:	ab03      	add	r3, sp, #12
 801320e:	9300      	str	r3, [sp, #0]
 8013210:	462a      	mov	r2, r5
 8013212:	4b16      	ldr	r3, [pc, #88]	; (801326c <_vfiprintf_r+0x258>)
 8013214:	a904      	add	r1, sp, #16
 8013216:	4630      	mov	r0, r6
 8013218:	f7fd fd66 	bl	8010ce8 <_printf_float>
 801321c:	4607      	mov	r7, r0
 801321e:	1c78      	adds	r0, r7, #1
 8013220:	d1d6      	bne.n	80131d0 <_vfiprintf_r+0x1bc>
 8013222:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013224:	07d9      	lsls	r1, r3, #31
 8013226:	d405      	bmi.n	8013234 <_vfiprintf_r+0x220>
 8013228:	89ab      	ldrh	r3, [r5, #12]
 801322a:	059a      	lsls	r2, r3, #22
 801322c:	d402      	bmi.n	8013234 <_vfiprintf_r+0x220>
 801322e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013230:	f7ff faba 	bl	80127a8 <__retarget_lock_release_recursive>
 8013234:	89ab      	ldrh	r3, [r5, #12]
 8013236:	065b      	lsls	r3, r3, #25
 8013238:	f53f af12 	bmi.w	8013060 <_vfiprintf_r+0x4c>
 801323c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801323e:	e711      	b.n	8013064 <_vfiprintf_r+0x50>
 8013240:	ab03      	add	r3, sp, #12
 8013242:	9300      	str	r3, [sp, #0]
 8013244:	462a      	mov	r2, r5
 8013246:	4b09      	ldr	r3, [pc, #36]	; (801326c <_vfiprintf_r+0x258>)
 8013248:	a904      	add	r1, sp, #16
 801324a:	4630      	mov	r0, r6
 801324c:	f7fd fff0 	bl	8011230 <_printf_i>
 8013250:	e7e4      	b.n	801321c <_vfiprintf_r+0x208>
 8013252:	bf00      	nop
 8013254:	08014380 	.word	0x08014380
 8013258:	080143a0 	.word	0x080143a0
 801325c:	08014360 	.word	0x08014360
 8013260:	0801451c 	.word	0x0801451c
 8013264:	08014526 	.word	0x08014526
 8013268:	08010ce9 	.word	0x08010ce9
 801326c:	08012fef 	.word	0x08012fef
 8013270:	08014522 	.word	0x08014522

08013274 <__sread>:
 8013274:	b510      	push	{r4, lr}
 8013276:	460c      	mov	r4, r1
 8013278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801327c:	f000 f8d6 	bl	801342c <_read_r>
 8013280:	2800      	cmp	r0, #0
 8013282:	bfab      	itete	ge
 8013284:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013286:	89a3      	ldrhlt	r3, [r4, #12]
 8013288:	181b      	addge	r3, r3, r0
 801328a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801328e:	bfac      	ite	ge
 8013290:	6563      	strge	r3, [r4, #84]	; 0x54
 8013292:	81a3      	strhlt	r3, [r4, #12]
 8013294:	bd10      	pop	{r4, pc}

08013296 <__swrite>:
 8013296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801329a:	461f      	mov	r7, r3
 801329c:	898b      	ldrh	r3, [r1, #12]
 801329e:	05db      	lsls	r3, r3, #23
 80132a0:	4605      	mov	r5, r0
 80132a2:	460c      	mov	r4, r1
 80132a4:	4616      	mov	r6, r2
 80132a6:	d505      	bpl.n	80132b4 <__swrite+0x1e>
 80132a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132ac:	2302      	movs	r3, #2
 80132ae:	2200      	movs	r2, #0
 80132b0:	f000 f898 	bl	80133e4 <_lseek_r>
 80132b4:	89a3      	ldrh	r3, [r4, #12]
 80132b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80132ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80132be:	81a3      	strh	r3, [r4, #12]
 80132c0:	4632      	mov	r2, r6
 80132c2:	463b      	mov	r3, r7
 80132c4:	4628      	mov	r0, r5
 80132c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80132ca:	f000 b817 	b.w	80132fc <_write_r>

080132ce <__sseek>:
 80132ce:	b510      	push	{r4, lr}
 80132d0:	460c      	mov	r4, r1
 80132d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132d6:	f000 f885 	bl	80133e4 <_lseek_r>
 80132da:	1c43      	adds	r3, r0, #1
 80132dc:	89a3      	ldrh	r3, [r4, #12]
 80132de:	bf15      	itete	ne
 80132e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80132e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80132e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80132ea:	81a3      	strheq	r3, [r4, #12]
 80132ec:	bf18      	it	ne
 80132ee:	81a3      	strhne	r3, [r4, #12]
 80132f0:	bd10      	pop	{r4, pc}

080132f2 <__sclose>:
 80132f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132f6:	f000 b831 	b.w	801335c <_close_r>
	...

080132fc <_write_r>:
 80132fc:	b538      	push	{r3, r4, r5, lr}
 80132fe:	4d07      	ldr	r5, [pc, #28]	; (801331c <_write_r+0x20>)
 8013300:	4604      	mov	r4, r0
 8013302:	4608      	mov	r0, r1
 8013304:	4611      	mov	r1, r2
 8013306:	2200      	movs	r2, #0
 8013308:	602a      	str	r2, [r5, #0]
 801330a:	461a      	mov	r2, r3
 801330c:	f7f3 fa9f 	bl	800684e <_write>
 8013310:	1c43      	adds	r3, r0, #1
 8013312:	d102      	bne.n	801331a <_write_r+0x1e>
 8013314:	682b      	ldr	r3, [r5, #0]
 8013316:	b103      	cbz	r3, 801331a <_write_r+0x1e>
 8013318:	6023      	str	r3, [r4, #0]
 801331a:	bd38      	pop	{r3, r4, r5, pc}
 801331c:	200267dc 	.word	0x200267dc

08013320 <__assert_func>:
 8013320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013322:	4614      	mov	r4, r2
 8013324:	461a      	mov	r2, r3
 8013326:	4b09      	ldr	r3, [pc, #36]	; (801334c <__assert_func+0x2c>)
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	4605      	mov	r5, r0
 801332c:	68d8      	ldr	r0, [r3, #12]
 801332e:	b14c      	cbz	r4, 8013344 <__assert_func+0x24>
 8013330:	4b07      	ldr	r3, [pc, #28]	; (8013350 <__assert_func+0x30>)
 8013332:	9100      	str	r1, [sp, #0]
 8013334:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013338:	4906      	ldr	r1, [pc, #24]	; (8013354 <__assert_func+0x34>)
 801333a:	462b      	mov	r3, r5
 801333c:	f000 f81e 	bl	801337c <fiprintf>
 8013340:	f000 f893 	bl	801346a <abort>
 8013344:	4b04      	ldr	r3, [pc, #16]	; (8013358 <__assert_func+0x38>)
 8013346:	461c      	mov	r4, r3
 8013348:	e7f3      	b.n	8013332 <__assert_func+0x12>
 801334a:	bf00      	nop
 801334c:	20000038 	.word	0x20000038
 8013350:	0801452d 	.word	0x0801452d
 8013354:	0801453a 	.word	0x0801453a
 8013358:	08014568 	.word	0x08014568

0801335c <_close_r>:
 801335c:	b538      	push	{r3, r4, r5, lr}
 801335e:	4d06      	ldr	r5, [pc, #24]	; (8013378 <_close_r+0x1c>)
 8013360:	2300      	movs	r3, #0
 8013362:	4604      	mov	r4, r0
 8013364:	4608      	mov	r0, r1
 8013366:	602b      	str	r3, [r5, #0]
 8013368:	f7f3 fa8d 	bl	8006886 <_close>
 801336c:	1c43      	adds	r3, r0, #1
 801336e:	d102      	bne.n	8013376 <_close_r+0x1a>
 8013370:	682b      	ldr	r3, [r5, #0]
 8013372:	b103      	cbz	r3, 8013376 <_close_r+0x1a>
 8013374:	6023      	str	r3, [r4, #0]
 8013376:	bd38      	pop	{r3, r4, r5, pc}
 8013378:	200267dc 	.word	0x200267dc

0801337c <fiprintf>:
 801337c:	b40e      	push	{r1, r2, r3}
 801337e:	b503      	push	{r0, r1, lr}
 8013380:	4601      	mov	r1, r0
 8013382:	ab03      	add	r3, sp, #12
 8013384:	4805      	ldr	r0, [pc, #20]	; (801339c <fiprintf+0x20>)
 8013386:	f853 2b04 	ldr.w	r2, [r3], #4
 801338a:	6800      	ldr	r0, [r0, #0]
 801338c:	9301      	str	r3, [sp, #4]
 801338e:	f7ff fe41 	bl	8013014 <_vfiprintf_r>
 8013392:	b002      	add	sp, #8
 8013394:	f85d eb04 	ldr.w	lr, [sp], #4
 8013398:	b003      	add	sp, #12
 801339a:	4770      	bx	lr
 801339c:	20000038 	.word	0x20000038

080133a0 <_fstat_r>:
 80133a0:	b538      	push	{r3, r4, r5, lr}
 80133a2:	4d07      	ldr	r5, [pc, #28]	; (80133c0 <_fstat_r+0x20>)
 80133a4:	2300      	movs	r3, #0
 80133a6:	4604      	mov	r4, r0
 80133a8:	4608      	mov	r0, r1
 80133aa:	4611      	mov	r1, r2
 80133ac:	602b      	str	r3, [r5, #0]
 80133ae:	f7f3 fa76 	bl	800689e <_fstat>
 80133b2:	1c43      	adds	r3, r0, #1
 80133b4:	d102      	bne.n	80133bc <_fstat_r+0x1c>
 80133b6:	682b      	ldr	r3, [r5, #0]
 80133b8:	b103      	cbz	r3, 80133bc <_fstat_r+0x1c>
 80133ba:	6023      	str	r3, [r4, #0]
 80133bc:	bd38      	pop	{r3, r4, r5, pc}
 80133be:	bf00      	nop
 80133c0:	200267dc 	.word	0x200267dc

080133c4 <_isatty_r>:
 80133c4:	b538      	push	{r3, r4, r5, lr}
 80133c6:	4d06      	ldr	r5, [pc, #24]	; (80133e0 <_isatty_r+0x1c>)
 80133c8:	2300      	movs	r3, #0
 80133ca:	4604      	mov	r4, r0
 80133cc:	4608      	mov	r0, r1
 80133ce:	602b      	str	r3, [r5, #0]
 80133d0:	f7f3 fa75 	bl	80068be <_isatty>
 80133d4:	1c43      	adds	r3, r0, #1
 80133d6:	d102      	bne.n	80133de <_isatty_r+0x1a>
 80133d8:	682b      	ldr	r3, [r5, #0]
 80133da:	b103      	cbz	r3, 80133de <_isatty_r+0x1a>
 80133dc:	6023      	str	r3, [r4, #0]
 80133de:	bd38      	pop	{r3, r4, r5, pc}
 80133e0:	200267dc 	.word	0x200267dc

080133e4 <_lseek_r>:
 80133e4:	b538      	push	{r3, r4, r5, lr}
 80133e6:	4d07      	ldr	r5, [pc, #28]	; (8013404 <_lseek_r+0x20>)
 80133e8:	4604      	mov	r4, r0
 80133ea:	4608      	mov	r0, r1
 80133ec:	4611      	mov	r1, r2
 80133ee:	2200      	movs	r2, #0
 80133f0:	602a      	str	r2, [r5, #0]
 80133f2:	461a      	mov	r2, r3
 80133f4:	f7f3 fa6e 	bl	80068d4 <_lseek>
 80133f8:	1c43      	adds	r3, r0, #1
 80133fa:	d102      	bne.n	8013402 <_lseek_r+0x1e>
 80133fc:	682b      	ldr	r3, [r5, #0]
 80133fe:	b103      	cbz	r3, 8013402 <_lseek_r+0x1e>
 8013400:	6023      	str	r3, [r4, #0]
 8013402:	bd38      	pop	{r3, r4, r5, pc}
 8013404:	200267dc 	.word	0x200267dc

08013408 <__ascii_mbtowc>:
 8013408:	b082      	sub	sp, #8
 801340a:	b901      	cbnz	r1, 801340e <__ascii_mbtowc+0x6>
 801340c:	a901      	add	r1, sp, #4
 801340e:	b142      	cbz	r2, 8013422 <__ascii_mbtowc+0x1a>
 8013410:	b14b      	cbz	r3, 8013426 <__ascii_mbtowc+0x1e>
 8013412:	7813      	ldrb	r3, [r2, #0]
 8013414:	600b      	str	r3, [r1, #0]
 8013416:	7812      	ldrb	r2, [r2, #0]
 8013418:	1e10      	subs	r0, r2, #0
 801341a:	bf18      	it	ne
 801341c:	2001      	movne	r0, #1
 801341e:	b002      	add	sp, #8
 8013420:	4770      	bx	lr
 8013422:	4610      	mov	r0, r2
 8013424:	e7fb      	b.n	801341e <__ascii_mbtowc+0x16>
 8013426:	f06f 0001 	mvn.w	r0, #1
 801342a:	e7f8      	b.n	801341e <__ascii_mbtowc+0x16>

0801342c <_read_r>:
 801342c:	b538      	push	{r3, r4, r5, lr}
 801342e:	4d07      	ldr	r5, [pc, #28]	; (801344c <_read_r+0x20>)
 8013430:	4604      	mov	r4, r0
 8013432:	4608      	mov	r0, r1
 8013434:	4611      	mov	r1, r2
 8013436:	2200      	movs	r2, #0
 8013438:	602a      	str	r2, [r5, #0]
 801343a:	461a      	mov	r2, r3
 801343c:	f7f3 f9ea 	bl	8006814 <_read>
 8013440:	1c43      	adds	r3, r0, #1
 8013442:	d102      	bne.n	801344a <_read_r+0x1e>
 8013444:	682b      	ldr	r3, [r5, #0]
 8013446:	b103      	cbz	r3, 801344a <_read_r+0x1e>
 8013448:	6023      	str	r3, [r4, #0]
 801344a:	bd38      	pop	{r3, r4, r5, pc}
 801344c:	200267dc 	.word	0x200267dc

08013450 <__ascii_wctomb>:
 8013450:	b149      	cbz	r1, 8013466 <__ascii_wctomb+0x16>
 8013452:	2aff      	cmp	r2, #255	; 0xff
 8013454:	bf85      	ittet	hi
 8013456:	238a      	movhi	r3, #138	; 0x8a
 8013458:	6003      	strhi	r3, [r0, #0]
 801345a:	700a      	strbls	r2, [r1, #0]
 801345c:	f04f 30ff 	movhi.w	r0, #4294967295
 8013460:	bf98      	it	ls
 8013462:	2001      	movls	r0, #1
 8013464:	4770      	bx	lr
 8013466:	4608      	mov	r0, r1
 8013468:	4770      	bx	lr

0801346a <abort>:
 801346a:	b508      	push	{r3, lr}
 801346c:	2006      	movs	r0, #6
 801346e:	f000 f82b 	bl	80134c8 <raise>
 8013472:	2001      	movs	r0, #1
 8013474:	f7f3 f9c4 	bl	8006800 <_exit>

08013478 <_raise_r>:
 8013478:	291f      	cmp	r1, #31
 801347a:	b538      	push	{r3, r4, r5, lr}
 801347c:	4604      	mov	r4, r0
 801347e:	460d      	mov	r5, r1
 8013480:	d904      	bls.n	801348c <_raise_r+0x14>
 8013482:	2316      	movs	r3, #22
 8013484:	6003      	str	r3, [r0, #0]
 8013486:	f04f 30ff 	mov.w	r0, #4294967295
 801348a:	bd38      	pop	{r3, r4, r5, pc}
 801348c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801348e:	b112      	cbz	r2, 8013496 <_raise_r+0x1e>
 8013490:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013494:	b94b      	cbnz	r3, 80134aa <_raise_r+0x32>
 8013496:	4620      	mov	r0, r4
 8013498:	f000 f830 	bl	80134fc <_getpid_r>
 801349c:	462a      	mov	r2, r5
 801349e:	4601      	mov	r1, r0
 80134a0:	4620      	mov	r0, r4
 80134a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80134a6:	f000 b817 	b.w	80134d8 <_kill_r>
 80134aa:	2b01      	cmp	r3, #1
 80134ac:	d00a      	beq.n	80134c4 <_raise_r+0x4c>
 80134ae:	1c59      	adds	r1, r3, #1
 80134b0:	d103      	bne.n	80134ba <_raise_r+0x42>
 80134b2:	2316      	movs	r3, #22
 80134b4:	6003      	str	r3, [r0, #0]
 80134b6:	2001      	movs	r0, #1
 80134b8:	e7e7      	b.n	801348a <_raise_r+0x12>
 80134ba:	2400      	movs	r4, #0
 80134bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80134c0:	4628      	mov	r0, r5
 80134c2:	4798      	blx	r3
 80134c4:	2000      	movs	r0, #0
 80134c6:	e7e0      	b.n	801348a <_raise_r+0x12>

080134c8 <raise>:
 80134c8:	4b02      	ldr	r3, [pc, #8]	; (80134d4 <raise+0xc>)
 80134ca:	4601      	mov	r1, r0
 80134cc:	6818      	ldr	r0, [r3, #0]
 80134ce:	f7ff bfd3 	b.w	8013478 <_raise_r>
 80134d2:	bf00      	nop
 80134d4:	20000038 	.word	0x20000038

080134d8 <_kill_r>:
 80134d8:	b538      	push	{r3, r4, r5, lr}
 80134da:	4d07      	ldr	r5, [pc, #28]	; (80134f8 <_kill_r+0x20>)
 80134dc:	2300      	movs	r3, #0
 80134de:	4604      	mov	r4, r0
 80134e0:	4608      	mov	r0, r1
 80134e2:	4611      	mov	r1, r2
 80134e4:	602b      	str	r3, [r5, #0]
 80134e6:	f7f3 f97b 	bl	80067e0 <_kill>
 80134ea:	1c43      	adds	r3, r0, #1
 80134ec:	d102      	bne.n	80134f4 <_kill_r+0x1c>
 80134ee:	682b      	ldr	r3, [r5, #0]
 80134f0:	b103      	cbz	r3, 80134f4 <_kill_r+0x1c>
 80134f2:	6023      	str	r3, [r4, #0]
 80134f4:	bd38      	pop	{r3, r4, r5, pc}
 80134f6:	bf00      	nop
 80134f8:	200267dc 	.word	0x200267dc

080134fc <_getpid_r>:
 80134fc:	f7f3 b968 	b.w	80067d0 <_getpid>

08013500 <roundf>:
 8013500:	ee10 0a10 	vmov	r0, s0
 8013504:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8013508:	3a7f      	subs	r2, #127	; 0x7f
 801350a:	2a16      	cmp	r2, #22
 801350c:	dc15      	bgt.n	801353a <roundf+0x3a>
 801350e:	2a00      	cmp	r2, #0
 8013510:	da08      	bge.n	8013524 <roundf+0x24>
 8013512:	3201      	adds	r2, #1
 8013514:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8013518:	d101      	bne.n	801351e <roundf+0x1e>
 801351a:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 801351e:	ee00 3a10 	vmov	s0, r3
 8013522:	4770      	bx	lr
 8013524:	4907      	ldr	r1, [pc, #28]	; (8013544 <roundf+0x44>)
 8013526:	4111      	asrs	r1, r2
 8013528:	4208      	tst	r0, r1
 801352a:	d0fa      	beq.n	8013522 <roundf+0x22>
 801352c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8013530:	4113      	asrs	r3, r2
 8013532:	4403      	add	r3, r0
 8013534:	ea23 0301 	bic.w	r3, r3, r1
 8013538:	e7f1      	b.n	801351e <roundf+0x1e>
 801353a:	2a80      	cmp	r2, #128	; 0x80
 801353c:	d1f1      	bne.n	8013522 <roundf+0x22>
 801353e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013542:	4770      	bx	lr
 8013544:	007fffff 	.word	0x007fffff

08013548 <log>:
 8013548:	b538      	push	{r3, r4, r5, lr}
 801354a:	ed2d 8b02 	vpush	{d8}
 801354e:	ec55 4b10 	vmov	r4, r5, d0
 8013552:	f000 f839 	bl	80135c8 <__ieee754_log>
 8013556:	4622      	mov	r2, r4
 8013558:	462b      	mov	r3, r5
 801355a:	4620      	mov	r0, r4
 801355c:	4629      	mov	r1, r5
 801355e:	eeb0 8a40 	vmov.f32	s16, s0
 8013562:	eef0 8a60 	vmov.f32	s17, s1
 8013566:	f7ed fae9 	bl	8000b3c <__aeabi_dcmpun>
 801356a:	b998      	cbnz	r0, 8013594 <log+0x4c>
 801356c:	2200      	movs	r2, #0
 801356e:	2300      	movs	r3, #0
 8013570:	4620      	mov	r0, r4
 8013572:	4629      	mov	r1, r5
 8013574:	f7ed fad8 	bl	8000b28 <__aeabi_dcmpgt>
 8013578:	b960      	cbnz	r0, 8013594 <log+0x4c>
 801357a:	2200      	movs	r2, #0
 801357c:	2300      	movs	r3, #0
 801357e:	4620      	mov	r0, r4
 8013580:	4629      	mov	r1, r5
 8013582:	f7ed faa9 	bl	8000ad8 <__aeabi_dcmpeq>
 8013586:	b160      	cbz	r0, 80135a2 <log+0x5a>
 8013588:	f7fd f9de 	bl	8010948 <__errno>
 801358c:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 80135b8 <log+0x70>
 8013590:	2322      	movs	r3, #34	; 0x22
 8013592:	6003      	str	r3, [r0, #0]
 8013594:	eeb0 0a48 	vmov.f32	s0, s16
 8013598:	eef0 0a68 	vmov.f32	s1, s17
 801359c:	ecbd 8b02 	vpop	{d8}
 80135a0:	bd38      	pop	{r3, r4, r5, pc}
 80135a2:	f7fd f9d1 	bl	8010948 <__errno>
 80135a6:	ecbd 8b02 	vpop	{d8}
 80135aa:	2321      	movs	r3, #33	; 0x21
 80135ac:	6003      	str	r3, [r0, #0]
 80135ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80135b2:	4803      	ldr	r0, [pc, #12]	; (80135c0 <log+0x78>)
 80135b4:	f000 b9c4 	b.w	8013940 <nan>
 80135b8:	00000000 	.word	0x00000000
 80135bc:	fff00000 	.word	0xfff00000
 80135c0:	08014568 	.word	0x08014568
 80135c4:	00000000 	.word	0x00000000

080135c8 <__ieee754_log>:
 80135c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135cc:	ec51 0b10 	vmov	r0, r1, d0
 80135d0:	ed2d 8b04 	vpush	{d8-d9}
 80135d4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80135d8:	b083      	sub	sp, #12
 80135da:	460d      	mov	r5, r1
 80135dc:	da29      	bge.n	8013632 <__ieee754_log+0x6a>
 80135de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80135e2:	4303      	orrs	r3, r0
 80135e4:	ee10 2a10 	vmov	r2, s0
 80135e8:	d10c      	bne.n	8013604 <__ieee754_log+0x3c>
 80135ea:	49cf      	ldr	r1, [pc, #828]	; (8013928 <__ieee754_log+0x360>)
 80135ec:	2200      	movs	r2, #0
 80135ee:	2300      	movs	r3, #0
 80135f0:	2000      	movs	r0, #0
 80135f2:	f7ed f933 	bl	800085c <__aeabi_ddiv>
 80135f6:	ec41 0b10 	vmov	d0, r0, r1
 80135fa:	b003      	add	sp, #12
 80135fc:	ecbd 8b04 	vpop	{d8-d9}
 8013600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013604:	2900      	cmp	r1, #0
 8013606:	da05      	bge.n	8013614 <__ieee754_log+0x4c>
 8013608:	460b      	mov	r3, r1
 801360a:	f7ec fe45 	bl	8000298 <__aeabi_dsub>
 801360e:	2200      	movs	r2, #0
 8013610:	2300      	movs	r3, #0
 8013612:	e7ee      	b.n	80135f2 <__ieee754_log+0x2a>
 8013614:	4bc5      	ldr	r3, [pc, #788]	; (801392c <__ieee754_log+0x364>)
 8013616:	2200      	movs	r2, #0
 8013618:	f7ec fff6 	bl	8000608 <__aeabi_dmul>
 801361c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8013620:	460d      	mov	r5, r1
 8013622:	4ac3      	ldr	r2, [pc, #780]	; (8013930 <__ieee754_log+0x368>)
 8013624:	4295      	cmp	r5, r2
 8013626:	dd06      	ble.n	8013636 <__ieee754_log+0x6e>
 8013628:	4602      	mov	r2, r0
 801362a:	460b      	mov	r3, r1
 801362c:	f7ec fe36 	bl	800029c <__adddf3>
 8013630:	e7e1      	b.n	80135f6 <__ieee754_log+0x2e>
 8013632:	2300      	movs	r3, #0
 8013634:	e7f5      	b.n	8013622 <__ieee754_log+0x5a>
 8013636:	152c      	asrs	r4, r5, #20
 8013638:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 801363c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8013640:	441c      	add	r4, r3
 8013642:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8013646:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 801364a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801364e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8013652:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8013656:	ea42 0105 	orr.w	r1, r2, r5
 801365a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 801365e:	2200      	movs	r2, #0
 8013660:	4bb4      	ldr	r3, [pc, #720]	; (8013934 <__ieee754_log+0x36c>)
 8013662:	f7ec fe19 	bl	8000298 <__aeabi_dsub>
 8013666:	1cab      	adds	r3, r5, #2
 8013668:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801366c:	2b02      	cmp	r3, #2
 801366e:	4682      	mov	sl, r0
 8013670:	468b      	mov	fp, r1
 8013672:	f04f 0200 	mov.w	r2, #0
 8013676:	dc53      	bgt.n	8013720 <__ieee754_log+0x158>
 8013678:	2300      	movs	r3, #0
 801367a:	f7ed fa2d 	bl	8000ad8 <__aeabi_dcmpeq>
 801367e:	b1d0      	cbz	r0, 80136b6 <__ieee754_log+0xee>
 8013680:	2c00      	cmp	r4, #0
 8013682:	f000 8122 	beq.w	80138ca <__ieee754_log+0x302>
 8013686:	4620      	mov	r0, r4
 8013688:	f7ec ff54 	bl	8000534 <__aeabi_i2d>
 801368c:	a390      	add	r3, pc, #576	; (adr r3, 80138d0 <__ieee754_log+0x308>)
 801368e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013692:	4606      	mov	r6, r0
 8013694:	460f      	mov	r7, r1
 8013696:	f7ec ffb7 	bl	8000608 <__aeabi_dmul>
 801369a:	a38f      	add	r3, pc, #572	; (adr r3, 80138d8 <__ieee754_log+0x310>)
 801369c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136a0:	4604      	mov	r4, r0
 80136a2:	460d      	mov	r5, r1
 80136a4:	4630      	mov	r0, r6
 80136a6:	4639      	mov	r1, r7
 80136a8:	f7ec ffae 	bl	8000608 <__aeabi_dmul>
 80136ac:	4602      	mov	r2, r0
 80136ae:	460b      	mov	r3, r1
 80136b0:	4620      	mov	r0, r4
 80136b2:	4629      	mov	r1, r5
 80136b4:	e7ba      	b.n	801362c <__ieee754_log+0x64>
 80136b6:	a38a      	add	r3, pc, #552	; (adr r3, 80138e0 <__ieee754_log+0x318>)
 80136b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136bc:	4650      	mov	r0, sl
 80136be:	4659      	mov	r1, fp
 80136c0:	f7ec ffa2 	bl	8000608 <__aeabi_dmul>
 80136c4:	4602      	mov	r2, r0
 80136c6:	460b      	mov	r3, r1
 80136c8:	2000      	movs	r0, #0
 80136ca:	499b      	ldr	r1, [pc, #620]	; (8013938 <__ieee754_log+0x370>)
 80136cc:	f7ec fde4 	bl	8000298 <__aeabi_dsub>
 80136d0:	4652      	mov	r2, sl
 80136d2:	4606      	mov	r6, r0
 80136d4:	460f      	mov	r7, r1
 80136d6:	465b      	mov	r3, fp
 80136d8:	4650      	mov	r0, sl
 80136da:	4659      	mov	r1, fp
 80136dc:	f7ec ff94 	bl	8000608 <__aeabi_dmul>
 80136e0:	4602      	mov	r2, r0
 80136e2:	460b      	mov	r3, r1
 80136e4:	4630      	mov	r0, r6
 80136e6:	4639      	mov	r1, r7
 80136e8:	f7ec ff8e 	bl	8000608 <__aeabi_dmul>
 80136ec:	4606      	mov	r6, r0
 80136ee:	460f      	mov	r7, r1
 80136f0:	b914      	cbnz	r4, 80136f8 <__ieee754_log+0x130>
 80136f2:	4632      	mov	r2, r6
 80136f4:	463b      	mov	r3, r7
 80136f6:	e0a2      	b.n	801383e <__ieee754_log+0x276>
 80136f8:	4620      	mov	r0, r4
 80136fa:	f7ec ff1b 	bl	8000534 <__aeabi_i2d>
 80136fe:	a374      	add	r3, pc, #464	; (adr r3, 80138d0 <__ieee754_log+0x308>)
 8013700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013704:	4680      	mov	r8, r0
 8013706:	4689      	mov	r9, r1
 8013708:	f7ec ff7e 	bl	8000608 <__aeabi_dmul>
 801370c:	a372      	add	r3, pc, #456	; (adr r3, 80138d8 <__ieee754_log+0x310>)
 801370e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013712:	4604      	mov	r4, r0
 8013714:	460d      	mov	r5, r1
 8013716:	4640      	mov	r0, r8
 8013718:	4649      	mov	r1, r9
 801371a:	f7ec ff75 	bl	8000608 <__aeabi_dmul>
 801371e:	e0a7      	b.n	8013870 <__ieee754_log+0x2a8>
 8013720:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013724:	f7ec fdba 	bl	800029c <__adddf3>
 8013728:	4602      	mov	r2, r0
 801372a:	460b      	mov	r3, r1
 801372c:	4650      	mov	r0, sl
 801372e:	4659      	mov	r1, fp
 8013730:	f7ed f894 	bl	800085c <__aeabi_ddiv>
 8013734:	ec41 0b18 	vmov	d8, r0, r1
 8013738:	4620      	mov	r0, r4
 801373a:	f7ec fefb 	bl	8000534 <__aeabi_i2d>
 801373e:	ec53 2b18 	vmov	r2, r3, d8
 8013742:	ec41 0b19 	vmov	d9, r0, r1
 8013746:	ec51 0b18 	vmov	r0, r1, d8
 801374a:	f7ec ff5d 	bl	8000608 <__aeabi_dmul>
 801374e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8013752:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8013756:	9301      	str	r3, [sp, #4]
 8013758:	4602      	mov	r2, r0
 801375a:	460b      	mov	r3, r1
 801375c:	4680      	mov	r8, r0
 801375e:	4689      	mov	r9, r1
 8013760:	f7ec ff52 	bl	8000608 <__aeabi_dmul>
 8013764:	a360      	add	r3, pc, #384	; (adr r3, 80138e8 <__ieee754_log+0x320>)
 8013766:	e9d3 2300 	ldrd	r2, r3, [r3]
 801376a:	4606      	mov	r6, r0
 801376c:	460f      	mov	r7, r1
 801376e:	f7ec ff4b 	bl	8000608 <__aeabi_dmul>
 8013772:	a35f      	add	r3, pc, #380	; (adr r3, 80138f0 <__ieee754_log+0x328>)
 8013774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013778:	f7ec fd90 	bl	800029c <__adddf3>
 801377c:	4632      	mov	r2, r6
 801377e:	463b      	mov	r3, r7
 8013780:	f7ec ff42 	bl	8000608 <__aeabi_dmul>
 8013784:	a35c      	add	r3, pc, #368	; (adr r3, 80138f8 <__ieee754_log+0x330>)
 8013786:	e9d3 2300 	ldrd	r2, r3, [r3]
 801378a:	f7ec fd87 	bl	800029c <__adddf3>
 801378e:	4632      	mov	r2, r6
 8013790:	463b      	mov	r3, r7
 8013792:	f7ec ff39 	bl	8000608 <__aeabi_dmul>
 8013796:	a35a      	add	r3, pc, #360	; (adr r3, 8013900 <__ieee754_log+0x338>)
 8013798:	e9d3 2300 	ldrd	r2, r3, [r3]
 801379c:	f7ec fd7e 	bl	800029c <__adddf3>
 80137a0:	4642      	mov	r2, r8
 80137a2:	464b      	mov	r3, r9
 80137a4:	f7ec ff30 	bl	8000608 <__aeabi_dmul>
 80137a8:	a357      	add	r3, pc, #348	; (adr r3, 8013908 <__ieee754_log+0x340>)
 80137aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ae:	4680      	mov	r8, r0
 80137b0:	4689      	mov	r9, r1
 80137b2:	4630      	mov	r0, r6
 80137b4:	4639      	mov	r1, r7
 80137b6:	f7ec ff27 	bl	8000608 <__aeabi_dmul>
 80137ba:	a355      	add	r3, pc, #340	; (adr r3, 8013910 <__ieee754_log+0x348>)
 80137bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137c0:	f7ec fd6c 	bl	800029c <__adddf3>
 80137c4:	4632      	mov	r2, r6
 80137c6:	463b      	mov	r3, r7
 80137c8:	f7ec ff1e 	bl	8000608 <__aeabi_dmul>
 80137cc:	a352      	add	r3, pc, #328	; (adr r3, 8013918 <__ieee754_log+0x350>)
 80137ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137d2:	f7ec fd63 	bl	800029c <__adddf3>
 80137d6:	4632      	mov	r2, r6
 80137d8:	463b      	mov	r3, r7
 80137da:	f7ec ff15 	bl	8000608 <__aeabi_dmul>
 80137de:	460b      	mov	r3, r1
 80137e0:	4602      	mov	r2, r0
 80137e2:	4649      	mov	r1, r9
 80137e4:	4640      	mov	r0, r8
 80137e6:	f7ec fd59 	bl	800029c <__adddf3>
 80137ea:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80137ee:	9b01      	ldr	r3, [sp, #4]
 80137f0:	3551      	adds	r5, #81	; 0x51
 80137f2:	431d      	orrs	r5, r3
 80137f4:	2d00      	cmp	r5, #0
 80137f6:	4680      	mov	r8, r0
 80137f8:	4689      	mov	r9, r1
 80137fa:	dd48      	ble.n	801388e <__ieee754_log+0x2c6>
 80137fc:	4b4e      	ldr	r3, [pc, #312]	; (8013938 <__ieee754_log+0x370>)
 80137fe:	2200      	movs	r2, #0
 8013800:	4650      	mov	r0, sl
 8013802:	4659      	mov	r1, fp
 8013804:	f7ec ff00 	bl	8000608 <__aeabi_dmul>
 8013808:	4652      	mov	r2, sl
 801380a:	465b      	mov	r3, fp
 801380c:	f7ec fefc 	bl	8000608 <__aeabi_dmul>
 8013810:	4602      	mov	r2, r0
 8013812:	460b      	mov	r3, r1
 8013814:	4606      	mov	r6, r0
 8013816:	460f      	mov	r7, r1
 8013818:	4640      	mov	r0, r8
 801381a:	4649      	mov	r1, r9
 801381c:	f7ec fd3e 	bl	800029c <__adddf3>
 8013820:	ec53 2b18 	vmov	r2, r3, d8
 8013824:	f7ec fef0 	bl	8000608 <__aeabi_dmul>
 8013828:	4680      	mov	r8, r0
 801382a:	4689      	mov	r9, r1
 801382c:	b964      	cbnz	r4, 8013848 <__ieee754_log+0x280>
 801382e:	4602      	mov	r2, r0
 8013830:	460b      	mov	r3, r1
 8013832:	4630      	mov	r0, r6
 8013834:	4639      	mov	r1, r7
 8013836:	f7ec fd2f 	bl	8000298 <__aeabi_dsub>
 801383a:	4602      	mov	r2, r0
 801383c:	460b      	mov	r3, r1
 801383e:	4650      	mov	r0, sl
 8013840:	4659      	mov	r1, fp
 8013842:	f7ec fd29 	bl	8000298 <__aeabi_dsub>
 8013846:	e6d6      	b.n	80135f6 <__ieee754_log+0x2e>
 8013848:	a321      	add	r3, pc, #132	; (adr r3, 80138d0 <__ieee754_log+0x308>)
 801384a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801384e:	ec51 0b19 	vmov	r0, r1, d9
 8013852:	f7ec fed9 	bl	8000608 <__aeabi_dmul>
 8013856:	a320      	add	r3, pc, #128	; (adr r3, 80138d8 <__ieee754_log+0x310>)
 8013858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801385c:	4604      	mov	r4, r0
 801385e:	460d      	mov	r5, r1
 8013860:	ec51 0b19 	vmov	r0, r1, d9
 8013864:	f7ec fed0 	bl	8000608 <__aeabi_dmul>
 8013868:	4642      	mov	r2, r8
 801386a:	464b      	mov	r3, r9
 801386c:	f7ec fd16 	bl	800029c <__adddf3>
 8013870:	4602      	mov	r2, r0
 8013872:	460b      	mov	r3, r1
 8013874:	4630      	mov	r0, r6
 8013876:	4639      	mov	r1, r7
 8013878:	f7ec fd0e 	bl	8000298 <__aeabi_dsub>
 801387c:	4652      	mov	r2, sl
 801387e:	465b      	mov	r3, fp
 8013880:	f7ec fd0a 	bl	8000298 <__aeabi_dsub>
 8013884:	4602      	mov	r2, r0
 8013886:	460b      	mov	r3, r1
 8013888:	4620      	mov	r0, r4
 801388a:	4629      	mov	r1, r5
 801388c:	e7d9      	b.n	8013842 <__ieee754_log+0x27a>
 801388e:	4602      	mov	r2, r0
 8013890:	460b      	mov	r3, r1
 8013892:	4650      	mov	r0, sl
 8013894:	4659      	mov	r1, fp
 8013896:	f7ec fcff 	bl	8000298 <__aeabi_dsub>
 801389a:	ec53 2b18 	vmov	r2, r3, d8
 801389e:	f7ec feb3 	bl	8000608 <__aeabi_dmul>
 80138a2:	4606      	mov	r6, r0
 80138a4:	460f      	mov	r7, r1
 80138a6:	2c00      	cmp	r4, #0
 80138a8:	f43f af23 	beq.w	80136f2 <__ieee754_log+0x12a>
 80138ac:	a308      	add	r3, pc, #32	; (adr r3, 80138d0 <__ieee754_log+0x308>)
 80138ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138b2:	ec51 0b19 	vmov	r0, r1, d9
 80138b6:	f7ec fea7 	bl	8000608 <__aeabi_dmul>
 80138ba:	a307      	add	r3, pc, #28	; (adr r3, 80138d8 <__ieee754_log+0x310>)
 80138bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138c0:	4604      	mov	r4, r0
 80138c2:	460d      	mov	r5, r1
 80138c4:	ec51 0b19 	vmov	r0, r1, d9
 80138c8:	e727      	b.n	801371a <__ieee754_log+0x152>
 80138ca:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8013920 <__ieee754_log+0x358>
 80138ce:	e694      	b.n	80135fa <__ieee754_log+0x32>
 80138d0:	fee00000 	.word	0xfee00000
 80138d4:	3fe62e42 	.word	0x3fe62e42
 80138d8:	35793c76 	.word	0x35793c76
 80138dc:	3dea39ef 	.word	0x3dea39ef
 80138e0:	55555555 	.word	0x55555555
 80138e4:	3fd55555 	.word	0x3fd55555
 80138e8:	df3e5244 	.word	0xdf3e5244
 80138ec:	3fc2f112 	.word	0x3fc2f112
 80138f0:	96cb03de 	.word	0x96cb03de
 80138f4:	3fc74664 	.word	0x3fc74664
 80138f8:	94229359 	.word	0x94229359
 80138fc:	3fd24924 	.word	0x3fd24924
 8013900:	55555593 	.word	0x55555593
 8013904:	3fe55555 	.word	0x3fe55555
 8013908:	d078c69f 	.word	0xd078c69f
 801390c:	3fc39a09 	.word	0x3fc39a09
 8013910:	1d8e78af 	.word	0x1d8e78af
 8013914:	3fcc71c5 	.word	0x3fcc71c5
 8013918:	9997fa04 	.word	0x9997fa04
 801391c:	3fd99999 	.word	0x3fd99999
	...
 8013928:	c3500000 	.word	0xc3500000
 801392c:	43500000 	.word	0x43500000
 8013930:	7fefffff 	.word	0x7fefffff
 8013934:	3ff00000 	.word	0x3ff00000
 8013938:	3fe00000 	.word	0x3fe00000
 801393c:	00000000 	.word	0x00000000

08013940 <nan>:
 8013940:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013948 <nan+0x8>
 8013944:	4770      	bx	lr
 8013946:	bf00      	nop
 8013948:	00000000 	.word	0x00000000
 801394c:	7ff80000 	.word	0x7ff80000

08013950 <_init>:
 8013950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013952:	bf00      	nop
 8013954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013956:	bc08      	pop	{r3}
 8013958:	469e      	mov	lr, r3
 801395a:	4770      	bx	lr

0801395c <_fini>:
 801395c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801395e:	bf00      	nop
 8013960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013962:	bc08      	pop	{r3}
 8013964:	469e      	mov	lr, r3
 8013966:	4770      	bx	lr
