// Generated by CIRCT firtool-1.114.1
module p_Convert(
  input  [3:0]  io_depth,
  input  [9:0]  io_in_0,
                io_in_1,
                io_in_2,
                io_in_3,
                io_in_4,
                io_in_5,
                io_in_6,
                io_in_7,
                io_in_8,
                io_in_9,
                io_in_10,
                io_in_11,
                io_in_12,
                io_in_13,
                io_in_14,
                io_in_15,
  input         io_nan_0,
  input  [9:0]  io_exponent_0,
  output        io_out_0_sign,
  output [7:0]  io_out_0_exponent,
  output [22:0] io_out_0_mantissa,
  output        io_out_1_sign,
  output [7:0]  io_out_1_exponent,
  output [22:0] io_out_1_mantissa,
  output        io_out_2_sign,
  output [7:0]  io_out_2_exponent,
  output [22:0] io_out_2_mantissa,
  output        io_out_3_sign,
  output [7:0]  io_out_3_exponent,
  output [22:0] io_out_3_mantissa,
  output        io_out_4_sign,
  output [7:0]  io_out_4_exponent,
  output [22:0] io_out_4_mantissa,
  output        io_out_5_sign,
  output [7:0]  io_out_5_exponent,
  output [22:0] io_out_5_mantissa,
  output        io_out_6_sign,
  output [7:0]  io_out_6_exponent,
  output [22:0] io_out_6_mantissa,
  output        io_out_7_sign,
  output [7:0]  io_out_7_exponent,
  output [22:0] io_out_7_mantissa,
  output        io_out_8_sign,
  output [7:0]  io_out_8_exponent,
  output [22:0] io_out_8_mantissa,
  output        io_out_9_sign,
  output [7:0]  io_out_9_exponent,
  output [22:0] io_out_9_mantissa,
  output        io_out_10_sign,
  output [7:0]  io_out_10_exponent,
  output [22:0] io_out_10_mantissa,
  output        io_out_11_sign,
  output [7:0]  io_out_11_exponent,
  output [22:0] io_out_11_mantissa,
  output        io_out_12_sign,
  output [7:0]  io_out_12_exponent,
  output [22:0] io_out_12_mantissa,
  output        io_out_13_sign,
  output [7:0]  io_out_13_exponent,
  output [22:0] io_out_13_mantissa,
  output        io_out_14_sign,
  output [7:0]  io_out_14_exponent,
  output [22:0] io_out_14_mantissa,
  output        io_out_15_sign,
  output [7:0]  io_out_15_exponent,
  output [22:0] io_out_15_mantissa
);

  wire          enable_depth = io_depth == 4'h1;
  wire          sign_bit = $signed(io_in_0) < 10'sh0;
  wire [8:0]    _abs_val_full_T_4 = sign_bit ? 9'h0 - io_in_0[8:0] : io_in_0[8:0];
  wire [7:0]    _PE_T_9 = {4'h0, _abs_val_full_T_4[7:4]} | {_abs_val_full_T_4[3:0], 4'h0};
  wire [7:0]    _PE_T_19 = {2'h0, _PE_T_9[7:2] & 6'h33} | {_PE_T_9[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_29 = _PE_T_19[7:1] & 7'h55 | {1'h0, _PE_T_19[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_1 =
    4'h2
    - (_abs_val_full_T_4[8]
         ? 4'h0
         : _PE_T_29[0]
             ? 4'h1
             : _PE_T_29[1]
                 ? 4'h2
                 : _PE_T_29[2]
                     ? 4'h3
                     : _PE_T_29[3]
                         ? 4'h4
                         : _PE_T_29[4]
                             ? 4'h5
                             : _PE_T_29[5] ? 4'h6 : _PE_T_29[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa = {_abs_val_full_T_4, 17'h0};
  wire [9:0]    _real_exp_T = io_exponent_0 + {{6{_shift_amt_T_1[3]}}, _shift_amt_T_1};
  wire [9:0]    _biased_exp_T = _real_exp_T + 10'h7F;
  wire          _GEN = io_in_0 == 10'h0;
  wire          _GEN_0 = $signed(_real_exp_T) > 10'sh7F;
  wire          _GEN_1 = $signed(_biased_exp_T) < 10'sh1;
  wire [9:0]    _sub_shift_T_10 =
    {6'h0, $signed(_shift_amt_T_1) < 4'sh0 ? 4'h0 - _shift_amt_T_1 : _shift_amt_T_1}
    - (10'h1 - _biased_exp_T);
  wire [1048:0] _mantissa_conv_T_2 =
    {1023'h0, _abs_val_full_T_4, 17'h0} << _sub_shift_T_10;
  wire [25:0]   _mantissa_conv_T_10 =
    extended_mantissa
    >> ($signed(_sub_shift_T_10) < 10'sh0 ? 10'h0 - _sub_shift_T_10 : _sub_shift_T_10);
  wire [25:0]   _mantissa_conv_T_15 = extended_mantissa >> _shift_amt_T_1;
  wire [40:0]   _mantissa_conv_T_23 =
    {15'h0, _abs_val_full_T_4, 17'h0}
    << ($signed(_shift_amt_T_1) < 4'sh0 ? 4'h0 - _shift_amt_T_1 : _shift_amt_T_1);
  wire          sign_bit_1 = $signed(io_in_1) < 10'sh0;
  wire [8:0]    _abs_val_full_T_9 = sign_bit_1 ? 9'h0 - io_in_1[8:0] : io_in_1[8:0];
  wire [7:0]    _PE_T_57 =
    {4'h0, _abs_val_full_T_9[7:4]} | {_abs_val_full_T_9[3:0], 4'h0};
  wire [7:0]    _PE_T_67 = {2'h0, _PE_T_57[7:2] & 6'h33} | {_PE_T_57[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_77 = _PE_T_67[7:1] & 7'h55 | {1'h0, _PE_T_67[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_4 =
    4'h2
    - (_abs_val_full_T_9[8]
         ? 4'h0
         : _PE_T_77[0]
             ? 4'h1
             : _PE_T_77[1]
                 ? 4'h2
                 : _PE_T_77[2]
                     ? 4'h3
                     : _PE_T_77[3]
                         ? 4'h4
                         : _PE_T_77[4]
                             ? 4'h5
                             : _PE_T_77[5] ? 4'h6 : _PE_T_77[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_1 = {_abs_val_full_T_9, 17'h0};
  wire [9:0]    _real_exp_T_2 = io_exponent_0 + {{6{_shift_amt_T_4[3]}}, _shift_amt_T_4};
  wire [9:0]    _biased_exp_T_2 = _real_exp_T_2 + 10'h7F;
  wire          _GEN_2 = io_in_1 == 10'h0;
  wire          _GEN_3 = $signed(_real_exp_T_2) > 10'sh7F;
  wire          _GEN_4 = $signed(_biased_exp_T_2) < 10'sh1;
  wire [9:0]    _sub_shift_T_22 =
    {6'h0, $signed(_shift_amt_T_4) < 4'sh0 ? 4'h0 - _shift_amt_T_4 : _shift_amt_T_4}
    - (10'h1 - _biased_exp_T_2);
  wire [1048:0] _mantissa_conv_T_28 =
    {1023'h0, _abs_val_full_T_9, 17'h0} << _sub_shift_T_22;
  wire [25:0]   _mantissa_conv_T_36 =
    extended_mantissa_1
    >> ($signed(_sub_shift_T_22) < 10'sh0 ? 10'h0 - _sub_shift_T_22 : _sub_shift_T_22);
  wire [25:0]   _mantissa_conv_T_41 = extended_mantissa_1 >> _shift_amt_T_4;
  wire [40:0]   _mantissa_conv_T_49 =
    {15'h0, _abs_val_full_T_9, 17'h0}
    << ($signed(_shift_amt_T_4) < 4'sh0 ? 4'h0 - _shift_amt_T_4 : _shift_amt_T_4);
  wire          sign_bit_2 = $signed(io_in_2) < 10'sh0;
  wire [8:0]    _abs_val_full_T_14 = sign_bit_2 ? 9'h0 - io_in_2[8:0] : io_in_2[8:0];
  wire [7:0]    _PE_T_105 =
    {4'h0, _abs_val_full_T_14[7:4]} | {_abs_val_full_T_14[3:0], 4'h0};
  wire [7:0]    _PE_T_115 =
    {2'h0, _PE_T_105[7:2] & 6'h33} | {_PE_T_105[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_125 = _PE_T_115[7:1] & 7'h55 | {1'h0, _PE_T_115[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_7 =
    4'h2
    - (_abs_val_full_T_14[8]
         ? 4'h0
         : _PE_T_125[0]
             ? 4'h1
             : _PE_T_125[1]
                 ? 4'h2
                 : _PE_T_125[2]
                     ? 4'h3
                     : _PE_T_125[3]
                         ? 4'h4
                         : _PE_T_125[4]
                             ? 4'h5
                             : _PE_T_125[5] ? 4'h6 : _PE_T_125[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_2 = {_abs_val_full_T_14, 17'h0};
  wire [9:0]    _real_exp_T_4 = io_exponent_0 + {{6{_shift_amt_T_7[3]}}, _shift_amt_T_7};
  wire [9:0]    _biased_exp_T_4 = _real_exp_T_4 + 10'h7F;
  wire          _GEN_5 = io_in_2 == 10'h0;
  wire          _GEN_6 = $signed(_real_exp_T_4) > 10'sh7F;
  wire          _GEN_7 = $signed(_biased_exp_T_4) < 10'sh1;
  wire [9:0]    _sub_shift_T_34 =
    {6'h0, $signed(_shift_amt_T_7) < 4'sh0 ? 4'h0 - _shift_amt_T_7 : _shift_amt_T_7}
    - (10'h1 - _biased_exp_T_4);
  wire [1048:0] _mantissa_conv_T_54 =
    {1023'h0, _abs_val_full_T_14, 17'h0} << _sub_shift_T_34;
  wire [25:0]   _mantissa_conv_T_62 =
    extended_mantissa_2
    >> ($signed(_sub_shift_T_34) < 10'sh0 ? 10'h0 - _sub_shift_T_34 : _sub_shift_T_34);
  wire [25:0]   _mantissa_conv_T_67 = extended_mantissa_2 >> _shift_amt_T_7;
  wire [40:0]   _mantissa_conv_T_75 =
    {15'h0, _abs_val_full_T_14, 17'h0}
    << ($signed(_shift_amt_T_7) < 4'sh0 ? 4'h0 - _shift_amt_T_7 : _shift_amt_T_7);
  wire          sign_bit_3 = $signed(io_in_3) < 10'sh0;
  wire [8:0]    _abs_val_full_T_19 = sign_bit_3 ? 9'h0 - io_in_3[8:0] : io_in_3[8:0];
  wire [7:0]    _PE_T_153 =
    {4'h0, _abs_val_full_T_19[7:4]} | {_abs_val_full_T_19[3:0], 4'h0};
  wire [7:0]    _PE_T_163 =
    {2'h0, _PE_T_153[7:2] & 6'h33} | {_PE_T_153[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_173 = _PE_T_163[7:1] & 7'h55 | {1'h0, _PE_T_163[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_10 =
    4'h2
    - (_abs_val_full_T_19[8]
         ? 4'h0
         : _PE_T_173[0]
             ? 4'h1
             : _PE_T_173[1]
                 ? 4'h2
                 : _PE_T_173[2]
                     ? 4'h3
                     : _PE_T_173[3]
                         ? 4'h4
                         : _PE_T_173[4]
                             ? 4'h5
                             : _PE_T_173[5] ? 4'h6 : _PE_T_173[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_3 = {_abs_val_full_T_19, 17'h0};
  wire [9:0]    _real_exp_T_6 =
    io_exponent_0 + {{6{_shift_amt_T_10[3]}}, _shift_amt_T_10};
  wire [9:0]    _biased_exp_T_6 = _real_exp_T_6 + 10'h7F;
  wire          _GEN_8 = io_in_3 == 10'h0;
  wire          _GEN_9 = $signed(_real_exp_T_6) > 10'sh7F;
  wire          _GEN_10 = $signed(_biased_exp_T_6) < 10'sh1;
  wire [9:0]    _sub_shift_T_46 =
    {6'h0, $signed(_shift_amt_T_10) < 4'sh0 ? 4'h0 - _shift_amt_T_10 : _shift_amt_T_10}
    - (10'h1 - _biased_exp_T_6);
  wire [1048:0] _mantissa_conv_T_80 =
    {1023'h0, _abs_val_full_T_19, 17'h0} << _sub_shift_T_46;
  wire [25:0]   _mantissa_conv_T_88 =
    extended_mantissa_3
    >> ($signed(_sub_shift_T_46) < 10'sh0 ? 10'h0 - _sub_shift_T_46 : _sub_shift_T_46);
  wire [25:0]   _mantissa_conv_T_93 = extended_mantissa_3 >> _shift_amt_T_10;
  wire [40:0]   _mantissa_conv_T_101 =
    {15'h0, _abs_val_full_T_19, 17'h0}
    << ($signed(_shift_amt_T_10) < 4'sh0 ? 4'h0 - _shift_amt_T_10 : _shift_amt_T_10);
  wire          sign_bit_4 = $signed(io_in_4) < 10'sh0;
  wire [8:0]    _abs_val_full_T_24 = sign_bit_4 ? 9'h0 - io_in_4[8:0] : io_in_4[8:0];
  wire [7:0]    _PE_T_201 =
    {4'h0, _abs_val_full_T_24[7:4]} | {_abs_val_full_T_24[3:0], 4'h0};
  wire [7:0]    _PE_T_211 =
    {2'h0, _PE_T_201[7:2] & 6'h33} | {_PE_T_201[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_221 = _PE_T_211[7:1] & 7'h55 | {1'h0, _PE_T_211[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_13 =
    4'h2
    - (_abs_val_full_T_24[8]
         ? 4'h0
         : _PE_T_221[0]
             ? 4'h1
             : _PE_T_221[1]
                 ? 4'h2
                 : _PE_T_221[2]
                     ? 4'h3
                     : _PE_T_221[3]
                         ? 4'h4
                         : _PE_T_221[4]
                             ? 4'h5
                             : _PE_T_221[5] ? 4'h6 : _PE_T_221[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_4 = {_abs_val_full_T_24, 17'h0};
  wire [9:0]    _real_exp_T_8 =
    io_exponent_0 + {{6{_shift_amt_T_13[3]}}, _shift_amt_T_13};
  wire [9:0]    _biased_exp_T_8 = _real_exp_T_8 + 10'h7F;
  wire          _GEN_11 = io_in_4 == 10'h0;
  wire          _GEN_12 = $signed(_real_exp_T_8) > 10'sh7F;
  wire          _GEN_13 = $signed(_biased_exp_T_8) < 10'sh1;
  wire [9:0]    _sub_shift_T_58 =
    {6'h0, $signed(_shift_amt_T_13) < 4'sh0 ? 4'h0 - _shift_amt_T_13 : _shift_amt_T_13}
    - (10'h1 - _biased_exp_T_8);
  wire [1048:0] _mantissa_conv_T_106 =
    {1023'h0, _abs_val_full_T_24, 17'h0} << _sub_shift_T_58;
  wire [25:0]   _mantissa_conv_T_114 =
    extended_mantissa_4
    >> ($signed(_sub_shift_T_58) < 10'sh0 ? 10'h0 - _sub_shift_T_58 : _sub_shift_T_58);
  wire [25:0]   _mantissa_conv_T_119 = extended_mantissa_4 >> _shift_amt_T_13;
  wire [40:0]   _mantissa_conv_T_127 =
    {15'h0, _abs_val_full_T_24, 17'h0}
    << ($signed(_shift_amt_T_13) < 4'sh0 ? 4'h0 - _shift_amt_T_13 : _shift_amt_T_13);
  wire          sign_bit_5 = $signed(io_in_5) < 10'sh0;
  wire [8:0]    _abs_val_full_T_29 = sign_bit_5 ? 9'h0 - io_in_5[8:0] : io_in_5[8:0];
  wire [7:0]    _PE_T_249 =
    {4'h0, _abs_val_full_T_29[7:4]} | {_abs_val_full_T_29[3:0], 4'h0};
  wire [7:0]    _PE_T_259 =
    {2'h0, _PE_T_249[7:2] & 6'h33} | {_PE_T_249[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_269 = _PE_T_259[7:1] & 7'h55 | {1'h0, _PE_T_259[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_16 =
    4'h2
    - (_abs_val_full_T_29[8]
         ? 4'h0
         : _PE_T_269[0]
             ? 4'h1
             : _PE_T_269[1]
                 ? 4'h2
                 : _PE_T_269[2]
                     ? 4'h3
                     : _PE_T_269[3]
                         ? 4'h4
                         : _PE_T_269[4]
                             ? 4'h5
                             : _PE_T_269[5] ? 4'h6 : _PE_T_269[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_5 = {_abs_val_full_T_29, 17'h0};
  wire [9:0]    _real_exp_T_10 =
    io_exponent_0 + {{6{_shift_amt_T_16[3]}}, _shift_amt_T_16};
  wire [9:0]    _biased_exp_T_10 = _real_exp_T_10 + 10'h7F;
  wire          _GEN_14 = io_in_5 == 10'h0;
  wire          _GEN_15 = $signed(_real_exp_T_10) > 10'sh7F;
  wire          _GEN_16 = $signed(_biased_exp_T_10) < 10'sh1;
  wire [9:0]    _sub_shift_T_70 =
    {6'h0, $signed(_shift_amt_T_16) < 4'sh0 ? 4'h0 - _shift_amt_T_16 : _shift_amt_T_16}
    - (10'h1 - _biased_exp_T_10);
  wire [1048:0] _mantissa_conv_T_132 =
    {1023'h0, _abs_val_full_T_29, 17'h0} << _sub_shift_T_70;
  wire [25:0]   _mantissa_conv_T_140 =
    extended_mantissa_5
    >> ($signed(_sub_shift_T_70) < 10'sh0 ? 10'h0 - _sub_shift_T_70 : _sub_shift_T_70);
  wire [25:0]   _mantissa_conv_T_145 = extended_mantissa_5 >> _shift_amt_T_16;
  wire [40:0]   _mantissa_conv_T_153 =
    {15'h0, _abs_val_full_T_29, 17'h0}
    << ($signed(_shift_amt_T_16) < 4'sh0 ? 4'h0 - _shift_amt_T_16 : _shift_amt_T_16);
  wire          sign_bit_6 = $signed(io_in_6) < 10'sh0;
  wire [8:0]    _abs_val_full_T_34 = sign_bit_6 ? 9'h0 - io_in_6[8:0] : io_in_6[8:0];
  wire [7:0]    _PE_T_297 =
    {4'h0, _abs_val_full_T_34[7:4]} | {_abs_val_full_T_34[3:0], 4'h0};
  wire [7:0]    _PE_T_307 =
    {2'h0, _PE_T_297[7:2] & 6'h33} | {_PE_T_297[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_317 = _PE_T_307[7:1] & 7'h55 | {1'h0, _PE_T_307[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_19 =
    4'h2
    - (_abs_val_full_T_34[8]
         ? 4'h0
         : _PE_T_317[0]
             ? 4'h1
             : _PE_T_317[1]
                 ? 4'h2
                 : _PE_T_317[2]
                     ? 4'h3
                     : _PE_T_317[3]
                         ? 4'h4
                         : _PE_T_317[4]
                             ? 4'h5
                             : _PE_T_317[5] ? 4'h6 : _PE_T_317[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_6 = {_abs_val_full_T_34, 17'h0};
  wire [9:0]    _real_exp_T_12 =
    io_exponent_0 + {{6{_shift_amt_T_19[3]}}, _shift_amt_T_19};
  wire [9:0]    _biased_exp_T_12 = _real_exp_T_12 + 10'h7F;
  wire          _GEN_17 = io_in_6 == 10'h0;
  wire          _GEN_18 = $signed(_real_exp_T_12) > 10'sh7F;
  wire          _GEN_19 = $signed(_biased_exp_T_12) < 10'sh1;
  wire [9:0]    _sub_shift_T_82 =
    {6'h0, $signed(_shift_amt_T_19) < 4'sh0 ? 4'h0 - _shift_amt_T_19 : _shift_amt_T_19}
    - (10'h1 - _biased_exp_T_12);
  wire [1048:0] _mantissa_conv_T_158 =
    {1023'h0, _abs_val_full_T_34, 17'h0} << _sub_shift_T_82;
  wire [25:0]   _mantissa_conv_T_166 =
    extended_mantissa_6
    >> ($signed(_sub_shift_T_82) < 10'sh0 ? 10'h0 - _sub_shift_T_82 : _sub_shift_T_82);
  wire [25:0]   _mantissa_conv_T_171 = extended_mantissa_6 >> _shift_amt_T_19;
  wire [40:0]   _mantissa_conv_T_179 =
    {15'h0, _abs_val_full_T_34, 17'h0}
    << ($signed(_shift_amt_T_19) < 4'sh0 ? 4'h0 - _shift_amt_T_19 : _shift_amt_T_19);
  wire          sign_bit_7 = $signed(io_in_7) < 10'sh0;
  wire [8:0]    _abs_val_full_T_39 = sign_bit_7 ? 9'h0 - io_in_7[8:0] : io_in_7[8:0];
  wire [7:0]    _PE_T_345 =
    {4'h0, _abs_val_full_T_39[7:4]} | {_abs_val_full_T_39[3:0], 4'h0};
  wire [7:0]    _PE_T_355 =
    {2'h0, _PE_T_345[7:2] & 6'h33} | {_PE_T_345[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_365 = _PE_T_355[7:1] & 7'h55 | {1'h0, _PE_T_355[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_22 =
    4'h2
    - (_abs_val_full_T_39[8]
         ? 4'h0
         : _PE_T_365[0]
             ? 4'h1
             : _PE_T_365[1]
                 ? 4'h2
                 : _PE_T_365[2]
                     ? 4'h3
                     : _PE_T_365[3]
                         ? 4'h4
                         : _PE_T_365[4]
                             ? 4'h5
                             : _PE_T_365[5] ? 4'h6 : _PE_T_365[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_7 = {_abs_val_full_T_39, 17'h0};
  wire [9:0]    _real_exp_T_14 =
    io_exponent_0 + {{6{_shift_amt_T_22[3]}}, _shift_amt_T_22};
  wire [9:0]    _biased_exp_T_14 = _real_exp_T_14 + 10'h7F;
  wire          _GEN_20 = io_in_7 == 10'h0;
  wire          _GEN_21 = $signed(_real_exp_T_14) > 10'sh7F;
  wire          _GEN_22 = $signed(_biased_exp_T_14) < 10'sh1;
  wire [9:0]    _sub_shift_T_94 =
    {6'h0, $signed(_shift_amt_T_22) < 4'sh0 ? 4'h0 - _shift_amt_T_22 : _shift_amt_T_22}
    - (10'h1 - _biased_exp_T_14);
  wire [1048:0] _mantissa_conv_T_184 =
    {1023'h0, _abs_val_full_T_39, 17'h0} << _sub_shift_T_94;
  wire [25:0]   _mantissa_conv_T_192 =
    extended_mantissa_7
    >> ($signed(_sub_shift_T_94) < 10'sh0 ? 10'h0 - _sub_shift_T_94 : _sub_shift_T_94);
  wire [25:0]   _mantissa_conv_T_197 = extended_mantissa_7 >> _shift_amt_T_22;
  wire [40:0]   _mantissa_conv_T_205 =
    {15'h0, _abs_val_full_T_39, 17'h0}
    << ($signed(_shift_amt_T_22) < 4'sh0 ? 4'h0 - _shift_amt_T_22 : _shift_amt_T_22);
  wire          sign_bit_8 = $signed(io_in_8) < 10'sh0;
  wire [8:0]    _abs_val_full_T_44 = sign_bit_8 ? 9'h0 - io_in_8[8:0] : io_in_8[8:0];
  wire [7:0]    _PE_T_393 =
    {4'h0, _abs_val_full_T_44[7:4]} | {_abs_val_full_T_44[3:0], 4'h0};
  wire [7:0]    _PE_T_403 =
    {2'h0, _PE_T_393[7:2] & 6'h33} | {_PE_T_393[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_413 = _PE_T_403[7:1] & 7'h55 | {1'h0, _PE_T_403[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_25 =
    4'h2
    - (_abs_val_full_T_44[8]
         ? 4'h0
         : _PE_T_413[0]
             ? 4'h1
             : _PE_T_413[1]
                 ? 4'h2
                 : _PE_T_413[2]
                     ? 4'h3
                     : _PE_T_413[3]
                         ? 4'h4
                         : _PE_T_413[4]
                             ? 4'h5
                             : _PE_T_413[5] ? 4'h6 : _PE_T_413[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_8 = {_abs_val_full_T_44, 17'h0};
  wire [9:0]    _real_exp_T_16 =
    io_exponent_0 + {{6{_shift_amt_T_25[3]}}, _shift_amt_T_25};
  wire [9:0]    _biased_exp_T_16 = _real_exp_T_16 + 10'h7F;
  wire          _GEN_23 = io_in_8 == 10'h0;
  wire          _GEN_24 = $signed(_real_exp_T_16) > 10'sh7F;
  wire          _GEN_25 = $signed(_biased_exp_T_16) < 10'sh1;
  wire [9:0]    _sub_shift_T_106 =
    {6'h0, $signed(_shift_amt_T_25) < 4'sh0 ? 4'h0 - _shift_amt_T_25 : _shift_amt_T_25}
    - (10'h1 - _biased_exp_T_16);
  wire [1048:0] _mantissa_conv_T_210 =
    {1023'h0, _abs_val_full_T_44, 17'h0} << _sub_shift_T_106;
  wire [25:0]   _mantissa_conv_T_218 =
    extended_mantissa_8
    >> ($signed(_sub_shift_T_106) < 10'sh0 ? 10'h0 - _sub_shift_T_106 : _sub_shift_T_106);
  wire [25:0]   _mantissa_conv_T_223 = extended_mantissa_8 >> _shift_amt_T_25;
  wire [40:0]   _mantissa_conv_T_231 =
    {15'h0, _abs_val_full_T_44, 17'h0}
    << ($signed(_shift_amt_T_25) < 4'sh0 ? 4'h0 - _shift_amt_T_25 : _shift_amt_T_25);
  wire          sign_bit_9 = $signed(io_in_9) < 10'sh0;
  wire [8:0]    _abs_val_full_T_49 = sign_bit_9 ? 9'h0 - io_in_9[8:0] : io_in_9[8:0];
  wire [7:0]    _PE_T_441 =
    {4'h0, _abs_val_full_T_49[7:4]} | {_abs_val_full_T_49[3:0], 4'h0};
  wire [7:0]    _PE_T_451 =
    {2'h0, _PE_T_441[7:2] & 6'h33} | {_PE_T_441[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_461 = _PE_T_451[7:1] & 7'h55 | {1'h0, _PE_T_451[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_28 =
    4'h2
    - (_abs_val_full_T_49[8]
         ? 4'h0
         : _PE_T_461[0]
             ? 4'h1
             : _PE_T_461[1]
                 ? 4'h2
                 : _PE_T_461[2]
                     ? 4'h3
                     : _PE_T_461[3]
                         ? 4'h4
                         : _PE_T_461[4]
                             ? 4'h5
                             : _PE_T_461[5] ? 4'h6 : _PE_T_461[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_9 = {_abs_val_full_T_49, 17'h0};
  wire [9:0]    _real_exp_T_18 =
    io_exponent_0 + {{6{_shift_amt_T_28[3]}}, _shift_amt_T_28};
  wire [9:0]    _biased_exp_T_18 = _real_exp_T_18 + 10'h7F;
  wire          _GEN_26 = io_in_9 == 10'h0;
  wire          _GEN_27 = $signed(_real_exp_T_18) > 10'sh7F;
  wire          _GEN_28 = $signed(_biased_exp_T_18) < 10'sh1;
  wire [9:0]    _sub_shift_T_118 =
    {6'h0, $signed(_shift_amt_T_28) < 4'sh0 ? 4'h0 - _shift_amt_T_28 : _shift_amt_T_28}
    - (10'h1 - _biased_exp_T_18);
  wire [1048:0] _mantissa_conv_T_236 =
    {1023'h0, _abs_val_full_T_49, 17'h0} << _sub_shift_T_118;
  wire [25:0]   _mantissa_conv_T_244 =
    extended_mantissa_9
    >> ($signed(_sub_shift_T_118) < 10'sh0 ? 10'h0 - _sub_shift_T_118 : _sub_shift_T_118);
  wire [25:0]   _mantissa_conv_T_249 = extended_mantissa_9 >> _shift_amt_T_28;
  wire [40:0]   _mantissa_conv_T_257 =
    {15'h0, _abs_val_full_T_49, 17'h0}
    << ($signed(_shift_amt_T_28) < 4'sh0 ? 4'h0 - _shift_amt_T_28 : _shift_amt_T_28);
  wire          sign_bit_10 = $signed(io_in_10) < 10'sh0;
  wire [8:0]    _abs_val_full_T_54 = sign_bit_10 ? 9'h0 - io_in_10[8:0] : io_in_10[8:0];
  wire [7:0]    _PE_T_489 =
    {4'h0, _abs_val_full_T_54[7:4]} | {_abs_val_full_T_54[3:0], 4'h0};
  wire [7:0]    _PE_T_499 =
    {2'h0, _PE_T_489[7:2] & 6'h33} | {_PE_T_489[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_509 = _PE_T_499[7:1] & 7'h55 | {1'h0, _PE_T_499[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_31 =
    4'h2
    - (_abs_val_full_T_54[8]
         ? 4'h0
         : _PE_T_509[0]
             ? 4'h1
             : _PE_T_509[1]
                 ? 4'h2
                 : _PE_T_509[2]
                     ? 4'h3
                     : _PE_T_509[3]
                         ? 4'h4
                         : _PE_T_509[4]
                             ? 4'h5
                             : _PE_T_509[5] ? 4'h6 : _PE_T_509[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_10 = {_abs_val_full_T_54, 17'h0};
  wire [9:0]    _real_exp_T_20 =
    io_exponent_0 + {{6{_shift_amt_T_31[3]}}, _shift_amt_T_31};
  wire [9:0]    _biased_exp_T_20 = _real_exp_T_20 + 10'h7F;
  wire          _GEN_29 = io_in_10 == 10'h0;
  wire          _GEN_30 = $signed(_real_exp_T_20) > 10'sh7F;
  wire          _GEN_31 = $signed(_biased_exp_T_20) < 10'sh1;
  wire [9:0]    _sub_shift_T_130 =
    {6'h0, $signed(_shift_amt_T_31) < 4'sh0 ? 4'h0 - _shift_amt_T_31 : _shift_amt_T_31}
    - (10'h1 - _biased_exp_T_20);
  wire [1048:0] _mantissa_conv_T_262 =
    {1023'h0, _abs_val_full_T_54, 17'h0} << _sub_shift_T_130;
  wire [25:0]   _mantissa_conv_T_270 =
    extended_mantissa_10
    >> ($signed(_sub_shift_T_130) < 10'sh0 ? 10'h0 - _sub_shift_T_130 : _sub_shift_T_130);
  wire [25:0]   _mantissa_conv_T_275 = extended_mantissa_10 >> _shift_amt_T_31;
  wire [40:0]   _mantissa_conv_T_283 =
    {15'h0, _abs_val_full_T_54, 17'h0}
    << ($signed(_shift_amt_T_31) < 4'sh0 ? 4'h0 - _shift_amt_T_31 : _shift_amt_T_31);
  wire          sign_bit_11 = $signed(io_in_11) < 10'sh0;
  wire [8:0]    _abs_val_full_T_59 = sign_bit_11 ? 9'h0 - io_in_11[8:0] : io_in_11[8:0];
  wire [7:0]    _PE_T_537 =
    {4'h0, _abs_val_full_T_59[7:4]} | {_abs_val_full_T_59[3:0], 4'h0};
  wire [7:0]    _PE_T_547 =
    {2'h0, _PE_T_537[7:2] & 6'h33} | {_PE_T_537[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_557 = _PE_T_547[7:1] & 7'h55 | {1'h0, _PE_T_547[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_34 =
    4'h2
    - (_abs_val_full_T_59[8]
         ? 4'h0
         : _PE_T_557[0]
             ? 4'h1
             : _PE_T_557[1]
                 ? 4'h2
                 : _PE_T_557[2]
                     ? 4'h3
                     : _PE_T_557[3]
                         ? 4'h4
                         : _PE_T_557[4]
                             ? 4'h5
                             : _PE_T_557[5] ? 4'h6 : _PE_T_557[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_11 = {_abs_val_full_T_59, 17'h0};
  wire [9:0]    _real_exp_T_22 =
    io_exponent_0 + {{6{_shift_amt_T_34[3]}}, _shift_amt_T_34};
  wire [9:0]    _biased_exp_T_22 = _real_exp_T_22 + 10'h7F;
  wire          _GEN_32 = io_in_11 == 10'h0;
  wire          _GEN_33 = $signed(_real_exp_T_22) > 10'sh7F;
  wire          _GEN_34 = $signed(_biased_exp_T_22) < 10'sh1;
  wire [9:0]    _sub_shift_T_142 =
    {6'h0, $signed(_shift_amt_T_34) < 4'sh0 ? 4'h0 - _shift_amt_T_34 : _shift_amt_T_34}
    - (10'h1 - _biased_exp_T_22);
  wire [1048:0] _mantissa_conv_T_288 =
    {1023'h0, _abs_val_full_T_59, 17'h0} << _sub_shift_T_142;
  wire [25:0]   _mantissa_conv_T_296 =
    extended_mantissa_11
    >> ($signed(_sub_shift_T_142) < 10'sh0 ? 10'h0 - _sub_shift_T_142 : _sub_shift_T_142);
  wire [25:0]   _mantissa_conv_T_301 = extended_mantissa_11 >> _shift_amt_T_34;
  wire [40:0]   _mantissa_conv_T_309 =
    {15'h0, _abs_val_full_T_59, 17'h0}
    << ($signed(_shift_amt_T_34) < 4'sh0 ? 4'h0 - _shift_amt_T_34 : _shift_amt_T_34);
  wire          sign_bit_12 = $signed(io_in_12) < 10'sh0;
  wire [8:0]    _abs_val_full_T_64 = sign_bit_12 ? 9'h0 - io_in_12[8:0] : io_in_12[8:0];
  wire [7:0]    _PE_T_585 =
    {4'h0, _abs_val_full_T_64[7:4]} | {_abs_val_full_T_64[3:0], 4'h0};
  wire [7:0]    _PE_T_595 =
    {2'h0, _PE_T_585[7:2] & 6'h33} | {_PE_T_585[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_605 = _PE_T_595[7:1] & 7'h55 | {1'h0, _PE_T_595[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_37 =
    4'h2
    - (_abs_val_full_T_64[8]
         ? 4'h0
         : _PE_T_605[0]
             ? 4'h1
             : _PE_T_605[1]
                 ? 4'h2
                 : _PE_T_605[2]
                     ? 4'h3
                     : _PE_T_605[3]
                         ? 4'h4
                         : _PE_T_605[4]
                             ? 4'h5
                             : _PE_T_605[5] ? 4'h6 : _PE_T_605[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_12 = {_abs_val_full_T_64, 17'h0};
  wire [9:0]    _real_exp_T_24 =
    io_exponent_0 + {{6{_shift_amt_T_37[3]}}, _shift_amt_T_37};
  wire [9:0]    _biased_exp_T_24 = _real_exp_T_24 + 10'h7F;
  wire          _GEN_35 = io_in_12 == 10'h0;
  wire          _GEN_36 = $signed(_real_exp_T_24) > 10'sh7F;
  wire          _GEN_37 = $signed(_biased_exp_T_24) < 10'sh1;
  wire [9:0]    _sub_shift_T_154 =
    {6'h0, $signed(_shift_amt_T_37) < 4'sh0 ? 4'h0 - _shift_amt_T_37 : _shift_amt_T_37}
    - (10'h1 - _biased_exp_T_24);
  wire [1048:0] _mantissa_conv_T_314 =
    {1023'h0, _abs_val_full_T_64, 17'h0} << _sub_shift_T_154;
  wire [25:0]   _mantissa_conv_T_322 =
    extended_mantissa_12
    >> ($signed(_sub_shift_T_154) < 10'sh0 ? 10'h0 - _sub_shift_T_154 : _sub_shift_T_154);
  wire [25:0]   _mantissa_conv_T_327 = extended_mantissa_12 >> _shift_amt_T_37;
  wire [40:0]   _mantissa_conv_T_335 =
    {15'h0, _abs_val_full_T_64, 17'h0}
    << ($signed(_shift_amt_T_37) < 4'sh0 ? 4'h0 - _shift_amt_T_37 : _shift_amt_T_37);
  wire          sign_bit_13 = $signed(io_in_13) < 10'sh0;
  wire [8:0]    _abs_val_full_T_69 = sign_bit_13 ? 9'h0 - io_in_13[8:0] : io_in_13[8:0];
  wire [7:0]    _PE_T_633 =
    {4'h0, _abs_val_full_T_69[7:4]} | {_abs_val_full_T_69[3:0], 4'h0};
  wire [7:0]    _PE_T_643 =
    {2'h0, _PE_T_633[7:2] & 6'h33} | {_PE_T_633[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_653 = _PE_T_643[7:1] & 7'h55 | {1'h0, _PE_T_643[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_40 =
    4'h2
    - (_abs_val_full_T_69[8]
         ? 4'h0
         : _PE_T_653[0]
             ? 4'h1
             : _PE_T_653[1]
                 ? 4'h2
                 : _PE_T_653[2]
                     ? 4'h3
                     : _PE_T_653[3]
                         ? 4'h4
                         : _PE_T_653[4]
                             ? 4'h5
                             : _PE_T_653[5] ? 4'h6 : _PE_T_653[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_13 = {_abs_val_full_T_69, 17'h0};
  wire [9:0]    _real_exp_T_26 =
    io_exponent_0 + {{6{_shift_amt_T_40[3]}}, _shift_amt_T_40};
  wire [9:0]    _biased_exp_T_26 = _real_exp_T_26 + 10'h7F;
  wire          _GEN_38 = io_in_13 == 10'h0;
  wire          _GEN_39 = $signed(_real_exp_T_26) > 10'sh7F;
  wire          _GEN_40 = $signed(_biased_exp_T_26) < 10'sh1;
  wire [9:0]    _sub_shift_T_166 =
    {6'h0, $signed(_shift_amt_T_40) < 4'sh0 ? 4'h0 - _shift_amt_T_40 : _shift_amt_T_40}
    - (10'h1 - _biased_exp_T_26);
  wire [1048:0] _mantissa_conv_T_340 =
    {1023'h0, _abs_val_full_T_69, 17'h0} << _sub_shift_T_166;
  wire [25:0]   _mantissa_conv_T_348 =
    extended_mantissa_13
    >> ($signed(_sub_shift_T_166) < 10'sh0 ? 10'h0 - _sub_shift_T_166 : _sub_shift_T_166);
  wire [25:0]   _mantissa_conv_T_353 = extended_mantissa_13 >> _shift_amt_T_40;
  wire [40:0]   _mantissa_conv_T_361 =
    {15'h0, _abs_val_full_T_69, 17'h0}
    << ($signed(_shift_amt_T_40) < 4'sh0 ? 4'h0 - _shift_amt_T_40 : _shift_amt_T_40);
  wire          sign_bit_14 = $signed(io_in_14) < 10'sh0;
  wire [8:0]    _abs_val_full_T_74 = sign_bit_14 ? 9'h0 - io_in_14[8:0] : io_in_14[8:0];
  wire [7:0]    _PE_T_681 =
    {4'h0, _abs_val_full_T_74[7:4]} | {_abs_val_full_T_74[3:0], 4'h0};
  wire [7:0]    _PE_T_691 =
    {2'h0, _PE_T_681[7:2] & 6'h33} | {_PE_T_681[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_701 = _PE_T_691[7:1] & 7'h55 | {1'h0, _PE_T_691[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_43 =
    4'h2
    - (_abs_val_full_T_74[8]
         ? 4'h0
         : _PE_T_701[0]
             ? 4'h1
             : _PE_T_701[1]
                 ? 4'h2
                 : _PE_T_701[2]
                     ? 4'h3
                     : _PE_T_701[3]
                         ? 4'h4
                         : _PE_T_701[4]
                             ? 4'h5
                             : _PE_T_701[5] ? 4'h6 : _PE_T_701[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_14 = {_abs_val_full_T_74, 17'h0};
  wire [9:0]    _real_exp_T_28 =
    io_exponent_0 + {{6{_shift_amt_T_43[3]}}, _shift_amt_T_43};
  wire [9:0]    _biased_exp_T_28 = _real_exp_T_28 + 10'h7F;
  wire          _GEN_41 = io_in_14 == 10'h0;
  wire          _GEN_42 = $signed(_real_exp_T_28) > 10'sh7F;
  wire          _GEN_43 = $signed(_biased_exp_T_28) < 10'sh1;
  wire [9:0]    _sub_shift_T_178 =
    {6'h0, $signed(_shift_amt_T_43) < 4'sh0 ? 4'h0 - _shift_amt_T_43 : _shift_amt_T_43}
    - (10'h1 - _biased_exp_T_28);
  wire [1048:0] _mantissa_conv_T_366 =
    {1023'h0, _abs_val_full_T_74, 17'h0} << _sub_shift_T_178;
  wire [25:0]   _mantissa_conv_T_374 =
    extended_mantissa_14
    >> ($signed(_sub_shift_T_178) < 10'sh0 ? 10'h0 - _sub_shift_T_178 : _sub_shift_T_178);
  wire [25:0]   _mantissa_conv_T_379 = extended_mantissa_14 >> _shift_amt_T_43;
  wire [40:0]   _mantissa_conv_T_387 =
    {15'h0, _abs_val_full_T_74, 17'h0}
    << ($signed(_shift_amt_T_43) < 4'sh0 ? 4'h0 - _shift_amt_T_43 : _shift_amt_T_43);
  wire          sign_bit_15 = $signed(io_in_15) < 10'sh0;
  wire [8:0]    _abs_val_full_T_79 = sign_bit_15 ? 9'h0 - io_in_15[8:0] : io_in_15[8:0];
  wire [7:0]    _PE_T_729 =
    {4'h0, _abs_val_full_T_79[7:4]} | {_abs_val_full_T_79[3:0], 4'h0};
  wire [7:0]    _PE_T_739 =
    {2'h0, _PE_T_729[7:2] & 6'h33} | {_PE_T_729[5:0] & 6'h33, 2'h0};
  wire [6:0]    _PE_T_749 = _PE_T_739[7:1] & 7'h55 | {1'h0, _PE_T_739[4:0] & 5'h15, 1'h0};
  wire [3:0]    _shift_amt_T_46 =
    4'h2
    - (_abs_val_full_T_79[8]
         ? 4'h0
         : _PE_T_749[0]
             ? 4'h1
             : _PE_T_749[1]
                 ? 4'h2
                 : _PE_T_749[2]
                     ? 4'h3
                     : _PE_T_749[3]
                         ? 4'h4
                         : _PE_T_749[4]
                             ? 4'h5
                             : _PE_T_749[5] ? 4'h6 : _PE_T_749[6] ? 4'h7 : 4'h8);
  wire [25:0]   extended_mantissa_15 = {_abs_val_full_T_79, 17'h0};
  wire [9:0]    _real_exp_T_30 =
    io_exponent_0 + {{6{_shift_amt_T_46[3]}}, _shift_amt_T_46};
  wire [9:0]    _biased_exp_T_30 = _real_exp_T_30 + 10'h7F;
  wire          _GEN_44 = io_in_15 == 10'h0;
  wire          _GEN_45 = $signed(_real_exp_T_30) > 10'sh7F;
  wire          _GEN_46 = $signed(_biased_exp_T_30) < 10'sh1;
  wire [9:0]    _sub_shift_T_190 =
    {6'h0, $signed(_shift_amt_T_46) < 4'sh0 ? 4'h0 - _shift_amt_T_46 : _shift_amt_T_46}
    - (10'h1 - _biased_exp_T_30);
  wire [1048:0] _mantissa_conv_T_392 =
    {1023'h0, _abs_val_full_T_79, 17'h0} << _sub_shift_T_190;
  wire [25:0]   _mantissa_conv_T_400 =
    extended_mantissa_15
    >> ($signed(_sub_shift_T_190) < 10'sh0 ? 10'h0 - _sub_shift_T_190 : _sub_shift_T_190);
  wire [25:0]   _mantissa_conv_T_405 = extended_mantissa_15 >> _shift_amt_T_46;
  wire [40:0]   _mantissa_conv_T_413 =
    {15'h0, _abs_val_full_T_79, 17'h0}
    << ($signed(_shift_amt_T_46) < 4'sh0 ? 4'h0 - _shift_amt_T_46 : _shift_amt_T_46);
  assign io_out_0_sign = enable_depth & ~io_nan_0 & sign_bit;
  assign io_out_0_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN ? 8'h0 : _GEN_0 ? 8'hFF : _GEN_1 ? 8'h0 : _biased_exp_T[7:0])
      : 8'h0;
  assign io_out_0_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN | _GEN_0
               ? 23'h0
               : _GEN_1
                   ? ($signed(_sub_shift_T_10) > -10'sh1
                        ? _mantissa_conv_T_2[22:0]
                        : _mantissa_conv_T_10[22:0])
                   : $signed(_shift_amt_T_1) > -4'sh1
                       ? _mantissa_conv_T_15[22:0]
                       : _mantissa_conv_T_23[22:0])
      : 23'h0;
  assign io_out_1_sign = enable_depth & ~io_nan_0 & sign_bit_1;
  assign io_out_1_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_2 ? 8'h0 : _GEN_3 ? 8'hFF : _GEN_4 ? 8'h0 : _biased_exp_T_2[7:0])
      : 8'h0;
  assign io_out_1_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_2 | _GEN_3
               ? 23'h0
               : _GEN_4
                   ? ($signed(_sub_shift_T_22) > -10'sh1
                        ? _mantissa_conv_T_28[22:0]
                        : _mantissa_conv_T_36[22:0])
                   : $signed(_shift_amt_T_4) > -4'sh1
                       ? _mantissa_conv_T_41[22:0]
                       : _mantissa_conv_T_49[22:0])
      : 23'h0;
  assign io_out_2_sign = enable_depth & ~io_nan_0 & sign_bit_2;
  assign io_out_2_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_5 ? 8'h0 : _GEN_6 ? 8'hFF : _GEN_7 ? 8'h0 : _biased_exp_T_4[7:0])
      : 8'h0;
  assign io_out_2_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_5 | _GEN_6
               ? 23'h0
               : _GEN_7
                   ? ($signed(_sub_shift_T_34) > -10'sh1
                        ? _mantissa_conv_T_54[22:0]
                        : _mantissa_conv_T_62[22:0])
                   : $signed(_shift_amt_T_7) > -4'sh1
                       ? _mantissa_conv_T_67[22:0]
                       : _mantissa_conv_T_75[22:0])
      : 23'h0;
  assign io_out_3_sign = enable_depth & ~io_nan_0 & sign_bit_3;
  assign io_out_3_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_8 ? 8'h0 : _GEN_9 ? 8'hFF : _GEN_10 ? 8'h0 : _biased_exp_T_6[7:0])
      : 8'h0;
  assign io_out_3_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_8 | _GEN_9
               ? 23'h0
               : _GEN_10
                   ? ($signed(_sub_shift_T_46) > -10'sh1
                        ? _mantissa_conv_T_80[22:0]
                        : _mantissa_conv_T_88[22:0])
                   : $signed(_shift_amt_T_10) > -4'sh1
                       ? _mantissa_conv_T_93[22:0]
                       : _mantissa_conv_T_101[22:0])
      : 23'h0;
  assign io_out_4_sign = enable_depth & ~io_nan_0 & sign_bit_4;
  assign io_out_4_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_11 ? 8'h0 : _GEN_12 ? 8'hFF : _GEN_13 ? 8'h0 : _biased_exp_T_8[7:0])
      : 8'h0;
  assign io_out_4_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_11 | _GEN_12
               ? 23'h0
               : _GEN_13
                   ? ($signed(_sub_shift_T_58) > -10'sh1
                        ? _mantissa_conv_T_106[22:0]
                        : _mantissa_conv_T_114[22:0])
                   : $signed(_shift_amt_T_13) > -4'sh1
                       ? _mantissa_conv_T_119[22:0]
                       : _mantissa_conv_T_127[22:0])
      : 23'h0;
  assign io_out_5_sign = enable_depth & ~io_nan_0 & sign_bit_5;
  assign io_out_5_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_14 ? 8'h0 : _GEN_15 ? 8'hFF : _GEN_16 ? 8'h0 : _biased_exp_T_10[7:0])
      : 8'h0;
  assign io_out_5_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_14 | _GEN_15
               ? 23'h0
               : _GEN_16
                   ? ($signed(_sub_shift_T_70) > -10'sh1
                        ? _mantissa_conv_T_132[22:0]
                        : _mantissa_conv_T_140[22:0])
                   : $signed(_shift_amt_T_16) > -4'sh1
                       ? _mantissa_conv_T_145[22:0]
                       : _mantissa_conv_T_153[22:0])
      : 23'h0;
  assign io_out_6_sign = enable_depth & ~io_nan_0 & sign_bit_6;
  assign io_out_6_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_17 ? 8'h0 : _GEN_18 ? 8'hFF : _GEN_19 ? 8'h0 : _biased_exp_T_12[7:0])
      : 8'h0;
  assign io_out_6_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_17 | _GEN_18
               ? 23'h0
               : _GEN_19
                   ? ($signed(_sub_shift_T_82) > -10'sh1
                        ? _mantissa_conv_T_158[22:0]
                        : _mantissa_conv_T_166[22:0])
                   : $signed(_shift_amt_T_19) > -4'sh1
                       ? _mantissa_conv_T_171[22:0]
                       : _mantissa_conv_T_179[22:0])
      : 23'h0;
  assign io_out_7_sign = enable_depth & ~io_nan_0 & sign_bit_7;
  assign io_out_7_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_20 ? 8'h0 : _GEN_21 ? 8'hFF : _GEN_22 ? 8'h0 : _biased_exp_T_14[7:0])
      : 8'h0;
  assign io_out_7_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_20 | _GEN_21
               ? 23'h0
               : _GEN_22
                   ? ($signed(_sub_shift_T_94) > -10'sh1
                        ? _mantissa_conv_T_184[22:0]
                        : _mantissa_conv_T_192[22:0])
                   : $signed(_shift_amt_T_22) > -4'sh1
                       ? _mantissa_conv_T_197[22:0]
                       : _mantissa_conv_T_205[22:0])
      : 23'h0;
  assign io_out_8_sign = enable_depth & ~io_nan_0 & sign_bit_8;
  assign io_out_8_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_23 ? 8'h0 : _GEN_24 ? 8'hFF : _GEN_25 ? 8'h0 : _biased_exp_T_16[7:0])
      : 8'h0;
  assign io_out_8_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_23 | _GEN_24
               ? 23'h0
               : _GEN_25
                   ? ($signed(_sub_shift_T_106) > -10'sh1
                        ? _mantissa_conv_T_210[22:0]
                        : _mantissa_conv_T_218[22:0])
                   : $signed(_shift_amt_T_25) > -4'sh1
                       ? _mantissa_conv_T_223[22:0]
                       : _mantissa_conv_T_231[22:0])
      : 23'h0;
  assign io_out_9_sign = enable_depth & ~io_nan_0 & sign_bit_9;
  assign io_out_9_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_26 ? 8'h0 : _GEN_27 ? 8'hFF : _GEN_28 ? 8'h0 : _biased_exp_T_18[7:0])
      : 8'h0;
  assign io_out_9_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_26 | _GEN_27
               ? 23'h0
               : _GEN_28
                   ? ($signed(_sub_shift_T_118) > -10'sh1
                        ? _mantissa_conv_T_236[22:0]
                        : _mantissa_conv_T_244[22:0])
                   : $signed(_shift_amt_T_28) > -4'sh1
                       ? _mantissa_conv_T_249[22:0]
                       : _mantissa_conv_T_257[22:0])
      : 23'h0;
  assign io_out_10_sign = enable_depth & ~io_nan_0 & sign_bit_10;
  assign io_out_10_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_29 ? 8'h0 : _GEN_30 ? 8'hFF : _GEN_31 ? 8'h0 : _biased_exp_T_20[7:0])
      : 8'h0;
  assign io_out_10_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_29 | _GEN_30
               ? 23'h0
               : _GEN_31
                   ? ($signed(_sub_shift_T_130) > -10'sh1
                        ? _mantissa_conv_T_262[22:0]
                        : _mantissa_conv_T_270[22:0])
                   : $signed(_shift_amt_T_31) > -4'sh1
                       ? _mantissa_conv_T_275[22:0]
                       : _mantissa_conv_T_283[22:0])
      : 23'h0;
  assign io_out_11_sign = enable_depth & ~io_nan_0 & sign_bit_11;
  assign io_out_11_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_32 ? 8'h0 : _GEN_33 ? 8'hFF : _GEN_34 ? 8'h0 : _biased_exp_T_22[7:0])
      : 8'h0;
  assign io_out_11_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_32 | _GEN_33
               ? 23'h0
               : _GEN_34
                   ? ($signed(_sub_shift_T_142) > -10'sh1
                        ? _mantissa_conv_T_288[22:0]
                        : _mantissa_conv_T_296[22:0])
                   : $signed(_shift_amt_T_34) > -4'sh1
                       ? _mantissa_conv_T_301[22:0]
                       : _mantissa_conv_T_309[22:0])
      : 23'h0;
  assign io_out_12_sign = enable_depth & ~io_nan_0 & sign_bit_12;
  assign io_out_12_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_35 ? 8'h0 : _GEN_36 ? 8'hFF : _GEN_37 ? 8'h0 : _biased_exp_T_24[7:0])
      : 8'h0;
  assign io_out_12_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_35 | _GEN_36
               ? 23'h0
               : _GEN_37
                   ? ($signed(_sub_shift_T_154) > -10'sh1
                        ? _mantissa_conv_T_314[22:0]
                        : _mantissa_conv_T_322[22:0])
                   : $signed(_shift_amt_T_37) > -4'sh1
                       ? _mantissa_conv_T_327[22:0]
                       : _mantissa_conv_T_335[22:0])
      : 23'h0;
  assign io_out_13_sign = enable_depth & ~io_nan_0 & sign_bit_13;
  assign io_out_13_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_38 ? 8'h0 : _GEN_39 ? 8'hFF : _GEN_40 ? 8'h0 : _biased_exp_T_26[7:0])
      : 8'h0;
  assign io_out_13_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_38 | _GEN_39
               ? 23'h0
               : _GEN_40
                   ? ($signed(_sub_shift_T_166) > -10'sh1
                        ? _mantissa_conv_T_340[22:0]
                        : _mantissa_conv_T_348[22:0])
                   : $signed(_shift_amt_T_40) > -4'sh1
                       ? _mantissa_conv_T_353[22:0]
                       : _mantissa_conv_T_361[22:0])
      : 23'h0;
  assign io_out_14_sign = enable_depth & ~io_nan_0 & sign_bit_14;
  assign io_out_14_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_41 ? 8'h0 : _GEN_42 ? 8'hFF : _GEN_43 ? 8'h0 : _biased_exp_T_28[7:0])
      : 8'h0;
  assign io_out_14_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_41 | _GEN_42
               ? 23'h0
               : _GEN_43
                   ? ($signed(_sub_shift_T_178) > -10'sh1
                        ? _mantissa_conv_T_366[22:0]
                        : _mantissa_conv_T_374[22:0])
                   : $signed(_shift_amt_T_43) > -4'sh1
                       ? _mantissa_conv_T_379[22:0]
                       : _mantissa_conv_T_387[22:0])
      : 23'h0;
  assign io_out_15_sign = enable_depth & ~io_nan_0 & sign_bit_15;
  assign io_out_15_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : _GEN_44 ? 8'h0 : _GEN_45 ? 8'hFF : _GEN_46 ? 8'h0 : _biased_exp_T_30[7:0])
      : 8'h0;
  assign io_out_15_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : _GEN_44 | _GEN_45
               ? 23'h0
               : _GEN_46
                   ? ($signed(_sub_shift_T_190) > -10'sh1
                        ? _mantissa_conv_T_392[22:0]
                        : _mantissa_conv_T_400[22:0])
                   : $signed(_shift_amt_T_46) > -4'sh1
                       ? _mantissa_conv_T_405[22:0]
                       : _mantissa_conv_T_413[22:0])
      : 23'h0;
endmodule

