INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:11:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 buffer50/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer41/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.753ns (28.492%)  route 4.400ns (71.508%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1164, unset)         0.508     0.508    buffer50/clk
    SLICE_X10Y161        FDRE                                         r  buffer50/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer50/outs_reg[4]/Q
                         net (fo=4, routed)           0.318     1.058    buffer50/control/buffer50_outs[2]
    SLICE_X10Y163        LUT2 (Prop_lut2_I0_O)        0.119     1.177 r  buffer50/control/result0_i_3/O
                         net (fo=1, routed)           0.000     1.177    cmpi0/S[1]
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     1.454 f  cmpi0/result0/CO[2]
                         net (fo=46, routed)          0.442     1.896    init12/control/CO[0]
    SLICE_X9Y166         LUT6 (Prop_lut6_I3_O)        0.122     2.018 r  init12/control/transmitValue_i_5__2/O
                         net (fo=40, routed)          0.324     2.342    init12/control/fullReg_reg_3
    SLICE_X6Y165         LUT5 (Prop_lut5_I3_O)        0.043     2.385 r  init12/control/fullReg_i_42/O
                         net (fo=1, routed)           0.352     2.737    cmpi4/fullReg_i_24_0
    SLICE_X6Y165         LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  cmpi4/fullReg_i_34/O
                         net (fo=1, routed)           0.246     3.026    cmpi4/fullReg_i_34_n_0
    SLICE_X4Y166         LUT6 (Prop_lut6_I5_O)        0.043     3.069 r  cmpi4/fullReg_i_24/O
                         net (fo=1, routed)           0.000     3.069    cmpi4/fullReg_i_24_n_0
    SLICE_X4Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.320 r  cmpi4/fullReg_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.320    cmpi4/fullReg_reg_i_12_n_0
    SLICE_X4Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.369 r  cmpi4/fullReg_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.369    cmpi4/fullReg_reg_i_7_n_0
    SLICE_X4Y168         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.476 f  cmpi4/fullReg_reg_i_3/CO[2]
                         net (fo=8, routed)           0.303     3.780    buffer80/fifo/result[0]
    SLICE_X9Y168         LUT3 (Prop_lut3_I0_O)        0.123     3.903 f  buffer80/fifo/fullReg_i_6__3/O
                         net (fo=3, routed)           0.183     4.085    init12/control/buffer80_outs
    SLICE_X10Y168        LUT6 (Prop_lut6_I0_O)        0.043     4.128 f  init12/control/transmitValue_i_2__72/O
                         net (fo=7, routed)           0.341     4.469    fork31/control/generateBlocks[1].regblock/buffer80_outs_ready
    SLICE_X11Y168        LUT6 (Prop_lut6_I2_O)        0.043     4.512 f  fork31/control/generateBlocks[1].regblock/transmitValue_i_3__63/O
                         net (fo=3, routed)           0.211     4.723    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X11Y167        LUT4 (Prop_lut4_I3_O)        0.043     4.766 r  fork12/control/generateBlocks[0].regblock/transmitValue_i_5__8/O
                         net (fo=3, routed)           0.330     5.096    fork12/control/generateBlocks[0].regblock/blockStopArray[0]
    SLICE_X11Y164        LUT5 (Prop_lut5_I0_O)        0.043     5.139 r  fork12/control/generateBlocks[0].regblock/i__i_6/O
                         net (fo=4, routed)           0.206     5.345    fork32/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X10Y164        LUT6 (Prop_lut6_I3_O)        0.043     5.388 r  fork32/control/generateBlocks[1].regblock/i__i_3/O
                         net (fo=3, routed)           0.370     5.758    fork26/control/generateBlocks[2].regblock/blockStopArray[1]
    SLICE_X9Y160         LUT6 (Prop_lut6_I3_O)        0.043     5.801 f  fork26/control/generateBlocks[2].regblock/join_inputs//i_/O
                         net (fo=1, routed)           0.302     6.103    fork22/control/generateBlocks[3].regblock/fork22_outs_3_ready
    SLICE_X9Y158         LUT6 (Prop_lut6_I1_O)        0.043     6.146 r  fork22/control/generateBlocks[3].regblock/fullReg_i_2__12/O
                         net (fo=5, routed)           0.176     6.323    fork21/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X8Y159         LUT5 (Prop_lut5_I3_O)        0.043     6.366 r  fork21/control/generateBlocks[0].regblock/dataReg[5]_i_1__6/O
                         net (fo=6, routed)           0.295     6.661    buffer41/E[0]
    SLICE_X8Y159         FDRE                                         r  buffer41/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1164, unset)         0.483     7.683    buffer41/clk
    SLICE_X8Y159         FDRE                                         r  buffer41/dataReg_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X8Y159         FDRE (Setup_fdre_C_CE)      -0.169     7.478    buffer41/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.478    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  0.818    




