`timescale 1ns/100ps

module tb_BCD_count();

wire unsigned [3:0] q;
reg unsigned clk, reset_n;


BCD_count bcdcount(clk, reset_n, q);

initial
begin
	clk=0;reset_n=1;
#10	clk=1;
#10	clk=0;reset_n=0;
#10	clk=1;
#10	clk=0;reset_n=1;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;
#10	clk=0;
#10	clk=1;

end
endmodule