-- generated by newgenasym Sat Apr 07 15:23:26 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity hmc1097lp4e is
    port (    
	EN:        INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (10 DOWNTO 1);    
	\in\:      INOUT  STD_LOGIC;    
	IP:        INOUT  STD_LOGIC;    
	LON:       INOUT  STD_LOGIC;    
	LOP:       INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	PAD:       INOUT  STD_LOGIC;    
	QN:        INOUT  STD_LOGIC;    
	QP:        INOUT  STD_LOGIC;    
	RFOUT:     INOUT  STD_LOGIC;    
	VCC1:      INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC);
end hmc1097lp4e;
