module johnson4 (
input logic clk, select,
output logic [3:0] out
);

always_ff @ (posedge clk)
begin
if (~select)
	begin
		out[3] <= ~out[0];
		out[0] <= out[1];
		out[1] <= out[2];
		out[2] <= out[3];
	end	
end	

endmodule