<stg><name>point_double</name>


<trans_list>

<trans id="97" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1068" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1068" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="163" op_0_bw="163" op_1_bw="163">
<![CDATA[
:0 %y_V_read_1 = read i163 @_ssdm_op_Read.ap_auto.i163, i163 %y_V_read

]]></Node>
<StgValue><ssdm name="y_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:1 %x_V_read_1 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x_V_read

]]></Node>
<StgValue><ssdm name="x_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
:2 %i_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="i_13_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
:3 %i_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="i_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:4 %icmp_ln1064 = icmp_eq  i166 %x_V_read_1, i166 0

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln80 = br i1 %icmp_ln1064, void %.preheader.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="166" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %u_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_V_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="166" op_0_bw="32">
<![CDATA[
.preheader.preheader:1 %v_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_V_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="166" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %g_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="g_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="166" op_0_bw="32">
<![CDATA[
.preheader.preheader:3 %lambda_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="lambda_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader.preheader:4 %store_ln1068 = store i166 1, i166 %lambda_V

]]></Node>
<StgValue><ssdm name="store_ln1068"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader.preheader:5 %store_ln1068 = store i166 0, i166 %g_V

]]></Node>
<StgValue><ssdm name="store_ln1068"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader.preheader:6 %store_ln1068 = store i166 11692013098647223345629478661730264157247460344009, i166 %v_V_2

]]></Node>
<StgValue><ssdm name="store_ln1068"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader.preheader:7 %store_ln1068 = store i166 %x_V_read_1, i166 %u_V_7

]]></Node>
<StgValue><ssdm name="store_ln1068"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln1068 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1068"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
.preheader:0 %u_V_8 = load i166 %u_V_7

]]></Node>
<StgValue><ssdm name="u_V_8"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader:1 %icmp_ln1068 = icmp_eq  i166 %u_V_8, i166 1

]]></Node>
<StgValue><ssdm name="icmp_ln1068"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2 %br_ln64 = br i1 %icmp_ln1068, void %codeRepl, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:0 %v_V_2_load = load i166 %v_V_2

]]></Node>
<StgValue><ssdm name="v_V_2_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:4 %call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_1, i166 %u_V_8, i16 %i_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:6 %call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_15, i166 %v_V_2_load, i16 %i_13_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:4 %call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_1, i166 %u_V_8, i16 %i_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:6 %call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_15, i166 %v_V_2_load, i16 %i_13_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
codeRepl:5 %i_loc_load = load i16 %i_loc

]]></Node>
<StgValue><ssdm name="i_loc_load"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
codeRepl:7 %i_13_loc_load = load i16 %i_13_loc

]]></Node>
<StgValue><ssdm name="i_13_loc_load"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:8 %add_ln28 = add i16 %i_loc_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="16">
<![CDATA[
codeRepl:9 %zext_ln28 = zext i16 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:10 %add_ln28_2 = add i16 %i_13_loc_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="16">
<![CDATA[
codeRepl:11 %zext_ln65 = zext i16 %add_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:12 %j = sub i17 %zext_ln28, i17 %zext_ln65

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
codeRepl:13 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:14 %sub_ln69 = sub i17 0, i17 %j

]]></Node>
<StgValue><ssdm name="sub_ln69"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
codeRepl:19 %j_2 = select i1 %tmp, i17 %sub_ln69, i17 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
codeRepl:20 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:1 %g_V_load = load i166 %g_V

]]></Node>
<StgValue><ssdm name="g_V_load"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:2 %lambda_V_load_1 = load i166 %lambda_V

]]></Node>
<StgValue><ssdm name="lambda_V_load_1"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:16 %g_V_2 = select i1 %tmp, i166 %lambda_V_load_1, i166 %g_V_load

]]></Node>
<StgValue><ssdm name="g_V_2"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:17 %v_V = select i1 %tmp, i166 %u_V_8, i166 %v_V_2_load

]]></Node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="17">
<![CDATA[
codeRepl:21 %sext_ln1691 = sext i17 %j_2

]]></Node>
<StgValue><ssdm name="sext_ln1691"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="166" op_0_bw="32">
<![CDATA[
codeRepl:22 %zext_ln1691 = zext i32 %sext_ln1691

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:23 %shl_ln1691 = shl i166 %v_V, i166 %zext_ln1691

]]></Node>
<StgValue><ssdm name="shl_ln1691"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:24 %shl_ln1691_2 = shl i166 %g_V_2, i166 %zext_ln1691

]]></Node>
<StgValue><ssdm name="shl_ln1691_2"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:25 %sub_ln1691 = sub i17 0, i17 %j_2

]]></Node>
<StgValue><ssdm name="sub_ln1691"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="17">
<![CDATA[
codeRepl:26 %sext_ln1691_2 = sext i17 %sub_ln1691

]]></Node>
<StgValue><ssdm name="sext_ln1691_2"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="166" op_0_bw="32">
<![CDATA[
codeRepl:27 %zext_ln1691_2 = zext i32 %sext_ln1691_2

]]></Node>
<StgValue><ssdm name="zext_ln1691_2"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:28 %r = ashr i166 %v_V, i166 %zext_ln1691_2

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:29 %ashr_ln1691 = ashr i166 %g_V_2, i166 %zext_ln1691_2

]]></Node>
<StgValue><ssdm name="ashr_ln1691"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:30 %select_ln1691 = select i1 %tmp_20, i166 %r, i166 %shl_ln1691

]]></Node>
<StgValue><ssdm name="select_ln1691"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:31 %r_2 = select i1 %tmp_20, i166 %ashr_ln1691, i166 %shl_ln1691_2

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:35 %store_ln64 = store i166 %g_V_2, i166 %g_V

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:36 %store_ln64 = store i166 %v_V, i166 %v_V_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:3 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:15 %lhs_V_9 = select i1 %tmp, i166 %g_V_load, i166 %lambda_V_load_1

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:18 %u_V_10 = select i1 %tmp, i166 %v_V_2_load, i166 %u_V_8

]]></Node>
<StgValue><ssdm name="u_V_10"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:32 %u_V = xor i166 %select_ln1691, i166 %u_V_10

]]></Node>
<StgValue><ssdm name="u_V"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:33 %ret_11 = xor i166 %r_2, i166 %lhs_V_9

]]></Node>
<StgValue><ssdm name="ret_11"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:34 %store_ln64 = store i166 %ret_11, i166 %lambda_V

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:37 %store_ln64 = store i166 %u_V, i166 %u_V_7

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:38 %br_ln64 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:0 %lambda_V_load = load i166 %lambda_V

]]></Node>
<StgValue><ssdm name="lambda_V_load"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:1 %lambda_V_15 = call i166 @bf_mult.1, i166 %lambda_V_load, i163 %y_V_read_1

]]></Node>
<StgValue><ssdm name="lambda_V_15"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:5 %lhs_V_7 = call i166 @bf_mult.2, i166 %x_V_read_1

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:1 %lambda_V_15 = call i166 @bf_mult.1, i166 %lambda_V_load, i163 %y_V_read_1

]]></Node>
<StgValue><ssdm name="lambda_V_15"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:4 %ret_12 = xor i166 %lambda_V_15, i166 %x_V_read_1

]]></Node>
<StgValue><ssdm name="ret_12"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:5 %lhs_V_7 = call i166 @bf_mult.2, i166 %x_V_read_1

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:6 %lhs_V_1 = call i166 @bf_mult.2, i166 %ret_12

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="163" op_0_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:2 %trunc_ln1544 = trunc i166 %x_V_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln1544"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="163" op_0_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:3 %trunc_ln1544_5 = trunc i166 %lambda_V_15

]]></Node>
<StgValue><ssdm name="trunc_ln1544_5"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:6 %lhs_V_1 = call i166 @bf_mult.2, i166 %ret_12

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="163" op_0_bw="163" op_1_bw="163">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:7 %xor_ln904 = xor i163 %trunc_ln1544_5, i163 %trunc_ln1544

]]></Node>
<StgValue><ssdm name="xor_ln904"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:8 %lambda_V_16 = xor i166 %ret_12, i166 1

]]></Node>
<StgValue><ssdm name="lambda_V_16"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="163" op_0_bw="163" op_1_bw="163">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:9 %xor_ln1544 = xor i163 %xor_ln904, i163 1

]]></Node>
<StgValue><ssdm name="xor_ln1544"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="163" op_0_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:10 %trunc_ln1544_6 = trunc i166 %lhs_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1544_6"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:11 %ret = xor i166 %lhs_V_1, i166 %lambda_V_16

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="163" op_0_bw="163" op_1_bw="163">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:12 %xor_ln1544_11 = xor i163 %trunc_ln1544_6, i163 %xor_ln1544

]]></Node>
<StgValue><ssdm name="xor_ln1544_11"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:13 %lambda_V_17 = call i166 @bf_mult.1, i166 %lambda_V_16, i163 %xor_ln1544_11

]]></Node>
<StgValue><ssdm name="lambda_V_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:13 %lambda_V_17 = call i166 @bf_mult.1, i166 %lambda_V_16, i163 %xor_ln1544_11

]]></Node>
<StgValue><ssdm name="lambda_V_17"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:14 %ret_10 = xor i166 %lambda_V_17, i166 %lhs_V_7

]]></Node>
<StgValue><ssdm name="ret_10"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:15 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0">
<![CDATA[
._crit_edge:0 %x_0 = phi i166 %ret, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 0, void

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0">
<![CDATA[
._crit_edge:1 %storemerge = phi i166 %ret_10, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 0, void

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="332" op_0_bw="332" op_1_bw="166">
<![CDATA[
._crit_edge:2 %mrv = insertvalue i332 <undef>, i166 %x_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="332" op_0_bw="332" op_1_bw="166">
<![CDATA[
._crit_edge:3 %mrv_1 = insertvalue i332 %mrv, i166 %storemerge

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="332">
<![CDATA[
._crit_edge:4 %ret_ln96 = ret i332 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
