{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639007773787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639007773789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 18:56:13 2021 " "Processing started: Wed Dec 08 18:56:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639007773789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007773789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CGoL-Simulation -c CGoL-Simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off CGoL-Simulation -c CGoL-Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007773789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639007775694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639007775695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/SevenSegEncoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007813686 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Top.v(133) " "Verilog HDL information at Top.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639007813691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw Top.v(28) " "Verilog HDL Declaration information at Top.v(28): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639007813693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813695 ""} { "Info" "ISGN_ENTITY_NAME" "2 AccelClockDivider " "Found entity 2: AccelClockDivider" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007813695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/ip.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007813708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorygrid.v 2 2 " "Found 2 design units, including 2 entities, in source file memorygrid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryGrid " "Found entity 1: MemoryGrid" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813727 ""} { "Info" "ISGN_ENTITY_NAME" "2 Cell " "Found entity 2: Cell" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007813727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variableclockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file variableclockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 VariableClockDivider " "Found entity 1: VariableClockDivider" {  } { { "VariableClockDivider.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/VariableClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007813735 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand Presets.v(12) " "Verilog HDL Declaration warning at Presets.v(12): \"rand\" is SystemVerilog-2005 keyword" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639007813737 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Presets.v(15) " "Verilog HDL information at Presets.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639007813738 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1200 Presets.v(143) " "Verilog HDL Expression warning at Presets.v(143): truncated literal to match 1200 bits" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639007813739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presets.v 2 2 " "Found 2 design units, including 2 entities, in source file presets.v" { { "Info" "ISGN_ENTITY_NAME" "1 Presets " "Found entity 1: Presets" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813739 ""} { "Info" "ISGN_ENTITY_NAME" "2 Randomizer " "Found entity 2: Randomizer" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007813739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_serdes.v(4) " "Verilog HDL Declaration information at spi_serdes.v(4): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "spi_serdes.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_serdes.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639007813745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read spi_serdes.v(24) " "Verilog HDL Declaration information at spi_serdes.v(24): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "spi_serdes.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_serdes.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639007813745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_serdes " "Found entity 1: spi_serdes" {  } { { "spi_serdes.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_serdes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007813746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_control.v(12) " "Verilog HDL Declaration information at spi_control.v(12): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "spi_control.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639007813752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_control " "Found entity 1: spi_control" {  } { { "spi_control.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007813753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007813758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007813758 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Presets.v(13) " "Verilog HDL Instantiation warning at Presets.v(13): instance has no name" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639007813763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639007814042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.v(99) " "Verilog HDL assignment warning at Top.v(99): truncated value with size 32 to match size of target (1)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007814086 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.v(100) " "Verilog HDL assignment warning at Top.v(100): truncated value with size 32 to match size of target (1)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007814086 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.v(139) " "Verilog HDL assignment warning at Top.v(139): truncated value with size 32 to match size of target (8)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007814086 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.v(140) " "Verilog HDL assignment warning at Top.v(140): truncated value with size 32 to match size of target (8)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007814086 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Top.v(169) " "Verilog HDL assignment warning at Top.v(169): truncated value with size 32 to match size of target (4)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007814087 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Top.v(186) " "Verilog HDL assignment warning at Top.v(186): truncated value with size 32 to match size of target (13)" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007814087 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableClockDivider VariableClockDivider:vcd " "Elaborating entity \"VariableClockDivider\" for hierarchy \"VariableClockDivider:vcd\"" {  } { { "Top.v" "vcd" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007814091 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VariableClockDivider.v(13) " "Verilog HDL Case Statement warning at VariableClockDivider.v(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VariableClockDivider.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/VariableClockDivider.v" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1639007814097 "|Top|VariableClockDivider:vcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryGrid MemoryGrid:game " "Elaborating entity \"MemoryGrid\" for hierarchy \"MemoryGrid:game\"" {  } { { "Top.v" "game" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007814100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MemoryGrid.v(23) " "Verilog HDL assignment warning at MemoryGrid.v(23): truncated value with size 32 to match size of target (12)" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007830163 "|Top|MemoryGrid:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MemoryGrid.v(24) " "Verilog HDL assignment warning at MemoryGrid.v(24): truncated value with size 32 to match size of target (12)" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007830163 "|Top|MemoryGrid:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MemoryGrid.v(25) " "Verilog HDL assignment warning at MemoryGrid.v(25): truncated value with size 32 to match size of target (12)" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007830163 "|Top|MemoryGrid:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MemoryGrid.v(26) " "Verilog HDL assignment warning at MemoryGrid.v(26): truncated value with size 32 to match size of target (12)" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639007830163 "|Top|MemoryGrid:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Presets MemoryGrid:game\|Presets:pset " "Elaborating entity \"Presets\" for hierarchy \"MemoryGrid:game\|Presets:pset\"" {  } { { "MemoryGrid.v" "pset" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007830238 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(22) " "Verilog HDL Always Construct warning at Presets.v(22): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830247 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(22) " "Verilog HDL Always Construct warning at Presets.v(22): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830247 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(23) " "Verilog HDL Always Construct warning at Presets.v(23): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830258 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(23) " "Verilog HDL Always Construct warning at Presets.v(23): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830258 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(24) " "Verilog HDL Always Construct warning at Presets.v(24): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830274 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(24) " "Verilog HDL Always Construct warning at Presets.v(24): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830275 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(25) " "Verilog HDL Always Construct warning at Presets.v(25): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830286 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(25) " "Verilog HDL Always Construct warning at Presets.v(25): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830287 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(26) " "Verilog HDL Always Construct warning at Presets.v(26): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830300 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(26) " "Verilog HDL Always Construct warning at Presets.v(26): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830300 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(30) " "Verilog HDL Always Construct warning at Presets.v(30): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830318 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(30) " "Verilog HDL Always Construct warning at Presets.v(30): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830318 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(31) " "Verilog HDL Always Construct warning at Presets.v(31): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830340 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(31) " "Verilog HDL Always Construct warning at Presets.v(31): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830341 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(32) " "Verilog HDL Always Construct warning at Presets.v(32): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830353 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(32) " "Verilog HDL Always Construct warning at Presets.v(32): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830354 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(33) " "Verilog HDL Always Construct warning at Presets.v(33): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830377 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(33) " "Verilog HDL Always Construct warning at Presets.v(33): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830378 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(34) " "Verilog HDL Always Construct warning at Presets.v(34): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830394 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(34) " "Verilog HDL Always Construct warning at Presets.v(34): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830396 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(35) " "Verilog HDL Always Construct warning at Presets.v(35): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830412 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(35) " "Verilog HDL Always Construct warning at Presets.v(35): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830413 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(36) " "Verilog HDL Always Construct warning at Presets.v(36): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830444 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(36) " "Verilog HDL Always Construct warning at Presets.v(36): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830444 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(37) " "Verilog HDL Always Construct warning at Presets.v(37): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830453 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(37) " "Verilog HDL Always Construct warning at Presets.v(37): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830454 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(38) " "Verilog HDL Always Construct warning at Presets.v(38): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830474 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(38) " "Verilog HDL Always Construct warning at Presets.v(38): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830475 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(39) " "Verilog HDL Always Construct warning at Presets.v(39): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830491 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(39) " "Verilog HDL Always Construct warning at Presets.v(39): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830491 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(40) " "Verilog HDL Always Construct warning at Presets.v(40): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830508 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(40) " "Verilog HDL Always Construct warning at Presets.v(40): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830509 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(41) " "Verilog HDL Always Construct warning at Presets.v(41): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830525 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(41) " "Verilog HDL Always Construct warning at Presets.v(41): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830526 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(42) " "Verilog HDL Always Construct warning at Presets.v(42): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830547 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(42) " "Verilog HDL Always Construct warning at Presets.v(42): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830548 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(43) " "Verilog HDL Always Construct warning at Presets.v(43): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830563 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(43) " "Verilog HDL Always Construct warning at Presets.v(43): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830564 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(44) " "Verilog HDL Always Construct warning at Presets.v(44): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830582 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(44) " "Verilog HDL Always Construct warning at Presets.v(44): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830582 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(45) " "Verilog HDL Always Construct warning at Presets.v(45): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830603 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(45) " "Verilog HDL Always Construct warning at Presets.v(45): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830604 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(46) " "Verilog HDL Always Construct warning at Presets.v(46): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830631 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(46) " "Verilog HDL Always Construct warning at Presets.v(46): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830632 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(47) " "Verilog HDL Always Construct warning at Presets.v(47): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830658 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(47) " "Verilog HDL Always Construct warning at Presets.v(47): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830658 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(48) " "Verilog HDL Always Construct warning at Presets.v(48): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830667 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(48) " "Verilog HDL Always Construct warning at Presets.v(48): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830668 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(49) " "Verilog HDL Always Construct warning at Presets.v(49): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830684 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(49) " "Verilog HDL Always Construct warning at Presets.v(49): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830685 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(50) " "Verilog HDL Always Construct warning at Presets.v(50): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830698 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(50) " "Verilog HDL Always Construct warning at Presets.v(50): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830699 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(51) " "Verilog HDL Always Construct warning at Presets.v(51): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830725 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(51) " "Verilog HDL Always Construct warning at Presets.v(51): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830726 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(52) " "Verilog HDL Always Construct warning at Presets.v(52): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830736 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(52) " "Verilog HDL Always Construct warning at Presets.v(52): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830736 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(53) " "Verilog HDL Always Construct warning at Presets.v(53): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830751 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(53) " "Verilog HDL Always Construct warning at Presets.v(53): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830752 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(54) " "Verilog HDL Always Construct warning at Presets.v(54): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830764 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(54) " "Verilog HDL Always Construct warning at Presets.v(54): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830765 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(55) " "Verilog HDL Always Construct warning at Presets.v(55): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830778 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(55) " "Verilog HDL Always Construct warning at Presets.v(55): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830778 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(56) " "Verilog HDL Always Construct warning at Presets.v(56): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830791 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(56) " "Verilog HDL Always Construct warning at Presets.v(56): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830792 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(57) " "Verilog HDL Always Construct warning at Presets.v(57): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830809 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(57) " "Verilog HDL Always Construct warning at Presets.v(57): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830810 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(58) " "Verilog HDL Always Construct warning at Presets.v(58): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830823 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(58) " "Verilog HDL Always Construct warning at Presets.v(58): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830824 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(59) " "Verilog HDL Always Construct warning at Presets.v(59): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830845 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(59) " "Verilog HDL Always Construct warning at Presets.v(59): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830846 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(60) " "Verilog HDL Always Construct warning at Presets.v(60): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830862 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(60) " "Verilog HDL Always Construct warning at Presets.v(60): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830863 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(61) " "Verilog HDL Always Construct warning at Presets.v(61): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830877 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(61) " "Verilog HDL Always Construct warning at Presets.v(61): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830878 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(62) " "Verilog HDL Always Construct warning at Presets.v(62): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830898 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(62) " "Verilog HDL Always Construct warning at Presets.v(62): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830898 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(63) " "Verilog HDL Always Construct warning at Presets.v(63): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830913 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(63) " "Verilog HDL Always Construct warning at Presets.v(63): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830914 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(64) " "Verilog HDL Always Construct warning at Presets.v(64): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830932 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(64) " "Verilog HDL Always Construct warning at Presets.v(64): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830932 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(65) " "Verilog HDL Always Construct warning at Presets.v(65): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830942 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(65) " "Verilog HDL Always Construct warning at Presets.v(65): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830942 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(66) " "Verilog HDL Always Construct warning at Presets.v(66): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830971 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(66) " "Verilog HDL Always Construct warning at Presets.v(66): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830972 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(67) " "Verilog HDL Always Construct warning at Presets.v(67): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830986 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(67) " "Verilog HDL Always Construct warning at Presets.v(67): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007830987 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(68) " "Verilog HDL Always Construct warning at Presets.v(68): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831006 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(68) " "Verilog HDL Always Construct warning at Presets.v(68): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831006 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(69) " "Verilog HDL Always Construct warning at Presets.v(69): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831048 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(69) " "Verilog HDL Always Construct warning at Presets.v(69): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831048 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(70) " "Verilog HDL Always Construct warning at Presets.v(70): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831061 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(70) " "Verilog HDL Always Construct warning at Presets.v(70): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831062 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(71) " "Verilog HDL Always Construct warning at Presets.v(71): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831079 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(71) " "Verilog HDL Always Construct warning at Presets.v(71): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831080 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(72) " "Verilog HDL Always Construct warning at Presets.v(72): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831099 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(72) " "Verilog HDL Always Construct warning at Presets.v(72): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831099 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(73) " "Verilog HDL Always Construct warning at Presets.v(73): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831122 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(73) " "Verilog HDL Always Construct warning at Presets.v(73): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831123 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(74) " "Verilog HDL Always Construct warning at Presets.v(74): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831133 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(74) " "Verilog HDL Always Construct warning at Presets.v(74): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831134 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(75) " "Verilog HDL Always Construct warning at Presets.v(75): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831145 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(75) " "Verilog HDL Always Construct warning at Presets.v(75): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831146 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(76) " "Verilog HDL Always Construct warning at Presets.v(76): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831166 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(76) " "Verilog HDL Always Construct warning at Presets.v(76): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831166 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(77) " "Verilog HDL Always Construct warning at Presets.v(77): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831194 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(77) " "Verilog HDL Always Construct warning at Presets.v(77): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831195 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(81) " "Verilog HDL Always Construct warning at Presets.v(81): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831212 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(81) " "Verilog HDL Always Construct warning at Presets.v(81): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831213 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(82) " "Verilog HDL Always Construct warning at Presets.v(82): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831228 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(82) " "Verilog HDL Always Construct warning at Presets.v(82): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831228 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(83) " "Verilog HDL Always Construct warning at Presets.v(83): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831244 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(83) " "Verilog HDL Always Construct warning at Presets.v(83): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831245 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(84) " "Verilog HDL Always Construct warning at Presets.v(84): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831262 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(84) " "Verilog HDL Always Construct warning at Presets.v(84): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831263 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(85) " "Verilog HDL Always Construct warning at Presets.v(85): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831280 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(85) " "Verilog HDL Always Construct warning at Presets.v(85): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831280 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(86) " "Verilog HDL Always Construct warning at Presets.v(86): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831295 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(86) " "Verilog HDL Always Construct warning at Presets.v(86): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831296 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(87) " "Verilog HDL Always Construct warning at Presets.v(87): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831309 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(87) " "Verilog HDL Always Construct warning at Presets.v(87): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831310 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(88) " "Verilog HDL Always Construct warning at Presets.v(88): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831318 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(88) " "Verilog HDL Always Construct warning at Presets.v(88): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831318 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(89) " "Verilog HDL Always Construct warning at Presets.v(89): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831344 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(89) " "Verilog HDL Always Construct warning at Presets.v(89): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831344 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(93) " "Verilog HDL Always Construct warning at Presets.v(93): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831359 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(93) " "Verilog HDL Always Construct warning at Presets.v(93): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831359 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(94) " "Verilog HDL Always Construct warning at Presets.v(94): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831382 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(94) " "Verilog HDL Always Construct warning at Presets.v(94): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831383 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(95) " "Verilog HDL Always Construct warning at Presets.v(95): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831400 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(95) " "Verilog HDL Always Construct warning at Presets.v(95): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831401 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(96) " "Verilog HDL Always Construct warning at Presets.v(96): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831416 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(96) " "Verilog HDL Always Construct warning at Presets.v(96): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831417 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(97) " "Verilog HDL Always Construct warning at Presets.v(97): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831432 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(97) " "Verilog HDL Always Construct warning at Presets.v(97): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831433 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(98) " "Verilog HDL Always Construct warning at Presets.v(98): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831445 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(98) " "Verilog HDL Always Construct warning at Presets.v(98): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831445 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(99) " "Verilog HDL Always Construct warning at Presets.v(99): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831461 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(99) " "Verilog HDL Always Construct warning at Presets.v(99): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831462 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(100) " "Verilog HDL Always Construct warning at Presets.v(100): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831481 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(100) " "Verilog HDL Always Construct warning at Presets.v(100): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831481 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(101) " "Verilog HDL Always Construct warning at Presets.v(101): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831494 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(101) " "Verilog HDL Always Construct warning at Presets.v(101): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831494 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(102) " "Verilog HDL Always Construct warning at Presets.v(102): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831509 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(102) " "Verilog HDL Always Construct warning at Presets.v(102): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831510 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(103) " "Verilog HDL Always Construct warning at Presets.v(103): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831530 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(103) " "Verilog HDL Always Construct warning at Presets.v(103): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831530 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(104) " "Verilog HDL Always Construct warning at Presets.v(104): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831547 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(104) " "Verilog HDL Always Construct warning at Presets.v(104): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831548 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(105) " "Verilog HDL Always Construct warning at Presets.v(105): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831565 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(105) " "Verilog HDL Always Construct warning at Presets.v(105): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831566 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(106) " "Verilog HDL Always Construct warning at Presets.v(106): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831596 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(106) " "Verilog HDL Always Construct warning at Presets.v(106): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831597 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(107) " "Verilog HDL Always Construct warning at Presets.v(107): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831627 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(107) " "Verilog HDL Always Construct warning at Presets.v(107): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831628 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(108) " "Verilog HDL Always Construct warning at Presets.v(108): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831656 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(108) " "Verilog HDL Always Construct warning at Presets.v(108): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831656 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(109) " "Verilog HDL Always Construct warning at Presets.v(109): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831679 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(109) " "Verilog HDL Always Construct warning at Presets.v(109): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831681 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(110) " "Verilog HDL Always Construct warning at Presets.v(110): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831698 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(110) " "Verilog HDL Always Construct warning at Presets.v(110): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831699 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(111) " "Verilog HDL Always Construct warning at Presets.v(111): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831716 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(111) " "Verilog HDL Always Construct warning at Presets.v(111): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831717 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(112) " "Verilog HDL Always Construct warning at Presets.v(112): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831731 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(112) " "Verilog HDL Always Construct warning at Presets.v(112): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831731 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(113) " "Verilog HDL Always Construct warning at Presets.v(113): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831783 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(113) " "Verilog HDL Always Construct warning at Presets.v(113): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831783 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(114) " "Verilog HDL Always Construct warning at Presets.v(114): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831793 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(114) " "Verilog HDL Always Construct warning at Presets.v(114): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831793 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(115) " "Verilog HDL Always Construct warning at Presets.v(115): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831808 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(115) " "Verilog HDL Always Construct warning at Presets.v(115): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831809 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(116) " "Verilog HDL Always Construct warning at Presets.v(116): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831836 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(116) " "Verilog HDL Always Construct warning at Presets.v(116): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831836 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(117) " "Verilog HDL Always Construct warning at Presets.v(117): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831852 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(117) " "Verilog HDL Always Construct warning at Presets.v(117): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831852 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(118) " "Verilog HDL Always Construct warning at Presets.v(118): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831871 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(118) " "Verilog HDL Always Construct warning at Presets.v(118): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831872 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(119) " "Verilog HDL Always Construct warning at Presets.v(119): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831925 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(119) " "Verilog HDL Always Construct warning at Presets.v(119): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831926 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(120) " "Verilog HDL Always Construct warning at Presets.v(120): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831941 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(120) " "Verilog HDL Always Construct warning at Presets.v(120): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831942 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(121) " "Verilog HDL Always Construct warning at Presets.v(121): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831958 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(121) " "Verilog HDL Always Construct warning at Presets.v(121): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831959 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(122) " "Verilog HDL Always Construct warning at Presets.v(122): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831973 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(122) " "Verilog HDL Always Construct warning at Presets.v(122): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831974 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(123) " "Verilog HDL Always Construct warning at Presets.v(123): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831996 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(123) " "Verilog HDL Always Construct warning at Presets.v(123): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007831997 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(124) " "Verilog HDL Always Construct warning at Presets.v(124): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832020 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(124) " "Verilog HDL Always Construct warning at Presets.v(124): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832021 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(125) " "Verilog HDL Always Construct warning at Presets.v(125): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832048 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(125) " "Verilog HDL Always Construct warning at Presets.v(125): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832048 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(126) " "Verilog HDL Always Construct warning at Presets.v(126): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832061 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(126) " "Verilog HDL Always Construct warning at Presets.v(126): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832061 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(127) " "Verilog HDL Always Construct warning at Presets.v(127): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832075 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(127) " "Verilog HDL Always Construct warning at Presets.v(127): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832076 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_r Presets.v(128) " "Verilog HDL Always Construct warning at Presets.v(128): variable \"hgs_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832091 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hgs_c Presets.v(128) " "Verilog HDL Always Construct warning at Presets.v(128): variable \"hgs_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832091 "|Top|MemoryGrid:game|Presets:pset"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand Presets.v(131) " "Verilog HDL Always Construct warning at Presets.v(131): variable \"rand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Presets.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639007832106 "|Top|MemoryGrid:game|Presets:pset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Randomizer MemoryGrid:game\|Presets:pset\|Randomizer:comb_19 " "Elaborating entity \"Randomizer\" for hierarchy \"MemoryGrid:game\|Presets:pset\|Randomizer:comb_19\"" {  } { { "Presets.v" "comb_19" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007842308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cell MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test " "Elaborating entity \"Cell\" for hierarchy \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\"" {  } { { "MemoryGrid.v" "row_loop\[0\].column_loop\[0\].test" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007842507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:ip1 " "Elaborating entity \"ip\" for hierarchy \"ip:ip1\"" {  } { { "Top.v" "ip1" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007843606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:ip1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:ip1\|altpll:altpll_component\"" {  } { { "ip.v" "altpll_component" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/ip.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007843720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:ip1\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:ip1\|altpll:altpll_component\"" {  } { { "ip.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/ip.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007843726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:ip1\|altpll:altpll_component " "Instantiated megafunction \"ip:ip1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843728 ""}  } { { "ip.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/ip.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639007843728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007843913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007843913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007843915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegEncoder SevenSegEncoder:w_row " "Elaborating entity \"SevenSegEncoder\" for hierarchy \"SevenSegEncoder:w_row\"" {  } { { "Top.v" "w_row" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007843928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "Top.v" "pll_inst" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007843938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007843988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007843992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 375000 " "Parameter \"clk2_phase_shift\" = \"375000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007843992 ""}  } { { "pll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639007843992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007844177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007844177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007844178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_control spi_control:spi_ctrl " "Elaborating entity \"spi_control\" for hierarchy \"spi_control:spi_ctrl\"" {  } { { "Top.v" "spi_ctrl" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007844182 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_control.v(199) " "Verilog HDL Case Statement information at spi_control.v(199): all case item expressions in this case statement are onehot" {  } { { "spi_control.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_control.v" 199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639007844186 "|Top|spi_control:spi_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_serdes spi_control:spi_ctrl\|spi_serdes:serdes " "Elaborating entity \"spi_serdes\" for hierarchy \"spi_control:spi_ctrl\|spi_serdes:serdes\"" {  } { { "spi_control.v" "serdes" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_control.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007844189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccelClockDivider AccelClockDivider:acd " "Elaborating entity \"AccelClockDivider\" for hierarchy \"AccelClockDivider:acd\"" {  } { { "Top.v" "acd" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007844196 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Top.v" "Div0" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639007998051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Top.v" "Div1" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639007998051 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639007998051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639007998221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007998221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007998221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007998221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639007998221 ""}  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639007998221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007998389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007998389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007998451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007998451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007998582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007998582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007998780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007998780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639007998941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639007998941 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639008010555 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639008011120 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1639008011120 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639008011120 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1639008011120 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011889 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[16\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[16].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[0\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[0].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[8\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[8].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[24\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[24].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[3\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[3].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[2\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[2].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[15\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[15].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[21\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[21].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[9\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[9].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[22\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[22].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[17\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[17].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[10\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[10].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[11\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[11].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[4\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[4].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[23\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[23].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[13\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[13].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[14\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[14].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[7\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[7].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[1\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[1].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[20\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[20].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[6\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[6].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[18\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[18].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[5\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[5].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[19\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[19].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[12\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[12].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[26\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[26].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[25\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[25].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[27\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[27].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[1\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[1].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[3\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[3].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[4\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[4].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[6\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[6].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[0\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[0].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[2\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[2].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[5\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[5].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[39].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[28\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[28].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[7\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[7].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[17\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[17].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[20\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[20].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[16\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[16].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[21\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[21].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[11\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[11].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[14\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[14].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[10\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[10].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[15\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[15].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[9\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[9].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[12\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[12].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[8\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[8].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[13\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[13].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[19\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[19].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[22\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[22].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[18\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[18].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[23\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[23].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[33\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[33].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[27\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[27].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[25\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[25].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[35\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[35].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[36\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[36].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[30\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[30].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[28\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[28].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[38\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[38].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[32\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[32].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[26\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[26].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[24\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[24].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[34\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[34].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[37\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[37].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[31\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[31].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[29\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[29].test|state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state~_emulated MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state~1 " "Register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state\" is converted into an equivalent circuit using register \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state~_emulated\" and latch \"MemoryGrid:game\|Cell:row_loop\[29\].column_loop\[39\].test\|state~1\"" {  } { { "MemoryGrid.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/MemoryGrid.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639008011890 "|Top|MemoryGrid:game|Cell:row_loop[29].column_loop[39].test|state"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1639008011889 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639008049245 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1639008049245 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639008049250 "|Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639008049250 "|Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639008049250 "|Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639008049250 "|Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639008049250 "|Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639008049250 "|Top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639008049250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639008052629 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639008224666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/output_files/CGoL-Simulation.map.smsg " "Generated suppressed messages file C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/output_files/CGoL-Simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639008227463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639008233327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639008233327 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639008239272 "|Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639008239272 "|Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639008239272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25516 " "Implemented 25516 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639008239273 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639008239273 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639008239273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25423 " "Implemented 25423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639008239273 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639008239273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639008239273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1430 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1430 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6966 " "Peak virtual memory: 6966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639008240040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 19:04:00 2021 " "Processing ended: Wed Dec 08 19:04:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639008240040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:47 " "Elapsed time: 00:07:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639008240040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:19 " "Total CPU time (on all processors): 00:08:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639008240040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639008240040 ""}
