../../../../pu/or1k/bench/verilog/testbench.sv

../../../../pu/or1k/rtl/verilog/design.sv
