VERSION 5.7 ;
   NAMESCASESENSITIVE ON ;
   DIVIDERCHAR "/" ;
   BUSBITCHARS "()" ;
   DESIGN openframe_project_wrapper ;
   TECHNOLOGY sky130A ;
   UNITS DISTANCE MICRONS 1000 ;
   DIEAREA ( 280 280 ) ( 3166350 4766350 ) ;

VIAS 0 ;
END VIAS

COMPONENTS 0 ;
END COMPONENTS

PINS 910 ;
   - gpio_vtrip_sel[43] + NET gpio_vtrip_sel[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2429490 -920 ) N ;
   - gpio_analog_en[15] + NET gpio_analog_en[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2970160 4767550 ) N ;
   - gpio_analog_pol[15] + NET gpio_analog_pol[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2963720 4767550 ) N ;
   - gpio_analog_sel[15] + NET gpio_analog_sel[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2948540 4767550 ) N ;
   - gpio_dm0[15] + NET gpio_dm0[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2966940 4767550 ) N ;
   - gpio_dm1[15] + NET gpio_dm1[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2976140 4767550 ) N ;
   - gpio_dm2[15] + NET gpio_dm2[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2945320 4767550 ) N ;
   - gpio_holdover[15] + NET gpio_holdover[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2942100 4767550 ) N ;
   - gpio_ib_mode_sel[15] + NET gpio_ib_mode_sel[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2926920 4767550 ) N ;
   - gpio_inp_dis[15] + NET gpio_inp_dis[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2960960 4767550 ) N ;
   - gpio_oeb[15] + NET gpio_oeb[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2923700 4767550 ) N ;
   - gpio_out[15] + NET gpio_out[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2939340 4767550 ) N ;
   - gpio_slow_sel[15] + NET gpio_slow_sel[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2985340 4767550 ) N ;
   - gpio_vtrip_sel[15] + NET gpio_vtrip_sel[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2930140 4767550 ) N ;
   - gpio_in[15] + NET gpio_in[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2994540 4767550 ) N ;
   - gpio_analog_en[16] + NET gpio_analog_en[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2461160 4767550 ) N ;
   - gpio_analog_pol[16] + NET gpio_analog_pol[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2454720 4767550 ) N ;
   - gpio_analog_sel[16] + NET gpio_analog_sel[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2439540 4767550 ) N ;
   - gpio_dm0[16] + NET gpio_dm0[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2457940 4767550 ) N ;
   - gpio_dm1[16] + NET gpio_dm1[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2467140 4767550 ) N ;
   - gpio_dm2[16] + NET gpio_dm2[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2436320 4767550 ) N ;
   - gpio_holdover[16] + NET gpio_holdover[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2433100 4767550 ) N ;
   - gpio_ib_mode_sel[16] + NET gpio_ib_mode_sel[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2417920 4767550 ) N ;
   - gpio_inp_dis[16] + NET gpio_inp_dis[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2451960 4767550 ) N ;
   - gpio_oeb[16] + NET gpio_oeb[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2414700 4767550 ) N ;
   - gpio_out[16] + NET gpio_out[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2430340 4767550 ) N ;
   - gpio_slow_sel[16] + NET gpio_slow_sel[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2476340 4767550 ) N ;
   - gpio_vtrip_sel[16] + NET gpio_vtrip_sel[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2421140 4767550 ) N ;
   - gpio_in[16] + NET gpio_in[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2485540 4767550 ) N ;
   - gpio_dm1[17] + NET gpio_dm1[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2210140 4767550 ) N ;
   - gpio_dm2[17] + NET gpio_dm2[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2179320 4767550 ) N ;
   - gpio_holdover[17] + NET gpio_holdover[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2176100 4767550 ) N ;
   - gpio_ib_mode_sel[17] + NET gpio_ib_mode_sel[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2160920 4767550 ) N ;
   - gpio_inp_dis[17] + NET gpio_inp_dis[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2194960 4767550 ) N ;
   - gpio_oeb[17] + NET gpio_oeb[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2157700 4767550 ) N ;
   - gpio_out[17] + NET gpio_out[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2173340 4767550 ) N ;
   - gpio_slow_sel[17] + NET gpio_slow_sel[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2219340 4767550 ) N ;
   - gpio_vtrip_sel[17] + NET gpio_vtrip_sel[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2164140 4767550 ) N ;
   - gpio_in[17] + NET gpio_in[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2228540 4767550 ) N ;
   - gpio_analog_en[18] + NET gpio_analog_en[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1759160 4767550 ) N ;
   - gpio_analog_pol[18] + NET gpio_analog_pol[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1752720 4767550 ) N ;
   - gpio_analog_sel[18] + NET gpio_analog_sel[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1737540 4767550 ) N ;
   - gpio_dm0[18] + NET gpio_dm0[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1755940 4767550 ) N ;
   - gpio_dm1[18] + NET gpio_dm1[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1765140 4767550 ) N ;
   - gpio_dm2[18] + NET gpio_dm2[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1734320 4767550 ) N ;
   - gpio_holdover[18] + NET gpio_holdover[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1731100 4767550 ) N ;
   - gpio_ib_mode_sel[18] + NET gpio_ib_mode_sel[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1715920 4767550 ) N ;
   - gpio_inp_dis[18] + NET gpio_inp_dis[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1749960 4767550 ) N ;
   - gpio_oeb[18] + NET gpio_oeb[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1712700 4767550 ) N ;
   - gpio_out[18] + NET gpio_out[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1728340 4767550 ) N ;
   - gpio_slow_sel[18] + NET gpio_slow_sel[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1774340 4767550 ) N ;
   - gpio_vtrip_sel[18] + NET gpio_vtrip_sel[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1719140 4767550 ) N ;
   - gpio_in[18] + NET gpio_in[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1783540 4767550 ) N ;
   - gpio_analog_en[17] + NET gpio_analog_en[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2204160 4767550 ) N ;
   - gpio_analog_pol[17] + NET gpio_analog_pol[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2197720 4767550 ) N ;
   - gpio_analog_sel[17] + NET gpio_analog_sel[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2182540 4767550 ) N ;
   - gpio_dm0[17] + NET gpio_dm0[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2200940 4767550 ) N ;
   - gpio_slow_sel[19] + NET gpio_slow_sel[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1265340 4767550 ) N ;
   - gpio_vtrip_sel[19] + NET gpio_vtrip_sel[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1210140 4767550 ) N ;
   - gpio_in[19] + NET gpio_in[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1274540 4767550 ) N ;
   - gpio_analog_en[20] + NET gpio_analog_en[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 992160 4767550 ) N ;
   - gpio_analog_pol[20] + NET gpio_analog_pol[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 985720 4767550 ) N ;
   - gpio_analog_sel[20] + NET gpio_analog_sel[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 970540 4767550 ) N ;
   - gpio_dm0[20] + NET gpio_dm0[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 988940 4767550 ) N ;
   - gpio_dm1[20] + NET gpio_dm1[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 998140 4767550 ) N ;
   - gpio_dm2[20] + NET gpio_dm2[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 967320 4767550 ) N ;
   - gpio_holdover[20] + NET gpio_holdover[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 964100 4767550 ) N ;
   - gpio_ib_mode_sel[20] + NET gpio_ib_mode_sel[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 948920 4767550 ) N ;
   - gpio_inp_dis[20] + NET gpio_inp_dis[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 982960 4767550 ) N ;
   - gpio_oeb[20] + NET gpio_oeb[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 945700 4767550 ) N ;
   - gpio_out[20] + NET gpio_out[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 961340 4767550 ) N ;
   - gpio_slow_sel[20] + NET gpio_slow_sel[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1007340 4767550 ) N ;
   - gpio_vtrip_sel[20] + NET gpio_vtrip_sel[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 952140 4767550 ) N ;
   - gpio_in[20] + NET gpio_in[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1016540 4767550 ) N ;
   - gpio_analog_en[19] + NET gpio_analog_en[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1250160 4767550 ) N ;
   - gpio_analog_pol[19] + NET gpio_analog_pol[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1243720 4767550 ) N ;
   - gpio_analog_sel[19] + NET gpio_analog_sel[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1228540 4767550 ) N ;
   - gpio_dm0[19] + NET gpio_dm0[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1246940 4767550 ) N ;
   - gpio_dm1[19] + NET gpio_dm1[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1256140 4767550 ) N ;
   - gpio_dm2[19] + NET gpio_dm2[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1225320 4767550 ) N ;
   - gpio_holdover[19] + NET gpio_holdover[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1222100 4767550 ) N ;
   - gpio_ib_mode_sel[19] + NET gpio_ib_mode_sel[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1206920 4767550 ) N ;
   - gpio_inp_dis[19] + NET gpio_inp_dis[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1240960 4767550 ) N ;
   - gpio_oeb[19] + NET gpio_oeb[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1203700 4767550 ) N ;
   - gpio_out[19] + NET gpio_out[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1219340 4767550 ) N ;
   - gpio_in[21] + NET gpio_in[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 759540 4767550 ) N ;
   - gpio_analog_en[22] + NET gpio_analog_en[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 478160 4767550 ) N ;
   - gpio_analog_pol[22] + NET gpio_analog_pol[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 471720 4767550 ) N ;
   - gpio_analog_sel[22] + NET gpio_analog_sel[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 456540 4767550 ) N ;
   - gpio_dm0[22] + NET gpio_dm0[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 474940 4767550 ) N ;
   - gpio_dm1[22] + NET gpio_dm1[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 484140 4767550 ) N ;
   - gpio_dm2[22] + NET gpio_dm2[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 453320 4767550 ) N ;
   - gpio_holdover[22] + NET gpio_holdover[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 450100 4767550 ) N ;
   - gpio_ib_mode_sel[22] + NET gpio_ib_mode_sel[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 434920 4767550 ) N ;
   - gpio_inp_dis[22] + NET gpio_inp_dis[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 468960 4767550 ) N ;
   - gpio_oeb[22] + NET gpio_oeb[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 431700 4767550 ) N ;
   - gpio_out[22] + NET gpio_out[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 447340 4767550 ) N ;
   - gpio_slow_sel[22] + NET gpio_slow_sel[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 493340 4767550 ) N ;
   - gpio_vtrip_sel[22] + NET gpio_vtrip_sel[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 438140 4767550 ) N ;
   - gpio_in[22] + NET gpio_in[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 502540 4767550 ) N ;
   - gpio_analog_en[23] + NET gpio_analog_en[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 221160 4767550 ) N ;
   - gpio_analog_pol[23] + NET gpio_analog_pol[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 214720 4767550 ) N ;
   - gpio_analog_sel[23] + NET gpio_analog_sel[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 199540 4767550 ) N ;
   - gpio_dm0[23] + NET gpio_dm0[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 217940 4767550 ) N ;
   - gpio_dm1[23] + NET gpio_dm1[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 227140 4767550 ) N ;
   - gpio_dm2[23] + NET gpio_dm2[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 196320 4767550 ) N ;
   - gpio_holdover[23] + NET gpio_holdover[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 193100 4767550 ) N ;
   - gpio_ib_mode_sel[23] + NET gpio_ib_mode_sel[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 177920 4767550 ) N ;
   - gpio_inp_dis[23] + NET gpio_inp_dis[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 211960 4767550 ) N ;
   - gpio_oeb[23] + NET gpio_oeb[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 174700 4767550 ) N ;
   - gpio_out[23] + NET gpio_out[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 190340 4767550 ) N ;
   - gpio_slow_sel[23] + NET gpio_slow_sel[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 236340 4767550 ) N ;
   - gpio_vtrip_sel[23] + NET gpio_vtrip_sel[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 181140 4767550 ) N ;
   - gpio_in[23] + NET gpio_in[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 245540 4767550 ) N ;
   - gpio_analog_en[21] + NET gpio_analog_en[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 735160 4767550 ) N ;
   - gpio_analog_pol[21] + NET gpio_analog_pol[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 728720 4767550 ) N ;
   - gpio_analog_sel[21] + NET gpio_analog_sel[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 713540 4767550 ) N ;
   - gpio_dm0[21] + NET gpio_dm0[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 731940 4767550 ) N ;
   - gpio_dm1[21] + NET gpio_dm1[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 741140 4767550 ) N ;
   - gpio_dm2[21] + NET gpio_dm2[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 710320 4767550 ) N ;
   - gpio_holdover[21] + NET gpio_holdover[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 707100 4767550 ) N ;
   - gpio_ib_mode_sel[21] + NET gpio_ib_mode_sel[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 691920 4767550 ) N ;
   - gpio_inp_dis[21] + NET gpio_inp_dis[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 725960 4767550 ) N ;
   - gpio_oeb[21] + NET gpio_oeb[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 688700 4767550 ) N ;
   - gpio_out[21] + NET gpio_out[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 704340 4767550 ) N ;
   - gpio_slow_sel[21] + NET gpio_slow_sel[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 750340 4767550 ) N ;
   - gpio_vtrip_sel[21] + NET gpio_vtrip_sel[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 695140 4767550 ) N ;
   - gpio_analog_pol[38] + NET gpio_analog_pol[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 756910 -920 ) N ;
   - gpio_analog_en[38] + NET gpio_analog_en[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 750470 -920 ) N ;
   - gpio_inp_dis[38] + NET gpio_inp_dis[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 759670 -920 ) N ;
   - gpio_analog_sel[38] + NET gpio_analog_sel[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 772090 -920 ) N ;
   - gpio_dm2[38] + NET gpio_dm2[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 775310 -920 ) N ;
   - gpio_holdover[38] + NET gpio_holdover[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 778530 -920 ) N ;
   - gpio_out[38] + NET gpio_out[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 781290 -920 ) N ;
   - gpio_vtrip_sel[38] + NET gpio_vtrip_sel[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 790490 -920 ) N ;
   - gpio_ib_mode_sel[38] + NET gpio_ib_mode_sel[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 793710 -920 ) N ;
   - gpio_oeb[38] + NET gpio_oeb[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 796930 -920 ) N ;
   - gpio_in[39] + NET gpio_in[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1269090 -920 ) N ;
   - gpio_slow_sel[39] + NET gpio_slow_sel[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1278290 -920 ) N ;
   - gpio_dm1[39] + NET gpio_dm1[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1287490 -920 ) N ;
   - gpio_dm0[39] + NET gpio_dm0[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1296690 -920 ) N ;
   - gpio_analog_pol[39] + NET gpio_analog_pol[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1299910 -920 ) N ;
   - gpio_analog_en[39] + NET gpio_analog_en[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1293470 -920 ) N ;
   - gpio_inp_dis[39] + NET gpio_inp_dis[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1302670 -920 ) N ;
   - gpio_analog_sel[39] + NET gpio_analog_sel[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1315090 -920 ) N ;
   - gpio_dm2[39] + NET gpio_dm2[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1318310 -920 ) N ;
   - gpio_holdover[39] + NET gpio_holdover[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1321530 -920 ) N ;
   - gpio_out[39] + NET gpio_out[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1324290 -920 ) N ;
   - gpio_vtrip_sel[39] + NET gpio_vtrip_sel[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1333490 -920 ) N ;
   - gpio_ib_mode_sel[39] + NET gpio_ib_mode_sel[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1336710 -920 ) N ;
   - gpio_oeb[39] + NET gpio_oeb[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1339930 -920 ) N ;
   - gpio_in[40] + NET gpio_in[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1543090 -920 ) N ;
   - gpio_slow_sel[40] + NET gpio_slow_sel[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1552290 -920 ) N ;
   - gpio_dm1[40] + NET gpio_dm1[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1561490 -920 ) N ;
   - gpio_dm0[40] + NET gpio_dm0[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1570690 -920 ) N ;
   - gpio_analog_pol[40] + NET gpio_analog_pol[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1573910 -920 ) N ;
   - gpio_analog_en[40] + NET gpio_analog_en[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1567470 -920 ) N ;
   - gpio_inp_dis[40] + NET gpio_inp_dis[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1576670 -920 ) N ;
   - gpio_analog_sel[40] + NET gpio_analog_sel[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1589090 -920 ) N ;
   - gpio_dm2[40] + NET gpio_dm2[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1592310 -920 ) N ;
   - gpio_holdover[40] + NET gpio_holdover[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1595530 -920 ) N ;
   - gpio_out[40] + NET gpio_out[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1598290 -920 ) N ;
   - gpio_vtrip_sel[40] + NET gpio_vtrip_sel[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1607490 -920 ) N ;
   - gpio_ib_mode_sel[40] + NET gpio_ib_mode_sel[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1610710 -920 ) N ;
   - gpio_oeb[40] + NET gpio_oeb[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1613930 -920 ) N ;
   - gpio_in[41] + NET gpio_in[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1817090 -920 ) N ;
   - gpio_slow_sel[41] + NET gpio_slow_sel[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1826290 -920 ) N ;
   - gpio_dm1[41] + NET gpio_dm1[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1835490 -920 ) N ;
   - gpio_dm0[41] + NET gpio_dm0[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1844690 -920 ) N ;
   - gpio_analog_pol[41] + NET gpio_analog_pol[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1847910 -920 ) N ;
   - gpio_analog_en[41] + NET gpio_analog_en[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1841470 -920 ) N ;
   - gpio_inp_dis[41] + NET gpio_inp_dis[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1850670 -920 ) N ;
   - gpio_analog_sel[41] + NET gpio_analog_sel[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1863090 -920 ) N ;
   - gpio_dm2[41] + NET gpio_dm2[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1866310 -920 ) N ;
   - gpio_holdover[41] + NET gpio_holdover[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1869530 -920 ) N ;
   - gpio_out[41] + NET gpio_out[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1872290 -920 ) N ;
   - gpio_vtrip_sel[41] + NET gpio_vtrip_sel[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1881490 -920 ) N ;
   - gpio_ib_mode_sel[41] + NET gpio_ib_mode_sel[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1884710 -920 ) N ;
   - gpio_oeb[41] + NET gpio_oeb[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1887930 -920 ) N ;
   - gpio_in[42] + NET gpio_in[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2091090 -920 ) N ;
   - gpio_slow_sel[42] + NET gpio_slow_sel[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2100290 -920 ) N ;
   - gpio_dm1[42] + NET gpio_dm1[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2109490 -920 ) N ;
   - gpio_dm0[42] + NET gpio_dm0[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2118690 -920 ) N ;
   - gpio_analog_pol[42] + NET gpio_analog_pol[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2121910 -920 ) N ;
   - gpio_analog_en[42] + NET gpio_analog_en[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2115470 -920 ) N ;
   - gpio_inp_dis[42] + NET gpio_inp_dis[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2124670 -920 ) N ;
   - gpio_analog_sel[42] + NET gpio_analog_sel[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2137090 -920 ) N ;
   - gpio_dm2[42] + NET gpio_dm2[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2140310 -920 ) N ;
   - gpio_holdover[42] + NET gpio_holdover[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2143530 -920 ) N ;
   - gpio_out[42] + NET gpio_out[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2146290 -920 ) N ;
   - gpio_vtrip_sel[42] + NET gpio_vtrip_sel[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2155490 -920 ) N ;
   - gpio_ib_mode_sel[42] + NET gpio_ib_mode_sel[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2158710 -920 ) N ;
   - gpio_oeb[42] + NET gpio_oeb[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2161930 -920 ) N ;
   - gpio_in[43] + NET gpio_in[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2365090 -920 ) N ;
   - gpio_slow_sel[43] + NET gpio_slow_sel[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2374290 -920 ) N ;
   - gpio_dm1[43] + NET gpio_dm1[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2383490 -920 ) N ;
   - gpio_dm0[43] + NET gpio_dm0[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2392690 -920 ) N ;
   - gpio_analog_pol[43] + NET gpio_analog_pol[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2395910 -920 ) N ;
   - gpio_analog_en[43] + NET gpio_analog_en[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2389470 -920 ) N ;
   - gpio_inp_dis[43] + NET gpio_inp_dis[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2398670 -920 ) N ;
   - gpio_analog_sel[43] + NET gpio_analog_sel[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2411090 -920 ) N ;
   - gpio_dm2[43] + NET gpio_dm2[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2414310 -920 ) N ;
   - gpio_holdover[43] + NET gpio_holdover[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2417530 -920 ) N ;
   - gpio_out[43] + NET gpio_out[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2420290 -920 ) N ;
   - gpio_ib_mode_sel[43] + NET gpio_ib_mode_sel[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2432710 -920 ) N ;
   - gpio_oeb[43] + NET gpio_oeb[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2435930 -920 ) N ;
   - gpio_in_h[15] + NET gpio_in_h[15]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2920940 4767550 ) N ;
   - gpio_in_h[16] + NET gpio_in_h[16]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2411940 4767550 ) N ;
   - gpio_in_h[17] + NET gpio_in_h[17]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2154940 4767550 ) N ;
   - gpio_in_h[18] + NET gpio_in_h[18]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1709940 4767550 ) N ;
   - gpio_in_h[19] + NET gpio_in_h[19]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1200940 4767550 ) N ;
   - gpio_in_h[20] + NET gpio_in_h[20]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 942940 4767550 ) N ;
   - gpio_in_h[21] + NET gpio_in_h[21]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 685940 4767550 ) N ;
   - gpio_in_h[22] + NET gpio_in_h[22]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 428940 4767550 ) N ;
   - gpio_in_h[23] + NET gpio_in_h[23]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 171940 4767550 ) N ;
   - gpio_in_h[38] + NET gpio_in_h[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 799690 -920 ) N ;
   - gpio_in_h[39] + NET gpio_in_h[39]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1342690 -920 ) N ;
   - gpio_in_h[40] + NET gpio_in_h[40]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1616690 -920 ) N ;
   - gpio_in_h[41] + NET gpio_in_h[41]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 1890690 -920 ) N ;
   - gpio_in_h[42] + NET gpio_in_h[42]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2164690 -920 ) N ;
   - gpio_in_h[43] + NET gpio_in_h[43]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 2438690 -920 ) N ;
   - vccd1 + NET vccd1
     + PORT
        + LAYER met3 ( -1250 -11655 ) ( 1250 11655 )        + PLACED ( 3167600 2125705 ) N ;
   - vdda1 + NET vdda1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 3943870 ) N ;
   - vdda1 + NET vdda1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 2370870 ) N ;
   - vssa1 + NET vssa1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 1929870 ) N ;
   - vssa1 + NET vssa1
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2679760 4767600 ) N ;
   - vssio + NET vssio
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 1468760 4767600 ) N ;
   - vccd2 + NET vccd2
     + PORT
        + LAYER met3 ( -1250 -11975 ) ( 1250 11975 )        + PLACED ( -970 4412045 ) N ;
   - vddio + NET vddio
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 4150760 ) N ;
   - vssa2 + NET vssa2
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 3939760 ) N ;
   - vdda2 + NET vdda2
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 2216760 ) N ;
   - vddio + NET vddio
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 352760 ) N ;
   - vssio + NET vssio
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2696870 -970 ) N ;
   - vdda + NET vdda
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2965870 -970 ) N ;
   - analog_noesd_io[8] + NET analog_noesd_io[8]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 2780710 ) N ;
   - gpio_loopback_one[24] + NET gpio_loopback_one[24]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 4533370 ) N ;
   - gpio_loopback_one[25] + NET gpio_loopback_one[25]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3683370 ) N ;
   - gpio_loopback_one[26] + NET gpio_loopback_one[26]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3468370 ) N ;
   - gpio_loopback_one[27] + NET gpio_loopback_one[27]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3253370 ) N ;
   - gpio_loopback_one[28] + NET gpio_loopback_one[28]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3038370 ) N ;
   - gpio_loopback_one[29] + NET gpio_loopback_one[29]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2823370 ) N ;
   - gpio_loopback_one[30] + NET gpio_loopback_one[30]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2608370 ) N ;
   - gpio_loopback_one[31] + NET gpio_loopback_one[31]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2393370 ) N ;
   - gpio_loopback_one[32] + NET gpio_loopback_one[32]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1748370 ) N ;
   - gpio_loopback_one[33] + NET gpio_loopback_one[33]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1533370 ) N ;
   - gpio_loopback_one[34] + NET gpio_loopback_one[34]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1318370 ) N ;
   - gpio_loopback_one[35] + NET gpio_loopback_one[35]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1103370 ) N ;
   - gpio_loopback_one[36] + NET gpio_loopback_one[36]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 888370 ) N ;
   - gpio_loopback_one[37] + NET gpio_loopback_one[37]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 673370 ) N ;
   - gpio_loopback_one[43] + NET gpio_loopback_one[43]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 2442030 -510 ) N ;
   - gpio_loopback_zero[43] + NET gpio_loopback_zero[43]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 2463305 -510 ) N ;
   - gpio_loopback_one[42] + NET gpio_loopback_one[42]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 2168030 -510 ) N ;
   - gpio_loopback_zero[42] + NET gpio_loopback_zero[42]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 2189020 -510 ) N ;
   - gpio_loopback_one[41] + NET gpio_loopback_one[41]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1894030 -510 ) N ;
   - gpio_loopback_zero[41] + NET gpio_loopback_zero[41]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1915020 -510 ) N ;
   - gpio_loopback_one[40] + NET gpio_loopback_one[40]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1620030 -510 ) N ;
   - gpio_loopback_zero[40] + NET gpio_loopback_zero[40]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1640955 -620 ) N ;
   - gpio_loopback_one[39] + NET gpio_loopback_one[39]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1346030 -510 ) N ;
   - gpio_loopback_zero[39] + NET gpio_loopback_zero[39]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 1366930 -510 ) N ;
   - gpio_loopback_one[38] + NET gpio_loopback_one[38]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 803030 -510 ) N ;
   - gpio_loopback_zero[38] + NET gpio_loopback_zero[38]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 819085 -505 ) N ;
   - resetb_l + NET resetb_l
     + PORT
        + LAYER met2 ( -140 -430 ) ( 140 430 )        + PLACED ( 550960 -150 ) N ;
   - resetb_h + NET resetb_h
     + PORT
        + LAYER met2 ( -165 -365 ) ( 165 365 )        + PLACED ( 498020 -85 ) N ;
   - por_l + NET por_l
     + PORT
        + LAYER met3 ( -850 -175 ) ( 850 175 )        + PLACED ( -570 267035 ) N ;
   - porb_l + NET porb_l
     + PORT
        + LAYER met3 ( -850 -175 ) ( 850 175 )        + PLACED ( -570 268150 ) N ;
   - mask_rev[0] + NET mask_rev[0]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3025540 -510 ) N ;
   - porb_h + NET porb_h
     + PORT
        + LAYER met3 ( -850 -175 ) ( 850 175 )        + PLACED ( -570 265910 ) N ;
   - gpio_loopback_one[15] + NET gpio_loopback_one[15]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 2891640 4767490 ) N ;
   - gpio_loopback_one[16] + NET gpio_loopback_one[16]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 2394640 4767490 ) N ;
   - gpio_loopback_one[17] + NET gpio_loopback_one[17]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 2138640 4767490 ) N ;
   - gpio_loopback_one[18] + NET gpio_loopback_one[18]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 1693640 4767490 ) N ;
   - gpio_loopback_one[19] + NET gpio_loopback_one[19]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 1171640 4767490 ) N ;
   - gpio_loopback_one[20] + NET gpio_loopback_one[20]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 915640 4767490 ) N ;
   - gpio_loopback_one[21] + NET gpio_loopback_one[21]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 659640 4767490 ) N ;
   - gpio_loopback_one[22] + NET gpio_loopback_one[22]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 403640 4767490 ) N ;
   - gpio_loopback_one[23] + NET gpio_loopback_one[23]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 147640 4767490 ) N ;
   - gpio_loopback_one[7] + NET gpio_loopback_one[7]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 2615180 ) N ;
   - gpio_loopback_one[6] + NET gpio_loopback_one[6]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1730180 ) N ;
   - gpio_loopback_one[5] + NET gpio_loopback_one[5]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1505180 ) N ;
   - gpio_loopback_one[4] + NET gpio_loopback_one[4]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1280180 ) N ;
   - gpio_loopback_one[3] + NET gpio_loopback_one[3]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1055180 ) N ;
   - gpio_loopback_one[2] + NET gpio_loopback_one[2]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 830180 ) N ;
   - gpio_loopback_one[1] + NET gpio_loopback_one[1]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 605180 ) N ;
   - gpio_loopback_one[0] + NET gpio_loopback_one[0]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 380180 ) N ;
   - mask_rev[4] + NET mask_rev[4]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3030020 -510 ) N ;
   - mask_rev[5] + NET mask_rev[5]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3031140 -510 ) N ;
   - mask_rev[6] + NET mask_rev[6]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3032260 -510 ) N ;
   - mask_rev[7] + NET mask_rev[7]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3033380 -510 ) N ;
   - mask_rev[8] + NET mask_rev[8]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3034500 -510 ) N ;
   - mask_rev[9] + NET mask_rev[9]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3035620 -510 ) N ;
   - mask_rev[10] + NET mask_rev[10]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3036740 -510 ) N ;
   - mask_rev[11] + NET mask_rev[11]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3037860 -510 ) N ;
   - mask_rev[12] + NET mask_rev[12]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3038980 -510 ) N ;
   - mask_rev[13] + NET mask_rev[13]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3040100 -510 ) N ;
   - mask_rev[14] + NET mask_rev[14]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3041220 -510 ) N ;
   - mask_rev[15] + NET mask_rev[15]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3042340 -510 ) N ;
   - mask_rev[16] + NET mask_rev[16]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3043460 -510 ) N ;
   - mask_rev[17] + NET mask_rev[17]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3044580 -510 ) N ;
   - mask_rev[18] + NET mask_rev[18]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3045700 -510 ) N ;
   - mask_rev[19] + NET mask_rev[19]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3046820 -510 ) N ;
   - mask_rev[20] + NET mask_rev[20]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3047940 -510 ) N ;
   - mask_rev[21] + NET mask_rev[21]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3049060 -510 ) N ;
   - mask_rev[22] + NET mask_rev[22]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3050180 -510 ) N ;
   - mask_rev[23] + NET mask_rev[23]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3051300 -510 ) N ;
   - mask_rev[24] + NET mask_rev[24]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3052420 -510 ) N ;
   - mask_rev[25] + NET mask_rev[25]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3053540 -510 ) N ;
   - mask_rev[26] + NET mask_rev[26]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3054660 -510 ) N ;
   - mask_rev[27] + NET mask_rev[27]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3055780 -510 ) N ;
   - mask_rev[28] + NET mask_rev[28]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3056900 -510 ) N ;
   - mask_rev[29] + NET mask_rev[29]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3058020 -510 ) N ;
   - mask_rev[30] + NET mask_rev[30]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3059140 -510 ) N ;
   - mask_rev[31] + NET mask_rev[31]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3060260 -510 ) N ;
   - mask_rev[3] + NET mask_rev[3]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3028900 -510 ) N ;
   - mask_rev[2] + NET mask_rev[2]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3027780 -510 ) N ;
   - mask_rev[1] + NET mask_rev[1]
     + PORT
        + LAYER met2 ( -130 -790 ) ( 130 790 )        + PLACED ( 3026660 -510 ) N ;
   - gpio_loopback_zero[25] + NET gpio_loopback_zero[25]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3673370 ) N ;
   - gpio_loopback_zero[27] + NET gpio_loopback_zero[27]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3243370 ) N ;
   - gpio_loopback_zero[29] + NET gpio_loopback_zero[29]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2813370 ) N ;
   - gpio_loopback_zero[31] + NET gpio_loopback_zero[31]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2383370 ) N ;
   - gpio_loopback_zero[33] + NET gpio_loopback_zero[33]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1523370 ) N ;
   - gpio_loopback_zero[35] + NET gpio_loopback_zero[35]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1093370 ) N ;
   - gpio_loopback_zero[37] + NET gpio_loopback_zero[37]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 663370 ) N ;
   - gpio_loopback_zero[24] + NET gpio_loopback_zero[24]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 4523370 ) N ;
   - gpio_loopback_zero[26] + NET gpio_loopback_zero[26]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3458370 ) N ;
   - gpio_loopback_zero[28] + NET gpio_loopback_zero[28]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 3028370 ) N ;
   - gpio_loopback_zero[30] + NET gpio_loopback_zero[30]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 2598370 ) N ;
   - gpio_loopback_zero[32] + NET gpio_loopback_zero[32]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1738370 ) N ;
   - gpio_loopback_zero[34] + NET gpio_loopback_zero[34]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 1308370 ) N ;
   - gpio_loopback_zero[36] + NET gpio_loopback_zero[36]
     + PORT
        + LAYER met3 ( -800 -150 ) ( 800 150 )        + PLACED ( -520 878370 ) N ;
   - gpio_loopback_zero[23] + NET gpio_loopback_zero[23]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 137635 4767490 ) N ;
   - gpio_loopback_zero[22] + NET gpio_loopback_zero[22]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 393635 4767490 ) N ;
   - gpio_loopback_zero[21] + NET gpio_loopback_zero[21]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 649635 4767490 ) N ;
   - gpio_loopback_zero[20] + NET gpio_loopback_zero[20]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 905635 4767490 ) N ;
   - gpio_loopback_zero[19] + NET gpio_loopback_zero[19]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 1161635 4767490 ) N ;
   - gpio_loopback_zero[18] + NET gpio_loopback_zero[18]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 1683635 4767490 ) N ;
   - gpio_loopback_zero[17] + NET gpio_loopback_zero[17]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 2128635 4767490 ) N ;
   - gpio_loopback_zero[16] + NET gpio_loopback_zero[16]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 2384635 4767490 ) N ;
   - gpio_loopback_zero[15] + NET gpio_loopback_zero[15]
     + PORT
        + LAYER met2 ( -150 -1140 ) ( 150 1140 )        + PLACED ( 2881635 4767490 ) N ;
   - gpio_slow_sel[38] + NET gpio_slow_sel[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 735290 -920 ) N ;
   - gpio_in[38] + NET gpio_in[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 726090 -920 ) N ;
   - vssa + NET vssa
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 245870 -970 ) N ;
   - analog_io[0] + NET analog_io[0]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 306510 ) N ;
   - analog_noesd_io[0] + NET analog_noesd_io[0]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 315710 ) N ;
   - analog_noesd_io[1] + NET analog_noesd_io[1]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 541710 ) N ;
   - analog_io[1] + NET analog_io[1]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 532510 ) N ;
   - analog_io[2] + NET analog_io[2]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 757510 ) N ;
   - analog_noesd_io[2] + NET analog_noesd_io[2]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 766710 ) N ;
   - analog_io[3] + NET analog_io[3]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 983510 ) N ;
   - analog_noesd_io[3] + NET analog_noesd_io[3]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 992710 ) N ;
   - analog_io[4] + NET analog_io[4]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 1208510 ) N ;
   - analog_noesd_io[4] + NET analog_noesd_io[4]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 1217710 ) N ;
   - analog_io[5] + NET analog_io[5]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 1433510 ) N ;
   - analog_noesd_io[5] + NET analog_noesd_io[5]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 1442710 ) N ;
   - analog_io[6] + NET analog_io[6]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 1659510 ) N ;
   - analog_noesd_io[6] + NET analog_noesd_io[6]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 1668710 ) N ;
   - analog_io[7] + NET analog_io[7]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 2545510 ) N ;
   - analog_noesd_io[7] + NET analog_noesd_io[7]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 2554710 ) N ;
   - analog_io[8] + NET analog_io[8]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 2771510 ) N ;
   - analog_io[9] + NET analog_io[9]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 2996510 ) N ;
   - analog_noesd_io[9] + NET analog_noesd_io[9]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 3005710 ) N ;
   - analog_io[10] + NET analog_io[10]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 3222510 ) N ;
   - analog_noesd_io[10] + NET analog_noesd_io[10]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 3231710 ) N ;
   - analog_io[11] + NET analog_io[11]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 3447510 ) N ;
   - analog_noesd_io[11] + NET analog_noesd_io[11]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 3456710 ) N ;
   - analog_io[12] + NET analog_io[12]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 3672510 ) N ;
   - analog_io[13] + NET analog_io[13]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 4118510 ) N ;
   - analog_io[14] + NET analog_io[14]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( 3167550 4564510 ) N ;
   - analog_noesd_io[12] + NET analog_noesd_io[12]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 3681710 ) N ;
   - analog_noesd_io[13] + NET analog_noesd_io[13]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 4127710 ) N ;
   - analog_noesd_io[14] + NET analog_noesd_io[14]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( 3167550 4573710 ) N ;
   - analog_io[15] + NET analog_io[15]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 2982120 4767550 ) N ;
   - analog_io[16] + NET analog_io[16]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 2473120 4767550 ) N ;
   - analog_io[17] + NET analog_io[17]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 2216120 4767550 ) N ;
   - analog_io[18] + NET analog_io[18]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 1771120 4767550 ) N ;
   - analog_io[19] + NET analog_io[19]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 1262120 4767550 ) N ;
   - analog_io[20] + NET analog_io[20]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 1004120 4767550 ) N ;
   - analog_io[21] + NET analog_io[21]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 747120 4767550 ) N ;
   - analog_io[22] + NET analog_io[22]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 490120 4767550 ) N ;
   - analog_io[23] + NET analog_io[23]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 233120 4767550 ) N ;
   - analog_noesd_io[15] + NET analog_noesd_io[15]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 2972920 4767550 ) N ;
   - analog_noesd_io[16] + NET analog_noesd_io[16]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 2463920 4767550 ) N ;
   - analog_noesd_io[17] + NET analog_noesd_io[17]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 2206920 4767550 ) N ;
   - analog_noesd_io[18] + NET analog_noesd_io[18]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 1761920 4767550 ) N ;
   - analog_noesd_io[19] + NET analog_noesd_io[19]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 1252920 4767550 ) N ;
   - analog_noesd_io[20] + NET analog_noesd_io[20]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 994920 4767550 ) N ;
   - analog_noesd_io[21] + NET analog_noesd_io[21]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 737920 4767550 ) N ;
   - analog_noesd_io[22] + NET analog_noesd_io[22]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 480920 4767550 ) N ;
   - analog_noesd_io[23] + NET analog_noesd_io[23]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 223920 4767550 ) N ;
   - analog_io[25] + NET analog_io[25]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 3774120 ) N ;
   - analog_io[26] + NET analog_io[26]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 3558120 ) N ;
   - analog_io[27] + NET analog_io[27]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 3342120 ) N ;
   - analog_io[28] + NET analog_io[28]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 3126120 ) N ;
   - analog_io[29] + NET analog_io[29]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 2910120 ) N ;
   - analog_io[30] + NET analog_io[30]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 2694120 ) N ;
   - analog_io[31] + NET analog_io[31]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 2478120 ) N ;
   - analog_io[32] + NET analog_io[32]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 1840120 ) N ;
   - analog_io[33] + NET analog_io[33]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 1624120 ) N ;
   - analog_io[34] + NET analog_io[34]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 1408120 ) N ;
   - analog_io[35] + NET analog_io[35]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 1192120 ) N ;
   - analog_io[36] + NET analog_io[36]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 976120 ) N ;
   - analog_io[37] + NET analog_io[37]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 760120 ) N ;
   - analog_noesd_io[25] + NET analog_noesd_io[25]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 3764920 ) N ;
   - analog_noesd_io[26] + NET analog_noesd_io[26]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 3548920 ) N ;
   - analog_noesd_io[27] + NET analog_noesd_io[27]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 3332920 ) N ;
   - analog_noesd_io[28] + NET analog_noesd_io[28]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 3116920 ) N ;
   - analog_noesd_io[29] + NET analog_noesd_io[29]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 2900920 ) N ;
   - analog_noesd_io[30] + NET analog_noesd_io[30]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 2684920 ) N ;
   - analog_noesd_io[32] + NET analog_noesd_io[32]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 1830920 ) N ;
   - analog_noesd_io[33] + NET analog_noesd_io[33]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 1614920 ) N ;
   - analog_noesd_io[34] + NET analog_noesd_io[34]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 1398920 ) N ;
   - analog_noesd_io[35] + NET analog_noesd_io[35]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 1182920 ) N ;
   - analog_noesd_io[36] + NET analog_noesd_io[36]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 966920 ) N ;
   - analog_noesd_io[37] + NET analog_noesd_io[37]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 750920 ) N ;
   - analog_io[39] + NET analog_io[39]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 1281510 -920 ) N ;
   - analog_io[40] + NET analog_io[40]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 1555510 -920 ) N ;
   - analog_io[41] + NET analog_io[41]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 1829510 -920 ) N ;
   - analog_io[42] + NET analog_io[42]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 2103510 -920 ) N ;
   - analog_io[43] + NET analog_io[43]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 2377510 -920 ) N ;
   - analog_noesd_io[39] + NET analog_noesd_io[39]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 1290710 -920 ) N ;
   - analog_noesd_io[40] + NET analog_noesd_io[40]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 1564710 -920 ) N ;
   - analog_noesd_io[41] + NET analog_noesd_io[41]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 1838710 -920 ) N ;
   - analog_noesd_io[42] + NET analog_noesd_io[42]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 2112710 -920 ) N ;
   - analog_noesd_io[43] + NET analog_noesd_io[43]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 2386710 -920 ) N ;
   - analog_noesd_io[38] + NET analog_noesd_io[38]
     + PORT
        + LAYER met2 ( -535 -1200 ) ( 535 1200 )        + PLACED ( 747710 -920 ) N ;
   - analog_io[38] + NET analog_io[38]
     + PORT
        + LAYER met2 ( -320 -1200 ) ( 320 1200 )        + PLACED ( 738510 -920 ) N ;
   - gpio_dm1[38] + NET gpio_dm1[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 744490 -920 ) N ;
   - gpio_dm0[38] + NET gpio_dm0[38]
     + PORT
        + LAYER met2 ( -140 -1200 ) ( 140 1200 )        + PLACED ( 753690 -920 ) N ;
   - analog_noesd_io[31] + NET analog_noesd_io[31]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 2468920 ) N ;
   - vssa1 + NET vssa1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 1879980 ) N ;
   - vssd1 + NET vssd1
     + PORT
        + LAYER met3 ( -1250 -11975 ) ( 1250 11975 )        + PLACED ( 3167600 2100585 ) N ;
   - vssd1 + NET vssd1
     + PORT
        + LAYER met3 ( -1250 -12000 ) ( 1250 12000 )        + PLACED ( 3167600 2150810 ) N ;
   - vdda1 + NET vdda1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 2320970 ) N ;
   - gpio_loopback_one[8] + NET gpio_loopback_one[8]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 2840185 ) N ;
   - gpio_loopback_one[9] + NET gpio_loopback_one[9]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3065185 ) N ;
   - gpio_loopback_one[10] + NET gpio_loopback_one[10]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3290185 ) N ;
   - gpio_loopback_one[11] + NET gpio_loopback_one[11]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3515185 ) N ;
   - gpio_loopback_one[12] + NET gpio_loopback_one[12]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3740185 ) N ;
   - vdda1 + NET vdda1
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( 3167600 3893980 ) N ;
   - gpio_loopback_one[13] + NET gpio_loopback_one[13]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 4185185 ) N ;
   - gpio_loopback_one[14] + NET gpio_loopback_one[14]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 4635185 ) N ;
   - vssa1 + NET vssa1
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2729660 4767600 ) N ;
   - vssio + NET vssio
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 1518660 4767600 ) N ;
   - vssd2 + NET vssd2
     + PORT
        + LAYER met3 ( -1250 -11655 ) ( 1250 11655 )        + PLACED ( -970 4386925 ) N ;
   - vccd2 + NET vccd2
     + PORT
        + LAYER met3 ( -1250 -12000 ) ( 1250 12000 )        + PLACED ( -970 4361820 ) N ;
   - vddio + NET vddio
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 4200660 ) N ;
   - vssa2 + NET vssa2
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 3989660 ) N ;
   - gpio_in[25] + NET gpio_in[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3786535 ) N ;
   - gpio_slow_sel[25] + NET gpio_slow_sel[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3777335 ) N ;
   - gpio_dm1[25] + NET gpio_dm1[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3768135 ) N ;
   - gpio_analog_en[25] + NET gpio_analog_en[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3762155 ) N ;
   - gpio_dm0[25] + NET gpio_dm0[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3758935 ) N ;
   - gpio_analog_pol[25] + NET gpio_analog_pol[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3755715 ) N ;
   - gpio_inp_dis[25] + NET gpio_inp_dis[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3752955 ) N ;
   - gpio_analog_sel[25] + NET gpio_analog_sel[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3740535 ) N ;
   - gpio_dm2[25] + NET gpio_dm2[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3737315 ) N ;
   - gpio_holdover[25] + NET gpio_holdover[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3734095 ) N ;
   - gpio_out[25] + NET gpio_out[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3731335 ) N ;
   - gpio_vtrip_sel[25] + NET gpio_vtrip_sel[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3722135 ) N ;
   - gpio_ib_mode_sel[25] + NET gpio_ib_mode_sel[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3718915 ) N ;
   - gpio_oeb[25] + NET gpio_oeb[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3715695 ) N ;
   - gpio_in_h[25] + NET gpio_in_h[25]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3712935 ) N ;
   - gpio_in[26] + NET gpio_in[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3570535 ) N ;
   - gpio_slow_sel[26] + NET gpio_slow_sel[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3561335 ) N ;
   - gpio_dm1[26] + NET gpio_dm1[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3552135 ) N ;
   - gpio_analog_en[26] + NET gpio_analog_en[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3546155 ) N ;
   - gpio_dm0[26] + NET gpio_dm0[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3542935 ) N ;
   - gpio_analog_pol[26] + NET gpio_analog_pol[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3539715 ) N ;
   - gpio_inp_dis[26] + NET gpio_inp_dis[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3536955 ) N ;
   - gpio_analog_sel[26] + NET gpio_analog_sel[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3524535 ) N ;
   - gpio_dm2[26] + NET gpio_dm2[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3521315 ) N ;
   - gpio_holdover[26] + NET gpio_holdover[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3518095 ) N ;
   - gpio_out[26] + NET gpio_out[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3515335 ) N ;
   - gpio_vtrip_sel[26] + NET gpio_vtrip_sel[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3506135 ) N ;
   - gpio_ib_mode_sel[26] + NET gpio_ib_mode_sel[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3502915 ) N ;
   - gpio_oeb[26] + NET gpio_oeb[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3499695 ) N ;
   - gpio_in_h[26] + NET gpio_in_h[26]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3496935 ) N ;
   - gpio_vtrip_sel[37] + NET gpio_vtrip_sel[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 708135 ) N ;
   - gpio_analog_en[37] + NET gpio_analog_en[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 748155 ) N ;
   - gpio_analog_pol[37] + NET gpio_analog_pol[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 741715 ) N ;
   - gpio_analog_sel[37] + NET gpio_analog_sel[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 726535 ) N ;
   - gpio_dm0[37] + NET gpio_dm0[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 744935 ) N ;
   - gpio_dm2[37] + NET gpio_dm2[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 723315 ) N ;
   - gpio_holdover[37] + NET gpio_holdover[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 720095 ) N ;
   - gpio_ib_mode_sel[37] + NET gpio_ib_mode_sel[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 704915 ) N ;
   - gpio_oeb[37] + NET gpio_oeb[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 701695 ) N ;
   - gpio_out[37] + NET gpio_out[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 717335 ) N ;
   - gpio_inp_dis[37] + NET gpio_inp_dis[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 738955 ) N ;
   - gpio_in_h[37] + NET gpio_in_h[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 698935 ) N ;
   - gpio_dm1[37] + NET gpio_dm1[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 754135 ) N ;
   - gpio_slow_sel[37] + NET gpio_slow_sel[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 763335 ) N ;
   - gpio_in[37] + NET gpio_in[37]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 772535 ) N ;
   - gpio_dm2[36] + NET gpio_dm2[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 939315 ) N ;
   - gpio_holdover[36] + NET gpio_holdover[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 936095 ) N ;
   - gpio_ib_mode_sel[36] + NET gpio_ib_mode_sel[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 920915 ) N ;
   - gpio_inp_dis[36] + NET gpio_inp_dis[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 954955 ) N ;
   - gpio_oeb[36] + NET gpio_oeb[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 917695 ) N ;
   - gpio_out[36] + NET gpio_out[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 933335 ) N ;
   - gpio_vtrip_sel[36] + NET gpio_vtrip_sel[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 924135 ) N ;
   - gpio_analog_en[36] + NET gpio_analog_en[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 964155 ) N ;
   - gpio_analog_pol[36] + NET gpio_analog_pol[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 957715 ) N ;
   - gpio_analog_sel[36] + NET gpio_analog_sel[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 942535 ) N ;
   - gpio_dm0[36] + NET gpio_dm0[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 960935 ) N ;
   - gpio_in_h[36] + NET gpio_in_h[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 914935 ) N ;
   - gpio_dm1[36] + NET gpio_dm1[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 970135 ) N ;
   - gpio_slow_sel[36] + NET gpio_slow_sel[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 979335 ) N ;
   - gpio_in[36] + NET gpio_in[36]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 988535 ) N ;
   - gpio_analog_en[35] + NET gpio_analog_en[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1180155 ) N ;
   - gpio_analog_pol[35] + NET gpio_analog_pol[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1173715 ) N ;
   - gpio_analog_sel[35] + NET gpio_analog_sel[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1158535 ) N ;
   - gpio_dm0[35] + NET gpio_dm0[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1176935 ) N ;
   - gpio_dm2[35] + NET gpio_dm2[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1155315 ) N ;
   - gpio_holdover[35] + NET gpio_holdover[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1152095 ) N ;
   - gpio_ib_mode_sel[35] + NET gpio_ib_mode_sel[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1136915 ) N ;
   - gpio_inp_dis[35] + NET gpio_inp_dis[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1170955 ) N ;
   - gpio_oeb[35] + NET gpio_oeb[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1133695 ) N ;
   - gpio_out[35] + NET gpio_out[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1149335 ) N ;
   - gpio_vtrip_sel[35] + NET gpio_vtrip_sel[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1140135 ) N ;
   - gpio_in_h[35] + NET gpio_in_h[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1130935 ) N ;
   - gpio_dm1[35] + NET gpio_dm1[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1186135 ) N ;
   - gpio_slow_sel[35] + NET gpio_slow_sel[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1195335 ) N ;
   - gpio_in[35] + NET gpio_in[35]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1204535 ) N ;
   - gpio_analog_en[34] + NET gpio_analog_en[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1396155 ) N ;
   - gpio_analog_pol[34] + NET gpio_analog_pol[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1389715 ) N ;
   - gpio_analog_sel[34] + NET gpio_analog_sel[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1374535 ) N ;
   - gpio_dm0[34] + NET gpio_dm0[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1392935 ) N ;
   - gpio_dm2[34] + NET gpio_dm2[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1371315 ) N ;
   - gpio_holdover[34] + NET gpio_holdover[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1368095 ) N ;
   - gpio_ib_mode_sel[34] + NET gpio_ib_mode_sel[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1352915 ) N ;
   - gpio_inp_dis[34] + NET gpio_inp_dis[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1386955 ) N ;
   - gpio_oeb[34] + NET gpio_oeb[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1349695 ) N ;
   - gpio_out[34] + NET gpio_out[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1365335 ) N ;
   - gpio_vtrip_sel[34] + NET gpio_vtrip_sel[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1356135 ) N ;
   - gpio_in_h[34] + NET gpio_in_h[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1346935 ) N ;
   - gpio_dm1[34] + NET gpio_dm1[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1402135 ) N ;
   - gpio_slow_sel[34] + NET gpio_slow_sel[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1411335 ) N ;
   - gpio_in[34] + NET gpio_in[34]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1420535 ) N ;
   - gpio_analog_en[33] + NET gpio_analog_en[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1612155 ) N ;
   - gpio_analog_sel[33] + NET gpio_analog_sel[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1590535 ) N ;
   - gpio_dm2[33] + NET gpio_dm2[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1587315 ) N ;
   - gpio_dm0[33] + NET gpio_dm0[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1608935 ) N ;
   - gpio_holdover[33] + NET gpio_holdover[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1584095 ) N ;
   - gpio_ib_mode_sel[33] + NET gpio_ib_mode_sel[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1568915 ) N ;
   - gpio_inp_dis[33] + NET gpio_inp_dis[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1602955 ) N ;
   - gpio_oeb[33] + NET gpio_oeb[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1565695 ) N ;
   - gpio_out[33] + NET gpio_out[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1581335 ) N ;
   - gpio_vtrip_sel[33] + NET gpio_vtrip_sel[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1572135 ) N ;
   - gpio_in_h[33] + NET gpio_in_h[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1562935 ) N ;
   - gpio_analog_pol[33] + NET gpio_analog_pol[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1605715 ) N ;
   - gpio_dm1[33] + NET gpio_dm1[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1618135 ) N ;
   - gpio_slow_sel[33] + NET gpio_slow_sel[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1627335 ) N ;
   - gpio_in[33] + NET gpio_in[33]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1636535 ) N ;
   - gpio_analog_en[32] + NET gpio_analog_en[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1828155 ) N ;
   - gpio_analog_pol[32] + NET gpio_analog_pol[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1821715 ) N ;
   - gpio_analog_sel[32] + NET gpio_analog_sel[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1806535 ) N ;
   - gpio_dm0[32] + NET gpio_dm0[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1824935 ) N ;
   - gpio_dm2[32] + NET gpio_dm2[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1803315 ) N ;
   - gpio_holdover[32] + NET gpio_holdover[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1800095 ) N ;
   - gpio_ib_mode_sel[32] + NET gpio_ib_mode_sel[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1784915 ) N ;
   - gpio_inp_dis[32] + NET gpio_inp_dis[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1818955 ) N ;
   - gpio_oeb[32] + NET gpio_oeb[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1781695 ) N ;
   - gpio_out[32] + NET gpio_out[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1797335 ) N ;
   - gpio_vtrip_sel[32] + NET gpio_vtrip_sel[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1788135 ) N ;
   - gpio_in_h[32] + NET gpio_in_h[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1778935 ) N ;
   - gpio_dm1[32] + NET gpio_dm1[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1834135 ) N ;
   - gpio_slow_sel[32] + NET gpio_slow_sel[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1843335 ) N ;
   - gpio_in[32] + NET gpio_in[32]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 1852535 ) N ;
   - gpio_analog_en[31] + NET gpio_analog_en[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2466155 ) N ;
   - gpio_analog_pol[31] + NET gpio_analog_pol[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2459715 ) N ;
   - gpio_analog_sel[31] + NET gpio_analog_sel[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2444535 ) N ;
   - gpio_dm0[31] + NET gpio_dm0[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2462935 ) N ;
   - gpio_dm2[31] + NET gpio_dm2[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2441315 ) N ;
   - gpio_holdover[31] + NET gpio_holdover[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2438095 ) N ;
   - gpio_ib_mode_sel[31] + NET gpio_ib_mode_sel[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2422915 ) N ;
   - gpio_inp_dis[31] + NET gpio_inp_dis[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2456955 ) N ;
   - gpio_oeb[31] + NET gpio_oeb[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2419695 ) N ;
   - gpio_out[31] + NET gpio_out[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2435335 ) N ;
   - gpio_vtrip_sel[31] + NET gpio_vtrip_sel[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2426135 ) N ;
   - gpio_in_h[31] + NET gpio_in_h[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2416935 ) N ;
   - gpio_dm1[31] + NET gpio_dm1[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2472135 ) N ;
   - gpio_slow_sel[31] + NET gpio_slow_sel[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2481335 ) N ;
   - gpio_in[31] + NET gpio_in[31]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2490535 ) N ;
   - gpio_dm0[30] + NET gpio_dm0[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2678935 ) N ;
   - gpio_dm2[30] + NET gpio_dm2[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2657315 ) N ;
   - gpio_holdover[30] + NET gpio_holdover[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2654095 ) N ;
   - gpio_ib_mode_sel[30] + NET gpio_ib_mode_sel[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2638915 ) N ;
   - gpio_inp_dis[30] + NET gpio_inp_dis[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2672955 ) N ;
   - gpio_oeb[30] + NET gpio_oeb[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2635695 ) N ;
   - gpio_out[30] + NET gpio_out[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2651335 ) N ;
   - gpio_vtrip_sel[30] + NET gpio_vtrip_sel[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2642135 ) N ;
   - gpio_analog_en[30] + NET gpio_analog_en[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2682155 ) N ;
   - gpio_analog_pol[30] + NET gpio_analog_pol[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2675715 ) N ;
   - gpio_analog_sel[30] + NET gpio_analog_sel[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2660535 ) N ;
   - gpio_in_h[30] + NET gpio_in_h[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2632935 ) N ;
   - gpio_dm1[30] + NET gpio_dm1[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2688135 ) N ;
   - gpio_slow_sel[30] + NET gpio_slow_sel[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2697335 ) N ;
   - gpio_in[30] + NET gpio_in[30]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2706535 ) N ;
   - gpio_analog_sel[29] + NET gpio_analog_sel[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2876535 ) N ;
   - gpio_dm2[29] + NET gpio_dm2[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2873315 ) N ;
   - gpio_holdover[29] + NET gpio_holdover[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2870095 ) N ;
   - gpio_ib_mode_sel[29] + NET gpio_ib_mode_sel[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2854915 ) N ;
   - gpio_oeb[29] + NET gpio_oeb[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2851695 ) N ;
   - gpio_out[29] + NET gpio_out[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2867335 ) N ;
   - gpio_vtrip_sel[29] + NET gpio_vtrip_sel[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2858135 ) N ;
   - gpio_in_h[29] + NET gpio_in_h[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2848935 ) N ;
   - gpio_analog_en[29] + NET gpio_analog_en[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2898155 ) N ;
   - gpio_analog_pol[29] + NET gpio_analog_pol[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2891715 ) N ;
   - gpio_dm0[29] + NET gpio_dm0[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2894935 ) N ;
   - gpio_inp_dis[29] + NET gpio_inp_dis[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2888955 ) N ;
   - gpio_dm1[29] + NET gpio_dm1[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2904135 ) N ;
   - gpio_slow_sel[29] + NET gpio_slow_sel[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2913335 ) N ;
   - gpio_in[29] + NET gpio_in[29]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 2922535 ) N ;
   - gpio_analog_en[28] + NET gpio_analog_en[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3114155 ) N ;
   - gpio_analog_pol[28] + NET gpio_analog_pol[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3107715 ) N ;
   - gpio_analog_sel[28] + NET gpio_analog_sel[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3092535 ) N ;
   - gpio_dm0[28] + NET gpio_dm0[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3110935 ) N ;
   - gpio_dm2[28] + NET gpio_dm2[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3089315 ) N ;
   - gpio_holdover[28] + NET gpio_holdover[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3086095 ) N ;
   - gpio_ib_mode_sel[28] + NET gpio_ib_mode_sel[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3070915 ) N ;
   - gpio_inp_dis[28] + NET gpio_inp_dis[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3104955 ) N ;
   - gpio_oeb[28] + NET gpio_oeb[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3067695 ) N ;
   - gpio_out[28] + NET gpio_out[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3083335 ) N ;
   - gpio_vtrip_sel[28] + NET gpio_vtrip_sel[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3074135 ) N ;
   - gpio_in_h[28] + NET gpio_in_h[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3064935 ) N ;
   - gpio_dm1[28] + NET gpio_dm1[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3120135 ) N ;
   - gpio_slow_sel[28] + NET gpio_slow_sel[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3129335 ) N ;
   - gpio_in[28] + NET gpio_in[28]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3138535 ) N ;
   - gpio_analog_en[27] + NET gpio_analog_en[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3330155 ) N ;
   - gpio_analog_pol[27] + NET gpio_analog_pol[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3323715 ) N ;
   - gpio_analog_sel[27] + NET gpio_analog_sel[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3308535 ) N ;
   - gpio_dm0[27] + NET gpio_dm0[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3326935 ) N ;
   - gpio_dm2[27] + NET gpio_dm2[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3305315 ) N ;
   - gpio_holdover[27] + NET gpio_holdover[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3302095 ) N ;
   - gpio_ib_mode_sel[27] + NET gpio_ib_mode_sel[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3286915 ) N ;
   - gpio_inp_dis[27] + NET gpio_inp_dis[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3320955 ) N ;
   - gpio_oeb[27] + NET gpio_oeb[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3283695 ) N ;
   - gpio_out[27] + NET gpio_out[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3299335 ) N ;
   - gpio_vtrip_sel[27] + NET gpio_vtrip_sel[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3290135 ) N ;
   - gpio_in_h[27] + NET gpio_in_h[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3280935 ) N ;
   - gpio_dm1[27] + NET gpio_dm1[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3336135 ) N ;
   - gpio_slow_sel[27] + NET gpio_slow_sel[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3345335 ) N ;
   - gpio_in[27] + NET gpio_in[27]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 3354535 ) N ;
   - vdda2 + NET vdda2
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 2266650 ) N ;
   - vssd2 + NET vssd2
     + PORT
        + LAYER met3 ( -1250 -11975 ) ( 1250 11975 )        + PLACED ( -970 2056045 ) N ;
   - vccd2 + NET vccd2
     + PORT
        + LAYER met3 ( -1250 -11630 ) ( 1250 11630 )        + PLACED ( -970 2030940 ) N ;
   - vssd2 + NET vssd2
     + PORT
        + LAYER met3 ( -1250 -12000 ) ( 1250 12000 )        + PLACED ( -970 2005810 ) N ;
   - vddio + NET vddio
     + PORT
        + LAYER met3 ( -1250 -11950 ) ( 1250 11950 )        + PLACED ( -970 402650 ) N ;
   - vccd + NET vccd
     + PORT
        + LAYER met3 ( -1250 -11975 ) ( 1250 11975 )        + PLACED ( -970 192045 ) N ;
   - vccd + NET vccd
     + PORT
        + LAYER met3 ( -1250 -12000 ) ( 1250 12000 )        + PLACED ( -970 141810 ) N ;
   - vssa + NET vssa
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 195980 -970 ) N ;
   - vssd + NET vssd
     + PORT
        + LAYER met3 ( -11575 -1250 ) ( 11575 1250 )        + PLACED ( 1007995 -970 ) N ;
   - vssd + NET vssd
     + PORT
        + LAYER met3 ( -12000 -1250 ) ( 12000 1250 )        + PLACED ( 1057820 -970 ) N ;
   - vssio + NET vssio
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2646980 -970 ) N ;
   - vdda + NET vdda
     + PORT
        + LAYER met3 ( -11950 -1250 ) ( 11950 1250 )        + PLACED ( 2915980 -970 ) N ;
   - gpio_loopback_zero[14] + NET gpio_loopback_zero[14]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 4645185 ) N ;
   - gpio_loopback_zero[13] + NET gpio_loopback_zero[13]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 4195185 ) N ;
   - gpio_loopback_zero[12] + NET gpio_loopback_zero[12]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3750185 ) N ;
   - gpio_loopback_zero[11] + NET gpio_loopback_zero[11]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3525185 ) N ;
   - gpio_loopback_zero[10] + NET gpio_loopback_zero[10]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3300185 ) N ;
   - gpio_loopback_zero[9] + NET gpio_loopback_zero[9]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 3075185 ) N ;
   - gpio_loopback_zero[8] + NET gpio_loopback_zero[8]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 2850185 ) N ;
   - gpio_loopback_zero[7] + NET gpio_loopback_zero[7]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 2625185 ) N ;
   - gpio_loopback_zero[6] + NET gpio_loopback_zero[6]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1740185 ) N ;
   - gpio_loopback_zero[5] + NET gpio_loopback_zero[5]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1515185 ) N ;
   - gpio_loopback_zero[4] + NET gpio_loopback_zero[4]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1290185 ) N ;
   - gpio_loopback_zero[3] + NET gpio_loopback_zero[3]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 1065185 ) N ;
   - gpio_loopback_zero[2] + NET gpio_loopback_zero[2]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 840185 ) N ;
   - gpio_loopback_zero[1] + NET gpio_loopback_zero[1]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 615185 ) N ;
   - gpio_loopback_zero[0] + NET gpio_loopback_zero[0]
     + PORT
        + LAYER met3 ( -800 -155 ) ( 800 155 )        + PLACED ( 3167150 390185 ) N ;
   - gpio_slow_sel[0] + NET gpio_slow_sel[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 303295 ) N ;
   - gpio_in[0] + NET gpio_in[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 294095 ) N ;
   - gpio_dm1[0] + NET gpio_dm1[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 312495 ) N ;
   - gpio_analog_en[0] + NET gpio_analog_en[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 318475 ) N ;
   - gpio_analog_pol[0] + NET gpio_analog_pol[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 324915 ) N ;
   - gpio_analog_sel[0] + NET gpio_analog_sel[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 340095 ) N ;
   - gpio_dm0[0] + NET gpio_dm0[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 321695 ) N ;
   - gpio_dm2[0] + NET gpio_dm2[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 343315 ) N ;
   - gpio_holdover[0] + NET gpio_holdover[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 346535 ) N ;
   - gpio_ib_mode_sel[0] + NET gpio_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 361715 ) N ;
   - gpio_inp_dis[0] + NET gpio_inp_dis[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 327675 ) N ;
   - gpio_oeb[0] + NET gpio_oeb[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 364935 ) N ;
   - gpio_out[0] + NET gpio_out[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 349295 ) N ;
   - gpio_vtrip_sel[0] + NET gpio_vtrip_sel[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 358495 ) N ;
   - gpio_in_h[0] + NET gpio_in_h[0]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 367695 ) N ;
   - gpio_slow_sel[1] + NET gpio_slow_sel[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 529295 ) N ;
   - gpio_in[1] + NET gpio_in[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 520095 ) N ;
   - gpio_dm1[1] + NET gpio_dm1[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 538495 ) N ;
   - gpio_analog_en[1] + NET gpio_analog_en[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 544475 ) N ;
   - gpio_analog_pol[1] + NET gpio_analog_pol[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 550915 ) N ;
   - gpio_analog_sel[1] + NET gpio_analog_sel[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 566095 ) N ;
   - gpio_dm0[1] + NET gpio_dm0[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 547695 ) N ;
   - gpio_dm2[1] + NET gpio_dm2[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 569315 ) N ;
   - gpio_holdover[1] + NET gpio_holdover[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 572535 ) N ;
   - gpio_ib_mode_sel[1] + NET gpio_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 587715 ) N ;
   - gpio_inp_dis[1] + NET gpio_inp_dis[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 553675 ) N ;
   - gpio_oeb[1] + NET gpio_oeb[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 590935 ) N ;
   - gpio_out[1] + NET gpio_out[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 575295 ) N ;
   - gpio_vtrip_sel[1] + NET gpio_vtrip_sel[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 584495 ) N ;
   - gpio_in_h[1] + NET gpio_in_h[1]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 593695 ) N ;
   - gpio_slow_sel[2] + NET gpio_slow_sel[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 754295 ) N ;
   - gpio_in[2] + NET gpio_in[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 745095 ) N ;
   - gpio_dm1[2] + NET gpio_dm1[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 763495 ) N ;
   - gpio_analog_en[2] + NET gpio_analog_en[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 769475 ) N ;
   - gpio_analog_pol[2] + NET gpio_analog_pol[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 775915 ) N ;
   - gpio_analog_sel[2] + NET gpio_analog_sel[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 791095 ) N ;
   - gpio_dm0[2] + NET gpio_dm0[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 772695 ) N ;
   - gpio_dm2[2] + NET gpio_dm2[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 794315 ) N ;
   - gpio_holdover[2] + NET gpio_holdover[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 797535 ) N ;
   - gpio_ib_mode_sel[2] + NET gpio_ib_mode_sel[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 812715 ) N ;
   - gpio_inp_dis[2] + NET gpio_inp_dis[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 778675 ) N ;
   - gpio_oeb[2] + NET gpio_oeb[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 815935 ) N ;
   - gpio_out[2] + NET gpio_out[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 800295 ) N ;
   - gpio_vtrip_sel[2] + NET gpio_vtrip_sel[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 809495 ) N ;
   - gpio_in_h[2] + NET gpio_in_h[2]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 818695 ) N ;
   - gpio_slow_sel[3] + NET gpio_slow_sel[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 980295 ) N ;
   - gpio_in[3] + NET gpio_in[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 971095 ) N ;
   - gpio_dm1[3] + NET gpio_dm1[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 989495 ) N ;
   - gpio_analog_en[3] + NET gpio_analog_en[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 995475 ) N ;
   - gpio_analog_pol[3] + NET gpio_analog_pol[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1001915 ) N ;
   - gpio_analog_sel[3] + NET gpio_analog_sel[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1017095 ) N ;
   - gpio_dm2[3] + NET gpio_dm2[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1020315 ) N ;
   - gpio_dm0[3] + NET gpio_dm0[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 998695 ) N ;
   - gpio_holdover[3] + NET gpio_holdover[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1023535 ) N ;
   - gpio_ib_mode_sel[3] + NET gpio_ib_mode_sel[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1038715 ) N ;
   - gpio_inp_dis[3] + NET gpio_inp_dis[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1004675 ) N ;
   - gpio_oeb[3] + NET gpio_oeb[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1041935 ) N ;
   - gpio_out[3] + NET gpio_out[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1026295 ) N ;
   - gpio_vtrip_sel[3] + NET gpio_vtrip_sel[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1035495 ) N ;
   - gpio_in_h[3] + NET gpio_in_h[3]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1044695 ) N ;
   - gpio_slow_sel[4] + NET gpio_slow_sel[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1205295 ) N ;
   - gpio_in[4] + NET gpio_in[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1196095 ) N ;
   - gpio_dm1[4] + NET gpio_dm1[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1214495 ) N ;
   - gpio_analog_en[4] + NET gpio_analog_en[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1220475 ) N ;
   - gpio_analog_pol[4] + NET gpio_analog_pol[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1226915 ) N ;
   - gpio_analog_sel[4] + NET gpio_analog_sel[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1242095 ) N ;
   - gpio_dm0[4] + NET gpio_dm0[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1223695 ) N ;
   - gpio_dm2[4] + NET gpio_dm2[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1245315 ) N ;
   - gpio_holdover[4] + NET gpio_holdover[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1248535 ) N ;
   - gpio_ib_mode_sel[4] + NET gpio_ib_mode_sel[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1263715 ) N ;
   - gpio_inp_dis[4] + NET gpio_inp_dis[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1229675 ) N ;
   - gpio_oeb[4] + NET gpio_oeb[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1266935 ) N ;
   - gpio_out[4] + NET gpio_out[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1251295 ) N ;
   - gpio_vtrip_sel[4] + NET gpio_vtrip_sel[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1260495 ) N ;
   - gpio_in_h[4] + NET gpio_in_h[4]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1269695 ) N ;
   - gpio_slow_sel[5] + NET gpio_slow_sel[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1430295 ) N ;
   - gpio_in[5] + NET gpio_in[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1421095 ) N ;
   - gpio_dm1[5] + NET gpio_dm1[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1439495 ) N ;
   - gpio_analog_en[5] + NET gpio_analog_en[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1445475 ) N ;
   - gpio_analog_pol[5] + NET gpio_analog_pol[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1451915 ) N ;
   - gpio_analog_sel[5] + NET gpio_analog_sel[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1467095 ) N ;
   - gpio_dm0[5] + NET gpio_dm0[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1448695 ) N ;
   - gpio_dm2[5] + NET gpio_dm2[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1470315 ) N ;
   - gpio_holdover[5] + NET gpio_holdover[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1473535 ) N ;
   - gpio_ib_mode_sel[5] + NET gpio_ib_mode_sel[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1488715 ) N ;
   - gpio_inp_dis[5] + NET gpio_inp_dis[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1454675 ) N ;
   - gpio_oeb[5] + NET gpio_oeb[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1491935 ) N ;
   - gpio_out[5] + NET gpio_out[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1476295 ) N ;
   - gpio_vtrip_sel[5] + NET gpio_vtrip_sel[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1485495 ) N ;
   - gpio_in_h[5] + NET gpio_in_h[5]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1494695 ) N ;
   - gpio_slow_sel[6] + NET gpio_slow_sel[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1656295 ) N ;
   - gpio_in[6] + NET gpio_in[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1647095 ) N ;
   - gpio_dm1[6] + NET gpio_dm1[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1665495 ) N ;
   - gpio_analog_en[6] + NET gpio_analog_en[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1671475 ) N ;
   - gpio_analog_pol[6] + NET gpio_analog_pol[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1677915 ) N ;
   - gpio_analog_sel[6] + NET gpio_analog_sel[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1693095 ) N ;
   - gpio_dm0[6] + NET gpio_dm0[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1674695 ) N ;
   - gpio_dm2[6] + NET gpio_dm2[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1696315 ) N ;
   - gpio_holdover[6] + NET gpio_holdover[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1699535 ) N ;
   - gpio_ib_mode_sel[6] + NET gpio_ib_mode_sel[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1714715 ) N ;
   - gpio_inp_dis[6] + NET gpio_inp_dis[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1680675 ) N ;
   - gpio_oeb[6] + NET gpio_oeb[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1717935 ) N ;
   - gpio_out[6] + NET gpio_out[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1702295 ) N ;
   - gpio_vtrip_sel[6] + NET gpio_vtrip_sel[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1711495 ) N ;
   - gpio_in_h[6] + NET gpio_in_h[6]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 1720695 ) N ;
   - gpio_slow_sel[7] + NET gpio_slow_sel[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2542295 ) N ;
   - gpio_in[7] + NET gpio_in[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2533095 ) N ;
   - gpio_dm1[7] + NET gpio_dm1[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2551495 ) N ;
   - gpio_analog_en[7] + NET gpio_analog_en[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2557475 ) N ;
   - gpio_analog_pol[7] + NET gpio_analog_pol[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2563915 ) N ;
   - gpio_analog_sel[7] + NET gpio_analog_sel[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2579095 ) N ;
   - gpio_dm0[7] + NET gpio_dm0[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2560695 ) N ;
   - gpio_dm2[7] + NET gpio_dm2[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2582315 ) N ;
   - gpio_holdover[7] + NET gpio_holdover[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2585535 ) N ;
   - gpio_ib_mode_sel[7] + NET gpio_ib_mode_sel[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2600715 ) N ;
   - gpio_inp_dis[7] + NET gpio_inp_dis[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2566675 ) N ;
   - gpio_oeb[7] + NET gpio_oeb[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2603935 ) N ;
   - gpio_out[7] + NET gpio_out[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2588295 ) N ;
   - gpio_vtrip_sel[7] + NET gpio_vtrip_sel[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2597495 ) N ;
   - gpio_in_h[7] + NET gpio_in_h[7]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2606695 ) N ;
   - gpio_slow_sel[8] + NET gpio_slow_sel[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2768295 ) N ;
   - gpio_in[8] + NET gpio_in[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2759095 ) N ;
   - gpio_dm1[8] + NET gpio_dm1[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2777495 ) N ;
   - gpio_analog_en[8] + NET gpio_analog_en[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2783475 ) N ;
   - gpio_analog_pol[8] + NET gpio_analog_pol[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2789915 ) N ;
   - gpio_analog_sel[8] + NET gpio_analog_sel[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2805095 ) N ;
   - gpio_dm0[8] + NET gpio_dm0[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2786695 ) N ;
   - gpio_dm2[8] + NET gpio_dm2[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2808315 ) N ;
   - gpio_holdover[8] + NET gpio_holdover[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2811535 ) N ;
   - gpio_ib_mode_sel[8] + NET gpio_ib_mode_sel[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2826715 ) N ;
   - gpio_inp_dis[8] + NET gpio_inp_dis[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2792675 ) N ;
   - gpio_oeb[8] + NET gpio_oeb[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2829935 ) N ;
   - gpio_out[8] + NET gpio_out[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2814295 ) N ;
   - gpio_vtrip_sel[8] + NET gpio_vtrip_sel[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2823495 ) N ;
   - gpio_in_h[8] + NET gpio_in_h[8]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2832695 ) N ;
   - gpio_slow_sel[9] + NET gpio_slow_sel[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2993295 ) N ;
   - gpio_in[9] + NET gpio_in[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 2984095 ) N ;
   - gpio_dm1[9] + NET gpio_dm1[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3002495 ) N ;
   - gpio_analog_en[9] + NET gpio_analog_en[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3008475 ) N ;
   - gpio_analog_pol[9] + NET gpio_analog_pol[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3014915 ) N ;
   - gpio_analog_sel[9] + NET gpio_analog_sel[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3030095 ) N ;
   - gpio_dm0[9] + NET gpio_dm0[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3011695 ) N ;
   - gpio_dm2[9] + NET gpio_dm2[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3033315 ) N ;
   - gpio_holdover[9] + NET gpio_holdover[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3036535 ) N ;
   - gpio_ib_mode_sel[9] + NET gpio_ib_mode_sel[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3051715 ) N ;
   - gpio_inp_dis[9] + NET gpio_inp_dis[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3017675 ) N ;
   - gpio_oeb[9] + NET gpio_oeb[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3054935 ) N ;
   - gpio_out[9] + NET gpio_out[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3039295 ) N ;
   - gpio_vtrip_sel[9] + NET gpio_vtrip_sel[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3048495 ) N ;
   - gpio_in_h[9] + NET gpio_in_h[9]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3057695 ) N ;
   - gpio_slow_sel[10] + NET gpio_slow_sel[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3219295 ) N ;
   - gpio_in[10] + NET gpio_in[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3210095 ) N ;
   - gpio_dm1[10] + NET gpio_dm1[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3228495 ) N ;
   - gpio_analog_en[10] + NET gpio_analog_en[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3234475 ) N ;
   - gpio_analog_pol[10] + NET gpio_analog_pol[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3240915 ) N ;
   - gpio_analog_sel[10] + NET gpio_analog_sel[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3256095 ) N ;
   - gpio_dm0[10] + NET gpio_dm0[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3237695 ) N ;
   - gpio_dm2[10] + NET gpio_dm2[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3259315 ) N ;
   - gpio_holdover[10] + NET gpio_holdover[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3262535 ) N ;
   - gpio_ib_mode_sel[10] + NET gpio_ib_mode_sel[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3277715 ) N ;
   - gpio_inp_dis[10] + NET gpio_inp_dis[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3243675 ) N ;
   - gpio_oeb[10] + NET gpio_oeb[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3280935 ) N ;
   - gpio_out[10] + NET gpio_out[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3265295 ) N ;
   - gpio_vtrip_sel[10] + NET gpio_vtrip_sel[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3274495 ) N ;
   - gpio_in_h[10] + NET gpio_in_h[10]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3283695 ) N ;
   - gpio_slow_sel[11] + NET gpio_slow_sel[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3444295 ) N ;
   - gpio_in[11] + NET gpio_in[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3435095 ) N ;
   - gpio_dm1[11] + NET gpio_dm1[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3453495 ) N ;
   - gpio_holdover[11] + NET gpio_holdover[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3487535 ) N ;
   - gpio_ib_mode_sel[11] + NET gpio_ib_mode_sel[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3502715 ) N ;
   - gpio_inp_dis[11] + NET gpio_inp_dis[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3468675 ) N ;
   - gpio_oeb[11] + NET gpio_oeb[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3505935 ) N ;
   - gpio_out[11] + NET gpio_out[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3490295 ) N ;
   - gpio_vtrip_sel[11] + NET gpio_vtrip_sel[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3499495 ) N ;
   - gpio_analog_en[11] + NET gpio_analog_en[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3459475 ) N ;
   - gpio_analog_pol[11] + NET gpio_analog_pol[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3465915 ) N ;
   - gpio_analog_sel[11] + NET gpio_analog_sel[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3481095 ) N ;
   - gpio_dm0[11] + NET gpio_dm0[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3462695 ) N ;
   - gpio_dm2[11] + NET gpio_dm2[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3484315 ) N ;
   - gpio_in_h[11] + NET gpio_in_h[11]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3508695 ) N ;
   - gpio_slow_sel[12] + NET gpio_slow_sel[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3669295 ) N ;
   - gpio_in[12] + NET gpio_in[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3660095 ) N ;
   - gpio_dm1[12] + NET gpio_dm1[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3678495 ) N ;
   - gpio_analog_en[12] + NET gpio_analog_en[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3684475 ) N ;
   - gpio_analog_pol[12] + NET gpio_analog_pol[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3690915 ) N ;
   - gpio_analog_sel[12] + NET gpio_analog_sel[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3706095 ) N ;
   - gpio_dm0[12] + NET gpio_dm0[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3687695 ) N ;
   - gpio_dm2[12] + NET gpio_dm2[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3709315 ) N ;
   - gpio_holdover[12] + NET gpio_holdover[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3712535 ) N ;
   - gpio_ib_mode_sel[12] + NET gpio_ib_mode_sel[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3727715 ) N ;
   - gpio_inp_dis[12] + NET gpio_inp_dis[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3693675 ) N ;
   - gpio_oeb[12] + NET gpio_oeb[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3730935 ) N ;
   - gpio_out[12] + NET gpio_out[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3715295 ) N ;
   - gpio_vtrip_sel[12] + NET gpio_vtrip_sel[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3724495 ) N ;
   - gpio_in_h[12] + NET gpio_in_h[12]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 3733695 ) N ;
   - gpio_slow_sel[13] + NET gpio_slow_sel[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4115295 ) N ;
   - gpio_in[13] + NET gpio_in[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4106095 ) N ;
   - gpio_dm1[13] + NET gpio_dm1[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4124495 ) N ;
   - gpio_analog_en[13] + NET gpio_analog_en[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4130475 ) N ;
   - gpio_analog_pol[13] + NET gpio_analog_pol[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4136915 ) N ;
   - gpio_analog_sel[13] + NET gpio_analog_sel[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4152095 ) N ;
   - gpio_dm0[13] + NET gpio_dm0[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4133695 ) N ;
   - gpio_dm2[13] + NET gpio_dm2[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4155315 ) N ;
   - gpio_holdover[13] + NET gpio_holdover[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4158535 ) N ;
   - gpio_ib_mode_sel[13] + NET gpio_ib_mode_sel[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4173715 ) N ;
   - gpio_inp_dis[13] + NET gpio_inp_dis[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4139675 ) N ;
   - gpio_oeb[13] + NET gpio_oeb[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4176935 ) N ;
   - gpio_out[13] + NET gpio_out[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4161295 ) N ;
   - gpio_vtrip_sel[13] + NET gpio_vtrip_sel[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4170495 ) N ;
   - gpio_in_h[13] + NET gpio_in_h[13]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4179695 ) N ;
   - gpio_slow_sel[14] + NET gpio_slow_sel[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4561295 ) N ;
   - gpio_in[14] + NET gpio_in[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4552095 ) N ;
   - gpio_dm1[14] + NET gpio_dm1[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4570495 ) N ;
   - gpio_analog_en[14] + NET gpio_analog_en[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4576475 ) N ;
   - gpio_analog_pol[14] + NET gpio_analog_pol[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4582915 ) N ;
   - gpio_analog_sel[14] + NET gpio_analog_sel[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4598095 ) N ;
   - gpio_dm0[14] + NET gpio_dm0[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4579695 ) N ;
   - gpio_dm2[14] + NET gpio_dm2[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4601315 ) N ;
   - gpio_holdover[14] + NET gpio_holdover[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4604535 ) N ;
   - gpio_ib_mode_sel[14] + NET gpio_ib_mode_sel[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4619715 ) N ;
   - gpio_inp_dis[14] + NET gpio_inp_dis[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4585675 ) N ;
   - gpio_oeb[14] + NET gpio_oeb[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4622935 ) N ;
   - gpio_out[14] + NET gpio_out[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4607295 ) N ;
   - gpio_vtrip_sel[14] + NET gpio_vtrip_sel[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4616495 ) N ;
   - gpio_in_h[14] + NET gpio_in_h[14]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( 3167550 4625695 ) N ;
   - gpio_in[24] + NET gpio_in[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4635535 ) N ;
   - gpio_slow_sel[24] + NET gpio_slow_sel[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4626335 ) N ;
   - gpio_dm1[24] + NET gpio_dm1[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4617135 ) N ;
   - gpio_analog_en[24] + NET gpio_analog_en[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4611155 ) N ;
   - gpio_dm0[24] + NET gpio_dm0[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4607935 ) N ;
   - gpio_analog_pol[24] + NET gpio_analog_pol[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4604715 ) N ;
   - gpio_inp_dis[24] + NET gpio_inp_dis[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4601955 ) N ;
   - gpio_analog_sel[24] + NET gpio_analog_sel[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4589535 ) N ;
   - gpio_dm2[24] + NET gpio_dm2[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4586315 ) N ;
   - gpio_holdover[24] + NET gpio_holdover[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4583095 ) N ;
   - gpio_out[24] + NET gpio_out[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4580335 ) N ;
   - gpio_vtrip_sel[24] + NET gpio_vtrip_sel[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4571135 ) N ;
   - gpio_ib_mode_sel[24] + NET gpio_ib_mode_sel[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4567915 ) N ;
   - gpio_oeb[24] + NET gpio_oeb[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4564695 ) N ;
   - gpio_in_h[24] + NET gpio_in_h[24]
     + PORT
        + LAYER met3 ( -1200 -175 ) ( 1200 175 )        + PLACED ( -920 4561935 ) N ;
   - analog_io[24] + NET analog_io[24]
     + PORT
        + LAYER met3 ( -1200 -320 ) ( 1200 320 )        + PLACED ( -920 4623120 ) N ;
   - analog_noesd_io[24] + NET analog_noesd_io[24]
     + PORT
        + LAYER met3 ( -1200 -535 ) ( 1200 535 )        + PLACED ( -920 4613920 ) N ;
END PINS

NONDEFAULTRULES 13 ;
  - met3_width_310
     + LAYER met3 WIDTH 310 ;
  - met3_width_2500
     + LAYER met3 WIDTH 2500 ;
  - met2_width_330
     + LAYER met2 WIDTH 330 ;
  - met3_width_1070
     + LAYER met3 WIDTH 1070 ;
  - met2_width_300
     + LAYER met2 WIDTH 300 ;
  - met3_width_640
     + LAYER met3 WIDTH 640 ;
  - met2_width_1070
     + LAYER met2 WIDTH 1070 ;
  - met2_width_305
     + LAYER met2 WIDTH 305 ;
  - met2_width_640
     + LAYER met2 WIDTH 640 ;
  - met2_width_280
     + LAYER met2 WIDTH 280 ;
  - met2_width_260
     + LAYER met2 WIDTH 260 ;
  - met2_width_285
     + LAYER met2 WIDTH 285 ;
  - met3_width_350
     + LAYER met3 WIDTH 350 ;
END NONDEFAULTRULES

NETS 887 ;
   - vdda ( PIN vdda )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 2953920 -970 ) ( 2977820 * )
      NEW met3 TAPERRULE met3_width_2500  ( 2904030 -970 ) ( 2927930 * ) ;
   - vssio ( PIN vssio )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 2684920 -970 ) ( 2708820 * )
      NEW met3 TAPERRULE met3_width_2500  ( 2635030 -970 ) ( 2658930 * )
      NEW met3 TAPERRULE met3_width_2500  ( 1506710 4767600 ) ( 1530610 * )
      NEW met3 TAPERRULE met3_width_2500  ( 1456810 4767600 ) ( 1480710 * ) ;
   - vssd ( PIN vssd )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 1045820 -970 ) ( 1069820 * )
      NEW met3 TAPERRULE met3_width_2500  ( 996420 -970 ) ( 1019570 * ) ;
   - vssa ( PIN vssa )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 233920 -970 ) ( 257820 * )
      NEW met3 TAPERRULE met3_width_2500  ( 184030 -970 ) ( 207930 * ) ;
   - vccd ( PIN vccd )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 129810 ) ( * 153810 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 180070 ) ( * 204020 ) ;
   - porb_h ( PIN porb_h )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2000 265910 ) ( 280 * ) ;
   - por_l ( PIN por_l )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2000 267035 ) ( 280 * ) ;
   - porb_l ( PIN porb_l )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2000 268150 ) ( 280 * ) ;
   - gpio_in[0] ( PIN gpio_in[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 294095 ) ( 3168750 * ) ;
   - gpio_slow_sel[0] ( PIN gpio_slow_sel[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 303295 ) ( 3168750 * ) ;
   - analog_io[0] ( PIN analog_io[0] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 306510 ) ( 3168750 * ) ;
   - gpio_dm1[0] ( PIN gpio_dm1[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 312495 ) ( 3168750 * ) ;
   - analog_noesd_io[0] ( PIN analog_noesd_io[0] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 315710 ) ( 3168750 * ) ;
   - gpio_analog_en[0] ( PIN gpio_analog_en[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 318475 ) ( 3168750 * ) ;
   - gpio_dm0[0] ( PIN gpio_dm0[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 321695 ) ( 3168750 * ) ;
   - gpio_analog_pol[0] ( PIN gpio_analog_pol[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 324915 ) ( 3168750 * ) ;
   - gpio_inp_dis[0] ( PIN gpio_inp_dis[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 327675 ) ( 3168750 * ) ;
   - gpio_analog_sel[0] ( PIN gpio_analog_sel[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 340095 ) ( 3168750 * ) ;
   - gpio_dm2[0] ( PIN gpio_dm2[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 343315 ) ( 3168750 * ) ;
   - gpio_holdover[0] ( PIN gpio_holdover[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 346535 ) ( 3168750 * ) ;
   - gpio_out[0] ( PIN gpio_out[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 349295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[0] ( PIN gpio_vtrip_sel[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 358495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[0] ( PIN gpio_ib_mode_sel[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 361715 ) ( 3168750 * ) ;
   - vddio ( PIN vddio )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 340810 ) ( * 364710 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 390700 ) ( * 414600 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 4138810 ) ( * 4162710 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 4188710 ) ( * 4212610 ) ;
   - gpio_oeb[0] ( PIN gpio_oeb[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 364935 ) ( 3168750 * ) ;
   - gpio_in_h[0] ( PIN gpio_in_h[0] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 367695 ) ( 3168750 * ) ;
   - gpio_loopback_one[0] ( PIN gpio_loopback_one[0] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 380180 ) ( 3168630 * ) ;
   - gpio_loopback_zero[0] ( PIN gpio_loopback_zero[0] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 390185 ) ( 3168630 * ) ;
   - gpio_in[1] ( PIN gpio_in[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 520095 ) ( 3168750 * ) ;
   - gpio_slow_sel[1] ( PIN gpio_slow_sel[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 529295 ) ( 3168750 * ) ;
   - analog_io[1] ( PIN analog_io[1] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 532510 ) ( 3168750 * ) ;
   - gpio_dm1[1] ( PIN gpio_dm1[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 538495 ) ( 3168750 * ) ;
   - analog_noesd_io[1] ( PIN analog_noesd_io[1] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 541710 ) ( 3168750 * ) ;
   - gpio_analog_en[1] ( PIN gpio_analog_en[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 544475 ) ( 3168750 * ) ;
   - gpio_dm0[1] ( PIN gpio_dm0[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 547695 ) ( 3168750 * ) ;
   - gpio_analog_pol[1] ( PIN gpio_analog_pol[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 550915 ) ( 3168750 * ) ;
   - gpio_inp_dis[1] ( PIN gpio_inp_dis[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 553675 ) ( 3168750 * ) ;
   - gpio_analog_sel[1] ( PIN gpio_analog_sel[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 566095 ) ( 3168750 * ) ;
   - gpio_dm2[1] ( PIN gpio_dm2[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 569315 ) ( 3168750 * ) ;
   - gpio_holdover[1] ( PIN gpio_holdover[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 572535 ) ( 3168750 * ) ;
   - gpio_out[1] ( PIN gpio_out[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 575295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[1] ( PIN gpio_vtrip_sel[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 584495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[1] ( PIN gpio_ib_mode_sel[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 587715 ) ( 3168750 * ) ;
   - gpio_oeb[1] ( PIN gpio_oeb[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 590935 ) ( 3168750 * ) ;
   - gpio_in_h[1] ( PIN gpio_in_h[1] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 593695 ) ( 3168750 * ) ;
   - gpio_loopback_one[1] ( PIN gpio_loopback_one[1] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 605180 ) ( 3168630 * ) ;
   - gpio_loopback_zero[1] ( PIN gpio_loopback_zero[1] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 615185 ) ( 3168630 * ) ;
   - gpio_loopback_zero[37] ( PIN gpio_loopback_zero[37] )
      + ROUTED met3  ( -1850 663370 ) ( 130 * ) ;
   - gpio_loopback_one[37] ( PIN gpio_loopback_one[37] )
      + ROUTED met3  ( -1850 673370 ) ( 130 * ) ;
   - gpio_in_h[37] ( PIN gpio_in_h[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 698935 ) ( 280 * ) ;
   - gpio_oeb[37] ( PIN gpio_oeb[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 701695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[37] ( PIN gpio_ib_mode_sel[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 704915 ) ( 280 * ) ;
   - gpio_vtrip_sel[37] ( PIN gpio_vtrip_sel[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 708135 ) ( 280 * ) ;
   - gpio_out[37] ( PIN gpio_out[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 717335 ) ( 280 * ) ;
   - gpio_holdover[37] ( PIN gpio_holdover[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 720095 ) ( 280 * ) ;
   - gpio_dm2[37] ( PIN gpio_dm2[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 723315 ) ( 280 * ) ;
   - gpio_analog_sel[37] ( PIN gpio_analog_sel[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 726535 ) ( 280 * ) ;
   - gpio_inp_dis[37] ( PIN gpio_inp_dis[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 738955 ) ( 280 * ) ;
   - gpio_analog_pol[37] ( PIN gpio_analog_pol[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 741715 ) ( 280 * ) ;
   - gpio_in[2] ( PIN gpio_in[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 745095 ) ( 3168750 * ) ;
   - gpio_dm0[37] ( PIN gpio_dm0[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 744935 ) ( 280 * ) ;
   - gpio_analog_en[37] ( PIN gpio_analog_en[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 748155 ) ( 280 * ) ;
   - analog_noesd_io[37] ( PIN analog_noesd_io[37] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 750920 ) ( 280 * ) ;
   - gpio_slow_sel[2] ( PIN gpio_slow_sel[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 754295 ) ( 3168750 * ) ;
   - gpio_dm1[37] ( PIN gpio_dm1[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 754135 ) ( 280 * ) ;
   - analog_io[2] ( PIN analog_io[2] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 757510 ) ( 3168750 * ) ;
   - analog_io[37] ( PIN analog_io[37] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 760120 ) ( 280 * ) ;
   - gpio_dm1[2] ( PIN gpio_dm1[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 763495 ) ( 3168750 * ) ;
   - gpio_slow_sel[37] ( PIN gpio_slow_sel[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 763335 ) ( 280 * ) ;
   - analog_noesd_io[2] ( PIN analog_noesd_io[2] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 766710 ) ( 3168750 * ) ;
   - gpio_analog_en[2] ( PIN gpio_analog_en[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 769475 ) ( 3168750 * ) ;
   - gpio_dm0[2] ( PIN gpio_dm0[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 772695 ) ( 3168750 * ) ;
   - gpio_in[37] ( PIN gpio_in[37] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 772535 ) ( 280 * ) ;
   - gpio_analog_pol[2] ( PIN gpio_analog_pol[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 775915 ) ( 3168750 * ) ;
   - gpio_inp_dis[2] ( PIN gpio_inp_dis[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 778675 ) ( 3168750 * ) ;
   - gpio_analog_sel[2] ( PIN gpio_analog_sel[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 791095 ) ( 3168750 * ) ;
   - gpio_dm2[2] ( PIN gpio_dm2[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 794315 ) ( 3168750 * ) ;
   - gpio_holdover[2] ( PIN gpio_holdover[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 797535 ) ( 3168750 * ) ;
   - gpio_out[2] ( PIN gpio_out[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 800295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[2] ( PIN gpio_vtrip_sel[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 809495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[2] ( PIN gpio_ib_mode_sel[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 812715 ) ( 3168750 * ) ;
   - gpio_oeb[2] ( PIN gpio_oeb[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 815935 ) ( 3168750 * ) ;
   - gpio_in_h[2] ( PIN gpio_in_h[2] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 818695 ) ( 3168750 * ) ;
   - gpio_loopback_one[2] ( PIN gpio_loopback_one[2] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 830180 ) ( 3168630 * ) ;
   - gpio_loopback_zero[2] ( PIN gpio_loopback_zero[2] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 840185 ) ( 3168630 * ) ;
   - gpio_loopback_zero[36] ( PIN gpio_loopback_zero[36] )
      + ROUTED met3  ( -1850 878370 ) ( 130 * ) ;
   - gpio_loopback_one[36] ( PIN gpio_loopback_one[36] )
      + ROUTED met3  ( -1850 888370 ) ( 130 * ) ;
   - gpio_in_h[36] ( PIN gpio_in_h[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 914935 ) ( 280 * ) ;
   - gpio_oeb[36] ( PIN gpio_oeb[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 917695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[36] ( PIN gpio_ib_mode_sel[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 920915 ) ( 280 * ) ;
   - gpio_vtrip_sel[36] ( PIN gpio_vtrip_sel[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 924135 ) ( 280 * ) ;
   - gpio_out[36] ( PIN gpio_out[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 933335 ) ( 280 * ) ;
   - gpio_holdover[36] ( PIN gpio_holdover[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 936095 ) ( 280 * ) ;
   - gpio_dm2[36] ( PIN gpio_dm2[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 939315 ) ( 280 * ) ;
   - gpio_analog_sel[36] ( PIN gpio_analog_sel[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 942535 ) ( 280 * ) ;
   - gpio_inp_dis[36] ( PIN gpio_inp_dis[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 954955 ) ( 280 * ) ;
   - gpio_analog_pol[36] ( PIN gpio_analog_pol[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 957715 ) ( 280 * ) ;
   - gpio_dm0[36] ( PIN gpio_dm0[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 960935 ) ( 280 * ) ;
   - gpio_analog_en[36] ( PIN gpio_analog_en[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 964155 ) ( 280 * ) ;
   - analog_noesd_io[36] ( PIN analog_noesd_io[36] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 966920 ) ( 280 * ) ;
   - gpio_dm1[36] ( PIN gpio_dm1[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 970135 ) ( 280 * ) ;
   - gpio_in[3] ( PIN gpio_in[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 971095 ) ( 3168750 * ) ;
   - analog_io[36] ( PIN analog_io[36] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 976120 ) ( 280 * ) ;
   - gpio_slow_sel[36] ( PIN gpio_slow_sel[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 979335 ) ( 280 * ) ;
   - gpio_slow_sel[3] ( PIN gpio_slow_sel[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 980295 ) ( 3168750 * ) ;
   - analog_io[3] ( PIN analog_io[3] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 983510 ) ( 3168750 * ) ;
   - gpio_in[36] ( PIN gpio_in[36] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 988535 ) ( 280 * ) ;
   - gpio_dm1[3] ( PIN gpio_dm1[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 989495 ) ( 3168750 * ) ;
   - analog_noesd_io[3] ( PIN analog_noesd_io[3] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 992710 ) ( 3168750 * ) ;
   - gpio_analog_en[3] ( PIN gpio_analog_en[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 995475 ) ( 3168750 * ) ;
   - gpio_dm0[3] ( PIN gpio_dm0[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 998695 ) ( 3168750 * ) ;
   - gpio_analog_pol[3] ( PIN gpio_analog_pol[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1001915 ) ( 3168750 * ) ;
   - gpio_inp_dis[3] ( PIN gpio_inp_dis[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1004675 ) ( 3168750 * ) ;
   - gpio_analog_sel[3] ( PIN gpio_analog_sel[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1017095 ) ( 3168750 * ) ;
   - gpio_dm2[3] ( PIN gpio_dm2[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1020315 ) ( 3168750 * ) ;
   - gpio_holdover[3] ( PIN gpio_holdover[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1023535 ) ( 3168750 * ) ;
   - gpio_out[3] ( PIN gpio_out[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1026295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[3] ( PIN gpio_vtrip_sel[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1035495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[3] ( PIN gpio_ib_mode_sel[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1038715 ) ( 3168750 * ) ;
   - gpio_oeb[3] ( PIN gpio_oeb[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1041935 ) ( 3168750 * ) ;
   - gpio_in_h[3] ( PIN gpio_in_h[3] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1044695 ) ( 3168750 * ) ;
   - gpio_loopback_one[3] ( PIN gpio_loopback_one[3] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1055180 ) ( 3168630 * ) ;
   - gpio_loopback_zero[3] ( PIN gpio_loopback_zero[3] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1065185 ) ( 3168630 * ) ;
   - gpio_loopback_zero[35] ( PIN gpio_loopback_zero[35] )
      + ROUTED met3  ( -1850 1093370 ) ( 130 * ) ;
   - gpio_loopback_one[35] ( PIN gpio_loopback_one[35] )
      + ROUTED met3  ( -1850 1103370 ) ( 130 * ) ;
   - gpio_in_h[35] ( PIN gpio_in_h[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1130935 ) ( 280 * ) ;
   - gpio_oeb[35] ( PIN gpio_oeb[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1133695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[35] ( PIN gpio_ib_mode_sel[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1136915 ) ( 280 * ) ;
   - gpio_vtrip_sel[35] ( PIN gpio_vtrip_sel[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1140135 ) ( 280 * ) ;
   - gpio_out[35] ( PIN gpio_out[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1149335 ) ( 280 * ) ;
   - gpio_holdover[35] ( PIN gpio_holdover[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1152095 ) ( 280 * ) ;
   - gpio_dm2[35] ( PIN gpio_dm2[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1155315 ) ( 280 * ) ;
   - gpio_analog_sel[35] ( PIN gpio_analog_sel[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1158535 ) ( 280 * ) ;
   - gpio_inp_dis[35] ( PIN gpio_inp_dis[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1170955 ) ( 280 * ) ;
   - gpio_analog_pol[35] ( PIN gpio_analog_pol[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1173715 ) ( 280 * ) ;
   - gpio_dm0[35] ( PIN gpio_dm0[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1176935 ) ( 280 * ) ;
   - gpio_analog_en[35] ( PIN gpio_analog_en[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1180155 ) ( 280 * ) ;
   - analog_noesd_io[35] ( PIN analog_noesd_io[35] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 1182920 ) ( 280 * ) ;
   - gpio_dm1[35] ( PIN gpio_dm1[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1186135 ) ( 280 * ) ;
   - analog_io[35] ( PIN analog_io[35] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 1192120 ) ( 280 * ) ;
   - gpio_slow_sel[35] ( PIN gpio_slow_sel[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1195335 ) ( 280 * ) ;
   - gpio_in[4] ( PIN gpio_in[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1196095 ) ( 3168750 * ) ;
   - gpio_in[35] ( PIN gpio_in[35] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1204535 ) ( 280 * ) ;
   - gpio_slow_sel[4] ( PIN gpio_slow_sel[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1205295 ) ( 3168750 * ) ;
   - analog_io[4] ( PIN analog_io[4] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 1208510 ) ( 3168750 * ) ;
   - gpio_dm1[4] ( PIN gpio_dm1[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1214495 ) ( 3168750 * ) ;
   - analog_noesd_io[4] ( PIN analog_noesd_io[4] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 1217710 ) ( 3168750 * ) ;
   - gpio_analog_en[4] ( PIN gpio_analog_en[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1220475 ) ( 3168750 * ) ;
   - gpio_dm0[4] ( PIN gpio_dm0[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1223695 ) ( 3168750 * ) ;
   - gpio_analog_pol[4] ( PIN gpio_analog_pol[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1226915 ) ( 3168750 * ) ;
   - gpio_inp_dis[4] ( PIN gpio_inp_dis[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1229675 ) ( 3168750 * ) ;
   - gpio_analog_sel[4] ( PIN gpio_analog_sel[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1242095 ) ( 3168750 * ) ;
   - gpio_dm2[4] ( PIN gpio_dm2[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1245315 ) ( 3168750 * ) ;
   - gpio_holdover[4] ( PIN gpio_holdover[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1248535 ) ( 3168750 * ) ;
   - gpio_out[4] ( PIN gpio_out[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1251295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[4] ( PIN gpio_vtrip_sel[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1260495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[4] ( PIN gpio_ib_mode_sel[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1263715 ) ( 3168750 * ) ;
   - gpio_oeb[4] ( PIN gpio_oeb[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1266935 ) ( 3168750 * ) ;
   - gpio_in_h[4] ( PIN gpio_in_h[4] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1269695 ) ( 3168750 * ) ;
   - gpio_loopback_one[4] ( PIN gpio_loopback_one[4] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1280180 ) ( 3168630 * ) ;
   - gpio_loopback_zero[4] ( PIN gpio_loopback_zero[4] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1290185 ) ( 3168630 * ) ;
   - gpio_loopback_zero[34] ( PIN gpio_loopback_zero[34] )
      + ROUTED met3  ( -1850 1308370 ) ( 130 * ) ;
   - gpio_loopback_one[34] ( PIN gpio_loopback_one[34] )
      + ROUTED met3  ( -1850 1318370 ) ( 130 * ) ;
   - gpio_in_h[34] ( PIN gpio_in_h[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1346935 ) ( 280 * ) ;
   - gpio_oeb[34] ( PIN gpio_oeb[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1349695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[34] ( PIN gpio_ib_mode_sel[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1352915 ) ( 280 * ) ;
   - gpio_vtrip_sel[34] ( PIN gpio_vtrip_sel[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1356135 ) ( 280 * ) ;
   - gpio_out[34] ( PIN gpio_out[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1365335 ) ( 280 * ) ;
   - gpio_holdover[34] ( PIN gpio_holdover[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1368095 ) ( 280 * ) ;
   - gpio_dm2[34] ( PIN gpio_dm2[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1371315 ) ( 280 * ) ;
   - gpio_analog_sel[34] ( PIN gpio_analog_sel[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1374535 ) ( 280 * ) ;
   - gpio_inp_dis[34] ( PIN gpio_inp_dis[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1386955 ) ( 280 * ) ;
   - gpio_analog_pol[34] ( PIN gpio_analog_pol[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1389715 ) ( 280 * ) ;
   - gpio_dm0[34] ( PIN gpio_dm0[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1392935 ) ( 280 * ) ;
   - gpio_analog_en[34] ( PIN gpio_analog_en[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1396155 ) ( 280 * ) ;
   - analog_noesd_io[34] ( PIN analog_noesd_io[34] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 1398920 ) ( 280 * ) ;
   - gpio_dm1[34] ( PIN gpio_dm1[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1402135 ) ( 280 * ) ;
   - analog_io[34] ( PIN analog_io[34] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 1408120 ) ( 280 * ) ;
   - gpio_slow_sel[34] ( PIN gpio_slow_sel[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1411335 ) ( 280 * ) ;
   - gpio_in[34] ( PIN gpio_in[34] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1420535 ) ( 280 * ) ;
   - gpio_in[5] ( PIN gpio_in[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1421095 ) ( 3168750 * ) ;
   - gpio_slow_sel[5] ( PIN gpio_slow_sel[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1430295 ) ( 3168750 * ) ;
   - analog_io[5] ( PIN analog_io[5] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 1433510 ) ( 3168750 * ) ;
   - gpio_dm1[5] ( PIN gpio_dm1[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1439495 ) ( 3168750 * ) ;
   - analog_noesd_io[5] ( PIN analog_noesd_io[5] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 1442710 ) ( 3168750 * ) ;
   - gpio_analog_en[5] ( PIN gpio_analog_en[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1445475 ) ( 3168750 * ) ;
   - gpio_dm0[5] ( PIN gpio_dm0[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1448695 ) ( 3168750 * ) ;
   - gpio_analog_pol[5] ( PIN gpio_analog_pol[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1451915 ) ( 3168750 * ) ;
   - gpio_inp_dis[5] ( PIN gpio_inp_dis[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1454675 ) ( 3168750 * ) ;
   - gpio_analog_sel[5] ( PIN gpio_analog_sel[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1467095 ) ( 3168750 * ) ;
   - gpio_dm2[5] ( PIN gpio_dm2[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1470315 ) ( 3168750 * ) ;
   - gpio_holdover[5] ( PIN gpio_holdover[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1473535 ) ( 3168750 * ) ;
   - gpio_out[5] ( PIN gpio_out[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1476295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[5] ( PIN gpio_vtrip_sel[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1485495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[5] ( PIN gpio_ib_mode_sel[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1488715 ) ( 3168750 * ) ;
   - gpio_oeb[5] ( PIN gpio_oeb[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1491935 ) ( 3168750 * ) ;
   - gpio_in_h[5] ( PIN gpio_in_h[5] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1494695 ) ( 3168750 * ) ;
   - gpio_loopback_one[5] ( PIN gpio_loopback_one[5] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1505180 ) ( 3168630 * ) ;
   - gpio_loopback_zero[5] ( PIN gpio_loopback_zero[5] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1515185 ) ( 3168630 * ) ;
   - gpio_loopback_zero[33] ( PIN gpio_loopback_zero[33] )
      + ROUTED met3  ( -1850 1523370 ) ( 130 * ) ;
   - gpio_loopback_one[33] ( PIN gpio_loopback_one[33] )
      + ROUTED met3  ( -1850 1533370 ) ( 130 * ) ;
   - gpio_in_h[33] ( PIN gpio_in_h[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1562935 ) ( 280 * ) ;
   - gpio_oeb[33] ( PIN gpio_oeb[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1565695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[33] ( PIN gpio_ib_mode_sel[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1568915 ) ( 280 * ) ;
   - gpio_vtrip_sel[33] ( PIN gpio_vtrip_sel[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1572135 ) ( 280 * ) ;
   - gpio_out[33] ( PIN gpio_out[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1581335 ) ( 280 * ) ;
   - gpio_holdover[33] ( PIN gpio_holdover[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1584095 ) ( 280 * ) ;
   - gpio_dm2[33] ( PIN gpio_dm2[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1587315 ) ( 280 * ) ;
   - gpio_analog_sel[33] ( PIN gpio_analog_sel[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1590535 ) ( 280 * ) ;
   - gpio_inp_dis[33] ( PIN gpio_inp_dis[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1602955 ) ( 280 * ) ;
   - gpio_analog_pol[33] ( PIN gpio_analog_pol[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1605715 ) ( 280 * ) ;
   - gpio_dm0[33] ( PIN gpio_dm0[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1608935 ) ( 280 * ) ;
   - gpio_analog_en[33] ( PIN gpio_analog_en[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1612155 ) ( 280 * ) ;
   - analog_noesd_io[33] ( PIN analog_noesd_io[33] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 1614920 ) ( 280 * ) ;
   - gpio_dm1[33] ( PIN gpio_dm1[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1618135 ) ( 280 * ) ;
   - analog_io[33] ( PIN analog_io[33] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 1624120 ) ( 280 * ) ;
   - gpio_slow_sel[33] ( PIN gpio_slow_sel[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1627335 ) ( 280 * ) ;
   - gpio_in[33] ( PIN gpio_in[33] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1636535 ) ( 280 * ) ;
   - gpio_in[6] ( PIN gpio_in[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1647095 ) ( 3168750 * ) ;
   - gpio_slow_sel[6] ( PIN gpio_slow_sel[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1656295 ) ( 3168750 * ) ;
   - analog_io[6] ( PIN analog_io[6] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 1659510 ) ( 3168750 * ) ;
   - gpio_dm1[6] ( PIN gpio_dm1[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1665495 ) ( 3168750 * ) ;
   - analog_noesd_io[6] ( PIN analog_noesd_io[6] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 1668710 ) ( 3168750 * ) ;
   - gpio_analog_en[6] ( PIN gpio_analog_en[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1671475 ) ( 3168750 * ) ;
   - gpio_dm0[6] ( PIN gpio_dm0[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1674695 ) ( 3168750 * ) ;
   - gpio_analog_pol[6] ( PIN gpio_analog_pol[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1677915 ) ( 3168750 * ) ;
   - gpio_inp_dis[6] ( PIN gpio_inp_dis[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1680675 ) ( 3168750 * ) ;
   - gpio_analog_sel[6] ( PIN gpio_analog_sel[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1693095 ) ( 3168750 * ) ;
   - gpio_dm2[6] ( PIN gpio_dm2[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1696315 ) ( 3168750 * ) ;
   - gpio_holdover[6] ( PIN gpio_holdover[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1699535 ) ( 3168750 * ) ;
   - gpio_out[6] ( PIN gpio_out[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1702295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[6] ( PIN gpio_vtrip_sel[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1711495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[6] ( PIN gpio_ib_mode_sel[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1714715 ) ( 3168750 * ) ;
   - gpio_oeb[6] ( PIN gpio_oeb[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1717935 ) ( 3168750 * ) ;
   - gpio_in_h[6] ( PIN gpio_in_h[6] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 1720695 ) ( 3168750 * ) ;
   - gpio_loopback_one[6] ( PIN gpio_loopback_one[6] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1730180 ) ( 3168630 * ) ;
   - gpio_loopback_zero[32] ( PIN gpio_loopback_zero[32] )
      + ROUTED met3  ( -1850 1738370 ) ( 130 * ) ;
   - gpio_loopback_zero[6] ( PIN gpio_loopback_zero[6] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 1740185 ) ( 3168630 * ) ;
   - gpio_loopback_one[32] ( PIN gpio_loopback_one[32] )
      + ROUTED met3  ( -1850 1748370 ) ( 130 * ) ;
   - gpio_in_h[32] ( PIN gpio_in_h[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1778935 ) ( 280 * ) ;
   - gpio_oeb[32] ( PIN gpio_oeb[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1781695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[32] ( PIN gpio_ib_mode_sel[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1784915 ) ( 280 * ) ;
   - gpio_vtrip_sel[32] ( PIN gpio_vtrip_sel[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1788135 ) ( 280 * ) ;
   - gpio_out[32] ( PIN gpio_out[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1797335 ) ( 280 * ) ;
   - gpio_holdover[32] ( PIN gpio_holdover[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1800095 ) ( 280 * ) ;
   - gpio_dm2[32] ( PIN gpio_dm2[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1803315 ) ( 280 * ) ;
   - gpio_analog_sel[32] ( PIN gpio_analog_sel[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1806535 ) ( 280 * ) ;
   - gpio_inp_dis[32] ( PIN gpio_inp_dis[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1818955 ) ( 280 * ) ;
   - gpio_analog_pol[32] ( PIN gpio_analog_pol[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1821715 ) ( 280 * ) ;
   - gpio_dm0[32] ( PIN gpio_dm0[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1824935 ) ( 280 * ) ;
   - gpio_analog_en[32] ( PIN gpio_analog_en[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1828155 ) ( 280 * ) ;
   - analog_noesd_io[32] ( PIN analog_noesd_io[32] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 1830920 ) ( 280 * ) ;
   - gpio_dm1[32] ( PIN gpio_dm1[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1834135 ) ( 280 * ) ;
   - analog_io[32] ( PIN analog_io[32] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 1840120 ) ( 280 * ) ;
   - gpio_slow_sel[32] ( PIN gpio_slow_sel[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1843335 ) ( 280 * ) ;
   - gpio_in[32] ( PIN gpio_in[32] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 1852535 ) ( 280 * ) ;
   - vssa1 ( PIN vssa1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 1868030 ) ( * 1891930 )
      NEW met3 TAPERRULE met3_width_2500  ( 3167600 1917920 ) ( * 1941820 )
      NEW met3 TAPERRULE met3_width_2500  ( 2717710 4767600 ) ( 2741610 * )
      NEW met3 TAPERRULE met3_width_2500  ( 2667810 4767600 ) ( 2691710 * ) ;
   - vssd2 ( PIN vssd2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 1993810 ) ( * 2017810 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 2044070 ) ( * 2068020 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 4375270 ) ( * 4398580 ) ;
   - vccd2 ( PIN vccd2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 2019310 ) ( * 2042570 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 4349820 ) ( * 4373820 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 4400070 ) ( * 4424020 ) ;
   - vssd1 ( PIN vssd1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 2088610 ) ( * 2112560 )
      NEW met3 TAPERRULE met3_width_2500  ( 3167600 2138810 ) ( * 2162810 ) ;
   - vccd1 ( PIN vccd1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 2114050 ) ( * 2137360 ) ;
   - vdda2 ( PIN vdda2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 2204810 ) ( * 2228710 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 2254700 ) ( * 2278600 ) ;
   - vdda1 ( PIN vdda1 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( 3167600 2309020 ) ( * 2332920 )
      NEW met3 TAPERRULE met3_width_2500  ( 3167600 2358920 ) ( * 2382820 )
      NEW met3 TAPERRULE met3_width_2500  ( 3167600 3882030 ) ( * 3905930 )
      NEW met3 TAPERRULE met3_width_2500  ( 3167600 3931920 ) ( * 3955820 ) ;
   - gpio_loopback_zero[31] ( PIN gpio_loopback_zero[31] )
      + ROUTED met3  ( -1850 2383370 ) ( 130 * ) ;
   - gpio_loopback_one[31] ( PIN gpio_loopback_one[31] )
      + ROUTED met3  ( -1850 2393370 ) ( 130 * ) ;
   - gpio_in_h[31] ( PIN gpio_in_h[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2416935 ) ( 280 * ) ;
   - gpio_oeb[31] ( PIN gpio_oeb[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2419695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[31] ( PIN gpio_ib_mode_sel[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2422915 ) ( 280 * ) ;
   - gpio_vtrip_sel[31] ( PIN gpio_vtrip_sel[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2426135 ) ( 280 * ) ;
   - gpio_out[31] ( PIN gpio_out[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2435335 ) ( 280 * ) ;
   - gpio_holdover[31] ( PIN gpio_holdover[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2438095 ) ( 280 * ) ;
   - gpio_dm2[31] ( PIN gpio_dm2[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2441315 ) ( 280 * ) ;
   - gpio_analog_sel[31] ( PIN gpio_analog_sel[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2444535 ) ( 280 * ) ;
   - gpio_inp_dis[31] ( PIN gpio_inp_dis[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2456955 ) ( 280 * ) ;
   - gpio_analog_pol[31] ( PIN gpio_analog_pol[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2459715 ) ( 280 * ) ;
   - gpio_dm0[31] ( PIN gpio_dm0[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2462935 ) ( 280 * ) ;
   - gpio_analog_en[31] ( PIN gpio_analog_en[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2466155 ) ( 280 * ) ;
   - analog_noesd_io[31] ( PIN analog_noesd_io[31] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 2468920 ) ( 280 * ) ;
   - gpio_dm1[31] ( PIN gpio_dm1[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2472135 ) ( 280 * ) ;
   - analog_io[31] ( PIN analog_io[31] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 2478120 ) ( 280 * ) ;
   - gpio_slow_sel[31] ( PIN gpio_slow_sel[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2481335 ) ( 280 * ) ;
   - gpio_in[31] ( PIN gpio_in[31] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2490535 ) ( 280 * ) ;
   - gpio_in[7] ( PIN gpio_in[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2533095 ) ( 3168750 * ) ;
   - gpio_slow_sel[7] ( PIN gpio_slow_sel[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2542295 ) ( 3168750 * ) ;
   - analog_io[7] ( PIN analog_io[7] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 2545510 ) ( 3168750 * ) ;
   - gpio_dm1[7] ( PIN gpio_dm1[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2551495 ) ( 3168750 * ) ;
   - analog_noesd_io[7] ( PIN analog_noesd_io[7] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 2554710 ) ( 3168750 * ) ;
   - gpio_analog_en[7] ( PIN gpio_analog_en[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2557475 ) ( 3168750 * ) ;
   - gpio_dm0[7] ( PIN gpio_dm0[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2560695 ) ( 3168750 * ) ;
   - gpio_analog_pol[7] ( PIN gpio_analog_pol[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2563915 ) ( 3168750 * ) ;
   - gpio_inp_dis[7] ( PIN gpio_inp_dis[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2566675 ) ( 3168750 * ) ;
   - gpio_analog_sel[7] ( PIN gpio_analog_sel[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2579095 ) ( 3168750 * ) ;
   - gpio_dm2[7] ( PIN gpio_dm2[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2582315 ) ( 3168750 * ) ;
   - gpio_holdover[7] ( PIN gpio_holdover[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2585535 ) ( 3168750 * ) ;
   - gpio_out[7] ( PIN gpio_out[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2588295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[7] ( PIN gpio_vtrip_sel[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2597495 ) ( 3168750 * ) ;
   - gpio_loopback_zero[30] ( PIN gpio_loopback_zero[30] )
      + ROUTED met3  ( -1850 2598370 ) ( 130 * ) ;
   - gpio_ib_mode_sel[7] ( PIN gpio_ib_mode_sel[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2600715 ) ( 3168750 * ) ;
   - gpio_oeb[7] ( PIN gpio_oeb[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2603935 ) ( 3168750 * ) ;
   - gpio_in_h[7] ( PIN gpio_in_h[7] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2606695 ) ( 3168750 * ) ;
   - gpio_loopback_one[30] ( PIN gpio_loopback_one[30] )
      + ROUTED met3  ( -1850 2608370 ) ( 130 * ) ;
   - gpio_loopback_one[7] ( PIN gpio_loopback_one[7] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 2615180 ) ( 3168630 * ) ;
   - gpio_loopback_zero[7] ( PIN gpio_loopback_zero[7] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 2625185 ) ( 3168630 * ) ;
   - gpio_in_h[30] ( PIN gpio_in_h[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2632935 ) ( 280 * ) ;
   - gpio_oeb[30] ( PIN gpio_oeb[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2635695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[30] ( PIN gpio_ib_mode_sel[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2638915 ) ( 280 * ) ;
   - gpio_vtrip_sel[30] ( PIN gpio_vtrip_sel[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2642135 ) ( 280 * ) ;
   - gpio_out[30] ( PIN gpio_out[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2651335 ) ( 280 * ) ;
   - gpio_holdover[30] ( PIN gpio_holdover[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2654095 ) ( 280 * ) ;
   - gpio_dm2[30] ( PIN gpio_dm2[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2657315 ) ( 280 * ) ;
   - gpio_analog_sel[30] ( PIN gpio_analog_sel[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2660535 ) ( 280 * ) ;
   - gpio_inp_dis[30] ( PIN gpio_inp_dis[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2672955 ) ( 280 * ) ;
   - gpio_analog_pol[30] ( PIN gpio_analog_pol[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2675715 ) ( 280 * ) ;
   - gpio_dm0[30] ( PIN gpio_dm0[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2678935 ) ( 280 * ) ;
   - gpio_analog_en[30] ( PIN gpio_analog_en[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2682155 ) ( 280 * ) ;
   - analog_noesd_io[30] ( PIN analog_noesd_io[30] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 2684920 ) ( 280 * ) ;
   - gpio_dm1[30] ( PIN gpio_dm1[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2688135 ) ( 280 * ) ;
   - analog_io[30] ( PIN analog_io[30] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 2694120 ) ( 280 * ) ;
   - gpio_slow_sel[30] ( PIN gpio_slow_sel[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2697335 ) ( 280 * ) ;
   - gpio_in[30] ( PIN gpio_in[30] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2706535 ) ( 280 * ) ;
   - gpio_in[8] ( PIN gpio_in[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2759095 ) ( 3168750 * ) ;
   - gpio_slow_sel[8] ( PIN gpio_slow_sel[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2768295 ) ( 3168750 * ) ;
   - analog_io[8] ( PIN analog_io[8] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 2771510 ) ( 3168750 * ) ;
   - gpio_dm1[8] ( PIN gpio_dm1[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2777495 ) ( 3168750 * ) ;
   - analog_noesd_io[8] ( PIN analog_noesd_io[8] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 2780710 ) ( 3168750 * ) ;
   - gpio_analog_en[8] ( PIN gpio_analog_en[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2783475 ) ( 3168750 * ) ;
   - gpio_dm0[8] ( PIN gpio_dm0[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2786695 ) ( 3168750 * ) ;
   - gpio_analog_pol[8] ( PIN gpio_analog_pol[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2789915 ) ( 3168750 * ) ;
   - gpio_inp_dis[8] ( PIN gpio_inp_dis[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2792675 ) ( 3168750 * ) ;
   - gpio_analog_sel[8] ( PIN gpio_analog_sel[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2805095 ) ( 3168750 * ) ;
   - gpio_dm2[8] ( PIN gpio_dm2[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2808315 ) ( 3168750 * ) ;
   - gpio_holdover[8] ( PIN gpio_holdover[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2811535 ) ( 3168750 * ) ;
   - gpio_loopback_zero[29] ( PIN gpio_loopback_zero[29] )
      + ROUTED met3  ( -1850 2813370 ) ( 130 * ) ;
   - gpio_out[8] ( PIN gpio_out[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2814295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[8] ( PIN gpio_vtrip_sel[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2823495 ) ( 3168750 * ) ;
   - gpio_loopback_one[29] ( PIN gpio_loopback_one[29] )
      + ROUTED met3  ( -1850 2823370 ) ( 130 * ) ;
   - gpio_ib_mode_sel[8] ( PIN gpio_ib_mode_sel[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2826715 ) ( 3168750 * ) ;
   - gpio_oeb[8] ( PIN gpio_oeb[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2829935 ) ( 3168750 * ) ;
   - gpio_in_h[8] ( PIN gpio_in_h[8] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2832695 ) ( 3168750 * ) ;
   - gpio_loopback_one[8] ( PIN gpio_loopback_one[8] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 2840185 ) ( 3168630 * ) ;
   - gpio_in_h[29] ( PIN gpio_in_h[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2848935 ) ( 280 * ) ;
   - gpio_loopback_zero[8] ( PIN gpio_loopback_zero[8] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 2850185 ) ( 3168630 * ) ;
   - gpio_oeb[29] ( PIN gpio_oeb[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2851695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[29] ( PIN gpio_ib_mode_sel[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2854915 ) ( 280 * ) ;
   - gpio_vtrip_sel[29] ( PIN gpio_vtrip_sel[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2858135 ) ( 280 * ) ;
   - gpio_out[29] ( PIN gpio_out[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2867335 ) ( 280 * ) ;
   - gpio_holdover[29] ( PIN gpio_holdover[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2870095 ) ( 280 * ) ;
   - gpio_dm2[29] ( PIN gpio_dm2[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2873315 ) ( 280 * ) ;
   - gpio_analog_sel[29] ( PIN gpio_analog_sel[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2876535 ) ( 280 * ) ;
   - gpio_inp_dis[29] ( PIN gpio_inp_dis[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2888955 ) ( 280 * ) ;
   - gpio_analog_pol[29] ( PIN gpio_analog_pol[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2891715 ) ( 280 * ) ;
   - gpio_dm0[29] ( PIN gpio_dm0[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2894935 ) ( 280 * ) ;
   - gpio_analog_en[29] ( PIN gpio_analog_en[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2898155 ) ( 280 * ) ;
   - analog_noesd_io[29] ( PIN analog_noesd_io[29] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 2900920 ) ( 280 * ) ;
   - gpio_dm1[29] ( PIN gpio_dm1[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2904135 ) ( 280 * ) ;
   - analog_io[29] ( PIN analog_io[29] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 2910120 ) ( 280 * ) ;
   - gpio_slow_sel[29] ( PIN gpio_slow_sel[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2913335 ) ( 280 * ) ;
   - gpio_in[29] ( PIN gpio_in[29] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 2922535 ) ( 280 * ) ;
   - gpio_in[9] ( PIN gpio_in[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2984095 ) ( 3168750 * ) ;
   - gpio_slow_sel[9] ( PIN gpio_slow_sel[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 2993295 ) ( 3168750 * ) ;
   - analog_io[9] ( PIN analog_io[9] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 2996510 ) ( 3168750 * ) ;
   - gpio_dm1[9] ( PIN gpio_dm1[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3002495 ) ( 3168750 * ) ;
   - analog_noesd_io[9] ( PIN analog_noesd_io[9] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 3005710 ) ( 3168750 * ) ;
   - gpio_analog_en[9] ( PIN gpio_analog_en[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3008475 ) ( 3168750 * ) ;
   - gpio_dm0[9] ( PIN gpio_dm0[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3011695 ) ( 3168750 * ) ;
   - gpio_analog_pol[9] ( PIN gpio_analog_pol[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3014915 ) ( 3168750 * ) ;
   - gpio_inp_dis[9] ( PIN gpio_inp_dis[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3017675 ) ( 3168750 * ) ;
   - gpio_loopback_zero[28] ( PIN gpio_loopback_zero[28] )
      + ROUTED met3  ( -1850 3028370 ) ( 130 * ) ;
   - gpio_analog_sel[9] ( PIN gpio_analog_sel[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3030095 ) ( 3168750 * ) ;
   - gpio_dm2[9] ( PIN gpio_dm2[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3033315 ) ( 3168750 * ) ;
   - gpio_holdover[9] ( PIN gpio_holdover[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3036535 ) ( 3168750 * ) ;
   - gpio_loopback_one[28] ( PIN gpio_loopback_one[28] )
      + ROUTED met3  ( -1850 3038370 ) ( 130 * ) ;
   - gpio_out[9] ( PIN gpio_out[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3039295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[9] ( PIN gpio_vtrip_sel[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3048495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[9] ( PIN gpio_ib_mode_sel[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3051715 ) ( 3168750 * ) ;
   - gpio_oeb[9] ( PIN gpio_oeb[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3054935 ) ( 3168750 * ) ;
   - gpio_in_h[9] ( PIN gpio_in_h[9] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3057695 ) ( 3168750 * ) ;
   - gpio_loopback_one[9] ( PIN gpio_loopback_one[9] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3065185 ) ( 3168630 * ) ;
   - gpio_in_h[28] ( PIN gpio_in_h[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3064935 ) ( 280 * ) ;
   - gpio_oeb[28] ( PIN gpio_oeb[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3067695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[28] ( PIN gpio_ib_mode_sel[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3070915 ) ( 280 * ) ;
   - gpio_vtrip_sel[28] ( PIN gpio_vtrip_sel[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3074135 ) ( 280 * ) ;
   - gpio_loopback_zero[9] ( PIN gpio_loopback_zero[9] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3075185 ) ( 3168630 * ) ;
   - gpio_out[28] ( PIN gpio_out[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3083335 ) ( 280 * ) ;
   - gpio_holdover[28] ( PIN gpio_holdover[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3086095 ) ( 280 * ) ;
   - gpio_dm2[28] ( PIN gpio_dm2[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3089315 ) ( 280 * ) ;
   - gpio_analog_sel[28] ( PIN gpio_analog_sel[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3092535 ) ( 280 * ) ;
   - gpio_inp_dis[28] ( PIN gpio_inp_dis[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3104955 ) ( 280 * ) ;
   - gpio_analog_pol[28] ( PIN gpio_analog_pol[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3107715 ) ( 280 * ) ;
   - gpio_dm0[28] ( PIN gpio_dm0[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3110935 ) ( 280 * ) ;
   - gpio_analog_en[28] ( PIN gpio_analog_en[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3114155 ) ( 280 * ) ;
   - analog_noesd_io[28] ( PIN analog_noesd_io[28] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 3116920 ) ( 280 * ) ;
   - gpio_dm1[28] ( PIN gpio_dm1[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3120135 ) ( 280 * ) ;
   - analog_io[28] ( PIN analog_io[28] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 3126120 ) ( 280 * ) ;
   - gpio_slow_sel[28] ( PIN gpio_slow_sel[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3129335 ) ( 280 * ) ;
   - gpio_in[28] ( PIN gpio_in[28] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3138535 ) ( 280 * ) ;
   - gpio_in[10] ( PIN gpio_in[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3210095 ) ( 3168750 * ) ;
   - gpio_slow_sel[10] ( PIN gpio_slow_sel[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3219295 ) ( 3168750 * ) ;
   - analog_io[10] ( PIN analog_io[10] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 3222510 ) ( 3168750 * ) ;
   - gpio_dm1[10] ( PIN gpio_dm1[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3228495 ) ( 3168750 * ) ;
   - analog_noesd_io[10] ( PIN analog_noesd_io[10] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 3231710 ) ( 3168750 * ) ;
   - gpio_analog_en[10] ( PIN gpio_analog_en[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3234475 ) ( 3168750 * ) ;
   - gpio_dm0[10] ( PIN gpio_dm0[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3237695 ) ( 3168750 * ) ;
   - gpio_analog_pol[10] ( PIN gpio_analog_pol[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3240915 ) ( 3168750 * ) ;
   - gpio_inp_dis[10] ( PIN gpio_inp_dis[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3243675 ) ( 3168750 * ) ;
   - gpio_loopback_zero[27] ( PIN gpio_loopback_zero[27] )
      + ROUTED met3  ( -1850 3243370 ) ( 130 * ) ;
   - gpio_loopback_one[27] ( PIN gpio_loopback_one[27] )
      + ROUTED met3  ( -1850 3253370 ) ( 130 * ) ;
   - gpio_analog_sel[10] ( PIN gpio_analog_sel[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3256095 ) ( 3168750 * ) ;
   - gpio_dm2[10] ( PIN gpio_dm2[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3259315 ) ( 3168750 * ) ;
   - gpio_holdover[10] ( PIN gpio_holdover[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3262535 ) ( 3168750 * ) ;
   - gpio_out[10] ( PIN gpio_out[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3265295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[10] ( PIN gpio_vtrip_sel[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3274495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[10] ( PIN gpio_ib_mode_sel[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3277715 ) ( 3168750 * ) ;
   - gpio_oeb[10] ( PIN gpio_oeb[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3280935 ) ( 3168750 * ) ;
   - gpio_in_h[27] ( PIN gpio_in_h[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3280935 ) ( 280 * ) ;
   - gpio_in_h[10] ( PIN gpio_in_h[10] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3283695 ) ( 3168750 * ) ;
   - gpio_oeb[27] ( PIN gpio_oeb[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3283695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[27] ( PIN gpio_ib_mode_sel[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3286915 ) ( 280 * ) ;
   - gpio_loopback_one[10] ( PIN gpio_loopback_one[10] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3290185 ) ( 3168630 * ) ;
   - gpio_vtrip_sel[27] ( PIN gpio_vtrip_sel[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3290135 ) ( 280 * ) ;
   - gpio_out[27] ( PIN gpio_out[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3299335 ) ( 280 * ) ;
   - gpio_loopback_zero[10] ( PIN gpio_loopback_zero[10] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3300185 ) ( 3168630 * ) ;
   - gpio_holdover[27] ( PIN gpio_holdover[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3302095 ) ( 280 * ) ;
   - gpio_dm2[27] ( PIN gpio_dm2[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3305315 ) ( 280 * ) ;
   - gpio_analog_sel[27] ( PIN gpio_analog_sel[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3308535 ) ( 280 * ) ;
   - gpio_inp_dis[27] ( PIN gpio_inp_dis[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3320955 ) ( 280 * ) ;
   - gpio_analog_pol[27] ( PIN gpio_analog_pol[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3323715 ) ( 280 * ) ;
   - gpio_dm0[27] ( PIN gpio_dm0[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3326935 ) ( 280 * ) ;
   - gpio_analog_en[27] ( PIN gpio_analog_en[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3330155 ) ( 280 * ) ;
   - analog_noesd_io[27] ( PIN analog_noesd_io[27] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 3332920 ) ( 280 * ) ;
   - gpio_dm1[27] ( PIN gpio_dm1[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3336135 ) ( 280 * ) ;
   - analog_io[27] ( PIN analog_io[27] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 3342120 ) ( 280 * ) ;
   - gpio_slow_sel[27] ( PIN gpio_slow_sel[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3345335 ) ( 280 * ) ;
   - gpio_in[27] ( PIN gpio_in[27] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3354535 ) ( 280 * ) ;
   - gpio_in[11] ( PIN gpio_in[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3435095 ) ( 3168750 * ) ;
   - gpio_slow_sel[11] ( PIN gpio_slow_sel[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3444295 ) ( 3168750 * ) ;
   - analog_io[11] ( PIN analog_io[11] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 3447510 ) ( 3168750 * ) ;
   - gpio_dm1[11] ( PIN gpio_dm1[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3453495 ) ( 3168750 * ) ;
   - analog_noesd_io[11] ( PIN analog_noesd_io[11] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 3456710 ) ( 3168750 * ) ;
   - gpio_loopback_zero[26] ( PIN gpio_loopback_zero[26] )
      + ROUTED met3  ( -1850 3458370 ) ( 130 * ) ;
   - gpio_analog_en[11] ( PIN gpio_analog_en[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3459475 ) ( 3168750 * ) ;
   - gpio_dm0[11] ( PIN gpio_dm0[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3462695 ) ( 3168750 * ) ;
   - gpio_analog_pol[11] ( PIN gpio_analog_pol[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3465915 ) ( 3168750 * ) ;
   - gpio_inp_dis[11] ( PIN gpio_inp_dis[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3468675 ) ( 3168750 * ) ;
   - gpio_loopback_one[26] ( PIN gpio_loopback_one[26] )
      + ROUTED met3  ( -1850 3468370 ) ( 130 * ) ;
   - gpio_analog_sel[11] ( PIN gpio_analog_sel[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3481095 ) ( 3168750 * ) ;
   - gpio_dm2[11] ( PIN gpio_dm2[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3484315 ) ( 3168750 * ) ;
   - gpio_holdover[11] ( PIN gpio_holdover[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3487535 ) ( 3168750 * ) ;
   - gpio_out[11] ( PIN gpio_out[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3490295 ) ( 3168750 * ) ;
   - gpio_in_h[26] ( PIN gpio_in_h[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3496935 ) ( 280 * ) ;
   - gpio_vtrip_sel[11] ( PIN gpio_vtrip_sel[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3499495 ) ( 3168750 * ) ;
   - gpio_oeb[26] ( PIN gpio_oeb[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3499695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[11] ( PIN gpio_ib_mode_sel[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3502715 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[26] ( PIN gpio_ib_mode_sel[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3502915 ) ( 280 * ) ;
   - gpio_oeb[11] ( PIN gpio_oeb[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3505935 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[26] ( PIN gpio_vtrip_sel[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3506135 ) ( 280 * ) ;
   - gpio_in_h[11] ( PIN gpio_in_h[11] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3508695 ) ( 3168750 * ) ;
   - gpio_loopback_one[11] ( PIN gpio_loopback_one[11] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3515185 ) ( 3168630 * ) ;
   - gpio_out[26] ( PIN gpio_out[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3515335 ) ( 280 * ) ;
   - gpio_holdover[26] ( PIN gpio_holdover[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3518095 ) ( 280 * ) ;
   - gpio_dm2[26] ( PIN gpio_dm2[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3521315 ) ( 280 * ) ;
   - gpio_analog_sel[26] ( PIN gpio_analog_sel[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3524535 ) ( 280 * ) ;
   - gpio_loopback_zero[11] ( PIN gpio_loopback_zero[11] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3525185 ) ( 3168630 * ) ;
   - gpio_inp_dis[26] ( PIN gpio_inp_dis[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3536955 ) ( 280 * ) ;
   - gpio_analog_pol[26] ( PIN gpio_analog_pol[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3539715 ) ( 280 * ) ;
   - gpio_dm0[26] ( PIN gpio_dm0[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3542935 ) ( 280 * ) ;
   - gpio_analog_en[26] ( PIN gpio_analog_en[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3546155 ) ( 280 * ) ;
   - analog_noesd_io[26] ( PIN analog_noesd_io[26] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 3548920 ) ( 280 * ) ;
   - gpio_dm1[26] ( PIN gpio_dm1[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3552135 ) ( 280 * ) ;
   - analog_io[26] ( PIN analog_io[26] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 3558120 ) ( 280 * ) ;
   - gpio_slow_sel[26] ( PIN gpio_slow_sel[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3561335 ) ( 280 * ) ;
   - gpio_in[26] ( PIN gpio_in[26] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3570535 ) ( 280 * ) ;
   - gpio_in[12] ( PIN gpio_in[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3660095 ) ( 3168750 * ) ;
   - gpio_slow_sel[12] ( PIN gpio_slow_sel[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3669295 ) ( 3168750 * ) ;
   - analog_io[12] ( PIN analog_io[12] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 3672510 ) ( 3168750 * ) ;
   - gpio_loopback_zero[25] ( PIN gpio_loopback_zero[25] )
      + ROUTED met3  ( -1850 3673370 ) ( 130 * ) ;
   - gpio_dm1[12] ( PIN gpio_dm1[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3678495 ) ( 3168750 * ) ;
   - analog_noesd_io[12] ( PIN analog_noesd_io[12] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 3681710 ) ( 3168750 * ) ;
   - gpio_loopback_one[25] ( PIN gpio_loopback_one[25] )
      + ROUTED met3  ( -1850 3683370 ) ( 130 * ) ;
   - gpio_analog_en[12] ( PIN gpio_analog_en[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3684475 ) ( 3168750 * ) ;
   - gpio_dm0[12] ( PIN gpio_dm0[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3687695 ) ( 3168750 * ) ;
   - gpio_analog_pol[12] ( PIN gpio_analog_pol[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3690915 ) ( 3168750 * ) ;
   - gpio_inp_dis[12] ( PIN gpio_inp_dis[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3693675 ) ( 3168750 * ) ;
   - gpio_analog_sel[12] ( PIN gpio_analog_sel[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3706095 ) ( 3168750 * ) ;
   - gpio_dm2[12] ( PIN gpio_dm2[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3709315 ) ( 3168750 * ) ;
   - gpio_holdover[12] ( PIN gpio_holdover[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3712535 ) ( 3168750 * ) ;
   - gpio_in_h[25] ( PIN gpio_in_h[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3712935 ) ( 280 * ) ;
   - gpio_out[12] ( PIN gpio_out[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3715295 ) ( 3168750 * ) ;
   - gpio_oeb[25] ( PIN gpio_oeb[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3715695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[25] ( PIN gpio_ib_mode_sel[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3718915 ) ( 280 * ) ;
   - gpio_vtrip_sel[25] ( PIN gpio_vtrip_sel[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3722135 ) ( 280 * ) ;
   - gpio_vtrip_sel[12] ( PIN gpio_vtrip_sel[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3724495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[12] ( PIN gpio_ib_mode_sel[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3727715 ) ( 3168750 * ) ;
   - gpio_oeb[12] ( PIN gpio_oeb[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3730935 ) ( 3168750 * ) ;
   - gpio_out[25] ( PIN gpio_out[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3731335 ) ( 280 * ) ;
   - gpio_in_h[12] ( PIN gpio_in_h[12] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 3733695 ) ( 3168750 * ) ;
   - gpio_holdover[25] ( PIN gpio_holdover[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3734095 ) ( 280 * ) ;
   - gpio_dm2[25] ( PIN gpio_dm2[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3737315 ) ( 280 * ) ;
   - gpio_loopback_one[12] ( PIN gpio_loopback_one[12] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3740185 ) ( 3168630 * ) ;
   - gpio_analog_sel[25] ( PIN gpio_analog_sel[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3740535 ) ( 280 * ) ;
   - gpio_loopback_zero[12] ( PIN gpio_loopback_zero[12] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 3750185 ) ( 3168630 * ) ;
   - gpio_inp_dis[25] ( PIN gpio_inp_dis[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3752955 ) ( 280 * ) ;
   - gpio_analog_pol[25] ( PIN gpio_analog_pol[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3755715 ) ( 280 * ) ;
   - gpio_dm0[25] ( PIN gpio_dm0[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3758935 ) ( 280 * ) ;
   - gpio_analog_en[25] ( PIN gpio_analog_en[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3762155 ) ( 280 * ) ;
   - analog_noesd_io[25] ( PIN analog_noesd_io[25] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 3764920 ) ( 280 * ) ;
   - gpio_dm1[25] ( PIN gpio_dm1[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3768135 ) ( 280 * ) ;
   - analog_io[25] ( PIN analog_io[25] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 3774120 ) ( 280 * ) ;
   - gpio_slow_sel[25] ( PIN gpio_slow_sel[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3777335 ) ( 280 * ) ;
   - gpio_in[25] ( PIN gpio_in[25] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 3786535 ) ( 280 * ) ;
   - vssa2 ( PIN vssa2 )
      + ROUTED met3 TAPERRULE met3_width_2500  ( -970 3927810 ) ( * 3951710 )
      NEW met3 TAPERRULE met3_width_2500  ( -970 3977710 ) ( * 4001610 ) ;
   - gpio_in[13] ( PIN gpio_in[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4106095 ) ( 3168750 * ) ;
   - gpio_slow_sel[13] ( PIN gpio_slow_sel[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4115295 ) ( 3168750 * ) ;
   - analog_io[13] ( PIN analog_io[13] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 4118510 ) ( 3168750 * ) ;
   - gpio_dm1[13] ( PIN gpio_dm1[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4124495 ) ( 3168750 * ) ;
   - analog_noesd_io[13] ( PIN analog_noesd_io[13] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 4127710 ) ( 3168750 * ) ;
   - gpio_analog_en[13] ( PIN gpio_analog_en[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4130475 ) ( 3168750 * ) ;
   - gpio_dm0[13] ( PIN gpio_dm0[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4133695 ) ( 3168750 * ) ;
   - gpio_analog_pol[13] ( PIN gpio_analog_pol[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4136915 ) ( 3168750 * ) ;
   - gpio_inp_dis[13] ( PIN gpio_inp_dis[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4139675 ) ( 3168750 * ) ;
   - gpio_analog_sel[13] ( PIN gpio_analog_sel[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4152095 ) ( 3168750 * ) ;
   - gpio_dm2[13] ( PIN gpio_dm2[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4155315 ) ( 3168750 * ) ;
   - gpio_holdover[13] ( PIN gpio_holdover[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4158535 ) ( 3168750 * ) ;
   - gpio_out[13] ( PIN gpio_out[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4161295 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[13] ( PIN gpio_vtrip_sel[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4170495 ) ( 3168750 * ) ;
   - gpio_ib_mode_sel[13] ( PIN gpio_ib_mode_sel[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4173715 ) ( 3168750 * ) ;
   - gpio_oeb[13] ( PIN gpio_oeb[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4176935 ) ( 3168750 * ) ;
   - gpio_in_h[13] ( PIN gpio_in_h[13] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4179695 ) ( 3168750 * ) ;
   - gpio_loopback_one[13] ( PIN gpio_loopback_one[13] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 4185185 ) ( 3168630 * ) ;
   - gpio_loopback_zero[13] ( PIN gpio_loopback_zero[13] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 4195185 ) ( 3168630 * ) ;
   - gpio_loopback_zero[24] ( PIN gpio_loopback_zero[24] )
      + ROUTED met3  ( -1850 4523370 ) ( 130 * ) ;
   - gpio_loopback_one[24] ( PIN gpio_loopback_one[24] )
      + ROUTED met3  ( -1850 4533370 ) ( 130 * ) ;
   - gpio_in[14] ( PIN gpio_in[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4552095 ) ( 3168750 * ) ;
   - gpio_slow_sel[14] ( PIN gpio_slow_sel[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4561295 ) ( 3168750 * ) ;
   - gpio_in_h[24] ( PIN gpio_in_h[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4561935 ) ( 280 * ) ;
   - analog_io[14] ( PIN analog_io[14] )
      + ROUTED met3 TAPERRULE met3_width_640  ( 3166350 4564510 ) ( 3168750 * ) ;
   - gpio_oeb[24] ( PIN gpio_oeb[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4564695 ) ( 280 * ) ;
   - gpio_ib_mode_sel[24] ( PIN gpio_ib_mode_sel[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4567915 ) ( 280 * ) ;
   - gpio_dm1[14] ( PIN gpio_dm1[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4570495 ) ( 3168750 * ) ;
   - gpio_vtrip_sel[24] ( PIN gpio_vtrip_sel[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4571135 ) ( 280 * ) ;
   - analog_noesd_io[14] ( PIN analog_noesd_io[14] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( 3166350 4573710 ) ( 3168750 * ) ;
   - gpio_analog_en[14] ( PIN gpio_analog_en[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4576475 ) ( 3168750 * ) ;
   - gpio_dm0[14] ( PIN gpio_dm0[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4579695 ) ( 3168750 * ) ;
   - gpio_out[24] ( PIN gpio_out[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4580335 ) ( 280 * ) ;
   - gpio_analog_pol[14] ( PIN gpio_analog_pol[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4582915 ) ( 3168750 * ) ;
   - gpio_holdover[24] ( PIN gpio_holdover[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4583095 ) ( 280 * ) ;
   - gpio_inp_dis[14] ( PIN gpio_inp_dis[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4585675 ) ( 3168750 * ) ;
   - gpio_dm2[24] ( PIN gpio_dm2[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4586315 ) ( 280 * ) ;
   - gpio_analog_sel[24] ( PIN gpio_analog_sel[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4589535 ) ( 280 * ) ;
   - gpio_analog_sel[14] ( PIN gpio_analog_sel[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4598095 ) ( 3168750 * ) ;
   - gpio_dm2[14] ( PIN gpio_dm2[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4601315 ) ( 3168750 * ) ;
   - gpio_inp_dis[24] ( PIN gpio_inp_dis[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4601955 ) ( 280 * ) ;
   - gpio_holdover[14] ( PIN gpio_holdover[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4604535 ) ( 3168750 * ) ;
   - gpio_analog_pol[24] ( PIN gpio_analog_pol[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4604715 ) ( 280 * ) ;
   - gpio_out[14] ( PIN gpio_out[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4607295 ) ( 3168750 * ) ;
   - gpio_dm0[24] ( PIN gpio_dm0[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4607935 ) ( 280 * ) ;
   - gpio_analog_en[24] ( PIN gpio_analog_en[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4611155 ) ( 280 * ) ;
   - analog_noesd_io[24] ( PIN analog_noesd_io[24] )
      + ROUTED met3 TAPERRULE met3_width_1070  ( -2120 4613920 ) ( 280 * ) ;
   - gpio_vtrip_sel[14] ( PIN gpio_vtrip_sel[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4616495 ) ( 3168750 * ) ;
   - gpio_dm1[24] ( PIN gpio_dm1[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4617135 ) ( 280 * ) ;
   - gpio_ib_mode_sel[14] ( PIN gpio_ib_mode_sel[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4619715 ) ( 3168750 * ) ;
   - gpio_oeb[14] ( PIN gpio_oeb[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4622935 ) ( 3168750 * ) ;
   - analog_io[24] ( PIN analog_io[24] )
      + ROUTED met3 TAPERRULE met3_width_640  ( -2120 4623120 ) ( 280 * ) ;
   - gpio_in_h[14] ( PIN gpio_in_h[14] )
      + ROUTED met3 TAPERRULE met3_width_350  ( 3166350 4625695 ) ( 3168750 * ) ;
   - gpio_slow_sel[24] ( PIN gpio_slow_sel[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4626335 ) ( 280 * ) ;
   - gpio_loopback_one[14] ( PIN gpio_loopback_one[14] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 4635185 ) ( 3168630 * ) ;
   - gpio_in[24] ( PIN gpio_in[24] )
      + ROUTED met3 TAPERRULE met3_width_350  ( -2120 4635535 ) ( 280 * ) ;
   - gpio_loopback_zero[14] ( PIN gpio_loopback_zero[14] )
      + ROUTED met3 TAPERRULE met3_width_310  ( 3166350 4645185 ) ( 3168630 * ) ;
   - mask_rev[31] ( PIN mask_rev[31] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3060260 -1300 ) ( * 280 )
      NEW met2  ( 3060255 -1930 ) ( * -1370 ) ;
   - mask_rev[30] ( PIN mask_rev[30] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3059140 -1300 ) ( * 280 )
      NEW met2  ( 3059135 -1930 ) ( * -1370 ) ;
   - mask_rev[29] ( PIN mask_rev[29] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3058020 -1300 ) ( * 280 )
      NEW met2  ( 3058015 -1930 ) ( * -1370 ) ;
   - mask_rev[28] ( PIN mask_rev[28] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3056900 -1300 ) ( * 280 )
      NEW met2  ( 3056895 -1930 ) ( * -1370 ) ;
   - mask_rev[27] ( PIN mask_rev[27] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3055780 -1300 ) ( * 280 )
      NEW met2  ( 3055775 -1930 ) ( * -1370 ) ;
   - mask_rev[26] ( PIN mask_rev[26] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3054660 -1300 ) ( * 280 )
      NEW met2  ( 3054655 -1930 ) ( * -1370 ) ;
   - mask_rev[25] ( PIN mask_rev[25] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3053540 -1300 ) ( * 280 )
      NEW met2  ( 3053535 -1930 ) ( * -1370 ) ;
   - mask_rev[24] ( PIN mask_rev[24] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3052420 -1300 ) ( * 280 )
      NEW met2  ( 3052415 -1930 ) ( * -1370 ) ;
   - mask_rev[23] ( PIN mask_rev[23] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3051300 -1300 ) ( * 280 )
      NEW met2  ( 3051295 -1930 ) ( * -1370 ) ;
   - mask_rev[22] ( PIN mask_rev[22] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3050180 -1300 ) ( * 280 )
      NEW met2  ( 3050175 -1930 ) ( * -1370 ) ;
   - mask_rev[21] ( PIN mask_rev[21] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3049060 -1300 ) ( * 280 )
      NEW met2  ( 3049055 -1930 ) ( * -1370 ) ;
   - mask_rev[20] ( PIN mask_rev[20] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3047940 -1300 ) ( * 280 )
      NEW met2  ( 3047935 -1930 ) ( * -1370 ) ;
   - mask_rev[19] ( PIN mask_rev[19] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3046820 -1300 ) ( * 280 )
      NEW met2  ( 3046815 -1930 ) ( * -1370 ) ;
   - mask_rev[18] ( PIN mask_rev[18] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3045700 -1300 ) ( * 280 )
      NEW met2  ( 3045695 -1930 ) ( * -1370 ) ;
   - mask_rev[17] ( PIN mask_rev[17] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3044580 -1300 ) ( * 280 )
      NEW met2  ( 3044575 -1930 ) ( * -1370 ) ;
   - mask_rev[16] ( PIN mask_rev[16] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3043460 -1300 ) ( * 280 )
      NEW met2  ( 3043455 -1930 ) ( * -1370 ) ;
   - mask_rev[15] ( PIN mask_rev[15] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3042340 -1300 ) ( * 280 )
      NEW met2  ( 3042335 -1930 ) ( * -1370 ) ;
   - mask_rev[14] ( PIN mask_rev[14] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3041220 -1300 ) ( * 280 )
      NEW met2  ( 3041215 -1930 ) ( * -1370 ) ;
   - mask_rev[13] ( PIN mask_rev[13] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3040100 -1300 ) ( * 280 )
      NEW met2  ( 3040095 -1930 ) ( * -1370 ) ;
   - mask_rev[12] ( PIN mask_rev[12] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3038980 -1300 ) ( * 280 )
      NEW met2  ( 3038975 -1930 ) ( * -1370 ) ;
   - mask_rev[11] ( PIN mask_rev[11] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3037860 -1300 ) ( * 280 )
      NEW met2  ( 3037855 -1930 ) ( * -1370 ) ;
   - mask_rev[10] ( PIN mask_rev[10] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3036740 -1300 ) ( * 280 )
      NEW met2  ( 3036735 -1930 ) ( * -1370 ) ;
   - mask_rev[9] ( PIN mask_rev[9] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3035620 -1300 ) ( * 280 )
      NEW met2  ( 3035615 -1930 ) ( * -1370 ) ;
   - mask_rev[8] ( PIN mask_rev[8] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3034500 -1300 ) ( * 280 )
      NEW met2  ( 3034495 -1930 ) ( * -1370 ) ;
   - mask_rev[7] ( PIN mask_rev[7] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3033380 -1300 ) ( * 280 )
      NEW met2  ( 3033375 -1930 ) ( * -1370 ) ;
   - mask_rev[6] ( PIN mask_rev[6] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3032260 -1300 ) ( * 280 )
      NEW met2  ( 3032255 -1930 ) ( * -1370 ) ;
   - mask_rev[5] ( PIN mask_rev[5] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3031140 -1300 ) ( * 280 )
      NEW met2  ( 3031135 -1930 ) ( * -1370 ) ;
   - mask_rev[4] ( PIN mask_rev[4] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3030020 -1300 ) ( * 280 )
      NEW met2  ( 3030015 -1930 ) ( * -1370 ) ;
   - mask_rev[3] ( PIN mask_rev[3] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3028900 -1300 ) ( * 280 )
      NEW met2  ( 3028895 -1930 ) ( * -1370 ) ;
   - mask_rev[2] ( PIN mask_rev[2] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3027780 -1300 ) ( * 280 )
      NEW met2  ( 3027775 -1930 ) ( * -1370 ) ;
   - mask_rev[1] ( PIN mask_rev[1] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3026660 -1300 ) ( * 280 )
      NEW met2  ( 3026655 -1930 ) ( * -1370 ) ;
   - mask_rev[0] ( PIN mask_rev[0] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 3025540 -1300 ) ( * 280 )
      NEW met2  ( 3025535 -1930 ) ( * -1370 ) ;
   - gpio_loopback_zero[43] ( PIN gpio_loopback_zero[43] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 2463305 -2000 ) ( * 280 ) ;
   - gpio_loopback_one[43] ( PIN gpio_loopback_one[43] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 2442030 -2000 ) ( * 280 ) ;
   - gpio_in_h[43] ( PIN gpio_in_h[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2438690 -2120 ) ( * 280 ) ;
   - gpio_oeb[43] ( PIN gpio_oeb[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2435930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[43] ( PIN gpio_ib_mode_sel[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2432710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[43] ( PIN gpio_vtrip_sel[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2429490 -2120 ) ( * 280 ) ;
   - gpio_out[43] ( PIN gpio_out[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2420290 -2120 ) ( * 280 ) ;
   - gpio_holdover[43] ( PIN gpio_holdover[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2417530 -2120 ) ( * 280 ) ;
   - gpio_dm2[43] ( PIN gpio_dm2[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2414310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[43] ( PIN gpio_analog_sel[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2411090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[43] ( PIN gpio_inp_dis[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2398670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[43] ( PIN gpio_analog_pol[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2395910 -2120 ) ( * 280 ) ;
   - gpio_dm0[43] ( PIN gpio_dm0[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2392690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[43] ( PIN gpio_analog_en[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2389470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[43] ( PIN analog_noesd_io[43] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 2386710 -2120 ) ( * 280 ) ;
   - gpio_dm1[43] ( PIN gpio_dm1[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2383490 -2120 ) ( * 280 ) ;
   - analog_io[43] ( PIN analog_io[43] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 2377510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[43] ( PIN gpio_slow_sel[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2374290 -2120 ) ( * 280 ) ;
   - gpio_in[43] ( PIN gpio_in[43] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2365090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[42] ( PIN gpio_loopback_zero[42] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 2189020 -2000 ) ( * 280 ) ;
   - gpio_loopback_one[42] ( PIN gpio_loopback_one[42] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 2168030 -2000 ) ( * 280 ) ;
   - gpio_in_h[42] ( PIN gpio_in_h[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2164690 -2120 ) ( * 280 ) ;
   - gpio_oeb[42] ( PIN gpio_oeb[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2161930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[42] ( PIN gpio_ib_mode_sel[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2158710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[42] ( PIN gpio_vtrip_sel[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2155490 -2120 ) ( * 280 ) ;
   - gpio_out[42] ( PIN gpio_out[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2146290 -2120 ) ( * 280 ) ;
   - gpio_holdover[42] ( PIN gpio_holdover[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2143530 -2120 ) ( * 280 ) ;
   - gpio_dm2[42] ( PIN gpio_dm2[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2140310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[42] ( PIN gpio_analog_sel[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2137090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[42] ( PIN gpio_inp_dis[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2124670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[42] ( PIN gpio_analog_pol[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2121910 -2120 ) ( * 280 ) ;
   - gpio_dm0[42] ( PIN gpio_dm0[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2118690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[42] ( PIN gpio_analog_en[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2115470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[42] ( PIN analog_noesd_io[42] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 2112710 -2120 ) ( * 280 ) ;
   - gpio_dm1[42] ( PIN gpio_dm1[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2109490 -2120 ) ( * 280 ) ;
   - analog_io[42] ( PIN analog_io[42] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 2103510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[42] ( PIN gpio_slow_sel[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2100290 -2120 ) ( * 280 ) ;
   - gpio_in[42] ( PIN gpio_in[42] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2091090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[41] ( PIN gpio_loopback_zero[41] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1915020 -2000 ) ( * 280 ) ;
   - gpio_loopback_one[41] ( PIN gpio_loopback_one[41] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1894030 -2000 ) ( * 280 ) ;
   - gpio_in_h[41] ( PIN gpio_in_h[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1890690 -2120 ) ( * 280 ) ;
   - gpio_oeb[41] ( PIN gpio_oeb[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1887930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[41] ( PIN gpio_ib_mode_sel[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1884710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[41] ( PIN gpio_vtrip_sel[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1881490 -2120 ) ( * 280 ) ;
   - gpio_out[41] ( PIN gpio_out[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1872290 -2120 ) ( * 280 ) ;
   - gpio_holdover[41] ( PIN gpio_holdover[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1869530 -2120 ) ( * 280 ) ;
   - gpio_dm2[41] ( PIN gpio_dm2[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1866310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[41] ( PIN gpio_analog_sel[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1863090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[41] ( PIN gpio_inp_dis[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1850670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[41] ( PIN gpio_analog_pol[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1847910 -2120 ) ( * 280 ) ;
   - gpio_dm0[41] ( PIN gpio_dm0[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1844690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[41] ( PIN gpio_analog_en[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1841470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[41] ( PIN analog_noesd_io[41] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 1838710 -2120 ) ( * 280 ) ;
   - gpio_dm1[41] ( PIN gpio_dm1[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1835490 -2120 ) ( * 280 ) ;
   - analog_io[41] ( PIN analog_io[41] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 1829510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[41] ( PIN gpio_slow_sel[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1826290 -2120 ) ( * 280 ) ;
   - gpio_in[41] ( PIN gpio_in[41] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1817090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[40] ( PIN gpio_loopback_zero[40] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1640955 -2000 ) ( * 170 ) ;
   - gpio_loopback_one[40] ( PIN gpio_loopback_one[40] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1620030 -2000 ) ( * 280 ) ;
   - gpio_in_h[40] ( PIN gpio_in_h[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1616690 -2120 ) ( * 280 ) ;
   - gpio_oeb[40] ( PIN gpio_oeb[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1613930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[40] ( PIN gpio_ib_mode_sel[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1610710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[40] ( PIN gpio_vtrip_sel[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1607490 -2120 ) ( * 280 ) ;
   - gpio_out[40] ( PIN gpio_out[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1598290 -2120 ) ( * 280 ) ;
   - gpio_holdover[40] ( PIN gpio_holdover[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1595530 -2120 ) ( * 280 ) ;
   - gpio_dm2[40] ( PIN gpio_dm2[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1592310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[40] ( PIN gpio_analog_sel[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1589090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[40] ( PIN gpio_inp_dis[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1576670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[40] ( PIN gpio_analog_pol[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1573910 -2120 ) ( * 280 ) ;
   - gpio_dm0[40] ( PIN gpio_dm0[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1570690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[40] ( PIN gpio_analog_en[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1567470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[40] ( PIN analog_noesd_io[40] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 1564710 -2120 ) ( * 280 ) ;
   - gpio_dm1[40] ( PIN gpio_dm1[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1561490 -2120 ) ( * 280 ) ;
   - analog_io[40] ( PIN analog_io[40] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 1555510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[40] ( PIN gpio_slow_sel[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1552290 -2120 ) ( * 280 ) ;
   - gpio_in[40] ( PIN gpio_in[40] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1543090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[39] ( PIN gpio_loopback_zero[39] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1366930 -2000 ) ( * 280 ) ;
   - gpio_loopback_one[39] ( PIN gpio_loopback_one[39] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 1346030 -2000 ) ( * 280 ) ;
   - gpio_in_h[39] ( PIN gpio_in_h[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1342690 -2120 ) ( * 280 ) ;
   - gpio_oeb[39] ( PIN gpio_oeb[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1339930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[39] ( PIN gpio_ib_mode_sel[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1336710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[39] ( PIN gpio_vtrip_sel[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1333490 -2120 ) ( * 280 ) ;
   - gpio_out[39] ( PIN gpio_out[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1324290 -2120 ) ( * 280 ) ;
   - gpio_holdover[39] ( PIN gpio_holdover[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1321530 -2120 ) ( * 280 ) ;
   - gpio_dm2[39] ( PIN gpio_dm2[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1318310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[39] ( PIN gpio_analog_sel[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1315090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[39] ( PIN gpio_inp_dis[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1302670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[39] ( PIN gpio_analog_pol[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1299910 -2120 ) ( * 280 ) ;
   - gpio_dm0[39] ( PIN gpio_dm0[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1296690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[39] ( PIN gpio_analog_en[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1293470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[39] ( PIN analog_noesd_io[39] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 1290710 -2120 ) ( * 280 ) ;
   - gpio_dm1[39] ( PIN gpio_dm1[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1287490 -2120 ) ( * 280 ) ;
   - analog_io[39] ( PIN analog_io[39] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 1281510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[39] ( PIN gpio_slow_sel[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1278290 -2120 ) ( * 280 ) ;
   - gpio_in[39] ( PIN gpio_in[39] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1269090 -2120 ) ( * 280 ) ;
   - gpio_loopback_zero[38] ( PIN gpio_loopback_zero[38] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 819085 -2000 ) ( * 280 ) ;
   - gpio_loopback_one[38] ( PIN gpio_loopback_one[38] )
      + ROUTED met2 TAPERRULE met2_width_260  ( 803030 -2000 ) ( * 280 ) ;
   - gpio_in_h[38] ( PIN gpio_in_h[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 799690 -2120 ) ( * 280 ) ;
   - gpio_oeb[38] ( PIN gpio_oeb[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 796930 -2120 ) ( * 280 ) ;
   - gpio_ib_mode_sel[38] ( PIN gpio_ib_mode_sel[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 793710 -2120 ) ( * 280 ) ;
   - gpio_vtrip_sel[38] ( PIN gpio_vtrip_sel[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 790490 -2120 ) ( * 280 ) ;
   - gpio_out[38] ( PIN gpio_out[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 781290 -2120 ) ( * 280 ) ;
   - gpio_holdover[38] ( PIN gpio_holdover[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 778530 -2120 ) ( * 280 ) ;
   - gpio_dm2[38] ( PIN gpio_dm2[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 775310 -2120 ) ( * 280 ) ;
   - gpio_analog_sel[38] ( PIN gpio_analog_sel[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 772090 -2120 ) ( * 280 ) ;
   - gpio_inp_dis[38] ( PIN gpio_inp_dis[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 759670 -2120 ) ( * 280 ) ;
   - gpio_analog_pol[38] ( PIN gpio_analog_pol[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 756910 -2120 ) ( * 280 ) ;
   - gpio_dm0[38] ( PIN gpio_dm0[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 753690 -2120 ) ( * 280 ) ;
   - gpio_analog_en[38] ( PIN gpio_analog_en[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 750470 -2120 ) ( * 280 ) ;
   - analog_noesd_io[38] ( PIN analog_noesd_io[38] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 747710 -2120 ) ( * 280 ) ;
   - gpio_dm1[38] ( PIN gpio_dm1[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 744490 -2120 ) ( * 280 ) ;
   - analog_io[38] ( PIN analog_io[38] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 738510 -2120 ) ( * 280 ) ;
   - gpio_slow_sel[38] ( PIN gpio_slow_sel[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 735290 -2120 ) ( * 280 ) ;
   - gpio_in[38] ( PIN gpio_in[38] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 726090 -2120 ) ( * 280 ) ;
   - resetb_l ( PIN resetb_l )
      + ROUTED met2 TAPERRULE met2_width_280  ( 550960 -2000 ) ( * 280 ) ;
   - resetb_h ( PIN resetb_h )
      + ROUTED met2 TAPERRULE met2_width_330  ( 498020 -450 ) ( * 280 )
      NEW met2 TAPERRULE met2_width_300  ( 498020 -2000 ) ( * -450 ) ;
   - gpio_in[15] ( PIN gpio_in[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2994540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[15] ( PIN gpio_slow_sel[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2985340 4766350 ) ( * 4768750 ) ;
   - analog_io[15] ( PIN analog_io[15] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 2982120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[15] ( PIN gpio_dm1[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2976140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[15] ( PIN analog_noesd_io[15] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 2972920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[15] ( PIN gpio_analog_en[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2970160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[15] ( PIN gpio_dm0[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2966940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[15] ( PIN gpio_analog_pol[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2963720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[15] ( PIN gpio_inp_dis[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2960960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[15] ( PIN gpio_analog_sel[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2948540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[15] ( PIN gpio_dm2[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2945320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[15] ( PIN gpio_holdover[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2942100 4766350 ) ( * 4768750 ) ;
   - gpio_out[15] ( PIN gpio_out[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2939340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[15] ( PIN gpio_vtrip_sel[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2930140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[15] ( PIN gpio_ib_mode_sel[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2926920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[15] ( PIN gpio_oeb[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2923700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[15] ( PIN gpio_in_h[15] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2920940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[15] ( PIN gpio_loopback_one[15] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 2891640 4766350 ) ( * 4768630 ) ;
   - gpio_loopback_zero[15] ( PIN gpio_loopback_zero[15] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 2881635 4766350 ) ( * 4768630 ) ;
   - gpio_in[16] ( PIN gpio_in[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2485540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[16] ( PIN gpio_slow_sel[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2476340 4766350 ) ( * 4768750 ) ;
   - analog_io[16] ( PIN analog_io[16] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 2473120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[16] ( PIN gpio_dm1[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2467140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[16] ( PIN analog_noesd_io[16] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 2463920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[16] ( PIN gpio_analog_en[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2461160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[16] ( PIN gpio_dm0[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2457940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[16] ( PIN gpio_analog_pol[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2454720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[16] ( PIN gpio_inp_dis[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2451960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[16] ( PIN gpio_analog_sel[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2439540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[16] ( PIN gpio_dm2[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2436320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[16] ( PIN gpio_holdover[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2433100 4766350 ) ( * 4768750 ) ;
   - gpio_out[16] ( PIN gpio_out[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2430340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[16] ( PIN gpio_vtrip_sel[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2421140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[16] ( PIN gpio_ib_mode_sel[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2417920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[16] ( PIN gpio_oeb[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2414700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[16] ( PIN gpio_in_h[16] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2411940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[16] ( PIN gpio_loopback_one[16] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 2394640 4766350 ) ( * 4768630 ) ;
   - gpio_loopback_zero[16] ( PIN gpio_loopback_zero[16] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 2384635 4766350 ) ( * 4768630 ) ;
   - gpio_in[17] ( PIN gpio_in[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2228540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[17] ( PIN gpio_slow_sel[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2219340 4766350 ) ( * 4768750 ) ;
   - analog_io[17] ( PIN analog_io[17] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 2216120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[17] ( PIN gpio_dm1[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2210140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[17] ( PIN analog_noesd_io[17] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 2206920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[17] ( PIN gpio_analog_en[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2204160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[17] ( PIN gpio_dm0[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2200940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[17] ( PIN gpio_analog_pol[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2197720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[17] ( PIN gpio_inp_dis[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2194960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[17] ( PIN gpio_analog_sel[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2182540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[17] ( PIN gpio_dm2[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2179320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[17] ( PIN gpio_holdover[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2176100 4766350 ) ( * 4768750 ) ;
   - gpio_out[17] ( PIN gpio_out[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2173340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[17] ( PIN gpio_vtrip_sel[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2164140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[17] ( PIN gpio_ib_mode_sel[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2160920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[17] ( PIN gpio_oeb[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2157700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[17] ( PIN gpio_in_h[17] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 2154940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[17] ( PIN gpio_loopback_one[17] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 2138640 4766350 ) ( * 4768630 ) ;
   - gpio_loopback_zero[17] ( PIN gpio_loopback_zero[17] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 2128635 4766350 ) ( * 4768630 ) ;
   - gpio_in[18] ( PIN gpio_in[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1783540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[18] ( PIN gpio_slow_sel[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1774340 4766350 ) ( * 4768750 ) ;
   - analog_io[18] ( PIN analog_io[18] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 1771120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[18] ( PIN gpio_dm1[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1765140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[18] ( PIN analog_noesd_io[18] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 1761920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[18] ( PIN gpio_analog_en[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1759160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[18] ( PIN gpio_dm0[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1755940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[18] ( PIN gpio_analog_pol[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1752720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[18] ( PIN gpio_inp_dis[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1749960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[18] ( PIN gpio_analog_sel[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1737540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[18] ( PIN gpio_dm2[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1734320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[18] ( PIN gpio_holdover[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1731100 4766350 ) ( * 4768750 ) ;
   - gpio_out[18] ( PIN gpio_out[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1728340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[18] ( PIN gpio_vtrip_sel[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1719140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[18] ( PIN gpio_ib_mode_sel[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1715920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[18] ( PIN gpio_oeb[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1712700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[18] ( PIN gpio_in_h[18] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1709940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[18] ( PIN gpio_loopback_one[18] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 1693640 4766350 ) ( * 4768630 ) ;
   - gpio_loopback_zero[18] ( PIN gpio_loopback_zero[18] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 1683635 4766350 ) ( * 4768630 ) ;
   - gpio_in[19] ( PIN gpio_in[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1274540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[19] ( PIN gpio_slow_sel[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1265340 4766350 ) ( * 4768750 ) ;
   - analog_io[19] ( PIN analog_io[19] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 1262120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[19] ( PIN gpio_dm1[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1256140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[19] ( PIN analog_noesd_io[19] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 1252920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[19] ( PIN gpio_analog_en[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1250160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[19] ( PIN gpio_dm0[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1246940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[19] ( PIN gpio_analog_pol[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1243720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[19] ( PIN gpio_inp_dis[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1240960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[19] ( PIN gpio_analog_sel[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1228540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[19] ( PIN gpio_dm2[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1225320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[19] ( PIN gpio_holdover[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1222100 4766350 ) ( * 4768750 ) ;
   - gpio_out[19] ( PIN gpio_out[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1219340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[19] ( PIN gpio_vtrip_sel[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1210140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[19] ( PIN gpio_ib_mode_sel[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1206920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[19] ( PIN gpio_oeb[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1203700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[19] ( PIN gpio_in_h[19] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1200940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[19] ( PIN gpio_loopback_one[19] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 1171640 4766350 ) ( * 4768630 ) ;
   - gpio_loopback_zero[19] ( PIN gpio_loopback_zero[19] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 1161635 4766350 ) ( * 4768630 ) ;
   - gpio_in[20] ( PIN gpio_in[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1016540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[20] ( PIN gpio_slow_sel[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 1007340 4766350 ) ( * 4768750 ) ;
   - analog_io[20] ( PIN analog_io[20] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 1004120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[20] ( PIN gpio_dm1[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 998140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[20] ( PIN analog_noesd_io[20] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 994920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[20] ( PIN gpio_analog_en[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 992160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[20] ( PIN gpio_dm0[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 988940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[20] ( PIN gpio_analog_pol[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 985720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[20] ( PIN gpio_inp_dis[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 982960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[20] ( PIN gpio_analog_sel[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 970540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[20] ( PIN gpio_dm2[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 967320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[20] ( PIN gpio_holdover[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 964100 4766350 ) ( * 4768750 ) ;
   - gpio_out[20] ( PIN gpio_out[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 961340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[20] ( PIN gpio_vtrip_sel[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 952140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[20] ( PIN gpio_ib_mode_sel[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 948920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[20] ( PIN gpio_oeb[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 945700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[20] ( PIN gpio_in_h[20] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 942940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[20] ( PIN gpio_loopback_one[20] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 915640 4766350 ) ( * 4768630 ) ;
   - gpio_loopback_zero[20] ( PIN gpio_loopback_zero[20] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 905635 4766350 ) ( * 4768630 ) ;
   - gpio_in[21] ( PIN gpio_in[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 759540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[21] ( PIN gpio_slow_sel[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 750340 4766350 ) ( * 4768750 ) ;
   - analog_io[21] ( PIN analog_io[21] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 747120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[21] ( PIN gpio_dm1[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 741140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[21] ( PIN analog_noesd_io[21] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 737920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[21] ( PIN gpio_analog_en[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 735160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[21] ( PIN gpio_dm0[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 731940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[21] ( PIN gpio_analog_pol[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 728720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[21] ( PIN gpio_inp_dis[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 725960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[21] ( PIN gpio_analog_sel[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 713540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[21] ( PIN gpio_dm2[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 710320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[21] ( PIN gpio_holdover[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 707100 4766350 ) ( * 4768750 ) ;
   - gpio_out[21] ( PIN gpio_out[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 704340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[21] ( PIN gpio_vtrip_sel[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 695140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[21] ( PIN gpio_ib_mode_sel[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 691920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[21] ( PIN gpio_oeb[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 688700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[21] ( PIN gpio_in_h[21] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 685940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[21] ( PIN gpio_loopback_one[21] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 659640 4766350 ) ( * 4768630 ) ;
   - gpio_loopback_zero[21] ( PIN gpio_loopback_zero[21] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 649635 4766350 ) ( * 4768630 ) ;
   - gpio_in[22] ( PIN gpio_in[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 502540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[22] ( PIN gpio_slow_sel[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 493340 4766350 ) ( * 4768750 ) ;
   - analog_io[22] ( PIN analog_io[22] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 490120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[22] ( PIN gpio_dm1[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 484140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[22] ( PIN analog_noesd_io[22] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 480920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[22] ( PIN gpio_analog_en[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 478160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[22] ( PIN gpio_dm0[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 474940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[22] ( PIN gpio_analog_pol[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 471720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[22] ( PIN gpio_inp_dis[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 468960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[22] ( PIN gpio_analog_sel[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 456540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[22] ( PIN gpio_dm2[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 453320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[22] ( PIN gpio_holdover[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 450100 4766350 ) ( * 4768750 ) ;
   - gpio_out[22] ( PIN gpio_out[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 447340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[22] ( PIN gpio_vtrip_sel[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 438140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[22] ( PIN gpio_ib_mode_sel[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 434920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[22] ( PIN gpio_oeb[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 431700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[22] ( PIN gpio_in_h[22] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 428940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[22] ( PIN gpio_loopback_one[22] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 403640 4766350 ) ( * 4768630 ) ;
   - gpio_loopback_zero[22] ( PIN gpio_loopback_zero[22] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 393635 4766350 ) ( * 4768630 ) ;
   - gpio_in[23] ( PIN gpio_in[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 245540 4766350 ) ( * 4768750 ) ;
   - gpio_slow_sel[23] ( PIN gpio_slow_sel[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 236340 4766350 ) ( * 4768750 ) ;
   - analog_io[23] ( PIN analog_io[23] )
      + ROUTED met2 TAPERRULE met2_width_640  ( 233120 4766350 ) ( * 4768750 ) ;
   - gpio_dm1[23] ( PIN gpio_dm1[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 227140 4766350 ) ( * 4768750 ) ;
   - analog_noesd_io[23] ( PIN analog_noesd_io[23] )
      + ROUTED met2 TAPERRULE met2_width_1070  ( 223920 4766350 ) ( * 4768750 ) ;
   - gpio_analog_en[23] ( PIN gpio_analog_en[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 221160 4766350 ) ( * 4768750 ) ;
   - gpio_dm0[23] ( PIN gpio_dm0[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 217940 4766350 ) ( * 4768750 ) ;
   - gpio_analog_pol[23] ( PIN gpio_analog_pol[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 214720 4766350 ) ( * 4768750 ) ;
   - gpio_inp_dis[23] ( PIN gpio_inp_dis[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 211960 4766350 ) ( * 4768750 ) ;
   - gpio_analog_sel[23] ( PIN gpio_analog_sel[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 199540 4766350 ) ( * 4768750 ) ;
   - gpio_dm2[23] ( PIN gpio_dm2[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 196320 4766350 ) ( * 4768750 ) ;
   - gpio_holdover[23] ( PIN gpio_holdover[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 193100 4766350 ) ( * 4768750 ) ;
   - gpio_out[23] ( PIN gpio_out[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 190340 4766350 ) ( * 4768750 ) ;
   - gpio_vtrip_sel[23] ( PIN gpio_vtrip_sel[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 181140 4766350 ) ( * 4768750 ) ;
   - gpio_ib_mode_sel[23] ( PIN gpio_ib_mode_sel[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 177920 4766350 ) ( * 4768750 ) ;
   - gpio_oeb[23] ( PIN gpio_oeb[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 174700 4766350 ) ( * 4768750 ) ;
   - gpio_in_h[23] ( PIN gpio_in_h[23] )
      + ROUTED met2 TAPERRULE met2_width_280  ( 171940 4766350 ) ( * 4768750 ) ;
   - gpio_loopback_one[23] ( PIN gpio_loopback_one[23] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 147640 4766350 ) ( * 4768630 ) ;
   - gpio_loopback_zero[23] ( PIN gpio_loopback_zero[23] )
      + ROUTED met2 TAPERRULE met2_width_300  ( 137635 4766350 ) ( * 4768630 ) ;
END NETS

END DESIGN

