
# CMOS OR Gate Design in Cadence Virtuoso

This repository contains the full-custom design and simulation of a **CMOS OR Gate** implemented using **Cadence Virtuoso**. It covers schematic design, layout, DRC/LVS verification, post-layout RC extraction, transient analysis, and energy estimation for a single cycle.

---

## ğŸ“ Table of Contents  
- [ğŸ§© Schematic](#-schematic)  
- [ğŸ§ª Testbench](#-testbench)  
- [ğŸ“ˆ Transient Simulation](#-transient-simulation)  
- [ğŸ§± Layout](#-layout)  
- [âœ… DRC and LVS Checks](#-drc-and-lvs-checks)  
- [ğŸ” LVS Match View](#-lvs-match-view)  
- [ğŸ§  Parasitic Extraction (RCX)](#-parasitic-extraction-rcx)  
- [ğŸ§¾ AV Extracted View](#-av-extracted-view)  
- [âš¡ Energy Estimation](#-energy-estimation)  
- [ğŸ› ï¸ Tools Used](#-tools-used)  
- [ğŸ‘¤ Author](#-author)

---

## ğŸ§© Schematic  
The OR gate is designed using complementary CMOS logic. It outputs HIGH if either input is HIGH.

![Schematic](./Schematic_OR.png)

---

## ğŸ§ª Testbench  
The testbench applies all input combinations (`A`, `B`) to validate the gateâ€™s logical behavior.

![Testbench](./OR_Gate_testbench.png)

---

## ğŸ“ˆ Transient Simulation  
Transient waveform confirms that the OR gate functions correctly under all possible input transitions.

![Transient](./OR_Gate_transient_waveform.png)

---

## ğŸ§± Layout  
The layout was created in Cadence Virtuoso following 90nm design rules and optimized transistor placement.

![Layout](./OR_Layout.png)

---

## âœ… DRC and LVS Checks  

### âœ”ï¸ DRC (Design Rule Check)  
No design rule violations were found. Verified using **Assura DRC**.

![DRC](./DRC_Clearance.png)

### âœ”ï¸ LVS (Layout vs Schematic)  
The layout netlist matches the schematic functionally and topologically.

![LVS Run](./LVS_run.png)

---

## ğŸ” LVS Match View  
Graphical view confirming the net-to-net match between the schematic and layout.

![LVS Match](./LVS_Match.png)

---

## ğŸ§  Parasitic Extraction (RCX)  
RC parasitic extraction was performed to include interconnect resistance and capacitance in simulations.

![RCX](./RCX_Run.png)

---

## ğŸ§¾ AV Extracted View  
The Annotated View highlights parasitic R and C components mapped on the layout nets.

![AV Extracted View](./AV_Extracted_view.png)

---

## âš¡ Energy Estimation  
Estimated energy consumption for a complete OR gate switching cycle using post-layout simulation.

![Energy](./Energy_one_cycle_OR.png)

---

## ğŸ› ï¸ Tools Used  
- **Cadence Virtuoso** â€“ Schematic, Layout  
- **Spectre** â€“ Transient Simulation  
- **Assura** â€“ DRC, LVS, RCX  
- **ADE L** â€“ Testbench Simulation & Power Estimation

---

## ğŸ‘¤ Author  
**Ram Tripathi**
