#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan  4 16:27:02 2019
# Process ID: 122385
# Current directory: /home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.runs/impl_1
# Command line: vivado -log design_4_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_4_wrapper.tcl -notrace
# Log file: /home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.runs/impl_1/design_4_wrapper.vdi
# Journal file: /home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_4_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/olafur/Downloads/Assignment_2/HLS_labs/lab4/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_4_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_1/design_4_axi_gpio_0_1.dcp' for cell 'design_4_i/axi_gpio_BTN'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_2/design_4_axi_gpio_0_2.dcp' for cell 'design_4_i/axi_gpio_LEDS'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_0/design_4_axi_gpio_0_0.dcp' for cell 'design_4_i/axi_gpio_SWS'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_processing_system7_0_0/design_4_processing_system7_0_0.dcp' for cell 'design_4_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_rst_ps7_0_100M_0/design_4_rst_ps7_0_100M_0.dcp' for cell 'design_4_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_zybo_audio_ctrl_0_0/design_4_zybo_audio_ctrl_0_0.dcp' for cell 'design_4_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_xbar_0/design_4_xbar_0.dcp' for cell 'design_4_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_auto_pc_0/design_4_auto_pc_0.dcp' for cell 'design_4_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_processing_system7_0_0/design_4_processing_system7_0_0.xdc] for cell 'design_4_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.442840 which will be rounded to 2.443 to ensure it is an integer multiple of 1 picosecond [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_processing_system7_0_0/design_4_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_processing_system7_0_0/design_4_processing_system7_0_0.xdc] for cell 'design_4_i/processing_system7_0/inst'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_0/design_4_axi_gpio_0_0_board.xdc] for cell 'design_4_i/axi_gpio_SWS/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_0/design_4_axi_gpio_0_0_board.xdc] for cell 'design_4_i/axi_gpio_SWS/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_0/design_4_axi_gpio_0_0.xdc] for cell 'design_4_i/axi_gpio_SWS/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_0/design_4_axi_gpio_0_0.xdc] for cell 'design_4_i/axi_gpio_SWS/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_1/design_4_axi_gpio_0_1_board.xdc] for cell 'design_4_i/axi_gpio_BTN/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_1/design_4_axi_gpio_0_1_board.xdc] for cell 'design_4_i/axi_gpio_BTN/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_1/design_4_axi_gpio_0_1.xdc] for cell 'design_4_i/axi_gpio_BTN/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_1/design_4_axi_gpio_0_1.xdc] for cell 'design_4_i/axi_gpio_BTN/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_2/design_4_axi_gpio_0_2_board.xdc] for cell 'design_4_i/axi_gpio_LEDS/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_2/design_4_axi_gpio_0_2_board.xdc] for cell 'design_4_i/axi_gpio_LEDS/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_2/design_4_axi_gpio_0_2.xdc] for cell 'design_4_i/axi_gpio_LEDS/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_axi_gpio_0_2/design_4_axi_gpio_0_2.xdc] for cell 'design_4_i/axi_gpio_LEDS/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_rst_ps7_0_100M_0/design_4_rst_ps7_0_100M_0_board.xdc] for cell 'design_4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_rst_ps7_0_100M_0/design_4_rst_ps7_0_100M_0_board.xdc] for cell 'design_4_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_rst_ps7_0_100M_0/design_4_rst_ps7_0_100M_0.xdc] for cell 'design_4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/sources_1/bd/design_4/ip/design_4_rst_ps7_0_100M_0/design_4_rst_ps7_0_100M_0.xdc] for cell 'design_4_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/constrs_1/imports/lab4/zybo_audio_constraints.xdc]
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.srcs/constrs_1/imports/lab4/zybo_audio_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1650.504 ; gain = 434.660 ; free physical = 5218 ; free virtual = 11111
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1650.504 ; gain = 0.000 ; free physical = 5214 ; free virtual = 11107

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 270af56cc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 2009.020 ; gain = 358.516 ; free physical = 4842 ; free virtual = 10735

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18c0ab441

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1980c788e

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 237c44a2d

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 199 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 237c44a2d

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 27e70dcd2

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24f3fb557

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738
Ending Logic Optimization Task | Checksum: 24f3fb557

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24f3fb557

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24f3fb557

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.020 ; gain = 0.000 ; free physical = 4844 ; free virtual = 10738
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2009.020 ; gain = 358.516 ; free physical = 4844 ; free virtual = 10738
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2041.035 ; gain = 0.000 ; free physical = 4833 ; free virtual = 10729
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.runs/impl_1/design_4_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_4_wrapper_drc_opted.rpt -pb design_4_wrapper_drc_opted.pb -rpx design_4_wrapper_drc_opted.rpx
Command: report_drc -file design_4_wrapper_drc_opted.rpt -pb design_4_wrapper_drc_opted.pb -rpx design_4_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.runs/impl_1/design_4_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2097.062 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10725
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19ed93867

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2097.062 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10725
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2097.062 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10725

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 849e509f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2097.062 ; gain = 0.000 ; free physical = 4828 ; free virtual = 10722

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: de53c753

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.062 ; gain = 0.000 ; free physical = 4821 ; free virtual = 10716

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: de53c753

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.062 ; gain = 0.000 ; free physical = 4821 ; free virtual = 10716
Phase 1 Placer Initialization | Checksum: de53c753

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.062 ; gain = 0.000 ; free physical = 4821 ; free virtual = 10716

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1226a0c4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.062 ; gain = 0.000 ; free physical = 4819 ; free virtual = 10714

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2100.074 ; gain = 0.000 ; free physical = 4815 ; free virtual = 10709

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 9cc9b8d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4815 ; free virtual = 10709
Phase 2 Global Placement | Checksum: 13ec2eb62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4815 ; free virtual = 10709

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13ec2eb62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4815 ; free virtual = 10709

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16761e1dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4815 ; free virtual = 10710

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1faed63ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4815 ; free virtual = 10710

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1faed63ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4815 ; free virtual = 10710

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 80e3d97a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4812 ; free virtual = 10707

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 9abb3522

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4813 ; free virtual = 10708

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9abb3522

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4813 ; free virtual = 10708
Phase 3 Detail Placement | Checksum: 9abb3522

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4813 ; free virtual = 10708

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 103c84d01

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 103c84d01

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4813 ; free virtual = 10708
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.288. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15d4225b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4813 ; free virtual = 10708
Phase 4.1 Post Commit Optimization | Checksum: 15d4225b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4813 ; free virtual = 10708

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15d4225b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4813 ; free virtual = 10708

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15d4225b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4813 ; free virtual = 10708

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 122e9ced4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4814 ; free virtual = 10708
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 122e9ced4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4814 ; free virtual = 10708
Ending Placer Task | Checksum: 64db7c86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4816 ; free virtual = 10711
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.074 ; gain = 3.012 ; free physical = 4816 ; free virtual = 10711
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2100.074 ; gain = 0.000 ; free physical = 4807 ; free virtual = 10706
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.runs/impl_1/design_4_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_4_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2100.074 ; gain = 0.000 ; free physical = 4805 ; free virtual = 10701
INFO: [runtcl-4] Executing : report_utilization -file design_4_wrapper_utilization_placed.rpt -pb design_4_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2100.074 ; gain = 0.000 ; free physical = 4814 ; free virtual = 10710
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_4_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2100.074 ; gain = 0.000 ; free physical = 4813 ; free virtual = 10709
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 27fc5cf9 ConstDB: 0 ShapeSum: 3cdf1f8d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1140fc9ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.238 ; gain = 2.164 ; free physical = 4734 ; free virtual = 10631
Post Restoration Checksum: NetGraph: 6a07692c NumContArr: aa086080 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1140fc9ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.238 ; gain = 2.164 ; free physical = 4735 ; free virtual = 10631

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1140fc9ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2116.238 ; gain = 16.164 ; free physical = 4720 ; free virtual = 10616

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1140fc9ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2116.238 ; gain = 16.164 ; free physical = 4720 ; free virtual = 10616
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e30fc693

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4714 ; free virtual = 10611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.237  | TNS=0.000  | WHS=-0.190 | THS=-26.803|

Phase 2 Router Initialization | Checksum: 16b10ad1f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4714 ; free virtual = 10610

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f9594a69

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11bcf5410

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a7325526

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611
Phase 4 Rip-up And Reroute | Checksum: 1a7325526

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a7325526

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a7325526

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611
Phase 5 Delay and Skew Optimization | Checksum: 1a7325526

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2307f7371

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.570  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19039f7db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611
Phase 6 Post Hold Fix | Checksum: 19039f7db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.768722 %
  Global Horizontal Routing Utilization  = 1.04481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f75372ab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f75372ab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17f12db31

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.570  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17f12db31

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4715 ; free virtual = 10611
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4731 ; free virtual = 10627

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.238 ; gain = 26.164 ; free physical = 4727 ; free virtual = 10624
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2126.238 ; gain = 0.000 ; free physical = 4721 ; free virtual = 10622
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.runs/impl_1/design_4_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_4_wrapper_drc_routed.rpt -pb design_4_wrapper_drc_routed.pb -rpx design_4_wrapper_drc_routed.rpx
Command: report_drc -file design_4_wrapper_drc_routed.rpt -pb design_4_wrapper_drc_routed.pb -rpx design_4_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.runs/impl_1/design_4_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_4_wrapper_methodology_drc_routed.rpt -pb design_4_wrapper_methodology_drc_routed.pb -rpx design_4_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_4_wrapper_methodology_drc_routed.rpt -pb design_4_wrapper_methodology_drc_routed.pb -rpx design_4_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/olafur/Documents/Embedded_systems/-EmbeddedRealTimeSystems-/project/hardwaremodel/project/project.runs/impl_1/design_4_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_4_wrapper_power_routed.rpt -pb design_4_wrapper_power_summary_routed.pb -rpx design_4_wrapper_power_routed.rpx
Command: report_power -file design_4_wrapper_power_routed.rpt -pb design_4_wrapper_power_summary_routed.pb -rpx design_4_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_4_wrapper_route_status.rpt -pb design_4_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_4_wrapper_timing_summary_routed.rpt -pb design_4_wrapper_timing_summary_routed.pb -rpx design_4_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_4_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_4_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_4_wrapper_bus_skew_routed.rpt -pb design_4_wrapper_bus_skew_routed.pb -rpx design_4_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 16:28:34 2019...
