0.6
2019.2
Oct 24 2019
19:01:44
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_INTERFACE_AND_MULTIP_0_0/sim/system_control_INTERFACE_AND_MULTIP_0_0.v,1573852537,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_xbar_0/sim/system_control_xbar_0.v,,system_control_INTERFACE_AND_MULTIP_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_auto_pc_0/sim/system_control_auto_pc_0.v,1573852538,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_auto_us_0/sim/system_control_auto_us_0.v,,system_control_auto_pc_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_auto_pc_1/sim/system_control_auto_pc_1.v,1573852539,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/sim/system_control.v,,system_control_auto_pc_1,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_auto_us_0/sim/system_control_auto_us_0.v,1573852538,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_auto_us_1/sim/system_control_auto_us_1.v,,system_control_auto_us_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_auto_us_1/sim/system_control_auto_us_1.v,1573852538,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_auto_pc_1/sim/system_control_auto_pc_1.v,,system_control_auto_us_1,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_axi_dma_0_0/sim/system_control_axi_dma_0_0.vhd,1573794614,vhdl,,,,system_control_axi_dma_0_0,,,,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_processing_system7_0_0/sim/system_control_processing_system7_0_0.v,1573804699,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_INTERFACE_AND_MULTIP_0_0/sim/system_control_INTERFACE_AND_MULTIP_0_0.v,,system_control_processing_system7_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_rst_ps7_0_100M_0/sim/system_control_rst_ps7_0_100M_0.vhd,1573794615,vhdl,,,,system_control_rst_ps7_0_100m_0,,,,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_xbar_0/sim/system_control_xbar_0.v,1573804706,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/ip/system_control_auto_pc_0/sim/system_control_auto_pc_0.v,,system_control_xbar_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.ip_user_files/bd/system_control/sim/system_control.v,1573852536,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/bd/system_control/hdl/system_control_wrapper.v,,m00_couplers_imp_1XJ25NZ;s00_couplers_imp_1Y5JCW4;s00_couplers_imp_G5C8KA;s01_couplers_imp_1FWRO1P;system_control;system_control_axi_mem_intercon_0;system_control_ps7_0_axi_periph_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.sim/sim_1/behav/xsim/glbl.v,1571945291,verilog,,,,glbl,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sim_1/new/testbench.v,1574821382,systemVerilog,,,,testbench,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/bd/system_control/hdl/system_control_wrapper.v,1573852536,verilog,,,,system_control_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/PE.v,1574489562,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/PE_array.v,,PE,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/PE_array.v,1574823296,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/memory_architecture.v,,PE_array,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/memory_architecture.v,1574318576,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/multiplier_verilog.v,,memory_architecture,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/multiplier_verilog.v,1574469610,verilog,,C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/output_sr.v,,INTERFACE_AND_MULTIPLY,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl;../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl;C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include,,,,,
,,,,,,output_sr,,,,,,,,
