Optimization Target,Bank Organization,Row Activation,Column Activation,Mat Organization,Row Activation,Column Activation,Subarray Size,Senseamp Mux,Output Level-1 Mux,Output Level-2 Mux,Local Wire Type,Local Wire Repeater Type,Local Wire Low Swing,Global Wire Type,Global Wire Repeater Type,Global Wire Low Swing,Buffer Design Style,Total Area (mm^2),Mat Area (mm^2),Subarray Area (um^2),Area Efficiency (%),Read Latency (ns),TSV Latency (ns),H-Tree Latency (ns),Mat Latency (ns),Predecoder Latency (ns),Subarray Latency (ns),Row Decoder Latency (ns),Bitline Latency (ns,ns,ns),Senseamp Latency (ns),Mux Latency (ns),Precharge Latency (ns),Read Pulse (ns),Write Latency (ns),RESET Latency (ns),RESET Soft Latency (ns),SET Latency (ns),SET Soft Latency (ns),Read Bandwidth (MB/s),Write Bandwidth (MB/s),Read Dynamic Energy (uJ),TSV Read Dynamic Energy (pJ),H-Tree Read Dynamic Energy (pJ),Mat Read Dynamic Energy (uJ),Predecoder Read Dynamic Energy (pJ),Subarray Read Dynamic Energy (nJ),Row Decoder Read Dynamic Energy (pJ),Mux Decoder Read Dynamic Energy (pJ),Bitline & Cell Read Energy (pJ),Senseamp Read Dynamic Energy (pJ),Mux Read Dynamic Energy (pJ),Precharge Read Dynamic Energy (pJ),Write Dynamic Energy (nJ),RESET Dynamic Energy (pJ),RESET Soft Dynamic Energy (pJ),SET Dynamic Energy (nJ),SET Soft Dynamic Energy (pJ),Single Bit Write Energy (pJ),Single Cell RESET Energy (pJ),Single Cell RESET Soft Energy (pJ),Single Cell SET Energy (pJ),Single Cell SET Soft Energy (pJ),Leakage Power (mW),TSV Leakage Power (mW),H-Tree Leakage Power (mW),Mat Leakage Power (mW),Refresh Latency (ns),Refresh Dynamic Energy (pJ),Refresh Power (mW),Shift Latency (ns),Shift Dynamic Energy (pJ)
Area,4 x 44 / 44 / 42 x 21 / 21 / 2512 Rows x 4096 Columns256161