

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Tue Sep 18 11:43:05 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrix_mult_prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.170|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   31|   31|         8|          1|          1|    25|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      0|       0|    190|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        0|      -|     387|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     387|    361|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrix_mult_mac_mbkb_U1  |matrix_mult_mac_mbkb  | i0 + i1 * i2 |
    |matrix_mult_mac_mbkb_U2  |matrix_mult_mac_mbkb  | i0 + i1 * i2 |
    |matrix_mult_mac_mcud_U3  |matrix_mult_mac_mcud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_7_1_fu_306_p2              |     *    |      0|  0|  41|           8|           8|
    |tmp_7_3_fu_324_p2              |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_154_p2                  |     +    |      0|  0|  12|           1|           3|
    |indvar_flatten_next_fu_148_p2  |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_182_p2                  |     +    |      0|  0|  12|           1|           3|
    |tmp_1_fu_344_p2                |     +    |      0|  0|   8|           6|           6|
    |tmp_4_fu_353_p2                |     +    |      0|  0|   8|           6|           6|
    |tmp_8_4_fu_359_p2              |     +    |      0|  0|  23|          16|          16|
    |exitcond_flatten_fu_142_p2     |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_160_p2             |   icmp   |      0|  0|   9|           3|           3|
    |j_mid2_fu_166_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_v_fu_174_p3           |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 190|          64|          65|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_124_p4  |   9|          2|    3|          6|
    |i_reg_120                   |   9|          2|    3|          6|
    |indvar_flatten_reg_109      |   9|          2|    5|         10|
    |j_reg_131                   |   9|          2|    3|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  75|         16|   17|         36|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |   1|   0|    1|          0|
    |exitcond_flatten_reg_388    |   1|   0|    1|          0|
    |i_reg_120                   |   3|   0|    3|          0|
    |indvar_flatten_reg_109      |   5|   0|    5|          0|
    |j_mid2_reg_397              |   3|   0|    3|          0|
    |j_reg_131                   |   3|   0|    3|          0|
    |tmp1_reg_496                |  16|   0|   16|          0|
    |tmp1_reg_496_pp0_iter5_reg  |  16|   0|   16|          0|
    |tmp2_reg_506                |  16|   0|   16|          0|
    |tmp3_reg_501                |  16|   0|   16|          0|
    |tmp_10_reg_446              |   8|   0|    8|          0|
    |tmp_11_reg_451              |   8|   0|    8|          0|
    |tmp_12_reg_456              |   8|   0|    8|          0|
    |tmp_13_reg_461              |   8|   0|    8|          0|
    |tmp_4_reg_511               |   6|   0|    6|          0|
    |tmp_7_1_reg_476             |  16|   0|   16|          0|
    |tmp_7_3_reg_491             |  16|   0|   16|          0|
    |tmp_8_4_reg_516             |  16|   0|   16|          0|
    |tmp_8_reg_436               |   8|   0|    8|          0|
    |tmp_9_reg_441               |   8|   0|    8|          0|
    |tmp_mid2_v_reg_403          |   3|   0|    3|          0|
    |exitcond_flatten_reg_388    |  64|  32|    1|          0|
    |j_mid2_reg_397              |  64|  32|    3|          0|
    |tmp_mid2_v_reg_403          |  64|  32|    3|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 387|  96|  202|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_done        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|a_address0     | out |    3|  ap_memory |       a      |     array    |
|a_ce0          | out |    1|  ap_memory |       a      |     array    |
|a_q0           |  in |   40|  ap_memory |       a      |     array    |
|b_address0     | out |    3|  ap_memory |       b      |     array    |
|b_ce0          | out |    1|  ap_memory |       b      |     array    |
|b_q0           |  in |   40|  ap_memory |       b      |     array    |
|prod_address0  | out |    5|  ap_memory |     prod     |     array    |
|prod_ce0       | out |    1|  ap_memory |     prod     |     array    |
|prod_we0       | out |    1|  ap_memory |     prod     |     array    |
|prod_d0        | out |   16|  ap_memory |     prod     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

