<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=12&amp;t=5367" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2009-07-10T04:10:06-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=12&amp;t=5367</id>
<entry>
<author><name><![CDATA[ikari_01]]></name></author>
<updated>2009-07-10T04:10:06-07:00</updated>
<published>2009-07-10T04:10:06-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48751#p48751</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48751#p48751"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48751#p48751"><![CDATA[
<div class="quotetitle">byuu wrote:</div><div class="quotecontent"><br />Could you please check the frequencies of the S-CPU and S-SMP clocks? We know the S-SMP typically runs a little faster than spec (~24606720hz instead of 24576000hz stock.) I'd like to know if the S-CPU is similarly off by any significant margin.<br /></div><br /><br />I'd love to help, but my equipment (Philips PM 3260) doesn't provide such precise readouts, let alone frequency measurements. All I could say is "yup, definitely around 21MHz!".<br /><br />Regarding color subcarrier frequency, I think modern TVs might be more tolerant. I have a PAL 1chip SNES which cannot simply be switch-modded to 50/60Hz, you also have to provide an additional quartz crystal. Unable to find a 21.477MHz crystal I ripped a 21.44MHz off a Yoshi's Island cartridge (hey, the GSU-2 doesn't seem to mind running @25MHz). I still get a color picture in 60Hz mode (which is then effectively PAL 3.58 <img src="http://forums.nesdev.com/images/smilies/icon_eek.gif" alt=":shock:" title="Shocked" />).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3966">ikari_01</a> — Fri Jul 10, 2009 4:10 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[koitsu]]></name></author>
<updated>2009-07-09T11:38:34-07:00</updated>
<published>2009-07-09T11:38:34-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48710#p48710</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48710#p48710"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48710#p48710"><![CDATA[
Regarding frequencies and what not, this is what I have:<br /><br />CPU clock freq, NTSC, non-interlaced mode = 21.47727MHz<br />CPU clock freq, NTSC, interlaced mode = 21.47727MHz<br /><br />CPU clock freq, PAL, non-interlaced mode = 21.28137MHz<br />CPU clock freq, PAL, interlaced mode = 21.28137MHz<br /><br />Number of clock cycles per pixel: MODEs 5,6 == 2 cycles, MODEs 1-4,7 == 4 cycles<br /><br />Number of clock cycles per horizonal line: 1364 (341*4)<br /><br />NTSC non-interlaced scanline count, first field: 262<br />NTSC interlaced scanline count, first field: 262<br />PAL non-interlaced scanline count, first field: 312<br />PAL interlaced scanline count, first field: 312<br /><br />NTSC non-interlaced scanline count, second field: 262<br />NTSC interlaced scanline count, second field: 263<br />PAL non-interlaced scanline count, second field: 312<br />PAL interlaced scanline count, second field: 313<br /><br />One CPU machine cycle == 6 clock cycles (FastROM), 8 clock cycles (MediumROM (?!)), 12 clock cycles (SlowROM)<br /><br />There's no difference in sound timing (re: S-SMP) between any of the above models/units/revisions.<br /><br />I don't have any clock frequency details for the S-SMP, sadly.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3">koitsu</a> — Thu Jul 09, 2009 11:38 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2009-07-08T16:39:25-07:00</updated>
<published>2009-07-08T16:39:25-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48681#p48681</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48681#p48681"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48681#p48681"><![CDATA[
<div class="quotetitle">byuu wrote:</div><div class="quotecontent"><br />could I ask you a huge favor? Could you please check the frequencies of the S-CPU and S-SMP clocks? We know the S-SMP typically runs a little faster than spec (~24606720hz instead of 24576000hz stock.) I'd like to know if the S-CPU is similarly off by any significant margin.<br /></div><br />If it is, then the colors would probably be incorrect, as the PPU generates the color subcarrier at Fsc = Fmaster/6, and TVs depend on the Fsc being pretty damn close to spec. There are 640*7/24 = 186 cycles of the color subcarrier on a scanline, which means that if Fsc is off by 2700 parts per million, the colors will be 180 degrees out of phase on the right side. Google <strong>ntsc color subcarrier tolerance</strong> brought me to <a href="http://www.tpub.com/content/armycomsystems/SS0606/SS06060025.htm" class="postlink">this page</a>, which appears to claim that the tolerance on Fsc is 10 Hz, or about 3 parts per million.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Wed Jul 08, 2009 4:39 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[byuu]]></name></author>
<updated>2009-07-08T15:42:33-07:00</updated>
<published>2009-07-08T15:42:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48678#p48678</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48678#p48678"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48678#p48678"><![CDATA[
Sorry, I was just being lazy and using the SRAM chip timings from my copier.<br />SlowROM = 8 clocks at 21.477MHz, FastROM = 6 clocks at 21.477MHz.<br />Every time I divide by such large differences I get 1.NNe results, bleh.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />Watching a bit of Star Ocean I saw that after some seconds the CPU clock (not the 21MHz system clock) is regularly held low for a short time once per line, in addition to the refresh pause.<br /></div><br /><br />Do you have the ability to run oscilliscopes on these lines? If so, could I ask you a huge favor? Could you please check the frequencies of the S-CPU and S-SMP clocks? We know the S-SMP typically runs a little faster than spec (~24606720hz instead of 24576000hz stock.) I'd like to know if the S-CPU is similarly off by any significant margin. Would need to know your region too, eg NTSC or PAL.<br /><br />As for Star Ocean, I'd have to know what the CPU pin did exactly to have any idea why it's doing it. I don't think anyone fully understands how that chip works. Probably a lot of onboard logic to "detect" DMA starts (eg suddenly the read address changes significantly after it sees a $420b write on the bus.)<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />What I'm trying to figure out (to decide which SNES pins I actually have to connect to the FPGA) is how the SA-1 manages to halt/suspend the S-CPU during concurrent access of the same memory area (e.g. both SA-1 and S-CPU access the ROM).<br /></div><br /><br />Not possible. What happens is the SA-1 stalls its own CPU whenever the S-CPU tries to access the same logical device (I-RAM, BW-RAM or ROM.) It's actually quite complex the way it interleaves memory accesses. Very difficult to emulate.<br /><br />The SuperFX doesn't have this problem since they cannot share ROM / RAM at the same time. There's a bit setting that tells you which chip can access it. If the GSU/SFX has control, the S-CPU gets back pre-determined "dummy" results:<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">uint8 SuperFXCPUROM::read&#40;unsigned addr&#41; &#123;<br />  if&#40;superfx.regs.sfr.g &amp;&amp; superfx.regs.scmr.ron&#41; &#123;<br />    static const uint8_t data&#91;16&#93; = &#123;<br />      0x00, 0x01, 0x00, 0x01, 0x04, 0x01, 0x00, 0x01,<br />      0x00, 0x01, 0x08, 0x01, 0x00, 0x01, 0x0c, 0x01,<br />    &#125;;<br />    return data&#91;addr &amp; 15&#93;;<br />  &#125;<br />  return memory::cartrom.read&#40;addr&#41;;<br />&#125;</div><br />... used to fake interrupt vector fetching to point it at WRAM locations.<br /><br />If the S-CPU has control and the GSU tries to access ROM / RAM, it will lock the chip until the S-CPU gives control back. <em>Much</em> nicer to emulate.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />Nothing? I don't believe any carts contain PSRAM.<br /></div><br /><br />The BS-X Satellaview base cart has PSRAM. I don't know if any carts make use of the /REFRESH signal or not, though. I'm more of a software guy ...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=375">byuu</a> — Wed Jul 08, 2009 3:42 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2009-07-08T11:59:56-07:00</updated>
<published>2009-07-08T11:59:56-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48673#p48673</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48673#p48673"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48673#p48673"><![CDATA[
<div class="quotetitle">ikari_01 wrote:</div><div class="quotecontent"><br />I still wonder what these chips do with the REFRESH pin, though.<br /></div>Nothing? I don't believe any carts contain PSRAM.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Wed Jul 08, 2009 11:59 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[ikari_01]]></name></author>
<updated>2009-07-08T01:50:41-07:00</updated>
<published>2009-07-08T01:50:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48663#p48663</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48663#p48663"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48663#p48663"><![CDATA[
<div class="quotetitle">ikari_01 wrote:</div><div class="quotecontent"><br />Does the SuperFX do this, too?<br /></div><br /><br />No it doesn't. It has to be switched manually by the S-CPU. I was incredibly tired when reading that part on Monday...<br /><br />Edit: ARGH, the SA-1 does not pause the S-CPU at all! Looks like I misread more than I thought. My previous post can be largely ignored.<br /><br />I still wonder what these chips do with the REFRESH pin, though.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3966">ikari_01</a> — Wed Jul 08, 2009 1:50 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[ikari_01]]></name></author>
<updated>2009-07-08T01:31:22-07:00</updated>
<published>2009-07-08T01:31:22-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48662#p48662</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48662#p48662"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48662#p48662"><![CDATA[
Thanks for the clarifications!<br />I was busy with other stuff myself, so no sweat. <img src="http://forums.nesdev.com/images/smilies/icon_wink.gif" alt=";)" title="Wink" /><br /><br />What I'm trying to figure out (to decide which SNES pins I actually have to connect to the FPGA) is how the SA-1 manages to halt/suspend the S-CPU during concurrent access of the same memory area (e.g. both SA-1 and S-CPU access the ROM).<br />The Manual[tm] says the S-CPU is put in a wait state when the SA-1 claims access but it doesn't say how this is accomplished.<br /><br />Does the SuperFX do this, too? Because I noticed that both the S-DD1 and SA-1 are connected to the "CPU clock" pin as well as the REFRESH pin on the SNES, but the SuperFX isn't connected to either.<br /><br />Watching a bit of Star Ocean I saw that after some seconds the CPU clock (not the 21MHz system clock) is regularly held low for a short time once per line, in addition to the refresh pause.<br /><br />I can't observe the SA-1 because I don't have one yet.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3966">ikari_01</a> — Wed Jul 08, 2009 1:31 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[koitsu]]></name></author>
<updated>2009-07-06T22:26:02-07:00</updated>
<published>2009-07-06T22:26:02-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48616#p48616</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48616#p48616"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48616#p48616"><![CDATA[
Sorry, kinda zonked out when I got home.<br /><br />kyuusaku is correct, re: Fast/SlowROM times.  "Normal speed" (e.g. "SlowROM") has to be 200ns or faster.  "High speed" (e.g. "FastROM") has to be 120ns or faster.<br /><br />This is defined in the manual, section "Super NES Software Submission Requirements", chapter 1.  Revision C, dated 1992/11/02.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3">koitsu</a> — Mon Jul 06, 2009 10:26 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2009-07-06T15:24:24-07:00</updated>
<published>2009-07-06T15:24:24-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48601#p48601</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48601#p48601"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48601#p48601"><![CDATA[
Yes, /ROMSEL is the official name for /CS or /CART.<br /><br />FastROM is 120ns, SlowROM is 200ns.<br /><br />From siudym's MAD-1 connection diagram (and my MAD-1 logic equations):<br /><br />The MAD-1 decodes HiROM SRAM with:<br />A13 &amp; A14 &amp; A21 &amp; !A22 &amp; /ROMSEL &amp; /RESET (&amp; Vbat &amp; MODE)<br /><br />The MAD-1 decodes LoROM SRAM with:<br />!A15 &amp; A19 &amp; A21 &amp; A22 &amp; !/ROMSEL &amp; /RESET (&amp; Vbat &amp; !MODE)<br /><br />I'm not so sure about the accuracy of the diagrams since he used a poor pinout and he notes that the A22 pin is sometimes GND on PCBs which would completely disable the RAM. The A21 and A22 pins are also used for ROM decoding so it varies from cart to cart.<br /><br />The 74139 LoROM decoder uses simply:<br />!/ROMSEL &amp; /RESET &amp; !A15 &amp; A21 &amp; A20<br /><br />I can't find my notes to the 74139 HiROM decoder...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Mon Jul 06, 2009 3:24 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[koitsu]]></name></author>
<updated>2009-07-06T04:26:31-07:00</updated>
<published>2009-07-06T04:26:31-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48585#p48585</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48585#p48585"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48585#p48585"><![CDATA[
I'll provide proper Slow/FastROM speeds once I get home in a few hours.  I'll need to review manuals.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3">koitsu</a> — Mon Jul 06, 2009 4:26 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[ikari_01]]></name></author>
<updated>2009-07-06T03:11:11-07:00</updated>
<published>2009-07-06T03:11:11-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48582#p48582</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48582#p48582"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48582#p48582"><![CDATA[
Thanks byuu, that's a nice roundup of what can actually be mapped as ROM. TBH I used the bsnes source previously as a reference for figuring out the mapping details.<br /><br />I'm a bit confused by the latencies you gave for FastROM and SlowROM, I thought it was 120ns for FastROM and 200ns for SlowROM. If FastROM is really 70ns, I might be in some trouble...<br /><br />btw, is /ROMSEL the same as /CART or /CS found in some SNES cartridge docs? And is it not asserted when BRAM is accessed on a mode 21h cart? I could save in Seiken Densetsu 2 only after removing the condition '&amp; !SNES_CS' from my IS_SAVERAM equation for HiROM, which now just reads <div class="codetitle"><b>Code:</b></div><div class="codecontent">!SNES_ADDR&#91;22&#93; &amp; SNES_ADDR&#91;21&#93; &amp; &amp;SNES_ADDR&#91;14:13&#93; &amp; !SNES_ADDR&#91;15&#93;</div>.<br /><br />(IS_SAVERAM is factored into the /OE equation, address calculation and SRAM /CE and /WE.)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3966">ikari_01</a> — Mon Jul 06, 2009 3:11 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[byuu]]></name></author>
<updated>2009-07-05T18:25:48-07:00</updated>
<published>2009-07-05T18:25:48-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48574#p48574</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48574#p48574"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48574#p48574"><![CDATA[
With a memory mapper, you can theoretically support an infinite amount of memory. It just depends on what the mapper supports.<br /><br />Without a memory mapper, 12.875MB, or 103mbits, is the max possible without very complex address translation.<br /><br />You can map to:<br />$00-3f:6000-ffff<br />$40-7d:0000-ffff<br />$80-bf:6000-ffff<br />$c0-ff:0000-ffff<br /><br />$00-3f|80-bf:0000-1fff and $7e:0000-$7f:ffff is reserved for WRAM, and $00-3f|80-bf:2000-5fff is reserved for MMIO. You can map in any unused MMIO registers between 2000-5fff, but it won't be easy, nor will it net you much more space. It also forces you to always use FastROM (~70ns?) instead of SlowROM (~120ns?) for that area. Really not worth the trouble.<br /><br />As far as the biggest commercially released games:<br />Tales of Phantasia is 48mbits without an MMC.<br />Dai Kaijuu Monogatari 2 is 40mbits without an MMC.<br />Star Ocean is 48mbits with an MMC (S-DD1.)<br />Far East of Eden Zero is 40mbits with an MMC (SPC7110.)<br /><br />And of course, the largest fan-made ROM is 96mbits, neviksti's S-DD1 removal hack of Star Ocean.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=375">byuu</a> — Sun Jul 05, 2009 6:25 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[ikari_01]]></name></author>
<updated>2009-07-05T18:21:23-07:00</updated>
<published>2009-07-05T18:21:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48573#p48573</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48573#p48573"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48573#p48573"><![CDATA[
<div class="quotetitle">tepples wrote:</div><div class="quotecontent"><br />By "DRAM" do you include PSRAM, which is DRAM with an on-chip controller that works like SRAM?<br /></div><br />I did not know about PSRAM. It does look nice.<br />At a glance though, there are some difficulties (judging from the parts available at digikey), namely 16bit width only, (F)BGA package only and most of them slightly too slow (70ns); I need to fit two RAM accesses in one SNES cycle because memory access is shared between the SNES and the uC for BRAM access. <br />I think I'll stick with SRAM, I already have the chips anyway.<br /><br /><div class="quotetitle">tepples wrote:</div><div class="quotecontent"><br />B == battery-backed<br /></div><br />Ah, thanks.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3966">ikari_01</a> — Sun Jul 05, 2009 6:21 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2009-07-05T17:10:44-07:00</updated>
<published>2009-07-05T17:10:44-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48572#p48572</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48572#p48572"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48572#p48572"><![CDATA[
<div class="quotetitle">ikari_01 wrote:</div><div class="quotecontent"><br />Actually, I was going to use three or four 16M chips and one 1M chip. 16Mx8 is the largest half affordable SRAM chip I could find that more than one supplier actually has in stock. DRAM is virtually unavailable or you never know what exact parts you get.<br /></div><br />By "DRAM" do you include PSRAM, which is DRAM with an on-chip controller that works like SRAM?<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />When mapping what you refer to as BRAM (what does it stand for?)<br /></div><br />B == battery-backed<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sun Jul 05, 2009 5:10 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[ikari_01]]></name></author>
<updated>2009-07-05T15:16:58-07:00</updated>
<published>2009-07-05T15:16:58-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48569#p48569</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48569#p48569"/>
<title type="html"><![CDATA[What is the largest sane SNES ROM size?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5367&amp;p=48569#p48569"><![CDATA[
Actually, I was going to use three or four 16M chips and one 1M chip. 16Mx8 is the largest half affordable SRAM chip I could find that more than one supplier actually has in stock. DRAM is virtually unavailable or you never know what exact parts you get. And SDRAM is a b*tch. <img src="http://forums.nesdev.com/images/smilies/icon_wink.gif" alt=":wink:" title="Wink" /><br /><br />When mapping what you refer to as BRAM (what does it stand for?) to some unused portion of my RAM, I would lose the possibility to run a 64Mbit ROM that still uses extra RAM. OTOH I was kinda put off by the extra 1M chip anyway. So I might go with 4x16M eventually, thanks!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3966">ikari_01</a> — Sun Jul 05, 2009 3:16 pm</p><hr />
]]></content>
</entry>
</feed>