===== Simulator configuration =====
L1_SIZE      :1024 
L1_ASSOC     :2 
L1_BLOCKSIZE :16 
VC_NUM_BLOCKS:0 
L2_SIZE      :0 
L2_ASSOC     :0 
TRACE_FILE   :gcc_trace.txt 

===== L1 contents =====
Set 0: 20018A 20028D D  
Set 1: 20028D D  20028E D  
Set 2: 20028D D  2001C1 D  
Set 3: 20028E D  20028D D  
Set 4: 200223 D  20028D 
Set 5: 200149 2001C1 
Set 6: 20028E D  20028D 
Set 7: 20028E D  20018A 
Set 8: 20018A 20018F D  
Set 9: 20018F 2000F9 
Set 10: 20017A 20028E D  
Set 11: 200009 20018A 
Set 12: 200009 20028D D  
Set 13: 200009 2000F9 
Set 14: 2001AC 200009 
Set 15: 200009 20023F 
Set 16: 2000F9 200009 
Set 17: 2000FA 200009 
Set 18: 2000FA 200009 
Set 19: 200009 2001B2 D  
Set 20: 200009 2000FA 
Set 21: 2001AA 200009 
Set 22: 20023F 200009 
Set 23: 2001AB 20013A 
Set 24: 2001F2 20018F D  
Set 25: 2001AB 2001AA 
Set 26: 20028D D  20018D D  
Set 27: 20028D D  2001FE D  
Set 28: 20013A 20018D D  
Set 29: 20028D D  20013A 
Set 30: 20018D D  20028C D  
Set 31: 2001F8 D  20028C D  

===== Simulation results (raw) =====
a. number  of L1  reads                : 63640 
b. number  of L1  read misses          : 9215 
c. number  of L1  writes               : 36360 
d. number  of L1  write misses         : 7935 
e. number  of swap requests            : 0 
f. swap request rate                   : 0.000000 
g. number  of swaps                    : 0 
h. combined L1+VC miss rate            : 0.171500 
i. number  of write backs from L1/VC   : 9034 
j. number  of L2  reads                : 0 
k. number  of L2  read misses          : 0 
l. number  of L2  writes               : 0 
m. number  of L2  write misses         : 0 
n. L2 miss rate                        : 0.000000 
o. number  of write backs from L2      : 0 
p. Total memory traffic                : 26184 

===== Simulation results (performance) =====
 1. average access time: 3.7763   
  2. energy-delay product:  577837376.0000 
  3. total area:  0.0096 
