

================================================================
== Vitis HLS Report for 'Block_split2_proc'
================================================================
* Date:           Sun Sep 10 13:54:27 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        SLDA_final
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.816 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      728|     4826|  7.280 us|  48.260 us|  728|  4826|     none|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %Lambda_V_dest_V, i5 %Lambda_V_id_V, i1 %Lambda_V_last_V, i2 %Lambda_V_user_V, i16 %Lambda_V_strb_V, i16 %Lambda_V_keep_V, i128 %Lambda_V_data_V, void @empty_14, i32 1, i32 1, void @empty_5, i32 0, i32 4096, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %feature_vector1_V_dest_V, i5 %feature_vector1_V_id_V, i1 %feature_vector1_V_last_V, i2 %feature_vector1_V_user_V, i16 %feature_vector1_V_strb_V, i16 %feature_vector1_V_keep_V, i128 %feature_vector1_V_data_V, void @empty_14, i32 1, i32 1, void @empty_5, i32 0, i32 64, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %mu_in_V_dest_V, i5 %mu_in_V_id_V, i1 %mu_in_V_last_V, i2 %mu_in_V_user_V, i16 %mu_in_V_strb_V, i16 %mu_in_V_keep_V, i128 %mu_in_V_data_V, void @empty_14, i32 1, i32 1, void @empty_5, i32 0, i32 640, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ready_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ready_r" [SLDA_final.cpp:22]   --->   Operation 7 'read' 'ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.99ns)   --->   "%icmp_ln24 = icmp_eq  i32 %ready_read, i32 0" [SLDA_final.cpp:24]   --->   Operation 8 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %Block_.split2_proc.exit, void" [SLDA_final.cpp:24]   --->   Operation 9 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln25 = call void @init_module, i128 %Lambda_V_data_V, i16 %Lambda_V_keep_V, i16 %Lambda_V_strb_V, i2 %Lambda_V_user_V, i1 %Lambda_V_last_V, i5 %Lambda_V_id_V, i6 %Lambda_V_dest_V, i4 %lambda_V_0, i4 %lambda_V_1, i4 %lambda_V_2, i4 %lambda_V_3, i4 %lambda_V_4, i4 %lambda_V_5, i4 %lambda_V_6, i4 %lambda_V_7, i4 %lambda_V_8, i4 %lambda_V_9, i4 %lambda_V_10, i4 %lambda_V_11, i4 %lambda_V_12, i4 %lambda_V_13, i4 %lambda_V_14, i4 %lambda_V_15, i4 %lambda_V_16, i4 %lambda_V_17, i4 %lambda_V_18, i4 %lambda_V_19, i4 %lambda_V_20, i4 %lambda_V_21, i4 %lambda_V_22, i4 %lambda_V_23, i4 %lambda_V_24, i4 %lambda_V_25, i4 %lambda_V_26, i4 %lambda_V_27, i4 %lambda_V_28, i4 %lambda_V_29, i4 %lambda_V_30, i4 %lambda_V_31, i4 %lambda_V_32, i4 %lambda_V_33, i4 %lambda_V_34, i4 %lambda_V_35, i4 %lambda_V_36, i4 %lambda_V_37, i4 %lambda_V_38, i4 %lambda_V_39, i4 %lambda_V_40, i4 %lambda_V_41, i4 %lambda_V_42, i4 %lambda_V_43, i4 %lambda_V_44, i4 %lambda_V_45, i4 %lambda_V_46, i4 %lambda_V_47, i4 %lambda_V_48, i4 %lambda_V_49, i4 %lambda_V_50, i4 %lambda_V_51, i4 %lambda_V_52, i4 %lambda_V_53, i4 %lambda_V_54, i4 %lambda_V_55, i4 %lambda_V_56, i4 %lambda_V_57, i4 %lambda_V_58, i4 %lambda_V_59, i4 %lambda_V_60, i4 %lambda_V_61, i4 %lambda_V_62, i4 %lambda_V_63" [SLDA_final.cpp:25]   --->   Operation 10 'call' 'call_ln25' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln25 = call void @init_module, i128 %Lambda_V_data_V, i16 %Lambda_V_keep_V, i16 %Lambda_V_strb_V, i2 %Lambda_V_user_V, i1 %Lambda_V_last_V, i5 %Lambda_V_id_V, i6 %Lambda_V_dest_V, i4 %lambda_V_0, i4 %lambda_V_1, i4 %lambda_V_2, i4 %lambda_V_3, i4 %lambda_V_4, i4 %lambda_V_5, i4 %lambda_V_6, i4 %lambda_V_7, i4 %lambda_V_8, i4 %lambda_V_9, i4 %lambda_V_10, i4 %lambda_V_11, i4 %lambda_V_12, i4 %lambda_V_13, i4 %lambda_V_14, i4 %lambda_V_15, i4 %lambda_V_16, i4 %lambda_V_17, i4 %lambda_V_18, i4 %lambda_V_19, i4 %lambda_V_20, i4 %lambda_V_21, i4 %lambda_V_22, i4 %lambda_V_23, i4 %lambda_V_24, i4 %lambda_V_25, i4 %lambda_V_26, i4 %lambda_V_27, i4 %lambda_V_28, i4 %lambda_V_29, i4 %lambda_V_30, i4 %lambda_V_31, i4 %lambda_V_32, i4 %lambda_V_33, i4 %lambda_V_34, i4 %lambda_V_35, i4 %lambda_V_36, i4 %lambda_V_37, i4 %lambda_V_38, i4 %lambda_V_39, i4 %lambda_V_40, i4 %lambda_V_41, i4 %lambda_V_42, i4 %lambda_V_43, i4 %lambda_V_44, i4 %lambda_V_45, i4 %lambda_V_46, i4 %lambda_V_47, i4 %lambda_V_48, i4 %lambda_V_49, i4 %lambda_V_50, i4 %lambda_V_51, i4 %lambda_V_52, i4 %lambda_V_53, i4 %lambda_V_54, i4 %lambda_V_55, i4 %lambda_V_56, i4 %lambda_V_57, i4 %lambda_V_58, i4 %lambda_V_59, i4 %lambda_V_60, i4 %lambda_V_61, i4 %lambda_V_62, i4 %lambda_V_63" [SLDA_final.cpp:25]   --->   Operation 11 'call' 'call_ln25' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ready_r, i32 1" [SLDA_final.cpp:26]   --->   Operation 12 'write' 'write_ln26' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln27 = br void %Block_.split2_proc.exit" [SLDA_final.cpp:27]   --->   Operation 13 'br' 'br_ln27' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln28 = call void @update_means, i128 %mu_in_V_data_V, i16 %mu_in_V_keep_V, i16 %mu_in_V_strb_V, i2 %mu_in_V_user_V, i1 %mu_in_V_last_V, i5 %mu_in_V_id_V, i6 %mu_in_V_dest_V, i128 %feature_vector1_V_data_V, i16 %feature_vector1_V_keep_V, i16 %feature_vector1_V_strb_V, i2 %feature_vector1_V_user_V, i1 %feature_vector1_V_last_V, i5 %feature_vector1_V_id_V, i6 %feature_vector1_V_dest_V, i128 %means_V_0_9, i128 %means_V_1_9, i128 %means_V_2_9, i128 %means_V_3_9, i128 %means_V_4_9, i128 %means_V_5_9, i128 %means_V_6_9, i128 %means_V_7_9, i128 %means_V_8_9, i128 %means_V_9_9, i128 %means_V_10_9, i128 %means_V_11_9, i128 %means_V_12_9, i128 %means_V_13_9, i128 %means_V_14_9, i128 %means_V_15_9, i128 %means_V_16_9, i128 %means_V_17_9, i128 %means_V_18_9, i128 %means_V_19_9, i128 %means_V_20_9, i128 %means_V_21_9, i128 %means_V_22_9, i128 %means_V_23_9, i128 %means_V_24_9, i128 %means_V_25_9, i128 %means_V_26_9, i128 %means_V_27_9, i128 %means_V_28_9, i128 %means_V_29_9, i128 %means_V_30_9, i128 %means_V_31_9, i128 %means_V_32_9, i128 %means_V_33_9, i128 %means_V_34_9, i128 %means_V_35_9, i128 %means_V_36_9, i128 %means_V_37_9, i128 %means_V_38_9, i128 %means_V_39_9, i128 %means_V_40_9, i128 %means_V_41_9, i128 %means_V_42_9, i128 %means_V_43_9, i128 %means_V_44_9, i128 %means_V_45_9, i128 %means_V_46_9, i128 %means_V_47_9, i128 %means_V_48_9, i128 %means_V_49_9, i128 %means_V_50_9, i128 %means_V_51_9, i128 %means_V_52_9, i128 %means_V_53_9, i128 %means_V_54_9, i128 %means_V_55_9, i128 %means_V_56_9, i128 %means_V_57_9, i128 %means_V_58_9, i128 %means_V_59_9, i128 %means_V_60_9, i128 %means_V_61_9, i128 %means_V_62_9, i128 %means_V_63_9, i128 %means_V_0_8, i128 %means_V_1_8, i128 %means_V_2_8, i128 %means_V_3_8, i128 %means_V_4_8, i128 %means_V_5_8, i128 %means_V_6_8, i128 %means_V_7_8, i128 %means_V_8_8, i128 %means_V_9_8, i128 %means_V_10_8, i128 %means_V_11_8, i128 %means_V_12_8, i128 %means_V_13_8, i128 %means_V_14_8, i128 %means_V_15_8, i128 %means_V_16_8, i128 %means_V_17_8, i128 %means_V_18_8, i128 %means_V_19_8, i128 %means_V_20_8, i128 %means_V_21_8, i128 %means_V_22_8, i128 %means_V_23_8, i128 %means_V_24_8, i128 %means_V_25_8, i128 %means_V_26_8, i128 %means_V_27_8, i128 %means_V_28_8, i128 %means_V_29_8, i128 %means_V_30_8, i128 %means_V_31_8, i128 %means_V_32_8, i128 %means_V_33_8, i128 %means_V_34_8, i128 %means_V_35_8, i128 %means_V_36_8, i128 %means_V_37_8, i128 %means_V_38_8, i128 %means_V_39_8, i128 %means_V_40_8, i128 %means_V_41_8, i128 %means_V_42_8, i128 %means_V_43_8, i128 %means_V_44_8, i128 %means_V_45_8, i128 %means_V_46_8, i128 %means_V_47_8, i128 %means_V_48_8, i128 %means_V_49_8, i128 %means_V_50_8, i128 %means_V_51_8, i128 %means_V_52_8, i128 %means_V_53_8, i128 %means_V_54_8, i128 %means_V_55_8, i128 %means_V_56_8, i128 %means_V_57_8, i128 %means_V_58_8, i128 %means_V_59_8, i128 %means_V_60_8, i128 %means_V_61_8, i128 %means_V_62_8, i128 %means_V_63_8, i128 %means_V_0_7, i128 %means_V_1_7, i128 %means_V_2_7, i128 %means_V_3_7, i128 %means_V_4_7, i128 %means_V_5_7, i128 %means_V_6_7, i128 %means_V_7_7, i128 %means_V_8_7, i128 %means_V_9_7, i128 %means_V_10_7, i128 %means_V_11_7, i128 %means_V_12_7, i128 %means_V_13_7, i128 %means_V_14_7, i128 %means_V_15_7, i128 %means_V_16_7, i128 %means_V_17_7, i128 %means_V_18_7, i128 %means_V_19_7, i128 %means_V_20_7, i128 %means_V_21_7, i128 %means_V_22_7, i128 %means_V_23_7, i128 %means_V_24_7, i128 %means_V_25_7, i128 %means_V_26_7, i128 %means_V_27_7, i128 %means_V_28_7, i128 %means_V_29_7, i128 %means_V_30_7, i128 %means_V_31_7, i128 %means_V_32_7, i128 %means_V_33_7, i128 %means_V_34_7, i128 %means_V_35_7, i128 %means_V_36_7, i128 %means_V_37_7, i128 %means_V_38_7, i128 %means_V_39_7, i128 %means_V_40_7, i128 %means_V_41_7, i128 %means_V_42_7, i128 %means_V_43_7, i128 %means_V_44_7, i128 %means_V_45_7, i128 %means_V_46_7, i128 %means_V_47_7, i128 %means_V_48_7, i128 %means_V_49_7, i128 %means_V_50_7, i128 %means_V_51_7, i128 %means_V_52_7, i128 %means_V_53_7, i128 %means_V_54_7, i128 %means_V_55_7, i128 %means_V_56_7, i128 %means_V_57_7, i128 %means_V_58_7, i128 %means_V_59_7, i128 %means_V_60_7, i128 %means_V_61_7, i128 %means_V_62_7, i128 %means_V_63_7, i128 %means_V_0_6, i128 %means_V_1_6, i128 %means_V_2_6, i128 %means_V_3_6, i128 %means_V_4_6, i128 %means_V_5_6, i128 %means_V_6_6, i128 %means_V_7_6, i128 %means_V_8_6, i128 %means_V_9_6, i128 %means_V_10_6, i128 %means_V_11_6, i128 %means_V_12_6, i128 %means_V_13_6, i128 %means_V_14_6, i128 %means_V_15_6, i128 %means_V_16_6, i128 %means_V_17_6, i128 %means_V_18_6, i128 %means_V_19_6, i128 %means_V_20_6, i128 %means_V_21_6, i128 %means_V_22_6, i128 %means_V_23_6, i128 %means_V_24_6, i128 %means_V_25_6, i128 %means_V_26_6, i128 %means_V_27_6, i128 %means_V_28_6, i128 %means_V_29_6, i128 %means_V_30_6, i128 %means_V_31_6, i128 %means_V_32_6, i128 %means_V_33_6, i128 %means_V_34_6, i128 %means_V_35_6, i128 %means_V_36_6, i128 %means_V_37_6, i128 %means_V_38_6, i128 %means_V_39_6, i128 %means_V_40_6, i128 %means_V_41_6, i128 %means_V_42_6, i128 %means_V_43_6, i128 %means_V_44_6, i128 %means_V_45_6, i128 %means_V_46_6, i128 %means_V_47_6, i128 %means_V_48_6, i128 %means_V_49_6, i128 %means_V_50_6, i128 %means_V_51_6, i128 %means_V_52_6, i128 %means_V_53_6, i128 %means_V_54_6, i128 %means_V_55_6, i128 %means_V_56_6, i128 %means_V_57_6, i128 %means_V_58_6, i128 %means_V_59_6, i128 %means_V_60_6, i128 %means_V_61_6, i128 %means_V_62_6, i128 %means_V_63_6, i128 %means_V_0_5, i128 %means_V_1_5, i128 %means_V_2_5, i128 %means_V_3_5, i128 %means_V_4_5, i128 %means_V_5_5, i128 %means_V_6_5, i128 %means_V_7_5, i128 %means_V_8_5, i128 %means_V_9_5, i128 %means_V_10_5, i128 %means_V_11_5, i128 %means_V_12_5, i128 %means_V_13_5, i128 %means_V_14_5, i128 %means_V_15_5, i128 %means_V_16_5, i128 %means_V_17_5, i128 %means_V_18_5, i128 %means_V_19_5, i128 %means_V_20_5, i128 %means_V_21_5, i128 %means_V_22_5, i128 %means_V_23_5, i128 %means_V_24_5, i128 %means_V_25_5, i128 %means_V_26_5, i128 %means_V_27_5, i128 %means_V_28_5, i128 %means_V_29_5, i128 %means_V_30_5, i128 %means_V_31_5, i128 %means_V_32_5, i128 %means_V_33_5, i128 %means_V_34_5, i128 %means_V_35_5, i128 %means_V_36_5, i128 %means_V_37_5, i128 %means_V_38_5, i128 %means_V_39_5, i128 %means_V_40_5, i128 %means_V_41_5, i128 %means_V_42_5, i128 %means_V_43_5, i128 %means_V_44_5, i128 %means_V_45_5, i128 %means_V_46_5, i128 %means_V_47_5, i128 %means_V_48_5, i128 %means_V_49_5, i128 %means_V_50_5, i128 %means_V_51_5, i128 %means_V_52_5, i128 %means_V_53_5, i128 %means_V_54_5, i128 %means_V_55_5, i128 %means_V_56_5, i128 %means_V_57_5, i128 %means_V_58_5, i128 %means_V_59_5, i128 %means_V_60_5, i128 %means_V_61_5, i128 %means_V_62_5, i128 %means_V_63_5, i128 %means_V_0_4, i128 %means_V_1_4, i128 %means_V_2_4, i128 %means_V_3_4, i128 %means_V_4_4, i128 %means_V_5_4, i128 %means_V_6_4, i128 %means_V_7_4, i128 %means_V_8_4, i128 %means_V_9_4, i128 %means_V_10_4, i128 %means_V_11_4, i128 %means_V_12_4, i128 %means_V_13_4, i128 %means_V_14_4, i128 %means_V_15_4, i128 %means_V_16_4, i128 %means_V_17_4, i128 %means_V_18_4, i128 %means_V_19_4, i128 %means_V_20_4, i128 %means_V_21_4, i128 %means_V_22_4, i128 %means_V_23_4, i128 %means_V_24_4, i128 %means_V_25_4, i128 %means_V_26_4, i128 %means_V_27_4, i128 %means_V_28_4, i128 %means_V_29_4, i128 %means_V_30_4, i128 %means_V_31_4, i128 %means_V_32_4, i128 %means_V_33_4, i128 %means_V_34_4, i128 %means_V_35_4, i128 %means_V_36_4, i128 %means_V_37_4, i128 %means_V_38_4, i128 %means_V_39_4, i128 %means_V_40_4, i128 %means_V_41_4, i128 %means_V_42_4, i128 %means_V_43_4, i128 %means_V_44_4, i128 %means_V_45_4, i128 %means_V_46_4, i128 %means_V_47_4, i128 %means_V_48_4, i128 %means_V_49_4, i128 %means_V_50_4, i128 %means_V_51_4, i128 %means_V_52_4, i128 %means_V_53_4, i128 %means_V_54_4, i128 %means_V_55_4, i128 %means_V_56_4, i128 %means_V_57_4, i128 %means_V_58_4, i128 %means_V_59_4, i128 %means_V_60_4, i128 %means_V_61_4, i128 %means_V_62_4, i128 %means_V_63_4, i128 %means_V_0_3, i128 %means_V_1_3, i128 %means_V_2_3, i128 %means_V_3_3, i128 %means_V_4_3, i128 %means_V_5_3, i128 %means_V_6_3, i128 %means_V_7_3, i128 %means_V_8_3, i128 %means_V_9_3, i128 %means_V_10_3, i128 %means_V_11_3, i128 %means_V_12_3, i128 %means_V_13_3, i128 %means_V_14_3, i128 %means_V_15_3, i128 %means_V_16_3, i128 %means_V_17_3, i128 %means_V_18_3, i128 %means_V_19_3, i128 %means_V_20_3, i128 %means_V_21_3, i128 %means_V_22_3, i128 %means_V_23_3, i128 %means_V_24_3, i128 %means_V_25_3, i128 %means_V_26_3, i128 %means_V_27_3, i128 %means_V_28_3, i128 %means_V_29_3, i128 %means_V_30_3, i128 %means_V_31_3, i128 %means_V_32_3, i128 %means_V_33_3, i128 %means_V_34_3, i128 %means_V_35_3, i128 %means_V_36_3, i128 %means_V_37_3, i128 %means_V_38_3, i128 %means_V_39_3, i128 %means_V_40_3, i128 %means_V_41_3, i128 %means_V_42_3, i128 %means_V_43_3, i128 %means_V_44_3, i128 %means_V_45_3, i128 %means_V_46_3, i128 %means_V_47_3, i128 %means_V_48_3, i128 %means_V_49_3, i128 %means_V_50_3, i128 %means_V_51_3, i128 %means_V_52_3, i128 %means_V_53_3, i128 %means_V_54_3, i128 %means_V_55_3, i128 %means_V_56_3, i128 %means_V_57_3, i128 %means_V_58_3, i128 %means_V_59_3, i128 %means_V_60_3, i128 %means_V_61_3, i128 %means_V_62_3, i128 %means_V_63_3, i128 %means_V_0_2, i128 %means_V_1_2, i128 %means_V_2_2, i128 %means_V_3_2, i128 %means_V_4_2, i128 %means_V_5_2, i128 %means_V_6_2, i128 %means_V_7_2, i128 %means_V_8_2, i128 %means_V_9_2, i128 %means_V_10_2, i128 %means_V_11_2, i128 %means_V_12_2, i128 %means_V_13_2, i128 %means_V_14_2, i128 %means_V_15_2, i128 %means_V_16_2, i128 %means_V_17_2, i128 %means_V_18_2, i128 %means_V_19_2, i128 %means_V_20_2, i128 %means_V_21_2, i128 %means_V_22_2, i128 %means_V_23_2, i128 %means_V_24_2, i128 %means_V_25_2, i128 %means_V_26_2, i128 %means_V_27_2, i128 %means_V_28_2, i128 %means_V_29_2, i128 %means_V_30_2, i128 %means_V_31_2, i128 %means_V_32_2, i128 %means_V_33_2, i128 %means_V_34_2, i128 %means_V_35_2, i128 %means_V_36_2, i128 %means_V_37_2, i128 %means_V_38_2, i128 %means_V_39_2, i128 %means_V_40_2, i128 %means_V_41_2, i128 %means_V_42_2, i128 %means_V_43_2, i128 %means_V_44_2, i128 %means_V_45_2, i128 %means_V_46_2, i128 %means_V_47_2, i128 %means_V_48_2, i128 %means_V_49_2, i128 %means_V_50_2, i128 %means_V_51_2, i128 %means_V_52_2, i128 %means_V_53_2, i128 %means_V_54_2, i128 %means_V_55_2, i128 %means_V_56_2, i128 %means_V_57_2, i128 %means_V_58_2, i128 %means_V_59_2, i128 %means_V_60_2, i128 %means_V_61_2, i128 %means_V_62_2, i128 %means_V_63_2, i128 %means_V_0_1, i128 %means_V_1_1, i128 %means_V_2_1, i128 %means_V_3_1, i128 %means_V_4_1, i128 %means_V_5_1, i128 %means_V_6_1, i128 %means_V_7_1, i128 %means_V_8_1, i128 %means_V_9_1, i128 %means_V_10_1, i128 %means_V_11_1, i128 %means_V_12_1, i128 %means_V_13_1, i128 %means_V_14_1, i128 %means_V_15_1, i128 %means_V_16_1, i128 %means_V_17_1, i128 %means_V_18_1, i128 %means_V_19_1, i128 %means_V_20_1, i128 %means_V_21_1, i128 %means_V_22_1, i128 %means_V_23_1, i128 %means_V_24_1, i128 %means_V_25_1, i128 %means_V_26_1, i128 %means_V_27_1, i128 %means_V_28_1, i128 %means_V_29_1, i128 %means_V_30_1, i128 %means_V_31_1, i128 %means_V_32_1, i128 %means_V_33_1, i128 %means_V_34_1, i128 %means_V_35_1, i128 %means_V_36_1, i128 %means_V_37_1, i128 %means_V_38_1, i128 %means_V_39_1, i128 %means_V_40_1, i128 %means_V_41_1, i128 %means_V_42_1, i128 %means_V_43_1, i128 %means_V_44_1, i128 %means_V_45_1, i128 %means_V_46_1, i128 %means_V_47_1, i128 %means_V_48_1, i128 %means_V_49_1, i128 %means_V_50_1, i128 %means_V_51_1, i128 %means_V_52_1, i128 %means_V_53_1, i128 %means_V_54_1, i128 %means_V_55_1, i128 %means_V_56_1, i128 %means_V_57_1, i128 %means_V_58_1, i128 %means_V_59_1, i128 %means_V_60_1, i128 %means_V_61_1, i128 %means_V_62_1, i128 %means_V_63_1, i128 %means_V_0_0, i128 %means_V_1_0, i128 %means_V_2_0, i128 %means_V_3_0, i128 %means_V_4_0, i128 %means_V_5_0, i128 %means_V_6_0, i128 %means_V_7_0, i128 %means_V_8_0, i128 %means_V_9_0, i128 %means_V_10_0, i128 %means_V_11_0, i128 %means_V_12_0, i128 %means_V_13_0, i128 %means_V_14_0, i128 %means_V_15_0, i128 %means_V_16_0, i128 %means_V_17_0, i128 %means_V_18_0, i128 %means_V_19_0, i128 %means_V_20_0, i128 %means_V_21_0, i128 %means_V_22_0, i128 %means_V_23_0, i128 %means_V_24_0, i128 %means_V_25_0, i128 %means_V_26_0, i128 %means_V_27_0, i128 %means_V_28_0, i128 %means_V_29_0, i128 %means_V_30_0, i128 %means_V_31_0, i128 %means_V_32_0, i128 %means_V_33_0, i128 %means_V_34_0, i128 %means_V_35_0, i128 %means_V_36_0, i128 %means_V_37_0, i128 %means_V_38_0, i128 %means_V_39_0, i128 %means_V_40_0, i128 %means_V_41_0, i128 %means_V_42_0, i128 %means_V_43_0, i128 %means_V_44_0, i128 %means_V_45_0, i128 %means_V_46_0, i128 %means_V_47_0, i128 %means_V_48_0, i128 %means_V_49_0, i128 %means_V_50_0, i128 %means_V_51_0, i128 %means_V_52_0, i128 %means_V_53_0, i128 %means_V_54_0, i128 %means_V_55_0, i128 %means_V_56_0, i128 %means_V_57_0, i128 %means_V_58_0, i128 %means_V_59_0, i128 %means_V_60_0, i128 %means_V_61_0, i128 %means_V_62_0, i128 %means_V_63_0" [SLDA_final.cpp:28]   --->   Operation 14 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln28 = call void @update_means, i128 %mu_in_V_data_V, i16 %mu_in_V_keep_V, i16 %mu_in_V_strb_V, i2 %mu_in_V_user_V, i1 %mu_in_V_last_V, i5 %mu_in_V_id_V, i6 %mu_in_V_dest_V, i128 %feature_vector1_V_data_V, i16 %feature_vector1_V_keep_V, i16 %feature_vector1_V_strb_V, i2 %feature_vector1_V_user_V, i1 %feature_vector1_V_last_V, i5 %feature_vector1_V_id_V, i6 %feature_vector1_V_dest_V, i128 %means_V_0_9, i128 %means_V_1_9, i128 %means_V_2_9, i128 %means_V_3_9, i128 %means_V_4_9, i128 %means_V_5_9, i128 %means_V_6_9, i128 %means_V_7_9, i128 %means_V_8_9, i128 %means_V_9_9, i128 %means_V_10_9, i128 %means_V_11_9, i128 %means_V_12_9, i128 %means_V_13_9, i128 %means_V_14_9, i128 %means_V_15_9, i128 %means_V_16_9, i128 %means_V_17_9, i128 %means_V_18_9, i128 %means_V_19_9, i128 %means_V_20_9, i128 %means_V_21_9, i128 %means_V_22_9, i128 %means_V_23_9, i128 %means_V_24_9, i128 %means_V_25_9, i128 %means_V_26_9, i128 %means_V_27_9, i128 %means_V_28_9, i128 %means_V_29_9, i128 %means_V_30_9, i128 %means_V_31_9, i128 %means_V_32_9, i128 %means_V_33_9, i128 %means_V_34_9, i128 %means_V_35_9, i128 %means_V_36_9, i128 %means_V_37_9, i128 %means_V_38_9, i128 %means_V_39_9, i128 %means_V_40_9, i128 %means_V_41_9, i128 %means_V_42_9, i128 %means_V_43_9, i128 %means_V_44_9, i128 %means_V_45_9, i128 %means_V_46_9, i128 %means_V_47_9, i128 %means_V_48_9, i128 %means_V_49_9, i128 %means_V_50_9, i128 %means_V_51_9, i128 %means_V_52_9, i128 %means_V_53_9, i128 %means_V_54_9, i128 %means_V_55_9, i128 %means_V_56_9, i128 %means_V_57_9, i128 %means_V_58_9, i128 %means_V_59_9, i128 %means_V_60_9, i128 %means_V_61_9, i128 %means_V_62_9, i128 %means_V_63_9, i128 %means_V_0_8, i128 %means_V_1_8, i128 %means_V_2_8, i128 %means_V_3_8, i128 %means_V_4_8, i128 %means_V_5_8, i128 %means_V_6_8, i128 %means_V_7_8, i128 %means_V_8_8, i128 %means_V_9_8, i128 %means_V_10_8, i128 %means_V_11_8, i128 %means_V_12_8, i128 %means_V_13_8, i128 %means_V_14_8, i128 %means_V_15_8, i128 %means_V_16_8, i128 %means_V_17_8, i128 %means_V_18_8, i128 %means_V_19_8, i128 %means_V_20_8, i128 %means_V_21_8, i128 %means_V_22_8, i128 %means_V_23_8, i128 %means_V_24_8, i128 %means_V_25_8, i128 %means_V_26_8, i128 %means_V_27_8, i128 %means_V_28_8, i128 %means_V_29_8, i128 %means_V_30_8, i128 %means_V_31_8, i128 %means_V_32_8, i128 %means_V_33_8, i128 %means_V_34_8, i128 %means_V_35_8, i128 %means_V_36_8, i128 %means_V_37_8, i128 %means_V_38_8, i128 %means_V_39_8, i128 %means_V_40_8, i128 %means_V_41_8, i128 %means_V_42_8, i128 %means_V_43_8, i128 %means_V_44_8, i128 %means_V_45_8, i128 %means_V_46_8, i128 %means_V_47_8, i128 %means_V_48_8, i128 %means_V_49_8, i128 %means_V_50_8, i128 %means_V_51_8, i128 %means_V_52_8, i128 %means_V_53_8, i128 %means_V_54_8, i128 %means_V_55_8, i128 %means_V_56_8, i128 %means_V_57_8, i128 %means_V_58_8, i128 %means_V_59_8, i128 %means_V_60_8, i128 %means_V_61_8, i128 %means_V_62_8, i128 %means_V_63_8, i128 %means_V_0_7, i128 %means_V_1_7, i128 %means_V_2_7, i128 %means_V_3_7, i128 %means_V_4_7, i128 %means_V_5_7, i128 %means_V_6_7, i128 %means_V_7_7, i128 %means_V_8_7, i128 %means_V_9_7, i128 %means_V_10_7, i128 %means_V_11_7, i128 %means_V_12_7, i128 %means_V_13_7, i128 %means_V_14_7, i128 %means_V_15_7, i128 %means_V_16_7, i128 %means_V_17_7, i128 %means_V_18_7, i128 %means_V_19_7, i128 %means_V_20_7, i128 %means_V_21_7, i128 %means_V_22_7, i128 %means_V_23_7, i128 %means_V_24_7, i128 %means_V_25_7, i128 %means_V_26_7, i128 %means_V_27_7, i128 %means_V_28_7, i128 %means_V_29_7, i128 %means_V_30_7, i128 %means_V_31_7, i128 %means_V_32_7, i128 %means_V_33_7, i128 %means_V_34_7, i128 %means_V_35_7, i128 %means_V_36_7, i128 %means_V_37_7, i128 %means_V_38_7, i128 %means_V_39_7, i128 %means_V_40_7, i128 %means_V_41_7, i128 %means_V_42_7, i128 %means_V_43_7, i128 %means_V_44_7, i128 %means_V_45_7, i128 %means_V_46_7, i128 %means_V_47_7, i128 %means_V_48_7, i128 %means_V_49_7, i128 %means_V_50_7, i128 %means_V_51_7, i128 %means_V_52_7, i128 %means_V_53_7, i128 %means_V_54_7, i128 %means_V_55_7, i128 %means_V_56_7, i128 %means_V_57_7, i128 %means_V_58_7, i128 %means_V_59_7, i128 %means_V_60_7, i128 %means_V_61_7, i128 %means_V_62_7, i128 %means_V_63_7, i128 %means_V_0_6, i128 %means_V_1_6, i128 %means_V_2_6, i128 %means_V_3_6, i128 %means_V_4_6, i128 %means_V_5_6, i128 %means_V_6_6, i128 %means_V_7_6, i128 %means_V_8_6, i128 %means_V_9_6, i128 %means_V_10_6, i128 %means_V_11_6, i128 %means_V_12_6, i128 %means_V_13_6, i128 %means_V_14_6, i128 %means_V_15_6, i128 %means_V_16_6, i128 %means_V_17_6, i128 %means_V_18_6, i128 %means_V_19_6, i128 %means_V_20_6, i128 %means_V_21_6, i128 %means_V_22_6, i128 %means_V_23_6, i128 %means_V_24_6, i128 %means_V_25_6, i128 %means_V_26_6, i128 %means_V_27_6, i128 %means_V_28_6, i128 %means_V_29_6, i128 %means_V_30_6, i128 %means_V_31_6, i128 %means_V_32_6, i128 %means_V_33_6, i128 %means_V_34_6, i128 %means_V_35_6, i128 %means_V_36_6, i128 %means_V_37_6, i128 %means_V_38_6, i128 %means_V_39_6, i128 %means_V_40_6, i128 %means_V_41_6, i128 %means_V_42_6, i128 %means_V_43_6, i128 %means_V_44_6, i128 %means_V_45_6, i128 %means_V_46_6, i128 %means_V_47_6, i128 %means_V_48_6, i128 %means_V_49_6, i128 %means_V_50_6, i128 %means_V_51_6, i128 %means_V_52_6, i128 %means_V_53_6, i128 %means_V_54_6, i128 %means_V_55_6, i128 %means_V_56_6, i128 %means_V_57_6, i128 %means_V_58_6, i128 %means_V_59_6, i128 %means_V_60_6, i128 %means_V_61_6, i128 %means_V_62_6, i128 %means_V_63_6, i128 %means_V_0_5, i128 %means_V_1_5, i128 %means_V_2_5, i128 %means_V_3_5, i128 %means_V_4_5, i128 %means_V_5_5, i128 %means_V_6_5, i128 %means_V_7_5, i128 %means_V_8_5, i128 %means_V_9_5, i128 %means_V_10_5, i128 %means_V_11_5, i128 %means_V_12_5, i128 %means_V_13_5, i128 %means_V_14_5, i128 %means_V_15_5, i128 %means_V_16_5, i128 %means_V_17_5, i128 %means_V_18_5, i128 %means_V_19_5, i128 %means_V_20_5, i128 %means_V_21_5, i128 %means_V_22_5, i128 %means_V_23_5, i128 %means_V_24_5, i128 %means_V_25_5, i128 %means_V_26_5, i128 %means_V_27_5, i128 %means_V_28_5, i128 %means_V_29_5, i128 %means_V_30_5, i128 %means_V_31_5, i128 %means_V_32_5, i128 %means_V_33_5, i128 %means_V_34_5, i128 %means_V_35_5, i128 %means_V_36_5, i128 %means_V_37_5, i128 %means_V_38_5, i128 %means_V_39_5, i128 %means_V_40_5, i128 %means_V_41_5, i128 %means_V_42_5, i128 %means_V_43_5, i128 %means_V_44_5, i128 %means_V_45_5, i128 %means_V_46_5, i128 %means_V_47_5, i128 %means_V_48_5, i128 %means_V_49_5, i128 %means_V_50_5, i128 %means_V_51_5, i128 %means_V_52_5, i128 %means_V_53_5, i128 %means_V_54_5, i128 %means_V_55_5, i128 %means_V_56_5, i128 %means_V_57_5, i128 %means_V_58_5, i128 %means_V_59_5, i128 %means_V_60_5, i128 %means_V_61_5, i128 %means_V_62_5, i128 %means_V_63_5, i128 %means_V_0_4, i128 %means_V_1_4, i128 %means_V_2_4, i128 %means_V_3_4, i128 %means_V_4_4, i128 %means_V_5_4, i128 %means_V_6_4, i128 %means_V_7_4, i128 %means_V_8_4, i128 %means_V_9_4, i128 %means_V_10_4, i128 %means_V_11_4, i128 %means_V_12_4, i128 %means_V_13_4, i128 %means_V_14_4, i128 %means_V_15_4, i128 %means_V_16_4, i128 %means_V_17_4, i128 %means_V_18_4, i128 %means_V_19_4, i128 %means_V_20_4, i128 %means_V_21_4, i128 %means_V_22_4, i128 %means_V_23_4, i128 %means_V_24_4, i128 %means_V_25_4, i128 %means_V_26_4, i128 %means_V_27_4, i128 %means_V_28_4, i128 %means_V_29_4, i128 %means_V_30_4, i128 %means_V_31_4, i128 %means_V_32_4, i128 %means_V_33_4, i128 %means_V_34_4, i128 %means_V_35_4, i128 %means_V_36_4, i128 %means_V_37_4, i128 %means_V_38_4, i128 %means_V_39_4, i128 %means_V_40_4, i128 %means_V_41_4, i128 %means_V_42_4, i128 %means_V_43_4, i128 %means_V_44_4, i128 %means_V_45_4, i128 %means_V_46_4, i128 %means_V_47_4, i128 %means_V_48_4, i128 %means_V_49_4, i128 %means_V_50_4, i128 %means_V_51_4, i128 %means_V_52_4, i128 %means_V_53_4, i128 %means_V_54_4, i128 %means_V_55_4, i128 %means_V_56_4, i128 %means_V_57_4, i128 %means_V_58_4, i128 %means_V_59_4, i128 %means_V_60_4, i128 %means_V_61_4, i128 %means_V_62_4, i128 %means_V_63_4, i128 %means_V_0_3, i128 %means_V_1_3, i128 %means_V_2_3, i128 %means_V_3_3, i128 %means_V_4_3, i128 %means_V_5_3, i128 %means_V_6_3, i128 %means_V_7_3, i128 %means_V_8_3, i128 %means_V_9_3, i128 %means_V_10_3, i128 %means_V_11_3, i128 %means_V_12_3, i128 %means_V_13_3, i128 %means_V_14_3, i128 %means_V_15_3, i128 %means_V_16_3, i128 %means_V_17_3, i128 %means_V_18_3, i128 %means_V_19_3, i128 %means_V_20_3, i128 %means_V_21_3, i128 %means_V_22_3, i128 %means_V_23_3, i128 %means_V_24_3, i128 %means_V_25_3, i128 %means_V_26_3, i128 %means_V_27_3, i128 %means_V_28_3, i128 %means_V_29_3, i128 %means_V_30_3, i128 %means_V_31_3, i128 %means_V_32_3, i128 %means_V_33_3, i128 %means_V_34_3, i128 %means_V_35_3, i128 %means_V_36_3, i128 %means_V_37_3, i128 %means_V_38_3, i128 %means_V_39_3, i128 %means_V_40_3, i128 %means_V_41_3, i128 %means_V_42_3, i128 %means_V_43_3, i128 %means_V_44_3, i128 %means_V_45_3, i128 %means_V_46_3, i128 %means_V_47_3, i128 %means_V_48_3, i128 %means_V_49_3, i128 %means_V_50_3, i128 %means_V_51_3, i128 %means_V_52_3, i128 %means_V_53_3, i128 %means_V_54_3, i128 %means_V_55_3, i128 %means_V_56_3, i128 %means_V_57_3, i128 %means_V_58_3, i128 %means_V_59_3, i128 %means_V_60_3, i128 %means_V_61_3, i128 %means_V_62_3, i128 %means_V_63_3, i128 %means_V_0_2, i128 %means_V_1_2, i128 %means_V_2_2, i128 %means_V_3_2, i128 %means_V_4_2, i128 %means_V_5_2, i128 %means_V_6_2, i128 %means_V_7_2, i128 %means_V_8_2, i128 %means_V_9_2, i128 %means_V_10_2, i128 %means_V_11_2, i128 %means_V_12_2, i128 %means_V_13_2, i128 %means_V_14_2, i128 %means_V_15_2, i128 %means_V_16_2, i128 %means_V_17_2, i128 %means_V_18_2, i128 %means_V_19_2, i128 %means_V_20_2, i128 %means_V_21_2, i128 %means_V_22_2, i128 %means_V_23_2, i128 %means_V_24_2, i128 %means_V_25_2, i128 %means_V_26_2, i128 %means_V_27_2, i128 %means_V_28_2, i128 %means_V_29_2, i128 %means_V_30_2, i128 %means_V_31_2, i128 %means_V_32_2, i128 %means_V_33_2, i128 %means_V_34_2, i128 %means_V_35_2, i128 %means_V_36_2, i128 %means_V_37_2, i128 %means_V_38_2, i128 %means_V_39_2, i128 %means_V_40_2, i128 %means_V_41_2, i128 %means_V_42_2, i128 %means_V_43_2, i128 %means_V_44_2, i128 %means_V_45_2, i128 %means_V_46_2, i128 %means_V_47_2, i128 %means_V_48_2, i128 %means_V_49_2, i128 %means_V_50_2, i128 %means_V_51_2, i128 %means_V_52_2, i128 %means_V_53_2, i128 %means_V_54_2, i128 %means_V_55_2, i128 %means_V_56_2, i128 %means_V_57_2, i128 %means_V_58_2, i128 %means_V_59_2, i128 %means_V_60_2, i128 %means_V_61_2, i128 %means_V_62_2, i128 %means_V_63_2, i128 %means_V_0_1, i128 %means_V_1_1, i128 %means_V_2_1, i128 %means_V_3_1, i128 %means_V_4_1, i128 %means_V_5_1, i128 %means_V_6_1, i128 %means_V_7_1, i128 %means_V_8_1, i128 %means_V_9_1, i128 %means_V_10_1, i128 %means_V_11_1, i128 %means_V_12_1, i128 %means_V_13_1, i128 %means_V_14_1, i128 %means_V_15_1, i128 %means_V_16_1, i128 %means_V_17_1, i128 %means_V_18_1, i128 %means_V_19_1, i128 %means_V_20_1, i128 %means_V_21_1, i128 %means_V_22_1, i128 %means_V_23_1, i128 %means_V_24_1, i128 %means_V_25_1, i128 %means_V_26_1, i128 %means_V_27_1, i128 %means_V_28_1, i128 %means_V_29_1, i128 %means_V_30_1, i128 %means_V_31_1, i128 %means_V_32_1, i128 %means_V_33_1, i128 %means_V_34_1, i128 %means_V_35_1, i128 %means_V_36_1, i128 %means_V_37_1, i128 %means_V_38_1, i128 %means_V_39_1, i128 %means_V_40_1, i128 %means_V_41_1, i128 %means_V_42_1, i128 %means_V_43_1, i128 %means_V_44_1, i128 %means_V_45_1, i128 %means_V_46_1, i128 %means_V_47_1, i128 %means_V_48_1, i128 %means_V_49_1, i128 %means_V_50_1, i128 %means_V_51_1, i128 %means_V_52_1, i128 %means_V_53_1, i128 %means_V_54_1, i128 %means_V_55_1, i128 %means_V_56_1, i128 %means_V_57_1, i128 %means_V_58_1, i128 %means_V_59_1, i128 %means_V_60_1, i128 %means_V_61_1, i128 %means_V_62_1, i128 %means_V_63_1, i128 %means_V_0_0, i128 %means_V_1_0, i128 %means_V_2_0, i128 %means_V_3_0, i128 %means_V_4_0, i128 %means_V_5_0, i128 %means_V_6_0, i128 %means_V_7_0, i128 %means_V_8_0, i128 %means_V_9_0, i128 %means_V_10_0, i128 %means_V_11_0, i128 %means_V_12_0, i128 %means_V_13_0, i128 %means_V_14_0, i128 %means_V_15_0, i128 %means_V_16_0, i128 %means_V_17_0, i128 %means_V_18_0, i128 %means_V_19_0, i128 %means_V_20_0, i128 %means_V_21_0, i128 %means_V_22_0, i128 %means_V_23_0, i128 %means_V_24_0, i128 %means_V_25_0, i128 %means_V_26_0, i128 %means_V_27_0, i128 %means_V_28_0, i128 %means_V_29_0, i128 %means_V_30_0, i128 %means_V_31_0, i128 %means_V_32_0, i128 %means_V_33_0, i128 %means_V_34_0, i128 %means_V_35_0, i128 %means_V_36_0, i128 %means_V_37_0, i128 %means_V_38_0, i128 %means_V_39_0, i128 %means_V_40_0, i128 %means_V_41_0, i128 %means_V_42_0, i128 %means_V_43_0, i128 %means_V_44_0, i128 %means_V_45_0, i128 %means_V_46_0, i128 %means_V_47_0, i128 %means_V_48_0, i128 %means_V_49_0, i128 %means_V_50_0, i128 %means_V_51_0, i128 %means_V_52_0, i128 %means_V_53_0, i128 %means_V_54_0, i128 %means_V_55_0, i128 %means_V_56_0, i128 %means_V_57_0, i128 %means_V_58_0, i128 %means_V_59_0, i128 %means_V_60_0, i128 %means_V_61_0, i128 %means_V_62_0, i128 %means_V_63_0" [SLDA_final.cpp:28]   --->   Operation 15 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 16 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 0.991ns
The critical path consists of the following:
	wire read on port 'ready_r' (SLDA_final.cpp:22) [732]  (0 ns)
	'icmp' operation ('icmp_ln24', SLDA_final.cpp:24) [733]  (0.991 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
