# BIT-pipelined-cpu
A classic five-stage pipelined cpu based on the MIPS instruction set designed by BITers for learning purposes.
BITers(students from Beijing Institute Of Technology): Hao Yang, Xinyu Wang, Haoyang Li.
For more details, please refer to the Verilog code, datapath diagram, experiment report and defense PPT.
