CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
INFO:sim:927 - Generating component instance 'testbench_rom' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   'C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_ge
   n_v6_1\component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
Cancelled executing Tcl generator.
Wrote file for project
'C:\Users\Ayoosh\Documents\GitHub\forbidden_architecture\NPU\testbenches\testben
ch_rom.cgp'.
