m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19/simulation/modelsim
vlogic_from_2_35
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1586190036
!i10b 1
!s100 KbknGB8M0^YeozdLf?08P2
ISFDmNKAkh_Ec>QSRRi[QO2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 logic_from_2_35_sv_unit
S1
R0
w1586189780
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19/logic_from_2_35.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19/logic_from_2_35.sv
L0 2
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1586190036.000000
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19/logic_from_2_35.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19/logic_from_2_35.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19
Z8 tCvgOpt 0
vlogic_from_2_35_tb
R1
R2
!i10b 1
!s100 HX1b6cWVV<PK?T4[?X@W=0
I55]I8B3]PdAoa_>VdNl7i1
R3
!s105 logic_from_2_35_tb_sv_unit
S1
R0
w1586189782
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19/logic_from_2_35_tb.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19/logic_from_2_35_tb.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19/logic_from_2_35_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_19/logic_from_2_35_tb.sv|
!i113 1
R6
R7
R8
