// Seed: 3539399803
module module_0 (
    input  wire id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    output tri0 id_4
);
  always disable id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd94
) (
    output tri0  id_0,
    output tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    inout  wand  _id_5,
    input  tri0  id_6,
    input  tri   id_7
    , id_13,
    input  tri1  id_8,
    input  wand  id_9,
    output tri0  id_10,
    output wire  id_11
);
  wire id_14;
  assign id_0 = id_3 || -1;
  logic id_15;
  wire [1 : -1 'b0] id_16;
  assign id_13 = -1;
  assign id_11 = 1;
  wire [id_5 : -1 'b0] id_17;
  assign id_1 = id_9;
  wire id_18;
  wire id_19;
  tri0 id_20;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_4,
      id_1
  );
  assign id_20 = id_4 ==? 1'h0 ? id_15 - 1 : id_18;
endmodule
