//Define of basics
`define Reseting 1'b0
`define Readable 1'b1
`define Writeable 1'b1

`define ZeroValue 15'b0
`define SizePerIns 4'h1

`define MemValue 15:0
`define MemAddr 17:0
`define MemAddrB 18:0
`define UartAddr 18'b001011111100000000
`define ZhiZhangAddr 18'b001011111100000001
`define UartValue 7:0

`define RamFrequency 0:0

`define QueueSize 7:0
`define QueueSizeH 0:255

//Define of registers
`define	RegAddr	3:0
`define RegValue 15:0
`define SPReg 4'b1111
`define TReg 4'b1110
`define RAReg 4'b1101
`define IHReg 4'b1100
`define ZeroReg 4'b1011

`define ActBit 15:0

`define CacheSize 9:0

