<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: udma_soc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('udma__soc_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">udma_soc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="udma__soc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (c) Texas Instruments Incorporated 2021-2022</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef UDMA_SOC_H_</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define UDMA_SOC_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/*                             Include Files                                  */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* None */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*                           Macros &amp; Typedefs                                */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Macro to find maximum of given values */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abdf69f1f50f27881e9423e8dceafe0d4">   58</a></span>&#160;<span class="preprocessor">#define UDMA_MAX(X,Y)  ((X&gt;Y) ? X:Y)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab2427cc8c2dc8160f992c4add2b63315">   68</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_MAIN_0             (UDMA_INST_ID_0)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a79997ae48ca53d41e8004bf7d73c0155">   70</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_MCU_0              (UDMA_INST_ID_1)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a14550d81fcf0f34c7c5f0280868d3a45">   72</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_BCDMA_0            (UDMA_INST_ID_2)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aba58427e74cbc851f5eba46b47d7ec92">   74</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_UDMAP_START        (UDMA_INST_ID_0)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9ea5df1cc6660c4f0850af7c5d984a6d">   76</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_UDMAP_MAX          (UDMA_INST_ID_1)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#acce60e041dea5beea9353d9f6e826dd9">   78</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_UDMAP_INST_ID          (UDMA_INST_ID_UDMAP_MAX - UDMA_INST_ID_UDMAP_START + 1U)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a85b868e867fba51afc72933365bee740">   80</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_BCDMA_START        (UDMA_INST_ID_2)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8c4fb5c82d18531e8713b6dd12653984">   82</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_BCDMA_MAX          (UDMA_INST_ID_2)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae5821f8d17affa661624c0d3819d27f4">   84</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_BCDMA_INST_ID          (UDMA_INST_ID_BCDMA_MAX - UDMA_INST_ID_BCDMA_START + 1U)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a03cd302fd8f937dde5d0b33634fce16b">   86</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_PKTDMA_INST_ID          (0U)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad35203330bdeb3b99eea31aaa6af4f03">   88</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_START              (UDMA_INST_ID_0)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a15801b0e1d3fa515c16083a38fcef4db">   90</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_MAX                (UDMA_INST_ID_2)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7c4df78cd4c5af513e2b5dde5077e8e7">   92</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_INST_ID                (UDMA_NUM_UDMAP_INST_ID + UDMA_NUM_BCDMA_INST_ID + UDMA_NUM_PKTDMA_INST_ID)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3a9aafcf18b28ccd2f4f0d024ee25a71">  104</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_UDMAP_PRESENT               (1U)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aee5c3d0bd2de576d6e916aee61049daa">  107</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_BCDMA_PRESENT               (1U) </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3140328a4c80841b1213146b1c90c294">  110</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_PKTDMA_PRESENT              (0U) </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a41840ad220bd3c492d067ad61eb83655">  113</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_PROXY_PRESENT               (1U) </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aab7bb20e3eb07a0ef87ebbbd2ad41e13">  116</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_INTR_ROUTER_PRESENT         (1U) </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a27b732845bbb92c1a2094f4ccf24a02e">  119</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_CLEC_PRESENT                (1U) </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#adfceb91afd2ca54958eef19ef05f904e">  122</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_RA_NORMAL_PRESENT           (1U) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a683dea49672cb5521331e521447da8fd">  125</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_RA_LCDMA_PRESENT            (1U)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7a05378f35d2ba17ab38afa48f8e5144">  128</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_RING_MON_PRESENT            (1U)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aaa22c4b3fced07126411c751d3f93ee4">  131</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_VPAC1_PRESENT               (0U)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a786f396fe55a7bb812734e14c92b26b5">  134</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_APPLY_RING_WORKAROUND       (0U)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Flag to indicate DRU local to C7X cores is present or not in the SoC */</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a85642c5293bda403f5a54e4e618a76ea">  137</a></span>&#160;<span class="preprocessor">#define UDMA_LOCAL_C7X_DRU_PRESENT               (0U)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab1e444dbc8fb1bc7197e5d0d81a6f4bd">  149</a></span>&#160;<span class="preprocessor">#define UDMA_TX_UHC_CHANS_FDEPTH         (CSL_NAVSS_UDMAP_TX_UHC_CHANS_FDEPTH)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a72c1cc2cb341cf5b68dac5f774eb3622">  151</a></span>&#160;<span class="preprocessor">#define UDMA_TX_HC_CHANS_FDEPTH          (CSL_NAVSS_UDMAP_TX_HC_CHANS_FDEPTH)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6803f9430aa1cb2e90cb090b1f2d3e6c">  153</a></span>&#160;<span class="preprocessor">#define UDMA_TX_CHANS_FDEPTH             (CSL_NAVSS_UDMAP_TX_CHANS_FDEPTH)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9d28ec7d2b3263fcc71d1b755b4efe0f">  165</a></span>&#160;<span class="preprocessor">#define UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR          (0U)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aada0e8c9d949da2861bfca66d29715c6">  169</a></span>&#160;<span class="preprocessor">#define UDMA_RING_MODE_INVALID          (CSL_RINGACC_RING_MODE_INVALID)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2d07937d61a59b318170003ad06d456b">  172</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_MAPPED_TX_GROUP     (0U)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* No mapped TX channels/rings in J721S2 */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1258ccfbc942638e000a3de996651d42">  185</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_MAPPED_RX_GROUP     (0U)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* No mapped RX channels/rings in J721S2 */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8a01e10e4bc1e41f1976da0aa1029419">  198</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_UTC_INSTANCE           (CSL_NAVSS_UTC_CNT)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a44e5e192e7d566bb11546fb2479ccb4a">  208</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_ID_MSMC_DRU0           (UDMA_UTC_ID0)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3201764a355fec6380a45db3c45af5ee">  209</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_ID_VPAC_TC0            (UDMA_UTC_ID1)</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae5e57f21cde22f5d2e1f96ad6be657a7">  210</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_ID_VPAC_TC1            (UDMA_UTC_ID2)</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a168b56dc9d08a05fcc36cf0c8def792f">  211</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_ID_DMPAC_TC0           (UDMA_UTC_ID3)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8863f8529bc09a32eedb9caa5b792e41">  214</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_START_CH_DRU0              (0U)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a78bc7eeab723173ec21a89edee8ae57d">  216</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_NUM_CH_DRU0                (CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1860a1b76a499d5a2f45538d76bd65ab">  218</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_START_THREAD_ID_DRU0       (CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a450dd486a16d5ffd511ff4ce39879c4a">  221</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_START_CH_VPAC_TC0          (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_OFFSET \</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">                                            - CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab57e3c1d5af52f54e91e534fbf9e3978">  224</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_NUM_CH_VPAC_TC0            (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af7401767cb26aadc4f7e05a1456d5889">  226</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_START_THREAD_ID_VPAC_TC0   (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5e3383a85b47164878f1ed08de625fcd">  229</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_START_CH_VPAC_TC1          (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_OFFSET \</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">                                            - CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8291e12dadd2e6cf3dec3e68ccd95270">  232</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_NUM_CH_VPAC_TC1            (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a59b6a57bea7fbe4e3c345f1ad715754d">  234</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_START_THREAD_ID_VPAC_TC1   (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a375bef4fc9413ded286859102b5a2c39">  237</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_START_CH_DMPAC_TC0         (CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_OFFSET \</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">                                            - CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0f3342e5586d8c852beac98319858be5">  240</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_NUM_CH_DMPAC_TC0           (CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a27116155d961ab989680e8732b2923a9">  242</a></span>&#160;<span class="preprocessor">#define UDMA_UTC_START_THREAD_ID_DMPAC_TC0  (CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> * Locally used core ID to define default RM configuration.</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * Not to be used by caller</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* Main domain cores */</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae086607a5b83f3b4bcd4311310bca2aa">  257</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MPU1_0             (0U)</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1d8047135b737b982ab17812b8e3ff9b">  258</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU2_0             (1U)</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abf3c054af6d2ac52c91ef7e125b7025e">  259</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU2_1             (2U)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a46643b1f82eff4306e635bf64195a8b7">  260</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU3_0             (3U)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7208107c338a998cd5adfe477772f803">  261</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU3_1             (4U)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae9ac097b24aa9810767c5db02a820bf2">  262</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_C7X_1              (5U)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2ddaf8f6593f475e1d5e0315ecdfe0d6">  263</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_C7X_2              (6U)</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af755f527e9fc94e2ae13b889876b5592">  264</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_MAIN_CORE              (7U)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* MCU domain cores - Note: This should be after all main domain cores */</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a383940be8a38b0e3f909fd701e14a3a8">  266</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU1_0             (UDMA_NUM_MAIN_CORE + 0U)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4516b6955fcf0e36bb97edf0c669d1fb">  267</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU1_1             (UDMA_NUM_MAIN_CORE + 1U)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6c964b3e27b6aca5ecade8a9ffddb38d">  268</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_MCU_CORE               (2U)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* Total number of cores */</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3c3d81881427e99aa375dd30d612be00">  270</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_CORE                   (UDMA_NUM_MAIN_CORE + UDMA_NUM_MCU_CORE)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afc432542a2a4389251c00da022e6beb7">  289</a></span>&#160;<span class="preprocessor">#define UDMA_DRU_CORE_ID_MPU1_0         (CSL_DRU_CORE_ID_2)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a09a031926793a7d52c296b01c53ddff5">  290</a></span>&#160;<span class="preprocessor">#define UDMA_DRU_CORE_ID_MCU2_0         (CSL_DRU_CORE_ID_2)</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a916bb6e2e7559806f4d57695c538336f">  291</a></span>&#160;<span class="preprocessor">#define UDMA_DRU_CORE_ID_MCU2_1         (CSL_DRU_CORE_ID_2)</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ac83445e72cdcc47049480ebd5709761c">  292</a></span>&#160;<span class="preprocessor">#define UDMA_DRU_CORE_ID_MCU3_0         (CSL_DRU_CORE_ID_2)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3249d745ad5d07952a090d583d8cb17c">  293</a></span>&#160;<span class="preprocessor">#define UDMA_DRU_CORE_ID_MCU3_1         (CSL_DRU_CORE_ID_2)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa228e65582806fc906a561f100329e85">  294</a></span>&#160;<span class="preprocessor">#define UDMA_DRU_CORE_ID_C7X_1          (CSL_DRU_CORE_ID_0)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a15290bf1d25d6250bed05c766be1a068">  295</a></span>&#160;<span class="preprocessor">#define UDMA_DRU_CORE_ID_C7X_2          (CSL_DRU_CORE_ID_1)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab023a9270c863349a141b47b0389450e">  296</a></span>&#160;<span class="preprocessor">#define UDMA_DRU_CORE_ID_MCU1_0         (CSL_DRU_CORE_ID_2)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a25b6ad8c34e5c1737360e8eb41cd2dda">  297</a></span>&#160;<span class="preprocessor">#define UDMA_DRU_CORE_ID_MCU1_1         (CSL_DRU_CORE_ID_2)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0db767e607e289e0097964f5823961ce">  310</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_BC_UHC                   (0U)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3eea6a143c03d1836cb64561be088f47">  312</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_BC_HC                    (1U) </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a931e1520f2d0c8efa58a1ee8f8f58e54">  314</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_BC                       (2U)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/* List of all UDMAP and BCDMA TX/RX Channel Resource Id&#39;s */</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a94d6966beb96e4dceae7d68233ec2d61">  317</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_TX_UHC                   (3U)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8fdedfa7053f02d0b63633d634640624">  319</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_TX_HC                    (4U)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a284e0cead32aec29f1a0b6eb7e3d0c13">  321</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_TX                       (5U)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0bc872f030eb5920f0d8b92e4af53b17">  323</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_RX_UHC                   (6U)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abd40bf8d50ea1e8832d5aa3e3c1eddb3">  325</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_RX_HC                    (7U)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af691a82361ed05294167ebb20691c770">  327</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_RX                       (8U)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* List of all Resources Id&#39;s shared between all Instances */</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a018be1389ac9bcee51a029be858c6229">  331</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_GLOBAL_EVENT             (9U)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a631ceb75dee3d0d6dddb60da785e847f">  333</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_VINTR                    (10U)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae312a91d0442751c23a11fbce03bd5d5">  335</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_IR_INTR                  (11U)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a04b6236c2b448ec16c2eea2552d3eb61">  338</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_UTC                      (12U)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4af77e35f7866310ec9c2732c4798864">  340</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_RX_FLOW                  (13U)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0b351a7b0fd0de8afe65a1426beea1f4">  342</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_RING                     (14U)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8e4aa98037123571a2ec04f8b2ea05b3">  344</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_PROXY                    (15U)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aabb0e63c0536f48e4dce3d1596aba93f">  346</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_RING_MON                 (16U)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ac29e6d541c5ece5a2b1873d30c25c4ac">  349</a></span>&#160;<span class="preprocessor">#define UDMA_RM_NUM_BCDMA_RES                   (12U)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4596adb8c4fe9f924162478d1ba917f0">  351</a></span>&#160;<span class="preprocessor">#define UDMA_RM_NUM_UDMAP_RES                   (17U)  </span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab5386182d627d9aaf3bbbeaa9570311a">  354</a></span>&#160;<span class="preprocessor">#define UDMA_RM_DEFAULT_BOARDCFG_NUM_RES                         UDMA_MAX(UDMA_RM_NUM_UDMAP_RES, UDMA_RM_NUM_BCDMA_RES)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a696ccd3f681d225dfbb9394e1108c261">  360</a></span>&#160;<span class="preprocessor">#define UDMA_RM_NUM_SHARED_RES                  (4U) </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abeeff22048042cdf140ed3c40875cdb5">  363</a></span>&#160;<span class="preprocessor">#define UDMA_RM_SHARED_RES_MAX_INST             (UDMA_NUM_CORE)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* Start of C7x events associated to CLEC that UDMA Driver will manage */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* Events  0 - 32  : left for other drivers</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * Events 16 - 47  : For routing DRU Local Events from CLEC (done by Vision Apps/TIDL)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> * Events 48 - 63  : managed by UDMA for routing various UDMA events to C7x  */</span> </div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af661ab58e393126d8aefc70becd88af7">  369</a></span>&#160;<span class="preprocessor">#define UDMA_C7X_CORE_INTR_OFFSET               (48U)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* Number of C7x Events available for UDMA */</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae29f58b1f00a6a88b1e4229b24f12b57">  371</a></span>&#160;<span class="preprocessor">#define UDMA_C7X_CORE_NUM_INTR                  (64U - UDMA_C7X_CORE_INTR_OFFSET)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5c0140aba372d17b9f22d580e353b563">  390</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_SAUL0_TX          (CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a14b3c71aee7569c4df50e90acef881a1">  391</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_VPAC_TC0_TX       (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a87b055206a044b11463e08f563a14fdc">  392</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_VPAC_TC1_TX       (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2468d7def35695f9759a4ad35213cd0c">  393</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_DMPAC_TC0_TX      (CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0557e8e920948af7b7503cad134c2fd6">  394</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_CSI_TX            (CSL_PSILCFG_NAVSS_MAIN_CSI_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5310c6a8742d34a412cac77983caadf4">  395</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_CPSW2_TX          (CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a45760cde1f5b9506a6c09ca4e82b0cde">  397</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_SAUL0_RX          (CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7a067b7a2d70656db1c1b0019ef85918">  398</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_VPAC_TC0_RX       (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a793eedc62237cb8fede9a026e980f05d">  399</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_VPAC_TC1_RX       (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aab608bb12c0cf9cded67dd36c5fa024a">  400</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_DMPAC_TC0_RX      (CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a04ec4d4a8bd8667da07a91d651be6d56">  401</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_CSI_RX            (CSL_PSILCFG_NAVSS_MAIN_CSI_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a60617635d961aee1e6ec562eff05bd32">  402</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_CPSW2_RX          (CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a031a98db017c810a4bb8573a9bcb5423">  404</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_SAUL0_TX_CNT      (CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_CNT)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3d06f88fe012aa7ff0f6bb9fe8d854f2">  405</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_VPAC_TC0_TX_CNT   (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_CNT)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a43e5521775823dab183e8e1d91e2c9e4">  406</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_VPAC_TC1_TX_CNT   (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILD_THREAD_CNT)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a38a0778e5256ccafa9b5b9dc798e27e6">  407</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_DMPAC_TC0_TX_CNT  (CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILD_THREAD_CNT)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa273d5d48a5a1f0b733ffd3e63b5e6f5">  408</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_CSI_TX_CNT        (CSL_PSILCFG_NAVSS_MAIN_CSI_PSILD_THREAD_CNT)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6aff2cdf2a83eac02a015e97c52daf4b">  409</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_CPSW2_TX_CNT      (CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILD_THREAD_CNT)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af9d626b4aeaba4e96801efea8ee2d0d6">  411</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_SAUL0_RX_CNT      (CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aab58b5d5b93b14f2e49af5f667b08c2e">  412</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_VPAC_TC0_RX_CNT   (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a676edf858630b04373f0437d01f6fbbf">  413</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_VPAC_TC1_RX_CNT   (CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#adad86a192fec19a25736ff1e7390cbbd">  414</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_DMPAC_TC0_RX_CNT  (CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af526251788f28a2d61d275cb25617e97">  415</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_CSI_RX_CNT        (CSL_PSILCFG_NAVSS_MAIN_CSI_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a38e57516cce08f7fb74c7310d5698d27">  416</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MAIN_CPSW2_RX_CNT      (CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ac4ca30b86ea823a4bd249bd4219a7f52">  427</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MCU_CPSW0_TX           (CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad5c404f2007702233951287c704c1437">  428</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MCU_SAUL0_TX           (CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILD_THREAD_OFFSET)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a10c5cb212d1cfa88354bf301339f4641">  430</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MCU_CPSW0_RX           (CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af76bb099d77f6438dc8f12141d5bf499">  431</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MCU_SAUL0_RX           (CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILS_THREAD_OFFSET)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4300cad443563d2a0f841581792a1e54">  433</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MCU_CPSW0_TX_CNT       (CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_CNT)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aeb28a72921b808df6bdaee5a4bde5fd8">  434</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MCU_SAUL0_TX_CNT       (CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILD_THREAD_CNT)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a80dadc6f67a9d03aa87df58806985d63">  436</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MCU_CPSW0_RX_CNT       (CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3bb432d991c7dcebe6f8a6fcafa7a907">  437</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_MCU_SAUL0_RX_CNT       (CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILS_THREAD_CNT)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> * PDMA Main McASP TX Channels</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ac6e7f485b681077d69a777640991c010">  462</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP0_TX     (CSL_PDMA_CH_MAIN_MCASP0_CH0_TX)</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a41544080e4d25b2da070095afc096c50">  463</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP1_TX     (CSL_PDMA_CH_MAIN_MCASP1_CH0_TX)</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6d054f49a0b6d0f7ba0c1f8fefc26c21">  464</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP2_TX     (CSL_PDMA_CH_MAIN_MCASP2_CH0_TX)</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2e0f9f700480d79747b3342f888797ee">  465</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP3_TX     (CSL_PDMA_CH_MAIN_MCASP3_CH0_TX)</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a69f4a90d8a6fb294d83975d976123cbe">  466</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP4_TX     (CSL_PDMA_CH_MAIN_MCASP4_CH0_TX)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> * PDMA Main UART TX Channels</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a399dee489922f3223e272d2f5f654dd7">  470</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART0_TX      (CSL_PDMA_CH_MAIN_UART0_CH0_TX)</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa6222db27361d2224222ae28a1d15375">  471</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART1_TX      (CSL_PDMA_CH_MAIN_UART1_CH0_TX)</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aefcaf05336788b3e24489da56ed778f7">  472</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART2_TX      (CSL_PDMA_CH_MAIN_UART2_CH0_TX)</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a31eaca2602c774b66d4a3403c9ff4627">  473</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART3_TX      (CSL_PDMA_CH_MAIN_UART3_CH0_TX)</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a03eabdbb434d58e654e1acb25aa799a2">  474</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART4_TX      (CSL_PDMA_CH_MAIN_UART4_CH0_TX)</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aea595e58fa8a5ba30238267cb7c96fbc">  475</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART5_TX      (CSL_PDMA_CH_MAIN_UART5_CH0_TX)</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a466c5852b43b2328795e5040fc29bc86">  476</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART6_TX      (CSL_PDMA_CH_MAIN_UART6_CH0_TX)</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad727ab466a1a490afc61ddc49bc3b53e">  477</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART7_TX      (CSL_PDMA_CH_MAIN_UART7_CH0_TX)</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a044e64caf9289daa5f7d1046923650d6">  478</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART8_TX      (CSL_PDMA_CH_MAIN_UART8_CH0_TX)</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a11984ab8e7d98ba9ef1c58db98f73ecc">  479</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART9_TX      (CSL_PDMA_CH_MAIN_UART9_CH0_TX)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> * PDMA Main McSPI TX Channels</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4121e5166b6326fa85acc338b6f7b591">  483</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI0_CH0_TX)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad28a8447cb4b338420b68a34b30c106f">  484</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI0_CH1_TX)</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aead588a4cfdfb12774cce2fdf2fc2f5f">  485</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI0_CH2_TX)</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#adf4969173c884785b8c7813b6aa3ab29">  486</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI0_CH3_TX)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2ef21b7b597365e42641fffd45cd42e8">  487</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI1_CH0_TX)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2d373f7c9122fc4de5f12b510ba50344">  488</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI1_CH1_TX)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5c60ad679afa25448316a4f94013bfe9">  489</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI1_CH2_TX)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3fa3123f22fd6d305e4efbfe9f09cd56">  490</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI1_CH3_TX)</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a87547598ebc2234bacf853b852aacd65">  491</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI2_CH0_TX)</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9dfae98e6dcab2240da39a0abd6f7f2a">  492</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI2_CH1_TX)</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a31c68d32002a11b68a99187a03b2531d">  493</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI2_CH2_TX)</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab9c4407916a2a4ddd2da403f2045323b">  494</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI2_CH3_TX)</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aacba409bac9d579283f1b1bcb324e609">  495</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI3_CH0_TX)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2e67c9a4f1b0371bcebb03380250d11e">  496</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI3_CH1_TX)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3285d9f891c02397150d9b5ac17c6562">  497</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI3_CH2_TX)</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a65e37c871bde3cec2f285e0a3c4eb2d9">  498</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI3_CH3_TX)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae1ab6baa927beb9ef5f8b500ba98305b">  499</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI4_CH0_TX)</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4e845d14cbebc5973838e6a00cd11f08">  500</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI4_CH1_TX)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aeba84f2dc8482e17f3ae42519a450ff3">  501</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI4_CH2_TX)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#add479e2de1b5dec1b7acb0bc45de02c1">  502</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI4_CH3_TX)</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5a98882dc84942b07b1a8542242c197a">  503</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI5_CH0_TX)</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1345062f3e60618ad5247bb2c1d58201">  504</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI5_CH1_TX)</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a96afd6743acf1baa697d0eac46246136">  505</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI5_CH2_TX)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab62ebc5194c962693dfc95bc5e616a8a">  506</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI5_CH3_TX)</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a53752fe2ec048847dd36fda03f472282">  507</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI6_CH0_TX)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a77e1d894e4abf3d4e50dd5919e6adf47">  508</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI6_CH1_TX)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8409d294c6d751fa4e1445cceb8ba34b">  509</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI6_CH2_TX)</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a49c63d808dcd7737589db16423e8b694">  510</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI6_CH3_TX)</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a71e2b2ca2ebb51b05060ed91d6aab155">  511</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI7_CH0_TX)</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#adf462093fb6162851f0c5f950faf2c92">  512</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI7_CH1_TX)</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a483f4e192fc48ccc4e161910586475f9">  513</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI7_CH2_TX)</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3957d65a8c82f011e82ffffec51e4285">  514</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI7_CH3_TX)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> * PDMA MAIN MCAN TX Channels</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a88aba3ce54fcbcef4efffc23d38944b3">  518</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN0_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN0_CH0_TX)</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aeff7c43da3dc81313134901c5975dbfd">  519</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN0_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN0_CH1_TX)</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae903287467073414cba268ef31c99738">  520</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN0_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN0_CH2_TX)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8653d90f23efc926a097129049fdd8b8">  521</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN1_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN1_CH0_TX)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a65539e688c089764370caff5d792aa5d">  522</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN1_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN1_CH1_TX)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a09f7c021bd9083483429a0d10fa240fa">  523</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN1_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN1_CH2_TX)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1f5acf48f7715ac218f3ae9fcb9bc784">  524</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN2_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN2_CH0_TX)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab1394eb042e66a5befb71996fa9b2b60">  525</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN2_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN2_CH1_TX)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a20724a4ef1e6c5d4196cda3f9e9bc3b3">  526</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN2_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN2_CH2_TX)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1f2f5d8c800e0d132236aaa2cf7a19b3">  527</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN3_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN3_CH0_TX)</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a134eec707e68b0218f37d89ddaef7355">  528</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN3_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN3_CH1_TX)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afebbbf7939a629273a6a8c3de44855a9">  529</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN3_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN3_CH2_TX)</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5a0d3ab59a34d1b12d200cf3904e950a">  530</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN4_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN4_CH0_TX)</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab340f0d62861fa3eadaec886c8b6eb61">  531</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN4_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN4_CH1_TX)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7d4b9cc707f6408acc1372e64e7e9cbb">  532</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN4_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN4_CH2_TX)</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa97a67fdaf8ae0212f85145b515e5a81">  533</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN5_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN5_CH0_TX)</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a81af2fdeb9963f02788f696112d73aa8">  534</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN5_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN5_CH1_TX)</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab754591e3025e6e45c4246687a08bd3e">  535</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN5_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN5_CH2_TX)</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3c8eb2c7f9bc75e2791aab361d109f4d">  536</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN6_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN6_CH0_TX)</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0e937933a40756f94a4472f0c4386b56">  537</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN6_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN6_CH1_TX)</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad01ff04ed7c7b85b96bf8c0a7a5def30">  538</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN6_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN6_CH2_TX)</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a843df941b4c8533239ab038c179697d2">  539</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN7_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN7_CH0_TX)</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9715cdd98f747d3d455ea73b62d4d81c">  540</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN7_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN7_CH1_TX)</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aaff083e0afd84c6af043cd3dd16d3981">  541</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN7_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN7_CH2_TX)</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a35a08400c20e1b30e382210858f64472">  542</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN8_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN8_CH0_TX)</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1cc4986d58e5a48f197db32f7e3495d6">  543</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN8_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN8_CH1_TX)</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a19bbd10efa0d56879e8eef9216c90ac8">  544</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN8_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN8_CH2_TX)</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a58427f33f33a9852607bac9fd3709866">  545</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN9_CH0_TX  (CSL_PDMA_CH_MAIN_MCAN9_CH0_TX)</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#accde0a53f95f7d433e7839470ef81bbf">  546</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN9_CH1_TX  (CSL_PDMA_CH_MAIN_MCAN9_CH1_TX)</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6aaab24f5a9b8fa07ca5e5004fde267d">  547</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN9_CH2_TX  (CSL_PDMA_CH_MAIN_MCAN9_CH2_TX)</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3635bc8ba7396ae146e6d43c4b398221">  548</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN10_CH0_TX (CSL_PDMA_CH_MAIN_MCAN10_CH0_TX)</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a01a5bf572b7a040d556efc2ab07f269e">  549</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN10_CH1_TX (CSL_PDMA_CH_MAIN_MCAN10_CH1_TX)</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa21dfd7bbe0d08d4a7ea58befbd9fa15">  550</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN10_CH2_TX (CSL_PDMA_CH_MAIN_MCAN10_CH2_TX)</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afc280f73c92fc731fa0674b422ce9716">  551</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN11_CH0_TX (CSL_PDMA_CH_MAIN_MCAN11_CH0_TX)</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1eb5a41e69b3c7fd42f4809c5e9c5d87">  552</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN11_CH1_TX (CSL_PDMA_CH_MAIN_MCAN11_CH1_TX)</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afb4654d0ee6d2b2f9abdfe2b1f478c7e">  553</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN11_CH2_TX (CSL_PDMA_CH_MAIN_MCAN11_CH2_TX)</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af33ed76ddcfc7ea7aa7545209457b5ea">  554</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN12_CH0_TX (CSL_PDMA_CH_MAIN_MCAN12_CH0_TX)</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a648cd42c68f8ccac1de18869ba591f63">  555</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN12_CH1_TX (CSL_PDMA_CH_MAIN_MCAN12_CH1_TX)</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8e2e6cc837060aaec5ccc6811d2e1ba8">  556</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN12_CH2_TX (CSL_PDMA_CH_MAIN_MCAN12_CH2_TX)</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afca0e00479524686df14a7689a4651c8">  557</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN13_CH0_TX (CSL_PDMA_CH_MAIN_MCAN13_CH0_TX)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a23044c200639f7be4b2803fd8356750d">  558</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN13_CH1_TX (CSL_PDMA_CH_MAIN_MCAN13_CH1_TX)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa786f27a6be67124f5c370cb3f7b8cd7">  559</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN13_CH2_TX (CSL_PDMA_CH_MAIN_MCAN13_CH2_TX)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae8a7bf8962a9e53c865c65cc910a6afe">  560</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN14_CH0_TX (CSL_PDMA_CH_MAIN_MCAN14_CH0_TX)</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a233467864567a102c043b4bc11786a0d">  561</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN14_CH1_TX (CSL_PDMA_CH_MAIN_MCAN14_CH1_TX)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ac6157a4b1483b62746b6609a7beaa46f">  562</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN14_CH2_TX (CSL_PDMA_CH_MAIN_MCAN14_CH2_TX)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0b64bb4ab8bd52d10fb83a3ee4b2d121">  563</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN15_CH0_TX (CSL_PDMA_CH_MAIN_MCAN15_CH0_TX)</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1368529ea9d68cab8e48b4ea27a6148e">  564</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN15_CH1_TX (CSL_PDMA_CH_MAIN_MCAN15_CH1_TX)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7daed7a86264d37b672937603ed4a09a">  565</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN15_CH2_TX (CSL_PDMA_CH_MAIN_MCAN15_CH2_TX)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a781f206116ee0e146a17d9ea9dcfb509">  566</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN16_CH0_TX (CSL_PDMA_CH_MAIN_MCAN16_CH0_TX)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a04fffe8a462a2b5acfef05793cd21f85">  567</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN16_CH1_TX (CSL_PDMA_CH_MAIN_MCAN16_CH1_TX)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad611fb49e11da90fbda338748bdb302a">  568</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN16_CH2_TX (CSL_PDMA_CH_MAIN_MCAN16_CH2_TX)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af9fc77078a49a94ce8a9918dae8d3ccd">  569</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN17_CH0_TX (CSL_PDMA_CH_MAIN_MCAN17_CH0_TX)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abaf25b574bf33ace285cc5aac4ec4f48">  570</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN17_CH1_TX (CSL_PDMA_CH_MAIN_MCAN17_CH1_TX)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afd331aa092295ad69142761da0a58a1f">  571</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN17_CH2_TX (CSL_PDMA_CH_MAIN_MCAN17_CH2_TX)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * PDMA MCU McSPI TX Channels</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab4acf348dd6dd983acc0c90ebb3e0687">  585</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI0_CH0_TX  (CSL_PDMA_CH_MCU_MCSPI0_CH0_TX)</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4b9eae118f47a2a88df8114a442c097b">  586</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI0_CH1_TX  (CSL_PDMA_CH_MCU_MCSPI0_CH1_TX)</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afe8fd43781de2282ffaa1d2b283c13d3">  587</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI0_CH2_TX  (CSL_PDMA_CH_MCU_MCSPI0_CH2_TX)</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa78ef898d6b4ee4f344deb02432cc88b">  588</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI0_CH3_TX  (CSL_PDMA_CH_MCU_MCSPI0_CH3_TX)</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab195663fa1c28ae03fdb7110c147084d">  589</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI1_CH0_TX  (CSL_PDMA_CH_MCU_MCSPI1_CH0_TX)</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad7744bae783970215fc88624144ab2bb">  590</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI1_CH1_TX  (CSL_PDMA_CH_MCU_MCSPI1_CH1_TX)</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0e4f1c40b90bb97b1fd11f79655569fd">  591</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI1_CH2_TX  (CSL_PDMA_CH_MCU_MCSPI1_CH2_TX)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a297b851baa91a363fcfab8285310b6f0">  592</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI1_CH3_TX  (CSL_PDMA_CH_MCU_MCSPI1_CH3_TX)</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0dbd91218d0027c8304ca8caf9591992">  593</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI2_CH0_TX  (CSL_PDMA_CH_MCU_MCSPI2_CH0_TX)</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5bad89bbc7ed29451bc97b5c969a06bd">  594</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI2_CH1_TX  (CSL_PDMA_CH_MCU_MCSPI2_CH1_TX)</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abeb8704691b45c9359570fb132efd26e">  595</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI2_CH2_TX  (CSL_PDMA_CH_MCU_MCSPI2_CH2_TX)</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a005cf03adab2c77976421f14434dfc91">  596</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI2_CH3_TX  (CSL_PDMA_CH_MCU_MCSPI2_CH3_TX)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> * PDMA MCU MCAN TX Channels</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae57a251a023ed2139e86c5850ce177b1">  600</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN0_CH0_TX   (CSL_PDMA_CH_MCU_MCAN0_CH0_TX)</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aff4b445fe38f20588e304213d26ea998">  601</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN0_CH1_TX   (CSL_PDMA_CH_MCU_MCAN0_CH1_TX)</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afde9650fcdc16907ec327ec5ae6fc9e7">  602</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN0_CH2_TX   (CSL_PDMA_CH_MCU_MCAN0_CH2_TX)</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7af0351615a11814988867520dfb6182">  603</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN1_CH0_TX   (CSL_PDMA_CH_MCU_MCAN1_CH0_TX)</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1b123c6d762ecb106fc8ba75f35c85f0">  604</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN1_CH1_TX   (CSL_PDMA_CH_MCU_MCAN1_CH1_TX)</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3c99da8f9524fce27141d55138c06a28">  605</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN1_CH2_TX   (CSL_PDMA_CH_MCU_MCAN1_CH2_TX)</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> * PDMA MCU UART TX Channels</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0b76c91d460b3f7a0bd367720e9d217b">  609</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_UART0_TX       (CSL_PDMA_CH_MCU_UART0_CH0_TX)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> * PDMA Main McASP RX Channels</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3be2d4c0286efe2201c8aee74bd357cb">  623</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP0_RX     (CSL_PDMA_CH_MAIN_MCASP0_CH0_RX)</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af740985fae7a0b32de3324aca5c96c40">  624</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP1_RX     (CSL_PDMA_CH_MAIN_MCASP1_CH0_RX)</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8fec823ea706f255fc9bda7f0ddcb6cc">  625</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP2_RX     (CSL_PDMA_CH_MAIN_MCASP2_CH0_RX)</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a888fc109afdd4096c8ce86e12a0ff37b">  626</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP3_RX     (CSL_PDMA_CH_MAIN_MCASP3_CH0_RX)</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a18e4a44170907253f3aca2f6be3149f2">  627</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCASP4_RX     (CSL_PDMA_CH_MAIN_MCASP4_CH0_RX)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> * PDMA Main UART RX Channels</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aabb1c1cca204692681c62d327943db6b">  631</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART0_RX      (CSL_PDMA_CH_MAIN_UART0_CH0_RX)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab4743fe49fe01d86b628d0a8360832de">  632</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART1_RX      (CSL_PDMA_CH_MAIN_UART1_CH0_RX)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8ff42f7626a4b67d5d6df5448f398651">  633</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART2_RX      (CSL_PDMA_CH_MAIN_UART2_CH0_RX)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a8ae89b7c59fd8eeca4d54118e0b7d1e6">  634</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART3_RX      (CSL_PDMA_CH_MAIN_UART3_CH0_RX)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afca84671d64003af7e5b78ff81a51f1b">  635</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART4_RX      (CSL_PDMA_CH_MAIN_UART4_CH0_RX)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad6055917dd74c05d1448336cfca053dc">  636</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART5_RX      (CSL_PDMA_CH_MAIN_UART5_CH0_RX)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2a467234f3eaf6dd88608a3a2aa244fc">  637</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART6_RX      (CSL_PDMA_CH_MAIN_UART6_CH0_RX)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3579253da1e8dfdae49c492bc99d5b29">  638</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART7_RX      (CSL_PDMA_CH_MAIN_UART7_CH0_RX)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae7937eb226a394a4ad2a4fcf3b6ce116">  639</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART8_RX      (CSL_PDMA_CH_MAIN_UART8_CH0_RX)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abb316542f99cd1bdcb6f1d54062625a0">  640</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_UART9_RX      (CSL_PDMA_CH_MAIN_UART9_CH0_RX)</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> * PDMA Main McSPI RX Channels</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4a1c0d71a2da65ead98b0cc5ff489d2f">  644</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI0_CH0_RX)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#adcdae0c69d811c3c0dd6a13cc2580a62">  645</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI0_CH1_RX)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a488b790549500dbb2fe750e98eb6492b">  646</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI0_CH2_RX)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6a7201fbdae5e695743a99806611fcfb">  647</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI0_CH3_RX)</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a815c03e731c1206f751efb9628f4398f">  648</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI1_CH0_RX)</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7071c63928ea3bc129b70c6746c881a9">  649</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI1_CH1_RX)</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ac6d6da1fddcd3feeaa4696c262cc3579">  650</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI1_CH2_RX)</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5046bfa1871cfe0b1a172d99d180131d">  651</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI1_CH3_RX)</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a69347dd202a9d0ef1dfbcd8dc4d5230d">  652</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI2_CH0_RX)</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7918887e0280a5ca6b78e56d3ecd60e3">  653</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI2_CH1_RX)</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abf0a070560e42bca8cdb327610c5de9c">  654</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI2_CH2_RX)</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2a0ff4ca04dc9c3b842efa3f18aa48c5">  655</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI2_CH3_RX)</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aee4db7a2f43334717e12518ef9914234">  656</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI3_CH0_RX)</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9bcbcb732667c39e017c860c155568da">  657</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI3_CH1_RX)</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa0dbcc94a764bc9c592e388a2c4e89dc">  658</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI3_CH2_RX)</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9c125ab29c823b5ad83ba3f403f8ace3">  659</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI3_CH3_RX)</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a422938e23d671f651df2456f218eea5b">  660</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI4_CH0_RX)</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a93a10f18ff25194cfa71a561ac0cb006">  661</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI4_CH1_RX)</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ac2240fc57c072ca02dcce0c15360bd71">  662</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI4_CH2_RX)</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a74c032fd3386474ff26d70724bff67d8">  663</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI4_CH3_RX)</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a50234b0af1161f1aa3b5e73c164f76f0">  664</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI5_CH0_RX)</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7719ac0b4d02a8505b45be6e21667010">  665</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI5_CH1_RX)</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3f829ce638829504c9c7844486813a12">  666</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI5_CH2_RX)</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5c8e255cce1a4b7bda469a3a1f0549d9">  667</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI5_CH3_RX)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5cc82461166b3fb31b9eb9103e0234fe">  668</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI6_CH0_RX)</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6273361b57e9cd4fd490e9048014c9cc">  669</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI6_CH1_RX)</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a13c2ee33e4736e17f2272b2741e5ba85">  670</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI6_CH2_RX)</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a698be3589e25ad9cd39e54b58b2f34d3">  671</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI6_CH3_RX)</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0ec9e044f66416f2475ae8d3131b9d3d">  672</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI7_CH0_RX)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a529728a98b76d5ea68e73d5d905bb9ca">  673</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI7_CH1_RX)</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2161e8a35738f930a49db6aad51de5bd">  674</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI7_CH2_RX)</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#adae4602b5f14b834e263b77b1acca8bb">  675</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI7_CH3_RX)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"> * PDMA MAIN MCAN RX Channels</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a13428522930c396bee86db30a4656bcd">  679</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN0_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN0_CH0_RX)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6178f6fa701acac149e674da51b08034">  680</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN0_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN0_CH1_RX)</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9a11805e2e8e7eae0e1d413093e0b1ab">  681</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN0_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN0_CH2_RX)</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a746a5520a7aeaca28d530246b8199b43">  682</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN1_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN1_CH0_RX)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9ea312083e8b83774875ac410ecbc9c7">  683</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN1_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN1_CH1_RX)</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4937dd162425fee89253d9d400ba42be">  684</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN1_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN1_CH2_RX)</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a7485d99da679dd1440c2c94eb037ddcd">  685</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN2_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN2_CH0_RX)</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9c0226e2b6cfcdef4e92aa26b6975e81">  686</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN2_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN2_CH1_RX)</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aba2373517eda18b7c10a1fd46577a188">  687</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN2_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN2_CH2_RX)</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a73b38698b2a746ecb08320e1aa266c89">  688</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN3_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN3_CH0_RX)</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a983e5bbddd93d83d6f08fd5744742f16">  689</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN3_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN3_CH1_RX)</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa33e32f8cc75bca60a444db6a4fc634a">  690</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN3_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN3_CH2_RX)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a287001e6faa50c2b665aceda9cc38cd5">  691</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN4_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN4_CH0_RX)</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aaf0429e1c9f552e6e1efec6ee05a9862">  692</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN4_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN4_CH1_RX)</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abc5262329af9d0d74dab971b5163cdab">  693</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN4_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN4_CH2_RX)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abc22f2fb33984d8791ff25ff34289406">  694</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN5_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN5_CH0_RX)</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ade57fdaa35d4d444ec87be2f9d1c4fff">  695</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN5_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN5_CH1_RX)</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a454df89dddd5cdf46963f358fea70d14">  696</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN5_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN5_CH2_RX)</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af7fe22f52c7fba08d69c06d2aa7aeddc">  697</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN6_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN6_CH0_RX)</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a06fcde32741cdd39ac2aa67d9e6787df">  698</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN6_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN6_CH1_RX)</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a228a4a384b2001c68a4aa7e39d5c69f8">  699</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN6_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN6_CH2_RX)</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab8b3d24ab6bbd79d77f003adc937c61e">  700</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN7_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN7_CH0_RX)</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae8899977c3107b4ad75acb75d4bc0a4a">  701</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN7_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN7_CH1_RX)</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab6b8dfadde7ae69fc005df3216e96406">  702</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN7_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN7_CH2_RX)</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad6152034fb0ad4ab21b710e117cdc48d">  703</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN8_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN8_CH0_RX)</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2dd84494cf358ab5a77ccff804b1fef6">  704</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN8_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN8_CH1_RX)</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a43450d3d289f4d66e6437e22901ba4f8">  705</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN8_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN8_CH2_RX)</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad3aa6ed0383643d0a9ef4581994aa3d3">  706</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN9_CH0_RX  (CSL_PDMA_CH_MAIN_MCAN9_CH0_RX)</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abb0f4e70e7559161f537a4a347891054">  707</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN9_CH1_RX  (CSL_PDMA_CH_MAIN_MCAN9_CH1_RX)</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2fafc6c1beb7d3ff276f09d5cb4599f5">  708</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN9_CH2_RX  (CSL_PDMA_CH_MAIN_MCAN9_CH2_RX)</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5b46cdc3109bd4417e6d5291c0d4609e">  709</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN10_CH0_RX (CSL_PDMA_CH_MAIN_MCAN10_CH0_RX)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a740c0afb61b7e9c402ce55be30cd6d29">  710</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN10_CH1_RX (CSL_PDMA_CH_MAIN_MCAN10_CH1_RX)</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aeef1e7752b646e42c402caa3a4753b71">  711</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN10_CH2_RX (CSL_PDMA_CH_MAIN_MCAN10_CH2_RX)</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a64034f11e3b81ebf6d325cd48cc7581f">  712</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN11_CH0_RX (CSL_PDMA_CH_MAIN_MCAN11_CH0_RX)</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1eed774587a27d17728dad303f5ba50c">  713</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN11_CH1_RX (CSL_PDMA_CH_MAIN_MCAN11_CH1_RX)</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a9860677b095e1999526f25100142e984">  714</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN11_CH2_RX (CSL_PDMA_CH_MAIN_MCAN11_CH2_RX)</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a98759c546e829eae95140d6347e9a31d">  715</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN12_CH0_RX (CSL_PDMA_CH_MAIN_MCAN12_CH0_RX)</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a3e4f385c99e3ff4b8429618a7a4ba3c5">  716</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN12_CH1_RX (CSL_PDMA_CH_MAIN_MCAN12_CH1_RX)</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a37bdd66272329c83af3751530793ef16">  717</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN12_CH2_RX (CSL_PDMA_CH_MAIN_MCAN12_CH2_RX)</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1a8070e4ca78f7cfb02c705893daa7fd">  718</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN13_CH0_RX (CSL_PDMA_CH_MAIN_MCAN13_CH0_RX)</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a35c1f0720c2e894b4fffae3be3534ce4">  719</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN13_CH1_RX (CSL_PDMA_CH_MAIN_MCAN13_CH1_RX)</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0a915aa146d91a54d23bd4ce396478ee">  720</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN13_CH2_RX (CSL_PDMA_CH_MAIN_MCAN13_CH2_RX)</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a68f5930eab8f642835a49da13508ac7d">  721</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN14_CH0_RX (CSL_PDMA_CH_MAIN_MCAN14_CH0_RX)</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#afa1acf6103a6f246aa9ea6c55d514f84">  722</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN14_CH1_RX (CSL_PDMA_CH_MAIN_MCAN14_CH1_RX)</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a26e9ba1904ebf115dd62d4ab5aab2e46">  723</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN14_CH2_RX (CSL_PDMA_CH_MAIN_MCAN14_CH2_RX)</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2c70e6817bb06ace0b47ab76566c2542">  724</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN15_CH0_RX (CSL_PDMA_CH_MAIN_MCAN15_CH0_RX)</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a2e9c61c45bca3ed4a433cdb57ff50dd0">  725</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN15_CH1_RX (CSL_PDMA_CH_MAIN_MCAN15_CH1_RX)</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad41cf8d3e72da1942aed3baa9c125972">  726</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN15_CH2_RX (CSL_PDMA_CH_MAIN_MCAN15_CH2_RX)</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a4946e803f3b54e39d4046ce83e824c6e">  727</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN16_CH0_RX (CSL_PDMA_CH_MAIN_MCAN16_CH0_RX)</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a01eda3fd5137cc7e6a0787403d9845b4">  728</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN16_CH1_RX (CSL_PDMA_CH_MAIN_MCAN16_CH1_RX)</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6f394f75d37397fe4ef57d18dbbd9247">  729</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN16_CH2_RX (CSL_PDMA_CH_MAIN_MCAN16_CH2_RX)</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab4d0aa516a914054059602b24cdfe5c8">  730</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN17_CH0_RX (CSL_PDMA_CH_MAIN_MCAN17_CH0_RX)</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a628d9fae02a0e4dc4f8e261c7157dffa">  731</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN17_CH1_RX (CSL_PDMA_CH_MAIN_MCAN17_CH1_RX)</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ace64ee9bac1a3b711cac2de8197c73bf">  732</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN_MCAN17_CH2_RX (CSL_PDMA_CH_MAIN_MCAN17_CH2_RX)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"> * PDMA MCU ADC RX Channels</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a394d1ba3c415ecb67e72d4fe448276eb">  746</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_ADC0_CH0_RX    (CSL_PDMA_CH_MCU_ADC0_CH0_RX)</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae244276089924d11bd4ba618948a972b">  747</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_ADC0_CH1_RX    (CSL_PDMA_CH_MCU_ADC0_CH1_RX)</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#abc2ffc2937aac8e4c95934bd131c3028">  748</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_ADC1_CH0_RX    (CSL_PDMA_CH_MCU_ADC1_CH0_RX)</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ad78e33734168dd66065a98ca4ac23d1b">  749</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_ADC1_CH1_RX    (CSL_PDMA_CH_MCU_ADC1_CH1_RX)</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> * PDMA MCU McSPI RX Channels</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aa8234f9085f92d2f13588ec28e28ddfe">  753</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI0_CH0_RX  (CSL_PDMA_CH_MCU_MCSPI0_CH0_RX)</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a91b729aeb862e0c3f2a6a65b4e98ae45">  754</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI0_CH1_RX  (CSL_PDMA_CH_MCU_MCSPI0_CH1_RX)</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ac9c88a5b6fd9efe3f34ecedc47696f82">  755</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI0_CH2_RX  (CSL_PDMA_CH_MCU_MCSPI0_CH2_RX)</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a29d67ad05dba6331dadbb91d244e8c96">  756</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI0_CH3_RX  (CSL_PDMA_CH_MCU_MCSPI0_CH3_RX)</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a5f468c1cc34c1ba5ac4e07d4b5b6a7e7">  757</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI1_CH0_RX  (CSL_PDMA_CH_MCU_MCSPI1_CH0_RX)</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ae2ba7ee3bf007bd7c9cc44da1e350fa3">  758</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI1_CH1_RX  (CSL_PDMA_CH_MCU_MCSPI1_CH1_RX)</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a40d56d40872141a5c5c98ec12fd2e5e4">  759</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI1_CH2_RX  (CSL_PDMA_CH_MCU_MCSPI1_CH2_RX)</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#af573883418f256a0cc2e749cfef37472">  760</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI1_CH3_RX  (CSL_PDMA_CH_MCU_MCSPI1_CH3_RX)</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#adb24fe1a20b2ef8af0901e3b32dea4e0">  761</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI2_CH0_RX  (CSL_PDMA_CH_MCU_MCSPI2_CH0_RX)</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a30196176ffc14d8a08267b56c32b5abc">  762</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI2_CH1_RX  (CSL_PDMA_CH_MCU_MCSPI2_CH1_RX)</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a0b1d249b9e3999bb8fdcf194ec12a1b6">  763</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI2_CH2_RX  (CSL_PDMA_CH_MCU_MCSPI2_CH2_RX)</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a16274ec7f69a8cf493630fd9d711058a">  764</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCSPI2_CH3_RX  (CSL_PDMA_CH_MCU_MCSPI2_CH3_RX)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> * PDMA MCU MCAN RX Channels</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#adcceb2f806f2600f4e98042879a1f3fb">  768</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN0_CH0_RX   (CSL_PDMA_CH_MCU_MCAN0_CH0_RX)</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a697371f4570a672c0cda3f0c676b5958">  769</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN0_CH1_RX   (CSL_PDMA_CH_MCU_MCAN0_CH1_RX)</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#ab4c704509f75cab4cdbd0f4dd4a075dc">  770</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN0_CH2_RX   (CSL_PDMA_CH_MCU_MCAN0_CH2_RX)</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a26edf1896c502338c53e8531cac525d0">  771</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN1_CH0_RX   (CSL_PDMA_CH_MCU_MCAN1_CH0_RX)</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a1e4c5d717448b7907638391aac3988f3">  772</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN1_CH1_RX   (CSL_PDMA_CH_MCU_MCAN1_CH1_RX)</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#a6af610cfaa79a4c9df9483d3ce287553">  773</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_MCAN1_CH2_RX   (CSL_PDMA_CH_MCU_MCAN1_CH2_RX)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"> * PDMA MCU UART RX Channels</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aca91bffbdb12a8ae8363c5c495f244f0">  777</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MCU_UART0_RX       (CSL_PDMA_CH_MCU_UART0_CH0_RX)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/*                         Structure Declarations                             */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* None */</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">/*                          Function Declarations                             */</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;uint32_t <a class="code" href="udma__soc_8h.html#a8058b33fa8ebc45c10388bc297f1b965">Udma_getCoreId</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;uint16_t <a class="code" href="udma__soc_8h.html#ab3e87e0d3b0df1698553c80602cb5e11">Udma_getCoreSciDevId</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;uint32_t <a class="code" href="udma__soc_8h.html#aee9f1d338b97fac74bcd76c6c80bceb5">Udma_isCacheCoherent</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/*                       Static Function Definitions                          */</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/* None */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef UDMA_SOC_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="udma__soc_8h_html_aee9f1d338b97fac74bcd76c6c80bceb5"><div class="ttname"><a href="udma__soc_8h.html#aee9f1d338b97fac74bcd76c6c80bceb5">Udma_isCacheCoherent</a></div><div class="ttdeci">uint32_t Udma_isCacheCoherent(void)</div><div class="ttdoc">Returns TRUE if the memory is cache coherent.</div></div>
<div class="ttc" id="udma__soc_8h_html_a8058b33fa8ebc45c10388bc297f1b965"><div class="ttname"><a href="udma__soc_8h.html#a8058b33fa8ebc45c10388bc297f1b965">Udma_getCoreId</a></div><div class="ttdeci">uint32_t Udma_getCoreId(void)</div><div class="ttdoc">Returns the core ID.</div></div>
<div class="ttc" id="udma__soc_8h_html_ab3e87e0d3b0df1698553c80602cb5e11"><div class="ttname"><a href="udma__soc_8h.html#ab3e87e0d3b0df1698553c80602cb5e11">Udma_getCoreSciDevId</a></div><div class="ttdeci">uint16_t Udma_getCoreSciDevId(void)</div><div class="ttdoc">Returns the core tisci device ID.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_942fd6eb55710291a36b82388287297e.html">drv</a></li><li class="navelem"><a class="el" href="dir_b1762e82483349a7af12f96c6aefd468.html">udma</a></li><li class="navelem"><a class="el" href="dir_96540cc6209364ed210dc0b0123b12f3.html">soc</a></li><li class="navelem"><a class="el" href="dir_4293ec9f7c03bc51784efde9fe31981b.html">j721s2</a></li><li class="navelem"><a class="el" href="udma__soc_8h.html">udma_soc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
