Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date             : Fri Dec  4 00:52:11 2015
| Host             : eecs-digital-35 running 64-bit Ubuntu 12.04.5 LTS
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb
| Design           : main
| Device           : xc7a100tcsg324-3
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.153 |
| Dynamic (W)              | 0.046 |
| Device Static (W)        | 0.107 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 99.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |     0.004 |     3222 |       --- |             --- |
|   LUT as Logic |     0.004 |     1547 |     63400 |            2.44 |
|   CARRY4       |    <0.001 |      126 |     15850 |            0.79 |
|   Register     |    <0.001 |      726 |    126800 |            0.57 |
|   F7/F8 Muxes  |    <0.001 |      140 |     63400 |            0.22 |
|   BUFG         |    <0.001 |        3 |        32 |            9.37 |
|   Others       |     0.000 |      381 |       --- |             --- |
| Signals        |     0.007 |     2818 |       --- |             --- |
| Block RAM      |     0.001 |      113 |       135 |           83.70 |
| DSPs           |     0.002 |        7 |       240 |            2.91 |
| I/O            |     0.031 |       96 |       210 |           45.71 |
| Static Power   |     0.107 |          |           |                 |
| Total          |     0.153 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.015 |      0.017 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.013 |       0.009 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| main                                  |     0.046 |
|   camera1                             |     0.001 |
|     OV7670_config                     |     0.001 |
|       SCCB1                           |    <0.001 |
|       config_1                        |    <0.001 |
|       rom1                            |    <0.001 |
|   camera_bram                         |     0.002 |
|     U0                                |     0.002 |
|       inst_blk_mem_gen                |     0.002 |
|         gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                  |     0.002 |
|             has_mux_b.B               |     0.001 |
|             ramloop[0].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[10].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[11].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[12].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[13].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[14].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[15].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[16].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[17].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[18].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[19].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[1].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[20].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[21].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[22].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[23].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[24].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[25].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[26].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[27].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[28].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[29].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[2].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[30].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[31].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[32].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[33].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[34].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[35].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[36].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[37].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[3].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[4].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[5].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[6].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[7].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[8].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[9].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|   car_controller                      |    <0.001 |
|   clockgen                            |    <0.001 |
|   display                             |    <0.001 |
|   dot_tracker                         |    <0.001 |
|   location_heading                    |    <0.001 |
|   region_bram                         |     0.002 |
|     U0                                |     0.002 |
|       inst_blk_mem_gen                |     0.002 |
|         gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                  |     0.002 |
|             has_mux_b.B               |    <0.001 |
|             ramloop[0].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[10].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[11].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[12].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[13].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[14].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[15].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[16].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[17].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[18].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[19].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[1].ram.r          |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[20].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[21].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[22].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[23].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[24].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[25].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[26].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[27].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[28].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[29].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[2].ram.r          |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[30].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[31].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[32].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[33].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[34].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[35].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[36].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[37].ram.r         |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[3].ram.r          |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[4].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[5].ram.r          |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[6].ram.r          |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[7].ram.r          |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[8].ram.r          |     0.000 |
|               prim_noinit.ram         |     0.000 |
|             ramloop[9].ram.r          |     0.000 |
|               prim_noinit.ram         |     0.000 |
|   region_manager                      |    <0.001 |
|   track_bram                          |     0.002 |
|     U0                                |     0.002 |
|       inst_blk_mem_gen                |     0.002 |
|         gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                  |     0.002 |
|             has_mux_b.B               |     0.001 |
|             ramloop[0].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[10].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[11].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[12].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[13].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[14].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[15].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[16].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[17].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[18].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[19].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[1].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[20].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[21].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[22].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[23].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[24].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[25].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[26].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[27].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[28].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[29].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[2].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[30].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[31].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[32].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[33].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[34].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[35].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[36].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[37].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[3].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[4].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[5].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[6].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[7].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[8].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[9].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|   track_recognition                   |     0.003 |
|     camera_track_recog                |    <0.001 |
|     track_filter                      |     0.001 |
|     track_reg                         |    <0.001 |
|     track_tagger0                     |    <0.001 |
|   vga1                                |    <0.001 |
+---------------------------------------+-----------+


