## Source Folder

This is the location for all system verilog synthesizable code. One caveat is that all sub modules have a module level testbench included in the file. 
This is to keep all modules and testbenches together and make checking any module easier.
