const l=JSON.parse('{"key":"v-6b404552","path":"/project/plan/","title":"项目规划","lang":"zh-CN","frontmatter":{"title":"项目规划","index":false},"headers":[{"level":2,"title":"项目计划","slug":"项目计划","link":"#项目计划","children":[{"level":3,"title":"包老师开源芯片项目规划","slug":"包老师开源芯片项目规划","link":"#包老师开源芯片项目规划","children":[]},{"level":3,"title":"开源EDA项目规划","slug":"开源eda项目规划","link":"#开源eda项目规划","children":[]}]}],"git":{"createdTime":1707183062000,"updatedTime":1719295604000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2},{"name":"Xingquan-Li","email":"fzugmail.com","commits":1}]},"readingTime":{"minutes":1.2,"words":359},"filePathRelative":"project/plan/README.md","localizedDate":"2024年2月6日","excerpt":"<p>（主要介绍开源EDA项目的规划）</p>\\n<h2> <strong>项目计划</strong></h2>\\n<h3> <strong>包老师开源芯片项目规划</strong></h3>\\n<ul>\\n<li>\\n<p><strong>第一步：</strong> 开源SoC——用3-5年为社区提供经过流片验证的高质量RISC-V开源核、开源SoC设计</p>\\n<ul>\\n<li>RISC-V处理器核IP、外围IP等</li>\\n</ul>\\n</li>\\n<li>\\n<p><strong>第二步：</strong> 用开源工具链构建开源SoC——用5-7年逐步构建一套基于开源EDA工具链、开源IP、开源工艺库的开源SoC芯片设计流程</p>\\n<ul>\\n<li>将商业版工具、IP逐渐替换为开源版</li>\\n<li>实现本科生用全开源工具开发开源芯片，带着自己芯片毕业</li>\\n</ul>\\n</li>\\n<li>\\n<p><strong>第三步：</strong> 用开源工具链自动化构建开源硬件——用10-15年开发更智能、更自动化的开源工具，提高设计验证效率</p>\\n<ul>\\n<li>形成开源芯片设计生态，降低芯片开发门槛</li>\\n</ul>\\n</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{l as data};
