// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "09/17/2025 22:29:16"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module control (
	clock,
	data_first,
	data_end,
	c);
input 	clock;
output 	[7:0] data_first;
output 	[7:0] data_end;
output 	c;

// Design Ports Information
// data_first[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_first[1]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_first[2]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_first[3]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_first[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_first[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_first[6]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_first[7]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_end[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_end[1]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_end[2]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_end[3]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_end[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_end[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_end[6]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_end[7]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \Add0~17_sumout ;
wire \count[0]~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~5_sumout ;
wire \count[15]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \count[16]~DUPLICATE_q ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \count[14]~DUPLICATE_q ;
wire \Add0~13_sumout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~50 ;
wire \Add1~54 ;
wire \Add1~2 ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~1_sumout ;
wire \Add1~14 ;
wire \Add1~5_sumout ;
wire \Add1~9_sumout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ;
wire \~GND~combout ;
wire \count[0]~_wirecell_combout ;
wire \count[1]~_wirecell_combout ;
wire \count[2]~_wirecell_combout ;
wire \Add1~17_sumout ;
wire \Add1~21_sumout ;
wire \Add1~25_sumout ;
wire \Add1~29_sumout ;
wire \Add1~33_sumout ;
wire \Add1~37_sumout ;
wire \Add1~41_sumout ;
wire \Add1~45_sumout ;
wire \Add1~49_sumout ;
wire \Add1~53_sumout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a73 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a75 ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a77 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a79 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w ;
wire [16:0] count;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w ;

wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a73  = \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a75  = \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a77  = \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a79  = \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  = \ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \data_first[0]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_first[0]),
	.obar());
// synopsys translate_off
defparam \data_first[0]~output .bus_hold = "false";
defparam \data_first[0]~output .open_drain_output = "false";
defparam \data_first[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \data_first[1]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_first[1]),
	.obar());
// synopsys translate_off
defparam \data_first[1]~output .bus_hold = "false";
defparam \data_first[1]~output .open_drain_output = "false";
defparam \data_first[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \data_first[2]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_first[2]),
	.obar());
// synopsys translate_off
defparam \data_first[2]~output .bus_hold = "false";
defparam \data_first[2]~output .open_drain_output = "false";
defparam \data_first[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \data_first[3]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_first[3]),
	.obar());
// synopsys translate_off
defparam \data_first[3]~output .bus_hold = "false";
defparam \data_first[3]~output .open_drain_output = "false";
defparam \data_first[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \data_first[4]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_first[4]),
	.obar());
// synopsys translate_off
defparam \data_first[4]~output .bus_hold = "false";
defparam \data_first[4]~output .open_drain_output = "false";
defparam \data_first[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \data_first[5]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_first[5]),
	.obar());
// synopsys translate_off
defparam \data_first[5]~output .bus_hold = "false";
defparam \data_first[5]~output .open_drain_output = "false";
defparam \data_first[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \data_first[6]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_first[6]),
	.obar());
// synopsys translate_off
defparam \data_first[6]~output .bus_hold = "false";
defparam \data_first[6]~output .open_drain_output = "false";
defparam \data_first[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \data_first[7]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_first[7]),
	.obar());
// synopsys translate_off
defparam \data_first[7]~output .bus_hold = "false";
defparam \data_first[7]~output .open_drain_output = "false";
defparam \data_first[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \data_end[0]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_end[0]),
	.obar());
// synopsys translate_off
defparam \data_end[0]~output .bus_hold = "false";
defparam \data_end[0]~output .open_drain_output = "false";
defparam \data_end[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \data_end[1]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_end[1]),
	.obar());
// synopsys translate_off
defparam \data_end[1]~output .bus_hold = "false";
defparam \data_end[1]~output .open_drain_output = "false";
defparam \data_end[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \data_end[2]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_end[2]),
	.obar());
// synopsys translate_off
defparam \data_end[2]~output .bus_hold = "false";
defparam \data_end[2]~output .open_drain_output = "false";
defparam \data_end[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \data_end[3]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_end[3]),
	.obar());
// synopsys translate_off
defparam \data_end[3]~output .bus_hold = "false";
defparam \data_end[3]~output .open_drain_output = "false";
defparam \data_end[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \data_end[4]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_end[4]),
	.obar());
// synopsys translate_off
defparam \data_end[4]~output .bus_hold = "false";
defparam \data_end[4]~output .open_drain_output = "false";
defparam \data_end[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \data_end[5]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_end[5]),
	.obar());
// synopsys translate_off
defparam \data_end[5]~output .bus_hold = "false";
defparam \data_end[5]~output .open_drain_output = "false";
defparam \data_end[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \data_end[6]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_end[6]),
	.obar());
// synopsys translate_off
defparam \data_end[6]~output .bus_hold = "false";
defparam \data_end[6]~output .open_drain_output = "false";
defparam \data_end[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \data_end[7]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_end[7]),
	.obar());
// synopsys translate_off
defparam \data_end[7]~output .bus_hold = "false";
defparam \data_end[7]~output .open_drain_output = "false";
defparam \data_end[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \c~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c),
	.obar());
// synopsys translate_off
defparam \c~output .bus_hold = "false";
defparam \c~output .open_drain_output = "false";
defparam \c~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X36_Y10_N47
dffeas \count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count[15] .is_wysiwyg = "true";
defparam \count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~18  = CARRY(( \count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \count[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( count[1] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( count[1] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N5
dffeas \count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( count[2] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( count[2] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!count[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N8
dffeas \count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( count[3] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( count[3] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N17
dffeas \count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( count[4] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( count[4] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!count[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N20
dffeas \count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( count[5] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( count[5] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( count[6] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( count[6] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N8
dffeas \count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N21
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( count[7] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( count[7] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N56
dffeas \count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( count[8] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( count[8] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N47
dffeas \count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( count[9] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( count[9] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N59
dffeas \count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count[9] .is_wysiwyg = "true";
defparam \count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( count[10] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( count[10] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N50
dffeas \count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count[10] .is_wysiwyg = "true";
defparam \count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( count[11] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( count[11] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N44
dffeas \count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count[11] .is_wysiwyg = "true";
defparam \count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( count[12] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( count[12] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N53
dffeas \count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count[12] .is_wysiwyg = "true";
defparam \count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( count[13] ) + ( GND ) + ( \Add0~66  ))
// \Add0~10  = CARRY(( count[13] ) + ( GND ) + ( \Add0~66  ))

	.dataa(!count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N35
dffeas \count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count[13] .is_wysiwyg = "true";
defparam \count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \count[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \count[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\count[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( count[15] ) + ( GND ) + ( \Add0~14  ))
// \Add0~6  = CARRY(( count[15] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N46
dffeas \count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N50
dffeas \count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count[16] .is_wysiwyg = "true";
defparam \count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( count[16] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N49
dffeas \count[16]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[16]~DUPLICATE .is_wysiwyg = "true";
defparam \count[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N9
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0_combout  = ( !count[14] & ( (!\count[15]~DUPLICATE_q  & (count[13] & \count[16]~DUPLICATE_q )) ) )

	.dataa(!\count[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!count[13]),
	.datad(!\count[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!count[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0 .lut_mask = 64'h000A000A00000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( count[11] & ( (count[8] & (!count[6] & (count[5] & !count[7]))) ) )

	.dataa(!count[8]),
	.datab(!count[6]),
	.datac(!count[5]),
	.datad(!count[7]),
	.datae(!count[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000040000000400;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N1
dffeas \count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !count[12] & ( !count[3] & ( (count[0] & (count[9] & !count[10])) ) ) )

	.dataa(!count[0]),
	.datab(!count[9]),
	.datac(gnd),
	.datad(!count[10]),
	.datae(!count[12]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h1100000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( count[4] & ( count[1] & ( (\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0_combout  & (count[2] & (\Equal0~0_combout  & \Equal0~1_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0_combout ),
	.datab(!count[2]),
	.datac(!\Equal0~0_combout ),
	.datad(!\Equal0~1_combout ),
	.datae(!count[4]),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \count[14]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N43
dffeas \count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count[14] .is_wysiwyg = "true";
defparam \count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N34
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(count[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N49
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N59
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\count[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N16
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout  = ( !\count[16]~DUPLICATE_q  & ( (!\count[15]~DUPLICATE_q  & (!count[14] & count[13])) ) )

	.dataa(!\count[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!count[14]),
	.datad(!count[13]),
	.datae(gnd),
	.dataf(!\count[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0 .lut_mask = 64'h00A000A000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !count[3] ) + ( VCC ) + ( !VCC ))
// \Add1~18  = CARRY(( !count[3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!count[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h000000000000CCCC;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !count[4] ) + ( VCC ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( !count[4] ) + ( VCC ) + ( \Add1~18  ))

	.dataa(!count[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h000000000000AAAA;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !count[5] ) + ( VCC ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( !count[5] ) + ( VCC ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h000000000000FF00;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N9
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !count[6] ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( !count[6] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( !count[7] ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( !count[7] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( !count[8] ) + ( VCC ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( !count[8] ) + ( VCC ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( !count[9] ) + ( VCC ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( !count[9] ) + ( VCC ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h000000000000FF00;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( !count[10] ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( !count[10] ) + ( GND ) + ( \Add1~42  ))

	.dataa(!count[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( !count[11] ) + ( VCC ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( !count[11] ) + ( VCC ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(!count[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h000000000000CCCC;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( !count[12] ) + ( GND ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( !count[12] ) + ( GND ) + ( \Add1~50  ))

	.dataa(!count[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !count[13] ) + ( VCC ) + ( \Add1~54  ))
// \Add1~2  = CARRY(( !count[13] ) + ( VCC ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h000000000000FF00;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N33
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !count[14] ) + ( GND ) + ( \Add1~2  ))
// \Add1~10  = CARRY(( !count[14] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\count[15]~DUPLICATE_q  ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( !\count[15]~DUPLICATE_q  ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N39
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !count[16] ) + ( VCC ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N45
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout  = ( !\Add1~9_sumout  & ( (!\Add1~13_sumout  & (\Add1~1_sumout  & !\Add1~5_sumout )) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0 .lut_mask = 64'h2020202000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \count[0]~_wirecell (
// Equation(s):
// \count[0]~_wirecell_combout  = !\count[0]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[0]~_wirecell .extended_lut = "off";
defparam \count[0]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \count[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \count[1]~_wirecell (
// Equation(s):
// \count[1]~_wirecell_combout  = ( !count[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[1]~_wirecell .extended_lut = "off";
defparam \count[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \count[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \count[2]~_wirecell (
// Equation(s):
// \count[2]~_wirecell_combout  = !count[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[2]~_wirecell .extended_lut = "off";
defparam \count[2]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \count[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3] = ( !\count[16]~DUPLICATE_q  & ( (!\count[15]~DUPLICATE_q  & (!count[14] & !count[13])) ) )

	.dataa(!\count[15]~DUPLICATE_q ),
	.datab(!count[14]),
	.datac(!count[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\count[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w[3] .lut_mask = 64'h8080808000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3] = ( !\Add1~5_sumout  & ( (!\Add1~9_sumout  & (!\Add1~1_sumout  & !\Add1~13_sumout )) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w[3] .lut_mask = 64'h8080808000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout  = ( !\count[16]~DUPLICATE_q  & ( (!\count[15]~DUPLICATE_q  & (count[14] & !count[13])) ) )

	.dataa(!\count[15]~DUPLICATE_q ),
	.datab(!count[14]),
	.datac(gnd),
	.datad(!count[13]),
	.datae(gnd),
	.dataf(!\count[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0 .lut_mask = 64'h2200220000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout  = ( !\Add1~5_sumout  & ( \Add1~9_sumout  & ( (!\Add1~1_sumout  & !\Add1~13_sumout ) ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~13_sumout ),
	.datae(!\Add1~5_sumout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0 .lut_mask = 64'h00000000AA000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout  = ( count[14] & ( (!\count[15]~DUPLICATE_q  & (count[13] & !\count[16]~DUPLICATE_q )) ) )

	.dataa(!\count[15]~DUPLICATE_q ),
	.datab(!count[13]),
	.datac(!\count[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0 .lut_mask = 64'h0000000020202020;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout  = ( !\Add1~5_sumout  & ( (\Add1~9_sumout  & (\Add1~1_sumout  & !\Add1~13_sumout )) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: FF_X39_Y10_N4
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(count[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N11
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h33330F0F555500FF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N28
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\count[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N40
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w [3] = ( !\Add1~13_sumout  & ( \Add1~5_sumout  & ( (!\Add1~9_sumout  & \Add1~1_sumout ) ) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w[3] .lut_mask = 64'h000000000A0A0000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3] = ( \count[16]~DUPLICATE_q  & ( (!\count[15]~DUPLICATE_q  & (!count[13] & !count[14])) ) )

	.dataa(!\count[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!count[13]),
	.datad(!count[14]),
	.datae(gnd),
	.dataf(!\count[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w[3] .lut_mask = 64'h00000000A000A000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3] = ( \Add1~5_sumout  & ( (!\Add1~9_sumout  & (!\Add1~1_sumout  & !\Add1~13_sumout )) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w[3] .lut_mask = 64'h0000000080808080;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: FF_X40_Y10_N10
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout  = ( !\count[16]~DUPLICATE_q  & ( (!count[14] & (\count[15]~DUPLICATE_q  & !count[13])) ) )

	.dataa(gnd),
	.datab(!count[14]),
	.datac(!\count[15]~DUPLICATE_q ),
	.datad(!count[13]),
	.datae(gnd),
	.dataf(!\count[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0 .lut_mask = 64'h0C000C0000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout  = ( !\Add1~5_sumout  & ( (!\Add1~1_sumout  & (!\Add1~9_sumout  & \Add1~13_sumout )) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Add1~9_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0 .lut_mask = 64'h00A000A000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N21
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout  = ( !\count[16]~DUPLICATE_q  & ( (\count[15]~DUPLICATE_q  & (count[14] & !count[13])) ) )

	.dataa(!\count[15]~DUPLICATE_q ),
	.datab(!count[14]),
	.datac(!count[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\count[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout  = ( \Add1~13_sumout  & ( \Add1~9_sumout  & ( (!\Add1~1_sumout  & !\Add1~5_sumout ) ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~5_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0 .lut_mask = 64'h000000000000AA00;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout  = ( \count[15]~DUPLICATE_q  & ( (!\count[16]~DUPLICATE_q  & (count[13] & count[14])) ) )

	.dataa(!\count[16]~DUPLICATE_q ),
	.datab(!count[13]),
	.datac(!count[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0 .lut_mask = 64'h0000000002020202;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout  = ( !\Add1~5_sumout  & ( (\Add1~13_sumout  & (\Add1~1_sumout  & \Add1~9_sumout )) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0 .lut_mask = 64'h0101010100000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout  = ( !\count[16]~DUPLICATE_q  & ( (!count[14] & (count[13] & \count[15]~DUPLICATE_q )) ) )

	.dataa(!count[14]),
	.datab(!count[13]),
	.datac(!\count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\count[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0 .lut_mask = 64'h0202020200000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout  = ( !\Add1~5_sumout  & ( (!\Add1~9_sumout  & (\Add1~1_sumout  & \Add1~13_sumout )) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0 .lut_mask = 64'h0202020200000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h202A252F707A757F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  & 
// ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h0C002E000CCC2ECC;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h272727270055AAFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a73 ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a73  & 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a73 ),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h05050505F5F5F5F5;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3_combout  = ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h272700AA27270000;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h550055FF0F330F33;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N21
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout  & 
// ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h040426048C8CAE8C;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h05052277AFAF2277;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a75  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a75  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h04C407C734F437F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout  & 
// ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout 
//  & ( (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h110011C0DD00DDC0;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3_combout  = ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h272700AA27270000;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h5353000F5353F0FF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a77 ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a77 ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a77 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h0530053FF530F53F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout  & 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h00550C00FF550C00;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h02A207A752F257F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1362w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h031103DDCF11CFDD;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3_combout  = ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h505F505F30300000;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1281w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1264w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1301w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1291w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h333300FF55550F0F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1311w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1321w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1351w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({count[12],count[11],count[10],count[9],count[8],count[7],count[6],count[5],count[4],count[3],count[2],count[1],\count[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Add1~53_sumout ,\Add1~49_sumout ,\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\count[2]~_wirecell_combout ,\count[1]~_wirecell_combout ,\count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "memoriaContagem.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_nbr2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N39
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a79  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a79  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a79 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h00005555FFFF5555;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout  & 
// ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h0A5F0A5F00008888;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = ( \Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N2
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N40
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N23
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N40
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N32
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & \ram_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h0505AFAF22772277;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~2_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h505C0000505CF0F0;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  & \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h050503F3F5F503F3;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ))))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3])) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~2_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h220A2200770A7700;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & \ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~2_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h505C0000505CF0F0;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  & 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & \ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N9
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h555555550000FFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h333300FF55550F0F;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout  = ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~1_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~2_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h11BB11BB0A0A0000;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N9
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF55555555;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h550F3300550F33FF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & \ram_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout  = ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~1_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h303F303F50500000;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h0033FF330F550F55;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h0303F3F30303F3F3;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h350035F0350F35FF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ))))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3])) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~2_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h440C4400770C7700;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & \ram_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~1_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h505030305F503030;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & \ram_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h222277770A5F0A5F;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & \ram_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout  & 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~1_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h0202A2A25202F2A2;
defparam \ram_inst|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

endmodule
