$date
	Thu Apr 05 18:44:58 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_TOP $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module uut $end
$var wire 1 # A1_Out $end
$var wire 1 $ A2_Out $end
$var wire 16 % D_USE_Out [15:0] $end
$var wire 16 & IR_InstructionOut [15:0] $end
$var wire 1 ' NZERO $end
$var wire 1 ( O1_Out $end
$var wire 1 ) PCEnableWrite $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 * sign_extend $end
$var wire 1 + ZERO_OUT $end
$var wire 1 , RegWrite $end
$var wire 1 - RegDstWrite $end
$var wire 1 . ReadR2 $end
$var wire 2 / ReadR1 [1:0] $end
$var wire 16 0 PC_OUT [15:0] $end
$var wire 16 1 PC_IN [15:0] $end
$var wire 1 2 PCWrite $end
$var wire 2 3 PCSrc [1:0] $end
$var wire 1 4 PCBNqCond $end
$var wire 1 5 PCBEqCond $end
$var wire 4 6 OPCODE [3:0] $end
$var wire 1 7 MemWrite $end
$var wire 1 8 MemToReg $end
$var wire 1 9 MemRead $end
$var wire 16 : MDR_OUT [15:0] $end
$var wire 16 ; MDR_IN [15:0] $end
$var wire 1 < IRWrite $end
$var wire 4 = FUNCFIELD [3:0] $end
$var wire 16 > D_SE_Out [15:0] $end
$var wire 16 ? D_RegSW [15:0] $end
$var wire 16 @ D_ReadReg2RT [15:0] $end
$var wire 16 A D_ReadReg1RT [15:0] $end
$var wire 16 B D_Offset [15:0] $end
$var wire 16 C D_L1S_Out [15:0] $end
$var wire 16 D D_JUMP_SE_Out [15:0] $end
$var wire 16 E D_Instruction [15:0] $end
$var wire 16 F D_BT [15:0] $end
$var wire 4 G A_WriteRegRT_BT [3:0] $end
$var wire 4 H A_RegSWLW [3:0] $end
$var wire 4 I A_ReadReg2RT [3:0] $end
$var wire 4 J A_ReadReg1RT [3:0] $end
$var wire 4 K A_Offset [3:0] $end
$var wire 2 L A_2bit_RegSWLW [1:0] $end
$var wire 2 M A_2bit_Offset [1:0] $end
$var wire 3 N ALU_OP [2:0] $end
$var wire 16 O ALU_2_IN [15:0] $end
$var wire 16 P ALU_1_IN [15:0] $end
$var wire 3 Q ALUSrcB [2:0] $end
$var wire 1 R ALUSrcA $end
$var wire 16 S ALUOUT_OUT [15:0] $end
$var wire 16 T ALUOUT_IN [15:0] $end
$scope module ALU_MAIN $end
$var wire 16 U b [15:0] $end
$var wire 3 V alu_op [2:0] $end
$var wire 16 W a [15:0] $end
$var reg 16 X out [15:0] $end
$var reg 1 + z $end
$upscope $end
$scope module AO $end
$var wire 16 Y ALUOUT_IN [15:0] $end
$var wire 1 ! clk $end
$var reg 16 Z ALUOUT_OUT [15:0] $end
$upscope $end
$scope module DM $end
$var wire 16 [ A_DataAddress [15:0] $end
$var wire 1 " rst $end
$var wire 16 \ D_WriteData [15:0] $end
$var wire 1 7 C_DMWrite $end
$var wire 1 9 C_DMRead $end
$var reg 16 ] D_Data [15:0] $end
$upscope $end
$scope module FSM_Main $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 4 ^ opcode [3:0] $end
$var wire 4 _ func_field [3:0] $end
$var reg 3 ` ALUOp [2:0] $end
$var reg 1 R ALUSrcA $end
$var reg 3 a ALUSrcB [2:0] $end
$var reg 6 b CurrentState [5:0] $end
$var reg 1 < IRWrite $end
$var reg 1 9 MemRead $end
$var reg 1 8 MemToReg $end
$var reg 1 7 MemWrite $end
$var reg 6 c NextState [5:0] $end
$var reg 1 5 PCBEqCond $end
$var reg 1 4 PCBNqCond $end
$var reg 2 d PCSrc [1:0] $end
$var reg 1 2 PCWrite $end
$var reg 2 e ReadR1 [1:0] $end
$var reg 1 . ReadR2 $end
$var reg 1 , RegWrite $end
$var reg 1 - RegWriteDst $end
$var reg 1 * sign_extend $end
$upscope $end
$scope module IM $end
$var wire 1 f C_IMRead $end
$var wire 1 " rst $end
$var wire 16 g A_InstrAddress [15:0] $end
$var reg 16 h D_Instruction [15:0] $end
$upscope $end
$scope module IR $end
$var wire 1 < C_IRWrite $end
$var wire 16 i D_MemData [15:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 2 j A_Offset [1:0] $end
$var reg 4 k A_ReadReg1RT [3:0] $end
$var reg 4 l A_ReadReg2RT [3:0] $end
$var reg 2 m A_RegSWLW [1:0] $end
$var reg 4 n A_WriteRegRT_BT [3:0] $end
$var reg 16 o D_Instr [15:0] $end
$var reg 4 p FUNCFIELD [3:0] $end
$var reg 4 q OPCODE [3:0] $end
$upscope $end
$scope module MDR $end
$var wire 16 r MDR_IN [15:0] $end
$var wire 1 ! clk $end
$var reg 16 s MDR_OUT [15:0] $end
$upscope $end
$scope module MPA $end
$var wire 1 R C_ALUSrc_A $end
$var wire 3 t C_ALUSrc_B [2:0] $end
$var wire 2 u C_RegDstRead1R [1:0] $end
$var wire 1 . C_RegDstRead2R $end
$var wire 1 * C_SignExtend $end
$var wire 16 v D_USE_Out [15:0] $end
$var wire 16 w PC [15:0] $end
$var wire 16 x D_SE_Out [15:0] $end
$var wire 16 y D_RegSW [15:0] $end
$var wire 16 z D_ReadReg2RT [15:0] $end
$var wire 16 { D_ReadReg1RT [15:0] $end
$var wire 16 | D_Offset [15:0] $end
$var wire 16 } D_L1S_Out [15:0] $end
$var wire 16 ~ D_JUMP_SE_Out [15:0] $end
$var wire 16 !" D_BT [15:0] $end
$var reg 16 "" ALU_1_IN [15:0] $end
$var reg 16 #" ALU_2_IN [15:0] $end
$var reg 16 $" M1_Out [15:0] $end
$var reg 16 %" M2_Out [15:0] $end
$var reg 16 &" M3_Out [15:0] $end
$upscope $end
$scope module MPC $end
$var wire 16 '" ALUOut_result [15:0] $end
$var wire 16 (" ALU_result [15:0] $end
$var wire 2 )" C_PCSource [1:0] $end
$var wire 16 *" RF_result [15:0] $end
$var reg 16 +" PC_IN [15:0] $end
$upscope $end
$scope module ProgCount $end
$var wire 1 ) C_PCWrite $end
$var wire 16 ," PC_IN [15:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 16 -" PC_OUT [15:0] $end
$upscope $end
$scope module RF $end
$var wire 4 ." A_ReadReg1RT [3:0] $end
$var wire 4 /" A_ReadReg2RT [3:0] $end
$var wire 4 0" A_WriteRegRT_BT [3:0] $end
$var wire 1 8 C_MemToReg $end
$var wire 1 - C_RegDstWrite $end
$var wire 1 , C_RegWrite $end
$var wire 16 1" D_ALU_IN [15:0] $end
$var wire 16 2" D_MDR_IN [15:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 4 3" A_RegSWLW [3:0] $end
$var wire 4 4" A_Offset [3:0] $end
$var reg 16 5" D_BT [15:0] $end
$var reg 16 6" D_Offset [15:0] $end
$var reg 16 7" D_ReadReg1RT [15:0] $end
$var reg 16 8" D_ReadReg2RT [15:0] $end
$var reg 16 9" D_RegSW [15:0] $end
$var reg 4 :" a_write [3:0] $end
$var reg 16 ;" d_write [15:0] $end
$upscope $end
$scope module c10 $end
$var wire 2 <" instr10to11 [1:0] $end
$var wire 4 =" c10out [3:0] $end
$upscope $end
$scope module c11 $end
$var wire 2 >" instr9to8 [1:0] $end
$var wire 4 ?" c11out [3:0] $end
$upscope $end
$scope module l1bs $end
$var wire 16 @" SE_Out [15:0] $end
$var wire 16 A" L1S_Out [15:0] $end
$upscope $end
$scope module se12t16b $end
$var wire 12 B" instr11to0 [11:0] $end
$var wire 16 C" JUMP_SE_Out [15:0] $end
$upscope $end
$scope module se8t16b $end
$var wire 8 D" instr7to0 [7:0] $end
$var wire 16 E" SE_Out [15:0] $end
$upscope $end
$scope module use8t16b $end
$var wire 16 F" USE_Out [15:0] $end
$var wire 8 G" instr7to0 [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz G"
b0zzzzzzzz F"
bx E"
bx D"
bx C"
bx B"
bx0 A"
bx @"
b11xx ?"
bx >"
b10xx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
b10xx 4"
b11xx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
b0 ,"
b0 +"
bx *"
bx )"
b0 ("
bx '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
bx !"
bx ~
bx0 }
bx |
bx {
bx z
bx y
bx x
bx w
b0zzzzzzzz v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
1f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
b0 Y
b0 X
b0 W
bx V
b0 U
b0 T
bx S
xR
bx Q
b0 P
b0 O
bx N
bx M
bx L
b10xx K
bx J
bx I
b11xx H
bx G
bx F
bx E
bx D
bx0 C
bx B
bx A
bx @
bx ?
bx >
bx =
x<
bx ;
bx :
x9
x8
x7
bx 6
x5
x4
bx 3
x2
b0 1
bx 0
bx /
x.
x-
x,
z+
x*
x)
x(
x'
bx &
b0zzzzzzzz %
x$
x#
0"
0!
$end
#500
bx 1
bx +"
bx ,"
bx T
bx X
bx Y
bx ("
x'
b1 O
b1 U
b1 #"
bx P
bx W
bx ""
x+
0(
bx :"
1)
0$
0#
0,
1<
09
07
12
04
05
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
b0 b
b0 ;
b0 ]
b0 r
b0 E
b0 h
b0 i
1"
#1000
1'
0+
b1 1
b1 +"
b1 ,"
b1 T
b1 X
b1 Y
b1 ("
b0 P
b0 W
b0 ""
bx :"
b0 0
b0 g
b0 w
b0 -"
b0 G
b0 n
b0 0"
b1100 H
b1100 3"
b1100 ?"
b0 L
b0 m
b0 >"
b1000 K
b1000 4"
b1000 ="
b0 M
b0 j
b0 <"
b0 I
b0 l
b0 /"
b0 J
b0 k
b0 ."
b0 =
b0 _
b0 p
b0 6
b0 ^
b0 q
b0 :
b0 s
b0 2"
1!
#2000
b0 F
b0 !"
b0 *"
b0 5"
b1101110111011101 ?
b1101110111011101 \
b1101110111011101 y
b1101110111011101 9"
b1001100110011001 B
b1001100110011001 |
b1001100110011001 6"
b0 @
b0 z
b0 8"
b0 A
b0 {
b0 7"
b11000000000010 E
b11000000000010 h
b11000000000010 i
0!
0"
#3000
x'
z+
b0 T
b0 X
b0 Y
b0 ("
b0 1
b0 +"
b0 ,"
0)
b1 P
b1 W
b1 ""
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b1000 c
b100 C
b100 }
b100 A"
bx ;"
bx :"
b10 D
b10 ~
b10 C"
b10 B"
b10 >
b10 x
b10 @"
b10 E"
b10 D"
b1001100001001 E
b1001100001001 h
b1001100001001 i
b1 S
b1 Z
b1 [
b1 '"
b1 1"
b10 I
b10 l
b10 /"
b10 =
b10 _
b10 p
b11 6
b11 ^
b11 q
b11000000000010 &
b11000000000010 o
b1 0
b1 g
b1 w
b1 -"
b1 b
1!
#4000
0!
#5000
b11 1
b11 +"
b11 ,"
1'
0+
b11 T
b11 X
b11 Y
b11 ("
b10 O
b10 U
b10 #"
1)
12
x.
bx /
bx e
bx u
b100 Q
b100 a
b100 t
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b0 c
b0 %"
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b1000 b
b11001100110011 @
b11001100110011 z
b11001100110011 8"
1!
#6000
0!
#7000
b100 1
b100 +"
b100 ,"
b100 T
b100 X
b100 Y
b100 ("
b1 O
b1 U
b1 #"
b11 P
b11 W
b11 ""
1<
b1 Q
b1 a
b1 t
b1 c
bx ;"
bx :"
b1101100001001 E
b1101100001001 h
b1101100001001 i
b11 S
b11 Z
b11 [
b11 '"
b11 1"
b11 0
b11 g
b11 w
b11 -"
b0 b
1!
#8000
0!
#9000
x'
b11001100110011 %"
z+
b0 T
b0 X
b0 Y
b0 ("
b0 1
b0 +"
b0 ,"
0)
b100 P
b100 W
b100 ""
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b10010 C
b10010 }
b10010 A"
b1111100001001 E
b1111100001001 h
b1111100001001 i
b1111101100001001 D
b1111101100001001 ~
b1111101100001001 C"
b101100001001 B"
b1001 >
b1001 x
b1001 @"
b1001 E"
b1001 D"
bx ;"
bx :"
b100 0
b100 g
b100 w
b100 -"
b1011 G
b1011 n
b1011 0"
b1110 H
b1110 3"
b1110 ?"
b10 L
b10 m
b10 >"
b1011 K
b1011 4"
b1011 ="
b11 M
b11 j
b11 <"
b1001 I
b1001 l
b1001 /"
b1001 =
b1001 _
b1001 p
b1 6
b1 ^
b1 q
b1101100001001 &
b1101100001001 o
b100 S
b100 Z
b100 [
b100 '"
b100 1"
b1 b
1!
#10000
0!
#11000
1'
0+
b10111 T
b10111 X
b10111 Y
b10111 ("
b10010 O
b10010 U
b10010 #"
b101 P
b101 W
b101 ""
b1001 &"
b101 $"
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
b1111111111111111 %"
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b101 F
b101 !"
b101 *"
b101 5"
b1111111111111111 ?
b1111111111111111 \
b1111111111111111 y
b1111111111111111 9"
b101 B
b101 |
b101 6"
b10 @
b10 z
b10 8"
1!
#12000
0!
#13000
x'
x#
b101010101010101 ;
b101010101010101 ]
b101010101010101 r
b0 O
b0 U
b0 #"
b0 P
b0 W
b0 ""
b0 &"
b0 %"
b0 $"
z+
b0 T
b0 X
b0 Y
b0 ("
x)
x(
x$
19
x4
x5
x-
x.
bx /
bx e
bx u
bx Q
bx a
bx t
xR
x*
bx N
bx V
bx `
b111111 c
bx ;"
bx :"
b10111 S
b10111 Z
b10111 [
b10111 '"
b10111 1"
b100011 b
1!
#14000
0!
#15000
b0 ;
b0 ]
b0 r
1,
09
18
1-
b0 c
b101010101010101 ;"
b1011 :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101010101010101 :
b101010101010101 s
b101010101010101 2"
b111111 b
1!
#16000
0!
#17000
b101 1
b101 +"
b101 ,"
b101 T
b101 X
b101 Y
b101 ("
1'
b1 O
b1 U
b1 #"
b100 P
b100 W
b100 ""
0+
0(
1)
0$
0#
bx :"
0,
1<
12
04
05
x8
x-
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
bx ;"
b0 :
b0 s
b0 2"
b0 b
b101010101010101 F
b101010101010101 !"
b101010101010101 *"
b101010101010101 5"
b101010101010101 B
b101010101010101 |
b101010101010101 6"
1!
#18000
0!
#19000
x'
b10 %"
b0 1
b0 +"
b0 ,"
z+
b0 T
b0 X
b0 Y
b0 ("
0)
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b101 P
b101 W
b101 ""
bx ;"
bx :"
b1111111100001001 D
b1111111100001001 ~
b1111111100001001 C"
b111100001001 B"
b1001000001001 E
b1001000001001 h
b1001000001001 i
b101 S
b101 Z
b101 [
b101 '"
b101 1"
b1111 G
b1111 n
b1111 0"
b1111 H
b1111 3"
b1111 ?"
b11 L
b11 m
b11 >"
b1111100001001 &
b1111100001001 o
b101 0
b101 g
b101 w
b101 -"
b1 b
b0 F
b0 !"
b0 *"
b0 5"
b0 B
b0 |
b0 6"
1!
#20000
0!
#21000
1'
b10010 O
b10010 U
b10010 #"
b0 P
b0 W
b0 ""
b1001 &"
b0 %"
0+
b10010 T
b10010 X
b10010 Y
b10010 ("
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b0 ?
b0 \
b0 y
b0 9"
1!
#22000
0!
#23000
x'
x#
b0 O
b0 U
b0 #"
b0 &"
z+
b0 T
b0 X
b0 Y
b0 ("
x)
x(
x$
19
x4
x5
x-
x.
bx /
bx e
bx u
bx Q
bx a
bx t
xR
x*
bx N
bx V
bx `
b111111 c
bx ;"
bx :"
b10010 S
b10010 Z
b10010 [
b10010 '"
b10010 1"
b100011 b
1!
#24000
0!
#25000
1,
09
18
1-
b0 c
b0 ;"
b1111 :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b111111 b
1!
#26000
0!
#27000
b110 1
b110 +"
b110 ,"
b110 T
b110 X
b110 Y
b110 ("
1'
b1 O
b1 U
b1 #"
b101 P
b101 W
b101 ""
0+
0(
1)
0$
0#
bx ;"
bx :"
0,
1<
12
04
05
x8
x-
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
b0 b
1!
#28000
0!
#29000
x'
b10 %"
z+
b0 T
b0 X
b0 Y
b0 ("
b0 1
b0 +"
b0 ,"
0)
b110 P
b110 W
b110 ""
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b1011000001001 E
b1011000001001 h
b1011000001001 i
b1000001001 D
b1000001001 ~
b1000001001 C"
b1000001001 B"
bx ;"
bx :"
b110 0
b110 g
b110 w
b110 -"
b10 G
b10 n
b10 0"
b1100 H
b1100 3"
b1100 ?"
b0 L
b0 m
b0 >"
b1010 K
b1010 4"
b1010 ="
b10 M
b10 j
b10 <"
b1001000001001 &
b1001000001001 o
b110 S
b110 Z
b110 [
b110 '"
b110 1"
b1 b
1!
#30000
0!
#31000
1'
b10010 O
b10010 U
b10010 #"
b11 P
b11 W
b11 ""
b1001 &"
b1101110111011101 %"
b11 $"
0+
b10101 T
b10101 X
b10101 Y
b10101 ("
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b11001100110011 F
b11001100110011 !"
b11001100110011 *"
b11001100110011 5"
b1101110111011101 ?
b1101110111011101 \
b1101110111011101 y
b1101110111011101 9"
b11 B
b11 |
b11 6"
1!
#32000
0!
#33000
x'
x#
b11001100110011 ;
b11001100110011 ]
b11001100110011 r
b0 O
b0 U
b0 #"
b0 P
b0 W
b0 ""
b0 &"
b0 %"
b0 $"
z+
b0 T
b0 X
b0 Y
b0 ("
x)
x(
x$
19
x4
x5
x-
x.
bx /
bx e
bx u
bx Q
bx a
bx t
xR
x*
bx N
bx V
bx `
b111111 c
bx ;"
bx :"
b10101 S
b10101 Z
b10101 [
b10101 '"
b10101 1"
b100011 b
1!
#34000
0!
#35000
b0 ;
b0 ]
b0 r
1,
09
18
1-
b0 c
b11001100110011 ;"
b10 :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b11001100110011 :
b11001100110011 s
b11001100110011 2"
b111111 b
1!
#36000
0!
#37000
b111 1
b111 +"
b111 ,"
b111 T
b111 X
b111 Y
b111 ("
1'
b1 O
b1 U
b1 #"
b110 P
b110 W
b110 ""
0+
0(
1)
0$
0#
bx :"
0,
1<
12
04
05
x8
x-
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
bx ;"
b0 :
b0 s
b0 2"
b0 b
1!
#38000
0!
#39000
x'
b10 %"
b0 1
b0 +"
b0 ,"
z+
b0 T
b0 X
b0 Y
b0 ("
0)
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b111 P
b111 W
b111 ""
bx ;"
bx :"
b11000001001 D
b11000001001 ~
b11000001001 C"
b11000001001 B"
b1101000001001 E
b1101000001001 h
b1101000001001 i
b111 S
b111 Z
b111 [
b111 '"
b111 1"
b110 G
b110 n
b110 0"
b1101 H
b1101 3"
b1101 ?"
b1 L
b1 m
b1 >"
b1011000001001 &
b1011000001001 o
b111 0
b111 g
b111 w
b111 -"
b1 b
b0 F
b0 !"
b0 *"
b0 5"
1!
#40000
0!
#41000
1'
b10010 O
b10010 U
b10010 #"
b11 P
b11 W
b11 ""
b1001 &"
b1110111011101110 %"
b11 $"
0+
b10101 T
b10101 X
b10101 Y
b10101 ("
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b111011101110111 F
b111011101110111 !"
b111011101110111 *"
b111011101110111 5"
b1110111011101110 ?
b1110111011101110 \
b1110111011101110 y
b1110111011101110 9"
1!
#42000
0!
#43000
x'
x#
b11001100110011 ;
b11001100110011 ]
b11001100110011 r
b0 O
b0 U
b0 #"
b0 P
b0 W
b0 ""
b0 &"
b0 %"
b0 $"
z+
b0 T
b0 X
b0 Y
b0 ("
x)
x(
x$
19
x4
x5
x-
x.
bx /
bx e
bx u
bx Q
bx a
bx t
xR
x*
bx N
bx V
bx `
b111111 c
bx ;"
bx :"
b10101 S
b10101 Z
b10101 [
b10101 '"
b10101 1"
b100011 b
1!
#44000
0!
#45000
b0 ;
b0 ]
b0 r
1,
09
18
1-
b0 c
b11001100110011 ;"
b110 :"
b11001100110011 :
b11001100110011 s
b11001100110011 2"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b111111 b
1!
#46000
0!
#47000
b1000 1
b1000 +"
b1000 ,"
b1000 T
b1000 X
b1000 Y
b1000 ("
1'
b1 O
b1 U
b1 #"
b111 P
b111 W
b111 ""
0+
0(
1)
0$
0#
bx :"
0,
1<
12
04
05
x8
x-
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
bx ;"
b0 :
b0 s
b0 2"
b0 b
b11001100110011 F
b11001100110011 !"
b11001100110011 *"
b11001100110011 5"
1!
#48000
0!
#49000
x'
b10 %"
b0 1
b0 +"
b0 ,"
z+
b0 T
b0 X
b0 Y
b0 ("
0)
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b1000 P
b1000 W
b1000 ""
b1111000001001 E
b1111000001001 h
b1111000001001 i
b1111101000001001 D
b1111101000001001 ~
b1111101000001001 C"
b101000001001 B"
bx ;"
bx :"
b1000 0
b1000 g
b1000 w
b1000 -"
b1010 G
b1010 n
b1010 0"
b1110 H
b1110 3"
b1110 ?"
b10 L
b10 m
b10 >"
b1101000001001 &
b1101000001001 o
b1000 S
b1000 Z
b1000 [
b1000 '"
b1000 1"
b1 b
b0 F
b0 !"
b0 *"
b0 5"
1!
#50000
0!
#51000
1'
b10010 O
b10010 U
b10010 #"
b11 P
b11 W
b11 ""
b1001 &"
b1111111111111111 %"
b11 $"
0+
b10101 T
b10101 X
b10101 Y
b10101 ("
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b11 F
b11 !"
b11 *"
b11 5"
b1111111111111111 ?
b1111111111111111 \
b1111111111111111 y
b1111111111111111 9"
1!
#52000
0!
#53000
x'
x#
b11001100110011 ;
b11001100110011 ]
b11001100110011 r
b0 O
b0 U
b0 #"
b0 P
b0 W
b0 ""
b0 &"
b0 %"
b0 $"
z+
b0 T
b0 X
b0 Y
b0 ("
x)
x(
x$
19
x4
x5
x-
x.
bx /
bx e
bx u
bx Q
bx a
bx t
xR
x*
bx N
bx V
bx `
b111111 c
bx ;"
bx :"
b10101 S
b10101 Z
b10101 [
b10101 '"
b10101 1"
b100011 b
1!
#54000
0!
#55000
b0 ;
b0 ]
b0 r
1,
09
18
1-
b0 c
b11001100110011 ;"
b1010 :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b11001100110011 :
b11001100110011 s
b11001100110011 2"
b111111 b
1!
#56000
0!
#57000
b1001 1
b1001 +"
b1001 ,"
b1001 T
b1001 X
b1001 Y
b1001 ("
1'
b1 O
b1 U
b1 #"
b1000 P
b1000 W
b1000 ""
0+
0(
1)
0$
0#
bx :"
0,
1<
12
04
05
x8
x-
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
bx ;"
b0 :
b0 s
b0 2"
b0 b
b11001100110011 F
b11001100110011 !"
b11001100110011 *"
b11001100110011 5"
b11001100110011 B
b11001100110011 |
b11001100110011 6"
1!
#58000
0!
#59000
x'
b10 %"
b0 1
b0 +"
b0 ,"
z+
b0 T
b0 X
b0 Y
b0 ("
0)
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b1001 P
b1001 W
b1001 ""
bx ;"
bx :"
b1111111000001001 D
b1111111000001001 ~
b1111111000001001 C"
b111000001001 B"
b1000111001001 E
b1000111001001 h
b1000111001001 i
b1001 S
b1001 Z
b1001 [
b1001 '"
b1001 1"
b1110 G
b1110 n
b1110 0"
b1111 H
b1111 3"
b1111 ?"
b11 L
b11 m
b11 >"
b1111000001001 &
b1111000001001 o
b1001 0
b1001 g
b1001 w
b1001 -"
b1 b
b0 F
b0 !"
b0 *"
b0 5"
b0 B
b0 |
b0 6"
1!
#60000
0!
#61000
1'
b10010 O
b10010 U
b10010 #"
b0 P
b0 W
b0 ""
b1001 &"
b0 %"
0+
b10010 T
b10010 X
b10010 Y
b10010 ("
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b1111111111111111 F
b1111111111111111 !"
b1111111111111111 *"
b1111111111111111 5"
b0 ?
b0 \
b0 y
b0 9"
1!
#62000
0!
#63000
x'
x#
b0 O
b0 U
b0 #"
b0 &"
z+
b0 T
b0 X
b0 Y
b0 ("
x)
x(
x$
19
x4
x5
x-
x.
bx /
bx e
bx u
bx Q
bx a
bx t
xR
x*
bx N
bx V
bx `
b111111 c
bx ;"
bx :"
b10010 S
b10010 Z
b10010 [
b10010 '"
b10010 1"
b100011 b
1!
#64000
0!
#65000
1,
09
18
1-
b0 c
b0 ;"
b1110 :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b111111 b
1!
#66000
0!
#67000
b1010 1
b1010 +"
b1010 ,"
b1010 T
b1010 X
b1010 Y
b1010 ("
1'
b1 O
b1 U
b1 #"
b1001 P
b1001 W
b1001 ""
0+
0(
1)
0$
0#
bx ;"
bx :"
0,
1<
12
04
05
x8
x-
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
b0 b
b0 F
b0 !"
b0 *"
b0 5"
1!
#68000
0!
#69000
x'
b10 %"
z+
b0 T
b0 X
b0 Y
b0 ("
b0 1
b0 +"
b0 ,"
0)
b1010 P
b1010 W
b1010 ""
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b1111111110010010 C
b1111111110010010 }
b1111111110010010 A"
b1010111001001 E
b1010111001001 h
b1010111001001 i
b111001001 D
b111001001 ~
b111001001 C"
b111001001 B"
b1111111111001001 >
b1111111111001001 x
b1111111111001001 @"
b1111111111001001 E"
b11001001 D"
bx ;"
bx :"
b1010 0
b1010 g
b1010 w
b1010 -"
b1 G
b1 n
b1 0"
b1100 H
b1100 3"
b1100 ?"
b0 L
b0 m
b0 >"
b1001 K
b1001 4"
b1001 ="
b1 M
b1 j
b1 <"
b1100 J
b1100 k
b1100 ."
b1000111001001 &
b1000111001001 o
b1010 S
b1010 Z
b1010 [
b1010 '"
b1010 1"
b1 b
1!
#70000
0!
#71000
1'
0+
b1111111110010100 T
b1111111110010100 X
b1111111110010100 Y
b1111111110010100 ("
b1111111110010010 O
b1111111110010010 U
b1111111110010010 #"
b10 P
b10 W
b10 ""
b1111111111001001 &"
b1101110111011101 %"
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
b10 $"
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b10001000100010 F
b10001000100010 !"
b10001000100010 *"
b10001000100010 5"
b1101110111011101 ?
b1101110111011101 \
b1101110111011101 y
b1101110111011101 9"
b10 B
b10 |
b10 6"
b1101110111011101 A
b1101110111011101 {
b1101110111011101 7"
1!
#72000
0!
#73000
x'
x#
bx ;
bx ]
bx r
b0 O
b0 U
b0 #"
b0 P
b0 W
b0 ""
b0 &"
b0 %"
b0 $"
z+
b0 T
b0 X
b0 Y
b0 ("
x)
x(
x$
19
x4
x5
x-
x.
bx /
bx e
bx u
bx Q
bx a
bx t
xR
x*
bx N
bx V
bx `
b111111 c
bx ;"
bx :"
b1111111110010100 S
b1111111110010100 Z
b1111111110010100 [
b1111111110010100 '"
b1111111110010100 1"
b100011 b
1!
#74000
0!
#75000
b0 ;
b0 ]
b0 r
1,
09
18
1-
b0 c
bx ;"
b1 :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
bx :
bx s
bx 2"
b111111 b
1!
#76000
0!
#77000
b1011 1
b1011 +"
b1011 ,"
b1011 T
b1011 X
b1011 Y
b1011 ("
1'
b1 O
b1 U
b1 #"
b1010 P
b1010 W
b1010 ""
0+
0(
1)
0$
0#
bx :"
0,
1<
12
04
05
x8
x-
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
bx ;"
b0 :
b0 s
b0 2"
b0 b
bx F
bx !"
bx *"
bx 5"
1!
#78000
0!
#79000
x'
b10 %"
b1101110111011101 $"
b0 1
b0 +"
b0 ,"
z+
b0 T
b0 X
b0 Y
b0 ("
0)
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b1011 P
b1011 W
b1011 ""
bx ;"
bx :"
b10111001001 D
b10111001001 ~
b10111001001 C"
b10111001001 B"
b1100111001001 E
b1100111001001 h
b1100111001001 i
b1011 S
b1011 Z
b1011 [
b1011 '"
b1011 1"
b101 G
b101 n
b101 0"
b1101 H
b1101 3"
b1101 ?"
b1 L
b1 m
b1 >"
b1010111001001 &
b1010111001001 o
b1011 0
b1011 g
b1011 w
b1011 -"
b1 b
b0 F
b0 !"
b0 *"
b0 5"
1!
#80000
0!
#81000
1'
b1111111110010010 O
b1111111110010010 U
b1111111110010010 #"
b10 P
b10 W
b10 ""
b1111111111001001 &"
b1110111011101110 %"
b10 $"
0+
b1111111110010100 T
b1111111110010100 X
b1111111110010100 Y
b1111111110010100 ("
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b110011001100110 F
b110011001100110 !"
b110011001100110 *"
b110011001100110 5"
b1110111011101110 ?
b1110111011101110 \
b1110111011101110 y
b1110111011101110 9"
1!
#82000
0!
#83000
x'
x#
bx ;
bx ]
bx r
b0 O
b0 U
b0 #"
b0 P
b0 W
b0 ""
b0 &"
b0 %"
b0 $"
z+
b0 T
b0 X
b0 Y
b0 ("
x)
x(
x$
19
x4
x5
x-
x.
bx /
bx e
bx u
bx Q
bx a
bx t
xR
x*
bx N
bx V
bx `
b111111 c
bx ;"
bx :"
b1111111110010100 S
b1111111110010100 Z
b1111111110010100 [
b1111111110010100 '"
b1111111110010100 1"
b100011 b
1!
#84000
0!
#85000
b0 ;
b0 ]
b0 r
1,
09
18
1-
b0 c
bx ;"
b101 :"
bx :
bx s
bx 2"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b111111 b
1!
#86000
0!
#87000
b1100 1
b1100 +"
b1100 ,"
b1100 T
b1100 X
b1100 Y
b1100 ("
1'
b1 O
b1 U
b1 #"
b1011 P
b1011 W
b1011 ""
0+
0(
1)
0$
0#
bx :"
0,
1<
12
04
05
x8
x-
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
bx ;"
b0 :
b0 s
b0 2"
b0 b
bx F
bx !"
bx *"
bx 5"
1!
#88000
0!
#89000
x'
b10 %"
b1101110111011101 $"
b0 1
b0 +"
b0 ,"
z+
b0 T
b0 X
b0 Y
b0 ("
0)
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b1100 P
b1100 W
b1100 ""
b1110111001001 E
b1110111001001 h
b1110111001001 i
b1111100111001001 D
b1111100111001001 ~
b1111100111001001 C"
b100111001001 B"
bx ;"
bx :"
b1100 0
b1100 g
b1100 w
b1100 -"
b1001 G
b1001 n
b1001 0"
b1110 H
b1110 3"
b1110 ?"
b10 L
b10 m
b10 >"
b1100111001001 &
b1100111001001 o
b1100 S
b1100 Z
b1100 [
b1100 '"
b1100 1"
b1 b
b0 F
b0 !"
b0 *"
b0 5"
1!
#90000
0!
#91000
1'
b1111111110010010 O
b1111111110010010 U
b1111111110010010 #"
b10 P
b10 W
b10 ""
b1111111111001001 &"
b0 %"
b10 $"
0+
b1111111110010100 T
b1111111110010100 X
b1111111110010100 Y
b1111111110010100 ("
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b10 F
b10 !"
b10 *"
b10 5"
b0 ?
b0 \
b0 y
b0 9"
1!
#92000
0!
#93000
x'
x#
bx ;
bx ]
bx r
b0 O
b0 U
b0 #"
b0 P
b0 W
b0 ""
b0 &"
b0 $"
z+
b0 T
b0 X
b0 Y
b0 ("
x)
x(
x$
19
x4
x5
x-
x.
bx /
bx e
bx u
bx Q
bx a
bx t
xR
x*
bx N
bx V
bx `
b111111 c
bx ;"
bx :"
b1111111110010100 S
b1111111110010100 Z
b1111111110010100 [
b1111111110010100 '"
b1111111110010100 1"
b100011 b
1!
#94000
0!
#95000
b0 ;
b0 ]
b0 r
1,
09
18
1-
b0 c
bx ;"
b1001 :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
bx :
bx s
bx 2"
b111111 b
1!
#96000
0!
#97000
b1101 1
b1101 +"
b1101 ,"
b1101 T
b1101 X
b1101 Y
b1101 ("
1'
b1 O
b1 U
b1 #"
b1100 P
b1100 W
b1100 ""
0+
0(
1)
0$
0#
bx :"
0,
1<
12
04
05
x8
x-
b1 Q
b1 a
b1 t
0R
b0 N
b0 V
b0 `
b0 3
b0 d
b0 )"
b1 c
bx ;"
b0 :
b0 s
b0 2"
b0 b
bx F
bx !"
bx *"
bx 5"
bx B
bx |
bx 6"
bx @
bx z
bx 8"
1!
#98000
0!
#99000
x'
b1101110111011101 $"
b0 1
b0 +"
b0 ,"
z+
b0 T
b0 X
b0 Y
b0 ("
0)
0<
02
0.
b0 /
b0 e
b0 u
bx N
bx V
bx `
bx 3
bx d
bx )"
b101 c
b1101 P
b1101 W
b1101 ""
bx ;"
bx :"
b1111110111001001 D
b1111110111001001 ~
b1111110111001001 C"
b110111001001 B"
b1000011001001 E
b1000011001001 h
b1000011001001 i
b1101 S
b1101 Z
b1101 [
b1101 '"
b1101 1"
b1101 G
b1101 n
b1101 0"
b1111 H
b1111 3"
b1111 ?"
b11 L
b11 m
b11 >"
b1110111001001 &
b1110111001001 o
b1101 0
b1101 g
b1101 w
b1101 -"
b1 b
b0 F
b0 !"
b0 *"
b0 5"
b0 B
b0 |
b0 6"
b0 @
b0 z
b0 8"
1!
#100000
0!
#101000
1'
b1111111110010010 O
b1111111110010010 U
b1111111110010010 #"
b0 P
b0 W
b0 ""
b1111111111001001 &"
b0 $"
0+
b1111111110010010 T
b1111111110010010 X
b1111111110010010 Y
b1111111110010010 ("
0-
1.
b10 /
b10 e
b10 u
b11 Q
b11 a
b11 t
1R
1*
b0 N
b0 V
b0 `
b100011 c
bx ;"
bx :"
b0 S
b0 Z
b0 [
b0 '"
b0 1"
b101 b
b1110111011101110 F
b1110111011101110 !"
b1110111011101110 *"
b1110111011101110 5"
1!
#102000
