

================================================================
== Vitis HLS Report for 'multip_2num'
================================================================
* Date:           Tue Oct  1 15:02:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|     345|    322|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     25|    -|
|Register         |        -|    -|     100|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     445|    347|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  144|  232|    0|
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |n32ln1_s_axi_U         |n32ln1_s_axi        |        0|   0|   36|   40|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|   3|  345|  322|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |mul_ln11_reg_71     |  32|   0|   32|          0|
    |n32In1_read_reg_66  |  32|   0|   32|          0|
    |n32In2_read_reg_61  |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 100|   0|  100|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_n32ln1_AWVALID   |   in|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_AWREADY   |  out|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_AWADDR    |   in|    4|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_WVALID    |   in|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_WREADY    |  out|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_WDATA     |   in|   32|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_WSTRB     |   in|    4|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_ARVALID   |   in|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_ARREADY   |  out|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_ARADDR    |   in|    4|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_RVALID    |  out|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_RREADY    |   in|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_RDATA     |  out|   32|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_RRESP     |  out|    2|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_BVALID    |  out|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_BREADY    |   in|    1|       s_axi|        n32ln1|   return void|
|s_axi_n32ln1_BRESP     |  out|    2|       s_axi|        n32ln1|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   multip_2num|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   multip_2num|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   multip_2num|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

