Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 15 20:12:01 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : report_methodology -file kyberBD_wrapper_methodology_drc_routed.rpt -pb kyberBD_wrapper_methodology_drc_routed.pb -rpx kyberBD_wrapper_methodology_drc_routed.rpx
| Design       : kyberBD_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 32         |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.428 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.461 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.876 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.931 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.941 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.951 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.027 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.049 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.067 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.069 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.151 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.153 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.162 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.182 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.184 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.258 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.260 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.266 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_1/U0/data_out_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.268 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.300 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.376 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.384 ns between kyberBD_i/polyvec_reduce_0/U0/s_en_lower_barrett_reg/C (clocked by clk_fpga_0) and kyberBD_i/barrett_reduce_0/U0/data_out_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


