/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [25:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_11z[1] ? celloutsig_1_3z : celloutsig_1_10z[2];
  assign celloutsig_0_7z = ~celloutsig_0_3z;
  assign celloutsig_1_5z = ~celloutsig_1_3z;
  assign celloutsig_0_0z = ~((in_data[64] | in_data[89]) & in_data[58]);
  assign celloutsig_0_4z = celloutsig_0_3z | ~(celloutsig_0_1z);
  assign celloutsig_0_8z = celloutsig_0_2z ^ celloutsig_0_4z;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 15'h0000;
    else _00_ <= { in_data[50:42], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_14z = { _00_[13:1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_13z } > { in_data[90:83], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_0z[5:2], celloutsig_1_2z, celloutsig_1_2z } > in_data[116:111];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } > { in_data[26:25], celloutsig_0_1z };
  assign celloutsig_0_13z = ! { _00_[13:10], celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_1z = ! in_data[86:60];
  assign celloutsig_1_8z = ! celloutsig_1_0z;
  assign celloutsig_0_9z = celloutsig_0_3z & ~(celloutsig_0_7z);
  assign celloutsig_0_12z = celloutsig_0_8z & ~(celloutsig_0_10z);
  assign celloutsig_1_3z = celloutsig_1_0z[7] & ~(celloutsig_1_1z);
  assign celloutsig_1_0z = in_data[163:155] % { 1'h1, in_data[180:173] };
  assign celloutsig_1_6z = in_data[164:157] % { 1'h1, in_data[120:119], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_9z = celloutsig_1_6z[4:0] % { 1'h1, celloutsig_1_0z[4:1] };
  assign celloutsig_0_10z = { _00_[5], celloutsig_0_8z } !== { in_data[57], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[119:114] !== celloutsig_1_0z[7:2];
  assign celloutsig_0_3z = celloutsig_0_0z & in_data[88];
  assign celloutsig_1_2z = | { celloutsig_1_0z, in_data[176:145] };
  assign celloutsig_1_15z = | { celloutsig_1_11z[25:24], celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[137:121], celloutsig_1_4z } >> { in_data[149:133], celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[64], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } <<< { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_11z = { _00_[7], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z } >>> { celloutsig_0_5z[1:0], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_11z = { in_data[139:130], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z } >>> { celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_6z[7:2], celloutsig_1_3z } >>> { celloutsig_1_6z[3:1], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_0z[5:4], celloutsig_1_9z } - { celloutsig_1_0z[6:1], celloutsig_1_2z };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
