Classic Timing Analyzer report for TOP_ENTITY
Wed Nov 18 17:17:43 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk66'
  7. Clock Hold: 'clk66'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages
 12. Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                        ; To                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.365 ns                         ; botao5                                                      ; FILTRO_BOTAO:FILTRO_B5|shift_reg[7]                          ; --         ; clk66    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.116 ns                        ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7] ; led1                                                         ; clk66      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.313 ns                         ; ADC_DATA                                                    ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|DIG_RESULT[0] ; --         ; clk66    ; 0            ;
; Clock Setup: 'clk66'         ; N/A                                      ; None          ; 46.41 MHz ( period = 21.547 ns ) ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]             ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D                    ; clk66      ; clk66    ; 0            ;
; Clock Hold: 'clk66'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg                 ; CONTADOR_30SEG:TIMER|a2[0]                                   ; clk66      ; clk66    ; 5            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                             ;                                                              ;            ;          ; 5            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270F256C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk66           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk66'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                             ; To                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 46.41 MHz ( period = 21.547 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 20.838 ns               ;
; N/A                                     ; 46.75 MHz ( period = 21.391 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 20.682 ns               ;
; N/A                                     ; 46.75 MHz ( period = 21.391 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 20.682 ns               ;
; N/A                                     ; 46.99 MHz ( period = 21.280 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 20.571 ns               ;
; N/A                                     ; 47.05 MHz ( period = 21.255 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 20.546 ns               ;
; N/A                                     ; 47.34 MHz ( period = 21.124 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 20.415 ns               ;
; N/A                                     ; 47.34 MHz ( period = 21.124 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 20.415 ns               ;
; N/A                                     ; 47.36 MHz ( period = 21.113 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 20.404 ns               ;
; N/A                                     ; 47.45 MHz ( period = 21.073 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 20.364 ns               ;
; N/A                                     ; 47.65 MHz ( period = 20.988 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 20.279 ns               ;
; N/A                                     ; 47.79 MHz ( period = 20.925 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 20.216 ns               ;
; N/A                                     ; 47.81 MHz ( period = 20.917 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 20.208 ns               ;
; N/A                                     ; 47.81 MHz ( period = 20.917 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 20.208 ns               ;
; N/A                                     ; 47.97 MHz ( period = 20.846 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 20.137 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.835 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 20.126 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.818 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 20.109 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.818 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 20.109 ns               ;
; N/A                                     ; 48.12 MHz ( period = 20.781 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 20.072 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.769 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 20.060 ns               ;
; N/A                                     ; 48.15 MHz ( period = 20.769 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 20.060 ns               ;
; N/A                                     ; 48.17 MHz ( period = 20.761 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 20.052 ns               ;
; N/A                                     ; 48.19 MHz ( period = 20.753 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 20.044 ns               ;
; N/A                                     ; 48.22 MHz ( period = 20.737 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 20.028 ns               ;
; N/A                                     ; 48.36 MHz ( period = 20.679 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.970 ns               ;
; N/A                                     ; 48.36 MHz ( period = 20.679 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.970 ns               ;
; N/A                                     ; 48.45 MHz ( period = 20.639 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.930 ns               ;
; N/A                                     ; 48.47 MHz ( period = 20.633 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.924 ns               ;
; N/A                                     ; 48.47 MHz ( period = 20.631 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.922 ns               ;
; N/A                                     ; 48.53 MHz ( period = 20.605 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.896 ns               ;
; N/A                                     ; 48.53 MHz ( period = 20.605 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.896 ns               ;
; N/A                                     ; 48.55 MHz ( period = 20.597 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.888 ns               ;
; N/A                                     ; 48.55 MHz ( period = 20.597 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.888 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.581 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.872 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.581 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.872 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.579 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.870 ns               ;
; N/A                                     ; 48.66 MHz ( period = 20.551 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.842 ns               ;
; N/A                                     ; 48.66 MHz ( period = 20.551 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.842 ns               ;
; N/A                                     ; 48.68 MHz ( period = 20.543 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.834 ns               ;
; N/A                                     ; 48.80 MHz ( period = 20.491 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.782 ns               ;
; N/A                                     ; 48.84 MHz ( period = 20.475 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.766 ns               ;
; N/A                                     ; 48.84 MHz ( period = 20.475 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.766 ns               ;
; N/A                                     ; 48.85 MHz ( period = 20.469 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.760 ns               ;
; N/A                                     ; 48.87 MHz ( period = 20.461 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.752 ns               ;
; N/A                                     ; 48.88 MHz ( period = 20.458 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.749 ns               ;
; N/A                                     ; 48.90 MHz ( period = 20.450 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.741 ns               ;
; N/A                                     ; 48.91 MHz ( period = 20.445 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.736 ns               ;
; N/A                                     ; 48.96 MHz ( period = 20.423 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.714 ns               ;
; N/A                                     ; 48.96 MHz ( period = 20.423 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.714 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.401 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.692 ns               ;
; N/A                                     ; 49.15 MHz ( period = 20.344 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.635 ns               ;
; N/A                                     ; 49.15 MHz ( period = 20.344 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.635 ns               ;
; N/A                                     ; 49.17 MHz ( period = 20.339 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.630 ns               ;
; N/A                                     ; 49.20 MHz ( period = 20.327 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.618 ns               ;
; N/A                                     ; 49.22 MHz ( period = 20.319 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.610 ns               ;
; N/A                                     ; 49.23 MHz ( period = 20.314 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.605 ns               ;
; N/A                                     ; 49.25 MHz ( period = 20.303 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.594 ns               ;
; N/A                                     ; 49.26 MHz ( period = 20.302 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.593 ns               ;
; N/A                                     ; 49.26 MHz ( period = 20.302 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.593 ns               ;
; N/A                                     ; 49.28 MHz ( period = 20.294 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.585 ns               ;
; N/A                                     ; 49.28 MHz ( period = 20.294 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.585 ns               ;
; N/A                                     ; 49.29 MHz ( period = 20.287 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.578 ns               ;
; N/A                                     ; 49.41 MHz ( period = 20.239 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.530 ns               ;
; N/A                                     ; 49.51 MHz ( period = 20.197 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.488 ns               ;
; N/A                                     ; 49.51 MHz ( period = 20.196 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.487 ns               ;
; N/A                                     ; 49.51 MHz ( period = 20.196 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.487 ns               ;
; N/A                                     ; 49.57 MHz ( period = 20.172 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.463 ns               ;
; N/A                                     ; 49.59 MHz ( period = 20.166 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.457 ns               ;
; N/A                                     ; 49.61 MHz ( period = 20.158 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.449 ns               ;
; N/A                                     ; 49.61 MHz ( period = 20.158 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.449 ns               ;
; N/A                                     ; 49.61 MHz ( period = 20.158 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.449 ns               ;
; N/A                                     ; 49.64 MHz ( period = 20.145 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.436 ns               ;
; N/A                                     ; 49.74 MHz ( period = 20.106 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.397 ns               ;
; N/A                                     ; 49.74 MHz ( period = 20.106 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.397 ns               ;
; N/A                                     ; 49.79 MHz ( period = 20.085 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.376 ns               ;
; N/A                                     ; 49.79 MHz ( period = 20.083 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.374 ns               ;
; N/A                                     ; 49.79 MHz ( period = 20.083 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.374 ns               ;
; N/A                                     ; 49.82 MHz ( period = 20.072 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 19.363 ns               ;
; N/A                                     ; 49.85 MHz ( period = 20.062 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 19.353 ns               ;
; N/A                                     ; 49.92 MHz ( period = 20.032 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.323 ns               ;
; N/A                                     ; 49.92 MHz ( period = 20.032 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.323 ns               ;
; N/A                                     ; 49.94 MHz ( period = 20.024 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.315 ns               ;
; N/A                                     ; 49.94 MHz ( period = 20.024 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.315 ns               ;
; N/A                                     ; 49.94 MHz ( period = 20.024 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.315 ns               ;
; N/A                                     ; 49.95 MHz ( period = 20.022 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.313 ns               ;
; N/A                                     ; 49.96 MHz ( period = 20.016 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.307 ns               ;
; N/A                                     ; 49.96 MHz ( period = 20.016 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.307 ns               ;
; N/A                                     ; 49.96 MHz ( period = 20.016 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.307 ns               ;
; N/A                                     ; 49.98 MHz ( period = 20.008 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.299 ns               ;
; N/A                                     ; 49.98 MHz ( period = 20.008 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.299 ns               ;
; N/A                                     ; 50.13 MHz ( period = 19.947 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.238 ns               ;
; N/A                                     ; 50.17 MHz ( period = 19.932 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.223 ns               ;
; N/A                                     ; 50.18 MHz ( period = 19.929 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.220 ns               ;
; N/A                                     ; 50.18 MHz ( period = 19.929 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.220 ns               ;
; N/A                                     ; 50.25 MHz ( period = 19.902 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.193 ns               ;
; N/A                                     ; 50.25 MHz ( period = 19.902 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.193 ns               ;
; N/A                                     ; 50.30 MHz ( period = 19.880 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.171 ns               ;
; N/A                                     ; 50.30 MHz ( period = 19.880 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.171 ns               ;
; N/A                                     ; 50.38 MHz ( period = 19.850 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.141 ns               ;
; N/A                                     ; 50.38 MHz ( period = 19.850 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.141 ns               ;
; N/A                                     ; 50.49 MHz ( period = 19.805 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.096 ns               ;
; N/A                                     ; 50.49 MHz ( period = 19.805 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 19.096 ns               ;
; N/A                                     ; 50.52 MHz ( period = 19.795 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 19.086 ns               ;
; N/A                                     ; 50.52 MHz ( period = 19.793 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 19.084 ns               ;
; N/A                                     ; 50.57 MHz ( period = 19.776 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.067 ns               ;
; N/A                                     ; 50.57 MHz ( period = 19.776 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.067 ns               ;
; N/A                                     ; 50.66 MHz ( period = 19.738 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.029 ns               ;
; N/A                                     ; 50.69 MHz ( period = 19.729 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.020 ns               ;
; N/A                                     ; 50.69 MHz ( period = 19.729 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.020 ns               ;
; N/A                                     ; 50.71 MHz ( period = 19.721 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.012 ns               ;
; N/A                                     ; 50.71 MHz ( period = 19.721 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.012 ns               ;
; N/A                                     ; 50.83 MHz ( period = 19.673 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.964 ns               ;
; N/A                                     ; 50.89 MHz ( period = 19.651 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.942 ns               ;
; N/A                                     ; 50.92 MHz ( period = 19.640 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.931 ns               ;
; N/A                                     ; 51.03 MHz ( period = 19.598 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.889 ns               ;
; N/A                                     ; 51.05 MHz ( period = 19.588 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.879 ns               ;
; N/A                                     ; 51.06 MHz ( period = 19.585 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.876 ns               ;
; N/A                                     ; 51.06 MHz ( period = 19.585 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.876 ns               ;
; N/A                                     ; 51.21 MHz ( period = 19.527 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.818 ns               ;
; N/A                                     ; 51.24 MHz ( period = 19.517 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.808 ns               ;
; N/A                                     ; 51.24 MHz ( period = 19.517 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.808 ns               ;
; N/A                                     ; 51.26 MHz ( period = 19.510 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.801 ns               ;
; N/A                                     ; 51.26 MHz ( period = 19.510 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.801 ns               ;
; N/A                                     ; 51.29 MHz ( period = 19.498 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.789 ns               ;
; N/A                                     ; 51.40 MHz ( period = 19.456 ns )                    ; TROCA_SENHA:TROCA_A_SENHA|cont[2]                ; TROCA_SENHA:TROCA_A_SENHA|senha_trocada          ; clk66      ; clk66    ; None                        ; None                      ; 18.747 ns               ;
; N/A                                     ; 51.41 MHz ( period = 19.450 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.741 ns               ;
; N/A                                     ; 51.43 MHz ( period = 19.443 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.734 ns               ;
; N/A                                     ; 51.43 MHz ( period = 19.443 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.734 ns               ;
; N/A                                     ; 51.44 MHz ( period = 19.440 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.731 ns               ;
; N/A                                     ; 51.60 MHz ( period = 19.381 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.672 ns               ;
; N/A                                     ; 51.62 MHz ( period = 19.373 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.664 ns               ;
; N/A                                     ; 51.65 MHz ( period = 19.360 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.651 ns               ;
; N/A                                     ; 51.66 MHz ( period = 19.356 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.647 ns               ;
; N/A                                     ; 51.66 MHz ( period = 19.356 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.647 ns               ;
; N/A                                     ; 51.68 MHz ( period = 19.350 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.641 ns               ;
; N/A                                     ; 51.81 MHz ( period = 19.303 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[21] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.594 ns               ;
; N/A                                     ; 51.81 MHz ( period = 19.303 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[21] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.594 ns               ;
; N/A                                     ; 51.81 MHz ( period = 19.303 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[21] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.594 ns               ;
; N/A                                     ; 51.85 MHz ( period = 19.286 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.577 ns               ;
; N/A                                     ; 51.87 MHz ( period = 19.278 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.569 ns               ;
; N/A                                     ; 51.88 MHz ( period = 19.276 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.567 ns               ;
; N/A                                     ; 51.90 MHz ( period = 19.268 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.559 ns               ;
; N/A                                     ; 51.92 MHz ( period = 19.262 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.553 ns               ;
; N/A                                     ; 51.92 MHz ( period = 19.260 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.551 ns               ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.543 ns               ;
; N/A                                     ; 51.98 MHz ( period = 19.239 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.530 ns               ;
; N/A                                     ; 52.08 MHz ( period = 19.203 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.494 ns               ;
; N/A                                     ; 52.08 MHz ( period = 19.203 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.494 ns               ;
; N/A                                     ; 52.20 MHz ( period = 19.156 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.447 ns               ;
; N/A                                     ; 52.23 MHz ( period = 19.146 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.437 ns               ;
; N/A                                     ; 52.34 MHz ( period = 19.106 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.397 ns               ;
; N/A                                     ; 52.35 MHz ( period = 19.104 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.395 ns               ;
; N/A                                     ; 52.37 MHz ( period = 19.094 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.385 ns               ;
; N/A                                     ; 52.39 MHz ( period = 19.087 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[20] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.378 ns               ;
; N/A                                     ; 52.39 MHz ( period = 19.087 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[20] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.378 ns               ;
; N/A                                     ; 52.39 MHz ( period = 19.087 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[20] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.378 ns               ;
; N/A                                     ; 52.47 MHz ( period = 19.059 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[22] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.350 ns               ;
; N/A                                     ; 52.47 MHz ( period = 19.059 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[22] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.350 ns               ;
; N/A                                     ; 52.47 MHz ( period = 19.059 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[22] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.350 ns               ;
; N/A                                     ; 52.49 MHz ( period = 19.053 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.344 ns               ;
; N/A                                     ; 52.53 MHz ( period = 19.038 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[23] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.329 ns               ;
; N/A                                     ; 52.53 MHz ( period = 19.038 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[23] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.329 ns               ;
; N/A                                     ; 52.53 MHz ( period = 19.038 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[23] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.329 ns               ;
; N/A                                     ; 52.56 MHz ( period = 19.025 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[21] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.316 ns               ;
; N/A                                     ; 52.68 MHz ( period = 18.983 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.274 ns               ;
; N/A                                     ; 52.70 MHz ( period = 18.975 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.266 ns               ;
; N/A                                     ; 52.71 MHz ( period = 18.973 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.264 ns               ;
; N/A                                     ; 52.73 MHz ( period = 18.965 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.256 ns               ;
; N/A                                     ; 52.79 MHz ( period = 18.944 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.235 ns               ;
; N/A                                     ; 52.79 MHz ( period = 18.944 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.235 ns               ;
; N/A                                     ; 52.90 MHz ( period = 18.905 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.196 ns               ;
; N/A                                     ; 52.91 MHz ( period = 18.899 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.190 ns               ;
; N/A                                     ; 53.08 MHz ( period = 18.839 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.130 ns               ;
; N/A                                     ; 53.11 MHz ( period = 18.829 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.120 ns               ;
; N/A                                     ; 53.15 MHz ( period = 18.815 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.106 ns               ;
; N/A                                     ; 53.17 MHz ( period = 18.809 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[20] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.100 ns               ;
; N/A                                     ; 53.19 MHz ( period = 18.802 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[24] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.093 ns               ;
; N/A                                     ; 53.19 MHz ( period = 18.802 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[24] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.093 ns               ;
; N/A                                     ; 53.19 MHz ( period = 18.802 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[24] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.093 ns               ;
; N/A                                     ; 53.25 MHz ( period = 18.781 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[22] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.072 ns               ;
; N/A                                     ; 53.26 MHz ( period = 18.776 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[25] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.067 ns               ;
; N/A                                     ; 53.26 MHz ( period = 18.776 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[25] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.067 ns               ;
; N/A                                     ; 53.26 MHz ( period = 18.776 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[25] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.067 ns               ;
; N/A                                     ; 53.29 MHz ( period = 18.764 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.055 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.760 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[23] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.051 ns               ;
; N/A                                     ; 53.32 MHz ( period = 18.754 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.045 ns               ;
; N/A                                     ; 53.33 MHz ( period = 18.751 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.042 ns               ;
; N/A                                     ; 53.36 MHz ( period = 18.741 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.032 ns               ;
; N/A                                     ; 53.38 MHz ( period = 18.733 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.024 ns               ;
; N/A                                     ; 53.43 MHz ( period = 18.717 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.008 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.697 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 17.988 ns               ;
; N/A                                     ; 53.51 MHz ( period = 18.687 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 17.978 ns               ;
; N/A                                     ; 53.59 MHz ( period = 18.661 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 17.952 ns               ;
; N/A                                     ; 53.61 MHz ( period = 18.652 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[20] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 17.943 ns               ;
; N/A                                     ; 53.73 MHz ( period = 18.611 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 17.902 ns               ;
; N/A                                     ; 53.73 MHz ( period = 18.610 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 17.901 ns               ;
; N/A                                     ; 53.76 MHz ( period = 18.600 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 17.891 ns               ;
; N/A                                     ; 53.80 MHz ( period = 18.587 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 17.878 ns               ;
; N/A                                     ; 53.82 MHz ( period = 18.579 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 17.870 ns               ;
; N/A                                     ; 53.87 MHz ( period = 18.563 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 17.854 ns               ;
; N/A                                     ; 53.88 MHz ( period = 18.559 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 17.850 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                  ;                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk66'                                                                                                                                                                                                              ;
+------------------------------------------+---------------------------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                        ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a2[0] ; clk66      ; clk66    ; None                       ; None                       ; 3.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a2[2] ; clk66      ; clk66    ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a2[1] ; clk66      ; clk66    ; None                       ; None                       ; 4.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a1[0] ; clk66      ; clk66    ; None                       ; None                       ; 4.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a1[3] ; clk66      ; clk66    ; None                       ; None                       ; 4.463 ns                 ;
+------------------------------------------+---------------------------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                     ;
+-------+--------------+------------+-----------+--------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                           ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------------------------------------+----------+
; N/A   ; None         ; 1.365 ns   ; botao5    ; FILTRO_BOTAO:FILTRO_B5|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.330 ns   ; botao0    ; FILTRO_BOTAO:FILTRO_B0|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.322 ns   ; botao1    ; FILTRO_BOTAO:FILTRO_B1|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.318 ns   ; botao4    ; FILTRO_BOTAO:FILTRO_B4|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.285 ns   ; botao2    ; FILTRO_BOTAO:FILTRO_B2|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.260 ns   ; botao3    ; FILTRO_BOTAO:FILTRO_B3|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; -2.954 ns  ; ADC_SSTRB ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[1] ; clk66    ;
; N/A   ; None         ; -3.481 ns  ; ADC_SSTRB ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] ; clk66    ;
; N/A   ; None         ; -3.759 ns  ; ADC_DATA  ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|DIG_RESULT[0] ; clk66    ;
+-------+--------------+------------+-----------+--------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------------------------------+------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                  ; To                     ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------+------------------------+------------+
; N/A   ; None         ; 15.116 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]           ; led1                   ; clk66      ;
; N/A   ; None         ; 14.812 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[4]           ; sens[4]                ; clk66      ;
; N/A   ; None         ; 14.549 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[1]           ; sens[1]                ; clk66      ;
; N/A   ; None         ; 14.382 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[6]           ; sens[6]                ; clk66      ;
; N/A   ; None         ; 14.349 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[6]           ; led2                   ; clk66      ;
; N/A   ; None         ; 14.228 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[4]           ; led4                   ; clk66      ;
; N/A   ; None         ; 13.689 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[5]           ; sens[5]                ; clk66      ;
; N/A   ; None         ; 13.558 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A                             ; A                      ; clk66      ;
; N/A   ; None         ; 13.466 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E                             ; E                      ; clk66      ;
; N/A   ; None         ; 13.091 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[3]           ; sens[3]                ; clk66      ;
; N/A   ; None         ; 13.069 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[5]           ; led3                   ; clk66      ;
; N/A   ; None         ; 13.063 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[0]           ; sens[0]                ; clk66      ;
; N/A   ; None         ; 13.056 ns  ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|ADC_CNTRL_DATA         ; ADC_CNTRL_DATA         ; clk66      ;
; N/A   ; None         ; 13.044 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[2]           ; sens[2]                ; clk66      ;
; N/A   ; None         ; 13.037 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]           ; sens[7]                ; clk66      ;
; N/A   ; None         ; 12.737 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2                      ; controle2              ; clk66      ;
; N/A   ; None         ; 12.704 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1                      ; controle1              ; clk66      ;
; N/A   ; None         ; 11.642 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4                      ; controle4              ; clk66      ;
; N/A   ; None         ; 11.642 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D                             ; D                      ; clk66      ;
; N/A   ; None         ; 11.612 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3                      ; controle3              ; clk66      ;
; N/A   ; None         ; 11.612 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G                             ; G                      ; clk66      ;
; N/A   ; None         ; 11.612 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F                             ; F                      ; clk66      ;
; N/A   ; None         ; 11.612 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C                             ; C                      ; clk66      ;
; N/A   ; None         ; 11.607 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B                             ; B                      ; clk66      ;
; N/A   ; None         ; 10.902 ns  ; BEEP:BEEP_BOTAO|enable                                                ; led_alarme             ; clk66      ;
; N/A   ; None         ; 10.902 ns  ; BEEP:BEEP_BOTAO|enable                                                ; buzzer                 ; clk66      ;
; N/A   ; None         ; 10.538 ns  ; FREQ_ALARME:ALARME|saida                                              ; led_alarme             ; clk66      ;
; N/A   ; None         ; 10.538 ns  ; FREQ_ALARME:ALARME|saida                                              ; buzzer                 ; clk66      ;
; N/A   ; None         ; 9.963 ns   ; CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ; clk260khz              ; clk66      ;
; N/A   ; None         ; 8.762 ns   ; TROCA_SENHA:TROCA_A_SENHA|enable                                      ; led_requerimento_senha ; clk66      ;
; N/A   ; None         ; 8.699 ns   ; TROCA_ESTADO:ESTADO|aux                                               ; led_verde              ; clk66      ;
; N/A   ; None         ; 8.680 ns   ; MONITORADOR:MONITORADOR_DISTANCIA|VERIFICADOR_SENHA:VERIF|enable      ; led_requerimento_senha ; clk66      ;
; N/A   ; None         ; 8.627 ns   ; VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable                            ; led_requerimento_senha ; clk66      ;
; N/A   ; None         ; 7.348 ns   ; CONTADOR_ANEL_3BITS:TROCA_DISTANCIA|s0                                ; leds_distancia[0]      ; clk66      ;
; N/A   ; None         ; 7.348 ns   ; TROCA_ESTADO:ESTADO|aux                                               ; led_vermelho           ; clk66      ;
; N/A   ; None         ; 7.316 ns   ; CONTADOR_ANEL_3BITS:TROCA_DISTANCIA|s2                                ; leds_distancia[2]      ; clk66      ;
; N/A   ; None         ; 7.311 ns   ; CONTADOR_ANEL_3BITS:TROCA_DISTANCIA|s1                                ; leds_distancia[1]      ; clk66      ;
+-------+--------------+------------+-----------------------------------------------------------------------+------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                            ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                           ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------+----------+
; N/A           ; None        ; 4.313 ns  ; ADC_DATA  ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|DIG_RESULT[0] ; clk66    ;
; N/A           ; None        ; 4.035 ns  ; ADC_SSTRB ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] ; clk66    ;
; N/A           ; None        ; 3.508 ns  ; ADC_SSTRB ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[1] ; clk66    ;
; N/A           ; None        ; -0.706 ns ; botao3    ; FILTRO_BOTAO:FILTRO_B3|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -0.731 ns ; botao2    ; FILTRO_BOTAO:FILTRO_B2|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -0.764 ns ; botao4    ; FILTRO_BOTAO:FILTRO_B4|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -0.768 ns ; botao1    ; FILTRO_BOTAO:FILTRO_B1|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -0.776 ns ; botao0    ; FILTRO_BOTAO:FILTRO_B0|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -0.811 ns ; botao5    ; FILTRO_BOTAO:FILTRO_B5|shift_reg[7]                          ; clk66    ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 18 17:17:41 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CONTADOR_30SEG:TIMER|clk1s" as buffer
    Info: Detected ripple clock "CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk" as buffer
    Info: Detected ripple clock "FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk" as buffer
Info: Clock "clk66" has Internal fmax of 46.41 MHz between source register "FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]" and destination register "FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D" (period= 21.547 ns)
    Info: + Longest register to register delay is 20.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y5_N8; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]'
        Info: 2: + IC(2.009 ns) + CELL(0.747 ns) = 2.756 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~157'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.879 ns; Loc. = LC_X4_Y7_N6; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~147'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.002 ns; Loc. = LC_X4_Y7_N7; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~142'
        Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.125 ns; Loc. = LC_X4_Y7_N8; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~137'
        Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 3.524 ns; Loc. = LC_X4_Y7_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~132'
        Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 4.758 ns; Loc. = LC_X5_Y7_N4; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~60'
        Info: 8: + IC(1.778 ns) + CELL(0.914 ns) = 7.450 ns; Loc. = LC_X2_Y7_N0; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3~5'
        Info: 9: + IC(1.138 ns) + CELL(0.914 ns) = 9.502 ns; Loc. = LC_X3_Y7_N3; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3~9'
        Info: 10: + IC(0.786 ns) + CELL(0.200 ns) = 10.488 ns; Loc. = LC_X3_Y7_N0; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan6~1'
        Info: 11: + IC(1.931 ns) + CELL(0.200 ns) = 12.619 ns; Loc. = LC_X4_Y5_N4; Fanout = 3; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan6~4'
        Info: 12: + IC(0.785 ns) + CELL(0.511 ns) = 13.915 ns; Loc. = LC_X4_Y5_N3; Fanout = 8; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~2'
        Info: 13: + IC(1.186 ns) + CELL(0.914 ns) = 16.015 ns; Loc. = LC_X3_Y5_N2; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~3'
        Info: 14: + IC(1.251 ns) + CELL(0.511 ns) = 17.777 ns; Loc. = LC_X2_Y5_N8; Fanout = 3; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B~5'
        Info: 15: + IC(2.000 ns) + CELL(1.061 ns) = 20.838 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D'
        Info: Total cell delay = 7.974 ns ( 38.27 % )
        Info: Total interconnect delay = 12.864 ns ( 61.73 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk66" to destination register is 8.136 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 413; CLK Node = 'clk66'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 44; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk'
            Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D'
            Info: Total cell delay = 3.375 ns ( 41.48 % )
            Info: Total interconnect delay = 4.761 ns ( 58.52 % )
        Info: - Longest clock path from clock "clk66" to source register is 8.136 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 413; CLK Node = 'clk66'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 44; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk'
            Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X4_Y5_N8; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]'
            Info: Total cell delay = 3.375 ns ( 41.48 % )
            Info: Total interconnect delay = 4.761 ns ( 58.52 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock "clk66" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "MONITORADOR:MONITORADOR_DISTANCIA|cont30seg" and destination pin or register "CONTADOR_30SEG:TIMER|a2[0]" for clock "clk66" (Hold time is 1.026 ns)
    Info: + Largest clock skew is 5.091 ns
        Info: + Longest clock path from clock "clk66" to destination register is 8.910 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 413; CLK Node = 'clk66'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N0; Fanout = 8; REG Node = 'CONTADOR_30SEG:TIMER|clk1s'
            Info: 3: + IC(3.797 ns) + CELL(0.918 ns) = 8.910 ns; Loc. = LC_X5_Y8_N8; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER|a2[0]'
            Info: Total cell delay = 3.375 ns ( 37.88 % )
            Info: Total interconnect delay = 5.535 ns ( 62.12 % )
        Info: - Shortest clock path from clock "clk66" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 413; CLK Node = 'clk66'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y4_N9; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA|cont30seg'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 3.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N9; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA|cont30seg'
        Info: 2: + IC(3.319 ns) + CELL(0.591 ns) = 3.910 ns; Loc. = LC_X5_Y8_N8; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER|a2[0]'
        Info: Total cell delay = 0.591 ns ( 15.12 % )
        Info: Total interconnect delay = 3.319 ns ( 84.88 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: tsu for register "FILTRO_BOTAO:FILTRO_B5|shift_reg[7]" (data pin = "botao5", clock pin = "clk66") is 1.365 ns
    Info: + Longest pin to register delay is 4.851 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_E2; Fanout = 1; PIN Node = 'botao5'
        Info: 2: + IC(3.128 ns) + CELL(0.591 ns) = 4.851 ns; Loc. = LC_X1_Y9_N8; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B5|shift_reg[7]'
        Info: Total cell delay = 1.723 ns ( 35.52 % )
        Info: Total interconnect delay = 3.128 ns ( 64.48 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk66" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 413; CLK Node = 'clk66'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y9_N8; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B5|shift_reg[7]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk66" to destination pin "led1" through register "CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]" is 15.116 ns
    Info: + Longest clock path from clock "clk66" to source register is 9.558 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 413; CLK Node = 'clk66'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N3; Fanout = 74; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk'
        Info: 3: + IC(4.445 ns) + CELL(0.918 ns) = 9.558 ns; Loc. = LC_X10_Y4_N7; Fanout = 6; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]'
        Info: Total cell delay = 3.375 ns ( 35.31 % )
        Info: Total interconnect delay = 6.183 ns ( 64.69 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 5.182 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N7; Fanout = 6; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]'
        Info: 2: + IC(2.860 ns) + CELL(2.322 ns) = 5.182 ns; Loc. = PIN_T13; Fanout = 0; PIN Node = 'led1'
        Info: Total cell delay = 2.322 ns ( 44.81 % )
        Info: Total interconnect delay = 2.860 ns ( 55.19 % )
Info: th for register "CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|DIG_RESULT[0]" (data pin = "ADC_DATA", clock pin = "clk66") is 4.313 ns
    Info: + Longest clock path from clock "clk66" to destination register is 9.558 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 413; CLK Node = 'clk66'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N3; Fanout = 74; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk'
        Info: 3: + IC(4.445 ns) + CELL(0.918 ns) = 9.558 ns; Loc. = LC_X11_Y10_N7; Fanout = 2; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|DIG_RESULT[0]'
        Info: Total cell delay = 3.375 ns ( 35.31 % )
        Info: Total interconnect delay = 6.183 ns ( 64.69 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.466 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A11; Fanout = 1; PIN Node = 'ADC_DATA'
        Info: 2: + IC(4.054 ns) + CELL(0.280 ns) = 5.466 ns; Loc. = LC_X11_Y10_N7; Fanout = 2; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|DIG_RESULT[0]'
        Info: Total cell delay = 1.412 ns ( 25.83 % )
        Info: Total interconnect delay = 4.054 ns ( 74.17 % )
Info: Generated suppressed messages file C:/Users/Aluno-Isl/Desktop/ALARME 3.5 (POSSVEL FUNCIONAMENTO)/TOP_ENTITY.tan.smsg
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Wed Nov 18 17:17:43 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+-------------------------------------+
; Timing Analyzer Suppressed Messages ;
+-------------------------------------+
The suppressed messages can be found in C:/Users/Aluno-Isl/Desktop/ALARME 3.5 (POSSVEL FUNCIONAMENTO)/TOP_ENTITY.tan.smsg.


