Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec 30 18:30:57 2023
| Host         : thejoey-Z390-UD running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.229        0.000                      0                  562        0.037        0.000                      0                  562        9.500        0.000                       0                   312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.229        0.000                      0                  562        0.037        0.000                      0                  562        9.500        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.768ns  (logic 5.824ns (59.621%)  route 3.944ns (40.379%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 25.092 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.929    nolabel_line29/PC0_carry__4_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.046 r  nolabel_line29/PC0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.046    nolabel_line29/PC0_carry__5_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.369 r  nolabel_line29/PC0_carry__6/O[1]
                         net (fo=1, routed)           0.000    25.369    nolabel_line29/PC00_in[29]
    SLICE_X90Y18         FDRE                                         r  nolabel_line29/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.609    25.092    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y18         FDRE                                         r  nolabel_line29/PC_reg[29]/C
                         clock pessimism              0.432    25.524    
                         clock uncertainty           -0.035    25.489    
    SLICE_X90Y18         FDRE (Setup_fdre_C_D)        0.109    25.598    nolabel_line29/PC_reg[29]
  -------------------------------------------------------------------
                         required time                         25.598    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.760ns  (logic 5.816ns (59.588%)  route 3.944ns (40.412%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 25.092 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.929    nolabel_line29/PC0_carry__4_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.046 r  nolabel_line29/PC0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.046    nolabel_line29/PC0_carry__5_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.361 r  nolabel_line29/PC0_carry__6/O[3]
                         net (fo=1, routed)           0.000    25.361    nolabel_line29/PC00_in[31]
    SLICE_X90Y18         FDRE                                         r  nolabel_line29/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.609    25.092    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y18         FDRE                                         r  nolabel_line29/PC_reg[31]/C
                         clock pessimism              0.432    25.524    
                         clock uncertainty           -0.035    25.489    
    SLICE_X90Y18         FDRE (Setup_fdre_C_D)        0.109    25.598    nolabel_line29/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         25.598    
                         arrival time                         -25.361    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.684ns  (logic 5.740ns (59.271%)  route 3.944ns (40.729%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 25.092 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.929    nolabel_line29/PC0_carry__4_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.046 r  nolabel_line29/PC0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.046    nolabel_line29/PC0_carry__5_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.285 r  nolabel_line29/PC0_carry__6/O[2]
                         net (fo=1, routed)           0.000    25.285    nolabel_line29/PC00_in[30]
    SLICE_X90Y18         FDRE                                         r  nolabel_line29/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.609    25.092    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y18         FDRE                                         r  nolabel_line29/PC_reg[30]/C
                         clock pessimism              0.432    25.524    
                         clock uncertainty           -0.035    25.489    
    SLICE_X90Y18         FDRE (Setup_fdre_C_D)        0.109    25.598    nolabel_line29/PC_reg[30]
  -------------------------------------------------------------------
                         required time                         25.598    
                         arrival time                         -25.285    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.664ns  (logic 5.720ns (59.186%)  route 3.944ns (40.814%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 25.092 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.929    nolabel_line29/PC0_carry__4_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.046 r  nolabel_line29/PC0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.046    nolabel_line29/PC0_carry__5_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.265 r  nolabel_line29/PC0_carry__6/O[0]
                         net (fo=1, routed)           0.000    25.265    nolabel_line29/PC00_in[28]
    SLICE_X90Y18         FDRE                                         r  nolabel_line29/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.609    25.092    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y18         FDRE                                         r  nolabel_line29/PC_reg[28]/C
                         clock pessimism              0.432    25.524    
                         clock uncertainty           -0.035    25.489    
    SLICE_X90Y18         FDRE (Setup_fdre_C_D)        0.109    25.598    nolabel_line29/PC_reg[28]
  -------------------------------------------------------------------
                         required time                         25.598    
                         arrival time                         -25.265    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.651ns  (logic 5.707ns (59.131%)  route 3.944ns (40.869%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 25.094 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.929    nolabel_line29/PC0_carry__4_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.252 r  nolabel_line29/PC0_carry__5/O[1]
                         net (fo=1, routed)           0.000    25.252    nolabel_line29/PC00_in[25]
    SLICE_X90Y17         FDRE                                         r  nolabel_line29/PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.611    25.094    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y17         FDRE                                         r  nolabel_line29/PC_reg[25]/C
                         clock pessimism              0.432    25.526    
                         clock uncertainty           -0.035    25.491    
    SLICE_X90Y17         FDRE (Setup_fdre_C_D)        0.109    25.600    nolabel_line29/PC_reg[25]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                         -25.252    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.643ns  (logic 5.699ns (59.098%)  route 3.944ns (40.903%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 25.094 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.929    nolabel_line29/PC0_carry__4_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.244 r  nolabel_line29/PC0_carry__5/O[3]
                         net (fo=1, routed)           0.000    25.244    nolabel_line29/PC00_in[27]
    SLICE_X90Y17         FDRE                                         r  nolabel_line29/PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.611    25.094    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y17         FDRE                                         r  nolabel_line29/PC_reg[27]/C
                         clock pessimism              0.432    25.526    
                         clock uncertainty           -0.035    25.491    
    SLICE_X90Y17         FDRE (Setup_fdre_C_D)        0.109    25.600    nolabel_line29/PC_reg[27]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                         -25.244    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.567ns  (logic 5.623ns (58.773%)  route 3.944ns (41.227%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 25.094 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.929    nolabel_line29/PC0_carry__4_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.168 r  nolabel_line29/PC0_carry__5/O[2]
                         net (fo=1, routed)           0.000    25.168    nolabel_line29/PC00_in[26]
    SLICE_X90Y17         FDRE                                         r  nolabel_line29/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.611    25.094    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y17         FDRE                                         r  nolabel_line29/PC_reg[26]/C
                         clock pessimism              0.432    25.526    
                         clock uncertainty           -0.035    25.491    
    SLICE_X90Y17         FDRE (Setup_fdre_C_D)        0.109    25.600    nolabel_line29/PC_reg[26]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                         -25.168    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.547ns  (logic 5.603ns (58.686%)  route 3.944ns (41.314%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 25.094 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.929 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.929    nolabel_line29/PC0_carry__4_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.148 r  nolabel_line29/PC0_carry__5/O[0]
                         net (fo=1, routed)           0.000    25.148    nolabel_line29/PC00_in[24]
    SLICE_X90Y17         FDRE                                         r  nolabel_line29/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.611    25.094    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y17         FDRE                                         r  nolabel_line29/PC_reg[24]/C
                         clock pessimism              0.432    25.526    
                         clock uncertainty           -0.035    25.491    
    SLICE_X90Y17         FDRE (Setup_fdre_C_D)        0.109    25.600    nolabel_line29/PC_reg[24]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                         -25.148    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.534ns  (logic 5.590ns (58.630%)  route 3.944ns (41.370%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 25.095 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.135 r  nolabel_line29/PC0_carry__4/O[1]
                         net (fo=1, routed)           0.000    25.135    nolabel_line29/PC00_in[21]
    SLICE_X90Y16         FDRE                                         r  nolabel_line29/PC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.612    25.095    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y16         FDRE                                         r  nolabel_line29/PC_reg[21]/C
                         clock pessimism              0.432    25.527    
                         clock uncertainty           -0.035    25.492    
    SLICE_X90Y16         FDRE (Setup_fdre_C_D)        0.109    25.601    nolabel_line29/PC_reg[21]
  -------------------------------------------------------------------
                         required time                         25.601    
                         arrival time                         -25.135    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/PC_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        9.526ns  (logic 5.582ns (58.595%)  route 3.944ns (41.405%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 25.095 - 20.000 ) 
    Source Clock Delay      (SCD):    5.601ns = ( 15.601 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.838    15.601    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y2          RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    18.055 r  nolabel_line29/rf1/regs_reg_2/DOADO[2]
                         net (fo=8, routed)           1.445    19.500    nolabel_line29/rf1/read_data1_signed[2]
    SLICE_X87Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.624 r  nolabel_line29/rf1/pc_src4_carry_i_7/O
                         net (fo=1, routed)           0.000    19.624    nolabel_line29/rf1_n_102
    SLICE_X87Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.174 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    20.174    nolabel_line29/pc_src4_carry_n_0
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.288 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.288    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.402 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.402    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.516 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           0.993    21.509    nolabel_line29/p1/CO[0]
    SLICE_X89Y8          LUT5 (Prop_lut5_I1_O)        0.124    21.633 f  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.291    21.923    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.047 f  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.163    22.210    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X89Y9          LUT6 (Prop_lut6_I5_O)        0.124    22.334 f  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          0.743    23.077    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X91Y10         LUT2 (Prop_lut2_I1_O)        0.118    23.195 r  nolabel_line29/p1/PC0_carry_i_11/O
                         net (fo=1, routed)           0.310    23.505    nolabel_line29/p1/PC0_carry_i_11_n_0
    SLICE_X90Y11         LUT6 (Prop_lut6_I0_O)        0.326    23.831 r  nolabel_line29/p1/PC0_carry_i_8/O
                         net (fo=1, routed)           0.000    23.831    nolabel_line29/p1_n_152
    SLICE_X90Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.344 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.344    nolabel_line29/PC0_carry_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.461 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.461    nolabel_line29/PC0_carry__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.578 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.578    nolabel_line29/PC0_carry__1_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.695 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.695    nolabel_line29/PC0_carry__2_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.812 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.812    nolabel_line29/PC0_carry__3_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.127 r  nolabel_line29/PC0_carry__4/O[3]
                         net (fo=1, routed)           0.000    25.127    nolabel_line29/PC00_in[23]
    SLICE_X90Y16         FDRE                                         r  nolabel_line29/PC_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.612    25.095    nolabel_line29/clk_IBUF_BUFG
    SLICE_X90Y16         FDRE                                         r  nolabel_line29/PC_reg[23]/C
                         clock pessimism              0.432    25.527    
                         clock uncertainty           -0.035    25.492    
    SLICE_X90Y16         FDRE (Setup_fdre_C_D)        0.109    25.601    nolabel_line29/PC_reg[23]
  -------------------------------------------------------------------
                         required time                         25.601    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                  0.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.604     1.551    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X91Y17         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[28]/Q
                         net (fo=1, routed)           0.107     1.799    nolabel_line29/dm1/memory_reg_1[28]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.606    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.155     1.761    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.601     1.548    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X90Y20         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y20         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[25]/Q
                         net (fo=1, routed)           0.106     1.818    nolabel_line29/dm1/memory_reg_1[25]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.606    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     1.761    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.605     1.552    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X92Y16         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y16         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[26]/Q
                         net (fo=1, routed)           0.125     1.841    nolabel_line29/dm1/memory_reg_1[26]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.480     1.626    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.781    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (46.001%)  route 0.166ns (53.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.604     1.551    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X93Y17         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[17]/Q
                         net (fo=1, routed)           0.166     1.857    nolabel_line29/dm1/memory_reg_1[17]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.480     1.626    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.781    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.586%)  route 0.168ns (54.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.602     1.549    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X93Y19         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[13]/Q
                         net (fo=1, routed)           0.168     1.858    nolabel_line29/dm1/memory_reg_1[13]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.480     1.626    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.781    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.547%)  route 0.162ns (53.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.601     1.548    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[5]/Q
                         net (fo=1, routed)           0.162     1.851    nolabel_line29/dm1/memory_reg_1[5]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.606    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.761    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.228%)  route 0.185ns (56.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.606     1.553    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X93Y13         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y13         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[20]/Q
                         net (fo=1, routed)           0.185     1.879    nolabel_line29/dm1/memory_reg_1[20]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.480     1.626    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.781    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.550%)  route 0.167ns (50.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.604     1.551    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X92Y17         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[19]/Q
                         net (fo=1, routed)           0.167     1.882    nolabel_line29/dm1/memory_reg_1[19]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.480     1.626    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     1.781    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.770%)  route 0.166ns (50.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.606     1.553    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X92Y15         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y15         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[24]/Q
                         net (fo=1, routed)           0.166     1.882    nolabel_line29/dm1/memory_reg_1[24]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.480     1.626    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155     1.781    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.352%)  route 0.168ns (50.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.605     1.552    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X92Y16         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y16         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[10]/Q
                         net (fo=1, routed)           0.168     1.884    nolabel_line29/dm1/memory_reg_1[10]
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.912     2.107    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.480     1.626    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.781    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y3    nolabel_line29/dm1/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y3    nolabel_line29/rf1/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y3    nolabel_line29/rf1/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y2    nolabel_line29/rf1/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y2    nolabel_line29/rf1/regs_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y3    nolabel_line29/dm1/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X90Y11   nolabel_line29/PC_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X90Y13   nolabel_line29/PC_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X90Y13   nolabel_line29/PC_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y11   nolabel_line29/PC_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y11   nolabel_line29/PC_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y13   nolabel_line29/PC_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y13   nolabel_line29/PC_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y13   nolabel_line29/PC_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y13   nolabel_line29/PC_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y14   nolabel_line29/PC_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y14   nolabel_line29/PC_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y14   nolabel_line29/PC_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y14   nolabel_line29/PC_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y11   nolabel_line29/PC_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y11   nolabel_line29/PC_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y13   nolabel_line29/PC_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y13   nolabel_line29/PC_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y13   nolabel_line29/PC_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y13   nolabel_line29/PC_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y14   nolabel_line29/PC_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y14   nolabel_line29/PC_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y14   nolabel_line29/PC_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y14   nolabel_line29/PC_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.801ns  (logic 5.807ns (24.398%)  route 17.994ns (75.602%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          1.571    10.101    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X91Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.225 r  nolabel_line29/p4/i__carry__0_i_14/O
                         net (fo=1, routed)           0.913    11.138    nolabel_line29/p2/i__carry__0_i_1__0_1
    SLICE_X94Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  nolabel_line29/p2/i__carry__0_i_9/O
                         net (fo=3, routed)           0.846    12.109    nolabel_line29/p2/i__carry__0_i_9_n_0
    SLICE_X95Y14         LUT6 (Prop_lut6_I0_O)        0.124    12.233 r  nolabel_line29/p2/result_OBUF[7]_inst_i_38/O
                         net (fo=4, routed)           0.851    13.083    nolabel_line29/p2/result_OBUF[7]_inst_i_38_n_0
    SLICE_X94Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.207 r  nolabel_line29/p2/result_OBUF[7]_inst_i_15/O
                         net (fo=29, routed)          2.469    15.676    nolabel_line29/p2/result_OBUF[7]_inst_i_15_n_0
    SLICE_X110Y21        LUT3 (Prop_lut3_I0_O)        0.150    15.826 r  nolabel_line29/p2/result_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.441    16.267    nolabel_line29/p2/result_OBUF[3]_inst_i_11_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I3_O)        0.326    16.593 f  nolabel_line29/p2/result_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.844    17.437    nolabel_line29/p2/result_OBUF[3]_inst_i_4_n_0
    SLICE_X107Y17        LUT6 (Prop_lut6_I4_O)        0.124    17.561 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.710    20.271    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    23.801 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.801    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.562ns  (logic 5.580ns (23.683%)  route 17.982ns (76.317%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          1.571    10.101    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X91Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.225 r  nolabel_line29/p4/i__carry__0_i_14/O
                         net (fo=1, routed)           0.913    11.138    nolabel_line29/p2/i__carry__0_i_1__0_1
    SLICE_X94Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  nolabel_line29/p2/i__carry__0_i_9/O
                         net (fo=3, routed)           0.846    12.109    nolabel_line29/p2/i__carry__0_i_9_n_0
    SLICE_X95Y14         LUT6 (Prop_lut6_I0_O)        0.124    12.233 r  nolabel_line29/p2/result_OBUF[7]_inst_i_38/O
                         net (fo=4, routed)           0.851    13.083    nolabel_line29/p2/result_OBUF[7]_inst_i_38_n_0
    SLICE_X94Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.207 r  nolabel_line29/p2/result_OBUF[7]_inst_i_15/O
                         net (fo=29, routed)          2.333    15.541    nolabel_line29/p2/result_OBUF[7]_inst_i_15_n_0
    SLICE_X107Y21        LUT6 (Prop_lut6_I1_O)        0.124    15.665 f  nolabel_line29/p2/result_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.572    16.236    nolabel_line29/p2/result_OBUF[5]_inst_i_10_n_0
    SLICE_X107Y20        LUT6 (Prop_lut6_I4_O)        0.124    16.360 r  nolabel_line29/p2/result_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.632    16.992    nolabel_line29/p2/result_OBUF[5]_inst_i_4_n_0
    SLICE_X109Y15        LUT6 (Prop_lut6_I2_O)        0.124    17.116 r  nolabel_line29/p2/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.915    20.031    result_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    23.562 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.562    result[5]
    W22                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.467ns  (logic 7.075ns (30.147%)  route 16.392ns (69.853%))
  Logic Levels:           14  (CARRY4=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.896    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    13.224 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.224    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.648 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/O[1]
                         net (fo=1, routed)           0.508    14.156    nolabel_line29/p3/alu1/data2[1]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.303    14.459 r  nolabel_line29/p3/result_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           0.431    14.889    nolabel_line29/p2/result_OBUF[1]_inst_i_7_0
    SLICE_X107Y14        LUT5 (Prop_lut5_I0_O)        0.124    15.013 r  nolabel_line29/p2/result_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.151    15.165    nolabel_line29/p2/result_OBUF[1]_inst_i_11_n_0
    SLICE_X107Y14        LUT6 (Prop_lut6_I2_O)        0.124    15.289 r  nolabel_line29/p2/result_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.138    16.427    nolabel_line29/p2/result_OBUF[1]_inst_i_7_n_0
    SLICE_X107Y18        LUT5 (Prop_lut5_I0_O)        0.152    16.579 r  nolabel_line29/p2/result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.459    17.038    nolabel_line29/p2/result_OBUF[1]_inst_i_2_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I0_O)        0.326    17.364 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.590    19.953    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    23.467 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.467    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.377ns  (logic 7.194ns (30.773%)  route 16.183ns (69.227%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.896    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    13.224 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.224    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.756 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.756    nolabel_line29/p3/result_OBUF[5]_inst_i_19_n_0
    SLICE_X106Y16        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.978 r  nolabel_line29/p3/result_OBUF[5]_inst_i_17/O[0]
                         net (fo=1, routed)           0.624    14.602    nolabel_line29/p3/alu1/data2[4]
    SLICE_X107Y16        LUT6 (Prop_lut6_I0_O)        0.299    14.901 r  nolabel_line29/p3/result_OBUF[4]_inst_i_14/O
                         net (fo=1, routed)           0.309    15.210    nolabel_line29/p2/result_OBUF[4]_inst_i_5_0
    SLICE_X108Y15        LUT5 (Prop_lut5_I0_O)        0.124    15.334 r  nolabel_line29/p2/result_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.564    15.898    nolabel_line29/p2/result_OBUF[4]_inst_i_10_n_0
    SLICE_X107Y15        LUT6 (Prop_lut6_I2_O)        0.124    16.022 r  nolabel_line29/p2/result_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.433    16.455    nolabel_line29/p2/result_OBUF[4]_inst_i_5_n_0
    SLICE_X107Y18        LUT5 (Prop_lut5_I0_O)        0.124    16.579 r  nolabel_line29/p2/result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.452    17.030    nolabel_line29/p2/result_OBUF[4]_inst_i_2_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I0_O)        0.124    17.154 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.686    19.840    result_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    23.377 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.377    result[4]
    V22                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.195ns  (logic 7.189ns (30.996%)  route 16.005ns (69.004%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.896    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    13.224 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.224    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.756 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.756    nolabel_line29/p3/result_OBUF[5]_inst_i_19_n_0
    SLICE_X106Y16        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.995 r  nolabel_line29/p3/result_OBUF[5]_inst_i_17/O[2]
                         net (fo=1, routed)           0.794    14.789    nolabel_line29/p3/alu1/data2[6]
    SLICE_X108Y16        LUT6 (Prop_lut6_I0_O)        0.302    15.091 r  nolabel_line29/p3/result_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.338    15.429    nolabel_line29/p2/result_OBUF[6]_inst_i_7_0
    SLICE_X109Y16        LUT5 (Prop_lut5_I0_O)        0.124    15.553 r  nolabel_line29/p2/result_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.292    15.846    nolabel_line29/p2/result_OBUF[6]_inst_i_12_n_0
    SLICE_X109Y17        LUT6 (Prop_lut6_I2_O)        0.124    15.970 r  nolabel_line29/p2/result_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.422    16.392    nolabel_line29/p2/result_OBUF[6]_inst_i_7_n_0
    SLICE_X108Y17        LUT5 (Prop_lut5_I0_O)        0.124    16.516 r  nolabel_line29/p2/result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.162    16.678    nolabel_line29/p2/result_OBUF[6]_inst_i_2_n_0
    SLICE_X108Y17        LUT6 (Prop_lut6_I0_O)        0.124    16.802 r  nolabel_line29/p2/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.880    19.682    result_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    23.195 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.195    result[6]
    U19                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.173ns  (logic 6.850ns (29.562%)  route 16.323ns (70.438%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.768    13.443    nolabel_line29/p2/IDEX_imm_sext_o_reg[6]_0[0]
    SLICE_X96Y23         LUT4 (Prop_lut4_I3_O)        0.354    13.797 r  nolabel_line29/p2/i__carry_i_1/O
                         net (fo=1, routed)           0.000    13.797    nolabel_line29/alu1/alu_result0_inferred__6/i__carry__0_0[0]
    SLICE_X96Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    14.268 r  nolabel_line29/alu1/alu_result0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.268    nolabel_line29/alu1/alu_result0_inferred__6/i__carry_n_0
    SLICE_X96Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.385 r  nolabel_line29/alu1/alu_result0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.394    nolabel_line29/alu1/alu_result0_inferred__6/i__carry__0_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  nolabel_line29/alu1/alu_result0_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.511    nolabel_line29/alu1/alu_result0_inferred__6/i__carry__1_n_0
    SLICE_X96Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  nolabel_line29/alu1/alu_result0_inferred__6/i__carry__2/CO[3]
                         net (fo=1, routed)           0.802    15.430    nolabel_line29/p3/result_OBUF[0]_inst_i_2[0]
    SLICE_X98Y23         LUT6 (Prop_lut6_I1_O)        0.124    15.554 f  nolabel_line29/p3/result_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.594    16.149    nolabel_line29/p2/EXMEM_alu_result_o_reg[0]_2
    SLICE_X100Y19        LUT6 (Prop_lut6_I2_O)        0.124    16.273 r  nolabel_line29/p2/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.314    16.587    nolabel_line29/p2/result_OBUF[0]_inst_i_2_n_0
    SLICE_X103Y19        LUT6 (Prop_lut6_I0_O)        0.124    16.711 r  nolabel_line29/p2/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.940    19.651    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    23.173 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.173    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.641ns  (logic 7.453ns (32.918%)  route 15.188ns (67.082%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.896    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    13.224 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.224    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.756 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.756    nolabel_line29/p3/result_OBUF[5]_inst_i_19_n_0
    SLICE_X106Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.069 r  nolabel_line29/p3/result_OBUF[5]_inst_i_17/O[3]
                         net (fo=1, routed)           0.641    14.710    nolabel_line29/p3/alu1/data2[7]
    SLICE_X107Y16        LUT6 (Prop_lut6_I0_O)        0.306    15.016 r  nolabel_line29/p3/result_OBUF[7]_inst_i_61/O
                         net (fo=1, routed)           0.430    15.446    nolabel_line29/p2/result_OBUF[7]_inst_i_8_0
    SLICE_X109Y16        LUT5 (Prop_lut5_I0_O)        0.124    15.570 r  nolabel_line29/p2/result_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.296    15.866    nolabel_line29/p2/result_OBUF[7]_inst_i_27_n_0
    SLICE_X111Y16        LUT6 (Prop_lut6_I4_O)        0.124    15.990 r  nolabel_line29/p2/result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.409    16.399    nolabel_line29/p2/result_OBUF[7]_inst_i_8_n_0
    SLICE_X109Y16        LUT5 (Prop_lut5_I0_O)        0.118    16.517 r  nolabel_line29/p2/result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.154    16.672    nolabel_line29/p2/result_OBUF[7]_inst_i_2_n_0
    SLICE_X109Y16        LUT6 (Prop_lut6_I0_O)        0.326    16.998 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.141    19.139    result_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    22.641 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    22.641    result[7]
    U14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.586ns  (logic 6.980ns (30.904%)  route 15.606ns (69.096%))
  Logic Levels:           14  (CARRY4=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          0.661    12.336    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X98Y14         LUT2 (Prop_lut2_I1_O)        0.328    12.664 r  nolabel_line29/p3/result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000    12.664    nolabel_line29/p3/result_OBUF[3]_inst_i_23_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    13.208 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/O[2]
                         net (fo=3, routed)           1.078    14.287    nolabel_line29/p3/data0[1]
    SLICE_X107Y15        LUT6 (Prop_lut6_I3_O)        0.301    14.588 r  nolabel_line29/p3/result_OBUF[2]_inst_i_21/O
                         net (fo=1, routed)           0.295    14.883    nolabel_line29/p2/result_OBUF[2]_inst_i_7_0
    SLICE_X108Y15        LUT5 (Prop_lut5_I0_O)        0.124    15.007 r  nolabel_line29/p2/result_OBUF[2]_inst_i_15/O
                         net (fo=1, routed)           0.441    15.447    nolabel_line29/p2/result_OBUF[2]_inst_i_15_n_0
    SLICE_X110Y15        LUT6 (Prop_lut6_I2_O)        0.124    15.571 r  nolabel_line29/p2/result_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.416    15.987    nolabel_line29/p2/result_OBUF[2]_inst_i_7_n_0
    SLICE_X110Y16        LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  nolabel_line29/p2/result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.279    16.390    nolabel_line29/p2/result_OBUF[2]_inst_i_2_n_0
    SLICE_X110Y16        LUT6 (Prop_lut6_I0_O)        0.124    16.514 r  nolabel_line29/p2/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.541    19.055    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    22.586 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.586    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.273ns  (logic 1.753ns (33.250%)  route 3.520ns (66.750%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         2.065     2.228    nolabel_line29/p3/btn_IBUF
    SLICE_X96Y13         LUT6 (Prop_lut6_I0_O)        0.045     2.273 r  nolabel_line29/p3/i__carry__0_i_12__0/O
                         net (fo=23, routed)          0.212     2.485    nolabel_line29/p3/IDEX_read_data1_o_reg[7]_4[0]
    SLICE_X98Y15         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.187     2.672 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/O[3]
                         net (fo=3, routed)           0.479     3.151    nolabel_line29/p2/data0[6]
    SLICE_X108Y16        LUT6 (Prop_lut6_I3_O)        0.111     3.262 r  nolabel_line29/p2/result_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.219     3.481    nolabel_line29/p2/result_OBUF[7]_inst_i_4_n_0
    SLICE_X109Y16        LUT6 (Prop_lut6_I2_O)        0.045     3.526 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.544     4.070    result_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     5.273 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.273    result[7]
    U14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.280ns  (logic 1.535ns (29.068%)  route 3.745ns (70.932%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         2.065     2.228    nolabel_line29/p3/btn_IBUF
    SLICE_X96Y13         LUT6 (Prop_lut6_I0_O)        0.045     2.273 r  nolabel_line29/p3/i__carry__0_i_12__0/O
                         net (fo=23, routed)          0.754     3.026    nolabel_line29/p2/EXMEM_alu_result_o_reg[4]
    SLICE_X107Y18        LUT5 (Prop_lut5_I3_O)        0.045     3.071 r  nolabel_line29/p2/result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.155     3.226    nolabel_line29/p2/result_OBUF[4]_inst_i_2_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I0_O)        0.045     3.271 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.772     4.043    result_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     5.280 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.280    result[4]
    V22                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.427ns  (logic 1.715ns (31.607%)  route 3.711ns (68.393%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         2.065     2.228    nolabel_line29/p3/btn_IBUF
    SLICE_X96Y13         LUT6 (Prop_lut6_I0_O)        0.045     2.273 r  nolabel_line29/p3/i__carry__0_i_12__0/O
                         net (fo=23, routed)          0.221     2.493    nolabel_line29/p3/IDEX_read_data1_o_reg[7]_4[0]
    SLICE_X97Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.617 r  nolabel_line29/p3/result_OBUF[7]_inst_i_25/O[1]
                         net (fo=2, routed)           0.389     3.006    nolabel_line29/p2/data1[4]
    SLICE_X109Y15        LUT6 (Prop_lut6_I5_O)        0.107     3.113 f  nolabel_line29/p2/result_OBUF[5]_inst_i_5/O
                         net (fo=2, routed)           0.166     3.279    nolabel_line29/p2/result_OBUF[5]_inst_i_5_n_0
    SLICE_X109Y15        LUT6 (Prop_lut6_I4_O)        0.045     3.324 r  nolabel_line29/p2/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.871     4.195    result_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     5.427 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.427    result[5]
    W22                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.447ns  (logic 1.528ns (28.052%)  route 3.919ns (71.948%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         2.193     2.355    nolabel_line29/p3/btn_IBUF
    SLICE_X95Y12         LUT6 (Prop_lut6_I0_O)        0.045     2.400 r  nolabel_line29/p3/i__carry_i_9__0/O
                         net (fo=26, routed)          0.846     3.246    nolabel_line29/p2/EXMEM_alu_result_o_reg[3]
    SLICE_X107Y17        LUT5 (Prop_lut5_I3_O)        0.045     3.291 r  nolabel_line29/p2/result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.082     3.373    nolabel_line29/p2/result_OBUF[3]_inst_i_2_n_0
    SLICE_X107Y17        LUT6 (Prop_lut6_I0_O)        0.045     3.418 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.798     4.216    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     5.447 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.447    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.477ns  (logic 1.511ns (27.582%)  route 3.966ns (72.418%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         2.325     2.487    nolabel_line29/p3/btn_IBUF
    SLICE_X92Y12         LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  nolabel_line29/p3/i__carry__0_i_10__0/O
                         net (fo=23, routed)          0.734     3.266    nolabel_line29/p2/EXMEM_alu_result_o_reg[6]
    SLICE_X108Y17        LUT5 (Prop_lut5_I3_O)        0.045     3.311 r  nolabel_line29/p2/result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.054     3.365    nolabel_line29/p2/result_OBUF[6]_inst_i_2_n_0
    SLICE_X108Y17        LUT6 (Prop_lut6_I0_O)        0.045     3.410 r  nolabel_line29/p2/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.853     4.263    result_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     5.477 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.477    result[6]
    U19                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.611ns  (logic 1.611ns (28.703%)  route 4.000ns (71.297%))
  Logic Levels:           7  (IBUF=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.967     2.129    nolabel_line29/p3/btn_IBUF
    SLICE_X98Y13         LUT6 (Prop_lut6_I0_O)        0.045     2.174 r  nolabel_line29/p3/i__carry__3_i_12/O
                         net (fo=17, routed)          0.510     2.684    nolabel_line29/p3/EXMEM_alu_result_o[18]_i_24_n_0
    SLICE_X104Y22        LUT6 (Prop_lut6_I2_O)        0.045     2.729 f  nolabel_line29/p3/result_OBUF[0]_inst_i_21/O
                         net (fo=1, routed)           0.054     2.783    nolabel_line29/p3/result_OBUF[0]_inst_i_21_n_0
    SLICE_X104Y22        LUT6 (Prop_lut6_I5_O)        0.045     2.828 f  nolabel_line29/p3/result_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.200     3.027    nolabel_line29/p2/EXMEM_alu_result_o_reg[0]_3
    SLICE_X102Y22        LUT6 (Prop_lut6_I2_O)        0.045     3.072 f  nolabel_line29/p2/result_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.329     3.401    nolabel_line29/p2/result_OBUF[0]_inst_i_4_n_0
    SLICE_X103Y19        LUT6 (Prop_lut6_I3_O)        0.045     3.446 r  nolabel_line29/p2/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.941     4.388    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     5.611 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.611    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.757ns  (logic 1.602ns (27.826%)  route 4.155ns (72.174%))
  Logic Levels:           7  (IBUF=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         2.065     2.228    nolabel_line29/p3/btn_IBUF
    SLICE_X96Y13         LUT6 (Prop_lut6_I0_O)        0.045     2.273 r  nolabel_line29/p3/i__carry__0_i_12__0/O
                         net (fo=23, routed)          0.374     2.646    nolabel_line29/p3/IDEX_read_data1_o_reg[7]_4[0]
    SLICE_X104Y22        LUT6 (Prop_lut6_I5_O)        0.045     2.691 f  nolabel_line29/p3/result_OBUF[2]_inst_i_18/O
                         net (fo=4, routed)           0.397     3.088    nolabel_line29/p3/result_OBUF[2]_inst_i_18_n_0
    SLICE_X108Y22        LUT6 (Prop_lut6_I1_O)        0.045     3.133 f  nolabel_line29/p3/result_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.360     3.493    nolabel_line29/p2/EXMEM_alu_result_o_reg[2]_0
    SLICE_X108Y21        LUT6 (Prop_lut6_I0_O)        0.045     3.538 r  nolabel_line29/p2/result_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.254     3.792    nolabel_line29/p2/result_OBUF[1]_inst_i_3_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I2_O)        0.045     3.837 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.705     4.542    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     5.757 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.757    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.808ns  (logic 1.619ns (27.880%)  route 4.189ns (72.120%))
  Logic Levels:           7  (IBUF=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         2.065     2.228    nolabel_line29/p3/btn_IBUF
    SLICE_X96Y13         LUT6 (Prop_lut6_I0_O)        0.045     2.273 r  nolabel_line29/p3/i__carry__0_i_12__0/O
                         net (fo=23, routed)          0.374     2.646    nolabel_line29/p3/IDEX_read_data1_o_reg[7]_4[0]
    SLICE_X104Y22        LUT6 (Prop_lut6_I5_O)        0.045     2.691 f  nolabel_line29/p3/result_OBUF[2]_inst_i_18/O
                         net (fo=4, routed)           0.397     3.088    nolabel_line29/p3/result_OBUF[2]_inst_i_18_n_0
    SLICE_X108Y22        LUT6 (Prop_lut6_I1_O)        0.045     3.133 f  nolabel_line29/p3/result_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.355     3.489    nolabel_line29/p2/EXMEM_alu_result_o_reg[2]_0
    SLICE_X109Y21        LUT6 (Prop_lut6_I1_O)        0.045     3.534 r  nolabel_line29/p2/result_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.279     3.813    nolabel_line29/p2/result_OBUF[2]_inst_i_4_n_0
    SLICE_X110Y16        LUT6 (Prop_lut6_I3_O)        0.045     3.858 r  nolabel_line29/p2/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.718     4.576    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     5.808 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.808    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.747ns  (logic 6.602ns (37.199%)  route 11.146ns (62.801%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.798     5.560    nolabel_line29/p4/clk_IBUF_BUFG
    SLICE_X95Y8          FDRE                                         r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y8          FDRE (Prop_fdre_C_Q)         0.456     6.016 r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/Q
                         net (fo=7, routed)           0.992     7.009    nolabel_line29/p4/Q[1]
    SLICE_X95Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10/O
                         net (fo=1, routed)           0.657     7.790    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10_n_0
    SLICE_X94Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.914 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4/O
                         net (fo=22, routed)          1.091     9.005    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.157 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.079    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.411 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.237    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.385 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.605    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    12.933 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    12.933    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.539 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/O[3]
                         net (fo=1, routed)           0.820    14.359    nolabel_line29/p3/alu1/data2[3]
    SLICE_X106Y14        LUT6 (Prop_lut6_I0_O)        0.306    14.665 r  nolabel_line29/p3/result_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.433    15.098    nolabel_line29/p2/result_OBUF[3]_inst_i_6_0
    SLICE_X106Y14        LUT5 (Prop_lut5_I0_O)        0.124    15.222 r  nolabel_line29/p2/result_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.667    15.889    nolabel_line29/p2/result_OBUF[3]_inst_i_14_n_0
    SLICE_X106Y14        LUT6 (Prop_lut6_I2_O)        0.124    16.013 r  nolabel_line29/p2/result_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.543    16.556    nolabel_line29/p2/result_OBUF[3]_inst_i_6_n_0
    SLICE_X107Y17        LUT5 (Prop_lut5_I0_O)        0.124    16.680 r  nolabel_line29/p2/result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.264    16.944    nolabel_line29/p2/result_OBUF[3]_inst_i_2_n_0
    SLICE_X107Y17        LUT6 (Prop_lut6_I0_O)        0.124    17.068 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.710    19.778    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    23.308 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.308    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.616ns  (logic 6.631ns (37.640%)  route 10.985ns (62.360%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.798     5.560    nolabel_line29/p4/clk_IBUF_BUFG
    SLICE_X95Y8          FDRE                                         r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y8          FDRE (Prop_fdre_C_Q)         0.456     6.016 r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/Q
                         net (fo=7, routed)           0.992     7.009    nolabel_line29/p4/Q[1]
    SLICE_X95Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10/O
                         net (fo=1, routed)           0.657     7.790    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10_n_0
    SLICE_X94Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.914 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4/O
                         net (fo=22, routed)          1.091     9.005    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.157 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.079    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.411 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.237    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.385 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.605    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    12.933 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    12.933    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.357 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/O[1]
                         net (fo=1, routed)           0.508    13.865    nolabel_line29/p3/alu1/data2[1]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.303    14.168 r  nolabel_line29/p3/result_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           0.431    14.599    nolabel_line29/p2/result_OBUF[1]_inst_i_7_0
    SLICE_X107Y14        LUT5 (Prop_lut5_I0_O)        0.124    14.723 r  nolabel_line29/p2/result_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.151    14.874    nolabel_line29/p2/result_OBUF[1]_inst_i_11_n_0
    SLICE_X107Y14        LUT6 (Prop_lut6_I2_O)        0.124    14.998 r  nolabel_line29/p2/result_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.138    16.136    nolabel_line29/p2/result_OBUF[1]_inst_i_7_n_0
    SLICE_X107Y18        LUT5 (Prop_lut5_I0_O)        0.152    16.288 r  nolabel_line29/p2/result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.459    16.747    nolabel_line29/p2/result_OBUF[1]_inst_i_2_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I0_O)        0.326    17.073 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.590    19.663    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    23.176 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.176    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.526ns  (logic 6.750ns (38.514%)  route 10.776ns (61.486%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.798     5.560    nolabel_line29/p4/clk_IBUF_BUFG
    SLICE_X95Y8          FDRE                                         r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y8          FDRE (Prop_fdre_C_Q)         0.456     6.016 r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/Q
                         net (fo=7, routed)           0.992     7.009    nolabel_line29/p4/Q[1]
    SLICE_X95Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10/O
                         net (fo=1, routed)           0.657     7.790    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10_n_0
    SLICE_X94Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.914 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4/O
                         net (fo=22, routed)          1.091     9.005    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.157 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.079    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.411 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.237    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.385 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.605    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    12.933 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    12.933    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.465 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.465    nolabel_line29/p3/result_OBUF[5]_inst_i_19_n_0
    SLICE_X106Y16        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.687 r  nolabel_line29/p3/result_OBUF[5]_inst_i_17/O[0]
                         net (fo=1, routed)           0.624    14.311    nolabel_line29/p3/alu1/data2[4]
    SLICE_X107Y16        LUT6 (Prop_lut6_I0_O)        0.299    14.610 r  nolabel_line29/p3/result_OBUF[4]_inst_i_14/O
                         net (fo=1, routed)           0.309    14.919    nolabel_line29/p2/result_OBUF[4]_inst_i_5_0
    SLICE_X108Y15        LUT5 (Prop_lut5_I0_O)        0.124    15.043 r  nolabel_line29/p2/result_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.564    15.607    nolabel_line29/p2/result_OBUF[4]_inst_i_10_n_0
    SLICE_X107Y15        LUT6 (Prop_lut6_I2_O)        0.124    15.731 r  nolabel_line29/p2/result_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.433    16.164    nolabel_line29/p2/result_OBUF[4]_inst_i_5_n_0
    SLICE_X107Y18        LUT5 (Prop_lut5_I0_O)        0.124    16.288 r  nolabel_line29/p2/result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.452    16.739    nolabel_line29/p2/result_OBUF[4]_inst_i_2_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I0_O)        0.124    16.863 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.686    19.549    result_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    23.086 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.086    result[4]
    V22                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/dm1/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.483ns  (logic 8.206ns (46.940%)  route 9.276ns (53.060%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.831     5.594    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     8.048 r  nolabel_line29/dm1/memory_reg/DOBDO[9]
                         net (fo=1, routed)           0.795     8.843    nolabel_line29/p4/read_data[9]
    SLICE_X90Y19         LUT3 (Prop_lut3_I0_O)        0.150     8.993 r  nolabel_line29/p4/regs_reg_1_i_10/O
                         net (fo=4, routed)           1.281    10.274    nolabel_line29/p3/write_data[9]
    SLICE_X99Y13         LUT5 (Prop_lut5_I3_O)        0.348    10.622 r  nolabel_line29/p3/EXMEM_alu_in2_o[9]_i_1/O
                         net (fo=3, routed)           1.116    11.738    nolabel_line29/p2/p_0_in__0[4]
    SLICE_X95Y15         LUT3 (Prop_lut3_I0_O)        0.150    11.888 r  nolabel_line29/p2/i__carry__0_i_12/O
                         net (fo=6, routed)           0.503    12.391    nolabel_line29/p3/EXMEM_alu_result_o_reg[11]_i_18_0
    SLICE_X96Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.717 r  nolabel_line29/p3/i__carry__1_i_15__0/O
                         net (fo=4, routed)           0.813    13.530    nolabel_line29/p3/IDEX_alu_src_o_reg[1]
    SLICE_X97Y22         LUT2 (Prop_lut2_I0_O)        0.124    13.654 r  nolabel_line29/p3/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.654    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__1_1[0]
    SLICE_X97Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.186 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.186    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0_n_0
    SLICE_X97Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.300 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.300    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__1_n_0
    SLICE_X97Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.414 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.920    15.334    nolabel_line29/p3/CO[0]
    SLICE_X98Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.458 f  nolabel_line29/p3/result_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.594    16.052    nolabel_line29/p2/EXMEM_alu_result_o_reg[0]_2
    SLICE_X100Y19        LUT6 (Prop_lut6_I2_O)        0.124    16.176 r  nolabel_line29/p2/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.314    16.490    nolabel_line29/p2/result_OBUF[0]_inst_i_2_n_0
    SLICE_X103Y19        LUT6 (Prop_lut6_I0_O)        0.124    16.614 r  nolabel_line29/p2/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.940    19.554    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    23.077 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.077    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.494ns  (logic 5.339ns (30.520%)  route 12.155ns (69.480%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.798     5.560    nolabel_line29/p4/clk_IBUF_BUFG
    SLICE_X95Y8          FDRE                                         r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y8          FDRE (Prop_fdre_C_Q)         0.456     6.016 r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/Q
                         net (fo=7, routed)           0.992     7.009    nolabel_line29/p4/Q[1]
    SLICE_X95Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10/O
                         net (fo=1, routed)           0.657     7.790    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10_n_0
    SLICE_X94Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.914 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4/O
                         net (fo=22, routed)          1.091     9.005    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.157 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.869    10.026    nolabel_line29/p2/i__carry__2_i_1__0_1
    SLICE_X92Y19         LUT6 (Prop_lut6_I3_O)        0.332    10.358 r  nolabel_line29/p2/i__carry__2_i_12__0/O
                         net (fo=8, routed)           1.117    11.474    nolabel_line29/p2/IDEX_alu_src_o_reg_10
    SLICE_X93Y18         LUT6 (Prop_lut6_I1_O)        0.124    11.598 r  nolabel_line29/p2/result_OBUF[7]_inst_i_39/O
                         net (fo=4, routed)           0.978    12.576    nolabel_line29/p2/result_OBUF[7]_inst_i_39_n_0
    SLICE_X94Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.700 r  nolabel_line29/p2/result_OBUF[7]_inst_i_15/O
                         net (fo=29, routed)          2.333    15.033    nolabel_line29/p2/result_OBUF[7]_inst_i_15_n_0
    SLICE_X107Y21        LUT6 (Prop_lut6_I1_O)        0.124    15.157 f  nolabel_line29/p2/result_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.572    15.729    nolabel_line29/p2/result_OBUF[5]_inst_i_10_n_0
    SLICE_X107Y20        LUT6 (Prop_lut6_I4_O)        0.124    15.853 r  nolabel_line29/p2/result_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.632    16.484    nolabel_line29/p2/result_OBUF[5]_inst_i_4_n_0
    SLICE_X109Y15        LUT6 (Prop_lut6_I2_O)        0.124    16.608 r  nolabel_line29/p2/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.915    19.523    result_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    23.054 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.054    result[5]
    W22                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/dm1/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.317ns  (logic 7.314ns (42.238%)  route 10.002ns (57.762%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.831     5.594    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     8.048 r  nolabel_line29/dm1/memory_reg/DOBDO[9]
                         net (fo=1, routed)           0.795     8.843    nolabel_line29/p4/read_data[9]
    SLICE_X90Y19         LUT3 (Prop_lut3_I0_O)        0.150     8.993 r  nolabel_line29/p4/regs_reg_1_i_10/O
                         net (fo=4, routed)           1.283    10.276    nolabel_line29/p3/write_data[9]
    SLICE_X99Y13         LUT6 (Prop_lut6_I3_O)        0.348    10.624 r  nolabel_line29/p3/i__carry__1_i_12__0/O
                         net (fo=19, routed)          2.356    12.980    nolabel_line29/p3/EXMEM_alu_result_o[11]_i_13_n_0
    SLICE_X107Y24        LUT5 (Prop_lut5_I4_O)        0.152    13.132 f  nolabel_line29/p3/result_OBUF[7]_inst_i_73/O
                         net (fo=4, routed)           0.833    13.965    nolabel_line29/p3/result_OBUF[7]_inst_i_73_n_0
    SLICE_X107Y23        LUT6 (Prop_lut6_I1_O)        0.326    14.291 f  nolabel_line29/p3/result_OBUF[7]_inst_i_52/O
                         net (fo=2, routed)           0.573    14.864    nolabel_line29/p2/result_OBUF[7]_inst_i_6_1
    SLICE_X108Y22        LUT6 (Prop_lut6_I4_O)        0.124    14.988 r  nolabel_line29/p2/result_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.717    15.706    nolabel_line29/p2/result_OBUF[6]_inst_i_9_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I1_O)        0.124    15.830 f  nolabel_line29/p2/result_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.564    16.394    nolabel_line29/p2/result_OBUF[6]_inst_i_3_n_0
    SLICE_X108Y17        LUT6 (Prop_lut6_I2_O)        0.124    16.518 r  nolabel_line29/p2/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.880    19.398    result_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    22.911 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.911    result[6]
    U19                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/dm1/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.168ns  (logic 7.333ns (42.714%)  route 9.835ns (57.286%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.831     5.594    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y3          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     8.048 r  nolabel_line29/dm1/memory_reg/DOBDO[9]
                         net (fo=1, routed)           0.795     8.843    nolabel_line29/p4/read_data[9]
    SLICE_X90Y19         LUT3 (Prop_lut3_I0_O)        0.150     8.993 r  nolabel_line29/p4/regs_reg_1_i_10/O
                         net (fo=4, routed)           1.283    10.276    nolabel_line29/p3/write_data[9]
    SLICE_X99Y13         LUT6 (Prop_lut6_I3_O)        0.348    10.624 r  nolabel_line29/p3/i__carry__1_i_12__0/O
                         net (fo=19, routed)          2.356    12.980    nolabel_line29/p3/EXMEM_alu_result_o[11]_i_13_n_0
    SLICE_X107Y24        LUT5 (Prop_lut5_I4_O)        0.152    13.132 f  nolabel_line29/p3/result_OBUF[7]_inst_i_73/O
                         net (fo=4, routed)           0.814    13.946    nolabel_line29/p3/result_OBUF[7]_inst_i_73_n_0
    SLICE_X109Y23        LUT6 (Prop_lut6_I0_O)        0.326    14.272 f  nolabel_line29/p3/result_OBUF[3]_inst_i_24/O
                         net (fo=3, routed)           0.442    14.714    nolabel_line29/p2/result_OBUF[3]_inst_i_4_0
    SLICE_X109Y21        LUT5 (Prop_lut5_I0_O)        0.124    14.838 f  nolabel_line29/p2/result_OBUF[3]_inst_i_12/O
                         net (fo=2, routed)           0.824    15.662    nolabel_line29/p2/result_OBUF[3]_inst_i_12_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I2_O)        0.124    15.786 f  nolabel_line29/p2/result_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.779    16.566    nolabel_line29/p2/result_OBUF[2]_inst_i_5_n_0
    SLICE_X110Y16        LUT6 (Prop_lut6_I4_O)        0.124    16.690 r  nolabel_line29/p2/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.541    19.231    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    22.762 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.762    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.790ns  (logic 7.009ns (41.746%)  route 9.781ns (58.254%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.798     5.560    nolabel_line29/p4/clk_IBUF_BUFG
    SLICE_X95Y8          FDRE                                         r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y8          FDRE (Prop_fdre_C_Q)         0.456     6.016 r  nolabel_line29/p4/MEMWB_rd_o_reg[1]/Q
                         net (fo=7, routed)           0.992     7.009    nolabel_line29/p4/Q[1]
    SLICE_X95Y7          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10/O
                         net (fo=1, routed)           0.657     7.790    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_10_n_0
    SLICE_X94Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.914 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4/O
                         net (fo=22, routed)          1.091     9.005    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_4_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.157 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.079    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.411 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.237    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.385 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.605    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    12.933 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    12.933    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.465 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.465    nolabel_line29/p3/result_OBUF[5]_inst_i_19_n_0
    SLICE_X106Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.778 r  nolabel_line29/p3/result_OBUF[5]_inst_i_17/O[3]
                         net (fo=1, routed)           0.641    14.419    nolabel_line29/p3/alu1/data2[7]
    SLICE_X107Y16        LUT6 (Prop_lut6_I0_O)        0.306    14.725 r  nolabel_line29/p3/result_OBUF[7]_inst_i_61/O
                         net (fo=1, routed)           0.430    15.155    nolabel_line29/p2/result_OBUF[7]_inst_i_8_0
    SLICE_X109Y16        LUT5 (Prop_lut5_I0_O)        0.124    15.279 r  nolabel_line29/p2/result_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.296    15.575    nolabel_line29/p2/result_OBUF[7]_inst_i_27_n_0
    SLICE_X111Y16        LUT6 (Prop_lut6_I4_O)        0.124    15.699 r  nolabel_line29/p2/result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.409    16.108    nolabel_line29/p2/result_OBUF[7]_inst_i_8_n_0
    SLICE_X109Y16        LUT5 (Prop_lut5_I0_O)        0.118    16.226 r  nolabel_line29/p2/result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.154    16.381    nolabel_line29/p2/result_OBUF[7]_inst_i_2_n_0
    SLICE_X109Y16        LUT6 (Prop_lut6_I0_O)        0.326    16.707 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.141    18.848    result_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    22.350 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    22.350    result[7]
    U14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.477ns (47.116%)  route 1.658ns (52.884%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.608     1.555    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X98Y13         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  nolabel_line29/p2/IDEX_op_code_o_reg[4]/Q
                         net (fo=48, routed)          0.590     2.309    nolabel_line29/p2/IDEX_op_code_o[4]
    SLICE_X100Y19        LUT6 (Prop_lut6_I4_O)        0.045     2.354 r  nolabel_line29/p2/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.127     2.481    nolabel_line29/p2/result_OBUF[0]_inst_i_2_n_0
    SLICE_X103Y19        LUT6 (Prop_lut6_I0_O)        0.045     2.526 r  nolabel_line29/p2/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.941     3.467    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     4.690 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.690    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.195ns  (logic 1.486ns (46.505%)  route 1.709ns (53.495%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.608     1.555    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X98Y13         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  nolabel_line29/p2/IDEX_op_code_o_reg[6]/Q
                         net (fo=31, routed)          0.673     2.392    nolabel_line29/p2/IDEX_op_code_o[6]
    SLICE_X109Y15        LUT6 (Prop_lut6_I3_O)        0.045     2.437 f  nolabel_line29/p2/result_OBUF[5]_inst_i_5/O
                         net (fo=2, routed)           0.166     2.603    nolabel_line29/p2/result_OBUF[5]_inst_i_5_n_0
    SLICE_X109Y15        LUT6 (Prop_lut6_I4_O)        0.045     2.648 r  nolabel_line29/p2/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.871     3.518    result_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     4.750 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.750    result[5]
    W22                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.215ns  (logic 1.467ns (45.645%)  route 1.747ns (54.355%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.608     1.555    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X98Y14         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y14         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  nolabel_line29/p2/IDEX_op_code_o_reg[5]/Q
                         net (fo=73, routed)          0.721     2.440    nolabel_line29/p2/IDEX_op_code_o_reg[5]_0[0]
    SLICE_X109Y17        LUT6 (Prop_lut6_I4_O)        0.045     2.485 f  nolabel_line29/p2/result_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.173     2.658    nolabel_line29/p2/result_OBUF[6]_inst_i_5_n_0
    SLICE_X108Y17        LUT6 (Prop_lut6_I4_O)        0.045     2.703 r  nolabel_line29/p2/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.853     3.556    result_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     4.770 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.770    result[6]
    U19                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.224ns  (logic 1.440ns (44.653%)  route 1.785ns (55.347%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.608     1.555    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X98Y13         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  nolabel_line29/p2/IDEX_op_code_o_reg[4]/Q
                         net (fo=48, routed)          0.987     2.706    nolabel_line29/p2/IDEX_op_code_o[4]
    SLICE_X107Y17        LUT6 (Prop_lut6_I2_O)        0.045     2.751 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.798     3.548    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     4.779 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.779    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.225ns  (logic 1.502ns (46.571%)  route 1.723ns (53.429%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.608     1.555    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X98Y14         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y14         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  nolabel_line29/p2/IDEX_op_code_o_reg[5]/Q
                         net (fo=73, routed)          0.471     2.189    nolabel_line29/p2/IDEX_op_code_o_reg[5]_0[0]
    SLICE_X102Y21        LUT4 (Prop_lut4_I0_O)        0.045     2.234 f  nolabel_line29/p2/result_OBUF[7]_inst_i_10/O
                         net (fo=9, routed)           0.490     2.724    nolabel_line29/p2/result_OBUF[7]_inst_i_10_n_0
    SLICE_X108Y16        LUT6 (Prop_lut6_I0_O)        0.045     2.769 r  nolabel_line29/p2/result_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.219     2.988    nolabel_line29/p2/result_OBUF[7]_inst_i_4_n_0
    SLICE_X109Y16        LUT6 (Prop_lut6_I2_O)        0.045     3.033 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.544     3.577    result_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     4.780 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.780    result[7]
    U14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.254ns  (logic 1.492ns (45.846%)  route 1.762ns (54.154%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.608     1.555    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X98Y13         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  nolabel_line29/p2/IDEX_op_code_o_reg[6]/Q
                         net (fo=31, routed)          0.714     2.433    nolabel_line29/p2/IDEX_op_code_o[6]
    SLICE_X107Y15        LUT6 (Prop_lut6_I3_O)        0.045     2.478 f  nolabel_line29/p2/result_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.276     2.754    nolabel_line29/p2/result_OBUF[4]_inst_i_4_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I4_O)        0.045     2.799 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.772     3.571    result_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     4.809 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.809    result[4]
    V22                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_imm_sext_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.335ns  (logic 1.531ns (45.900%)  route 1.804ns (54.100%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.608     1.555    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X94Y12         FDRE                                         r  nolabel_line29/p2/IDEX_imm_sext_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y12         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  nolabel_line29/p2/IDEX_imm_sext_o_reg[2]/Q
                         net (fo=1, routed)           0.163     1.882    nolabel_line29/p2/IDEX_imm_sext_o[2]
    SLICE_X94Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.927 r  nolabel_line29/p2/i__carry_i_14/O
                         net (fo=107, routed)         0.826     2.753    nolabel_line29/p2/IDEX_imm_sext_o_reg[6]_0[2]
    SLICE_X110Y16        LUT5 (Prop_lut5_I2_O)        0.045     2.798 r  nolabel_line29/p2/result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.097     2.895    nolabel_line29/p2/result_OBUF[2]_inst_i_2_n_0
    SLICE_X110Y16        LUT6 (Prop_lut6_I0_O)        0.045     2.940 r  nolabel_line29/p2/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.718     3.658    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     4.890 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.890    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.338ns  (logic 1.514ns (45.347%)  route 1.824ns (54.653%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.608     1.555    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X98Y14         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y14         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  nolabel_line29/p2/IDEX_op_code_o_reg[5]/Q
                         net (fo=73, routed)          0.471     2.189    nolabel_line29/p2/IDEX_op_code_o_reg[5]_0[0]
    SLICE_X102Y21        LUT4 (Prop_lut4_I0_O)        0.045     2.234 f  nolabel_line29/p2/result_OBUF[7]_inst_i_10/O
                         net (fo=9, routed)           0.441     2.675    nolabel_line29/p2/result_OBUF[7]_inst_i_10_n_0
    SLICE_X107Y18        LUT6 (Prop_lut6_I4_O)        0.045     2.720 r  nolabel_line29/p2/result_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.208     2.928    nolabel_line29/p2/result_OBUF[1]_inst_i_4_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I3_O)        0.045     2.973 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.705     3.678    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.893 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.893    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           519 Endpoints
Min Delay           519 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.378ns  (logic 4.207ns (22.892%)  route 14.171ns (77.108%))
  Logic Levels:           18  (CARRY4=6 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        5.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          0.661    12.336    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X98Y14         LUT2 (Prop_lut2_I1_O)        0.328    12.664 r  nolabel_line29/p3/result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000    12.664    nolabel_line29/p3/result_OBUF[3]_inst_i_23_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.177 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.177    nolabel_line29/p3/result_OBUF[3]_inst_i_7_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.294    nolabel_line29/p3/result_OBUF[7]_inst_i_12_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.411 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.411    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.528    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.645 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.645    nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.960 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[23]_i_16/O[3]
                         net (fo=2, routed)           0.934    14.895    nolabel_line29/p2/data0[22]
    SLICE_X93Y22         LUT4 (Prop_lut4_I2_O)        0.307    15.202 r  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_9/O
                         net (fo=1, routed)           0.526    15.728    nolabel_line29/p2/EXMEM_alu_result_o[23]_i_9_n_0
    SLICE_X92Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.852 f  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_3/O
                         net (fo=2, routed)           0.745    16.597    nolabel_line29/p2/EXMEM_alu_result_o[23]_i_3_n_0
    SLICE_X92Y24         LUT3 (Prop_lut3_I0_O)        0.124    16.721 r  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_5/O
                         net (fo=1, routed)           0.612    17.333    nolabel_line29/p2/EXMEM_alu_result_o[23]_i_5_n_0
    SLICE_X94Y26         LUT6 (Prop_lut6_I0_O)        0.124    17.457 f  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_2/O
                         net (fo=1, routed)           0.797    18.254    nolabel_line29/p2/EXMEM_alu_result_o[23]_i_2_n_0
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.378 r  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_1/O
                         net (fo=1, routed)           0.000    18.378    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[23]
    SLICE_X92Y22         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.605     5.088    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X92Y22         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[23]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.174ns  (logic 3.561ns (19.594%)  route 14.613ns (80.406%))
  Logic Levels:           13  (CARRY4=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.896    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    13.224 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.224    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.648 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/O[1]
                         net (fo=1, routed)           0.508    14.156    nolabel_line29/p3/alu1/data2[1]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.303    14.459 r  nolabel_line29/p3/result_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           0.431    14.889    nolabel_line29/p2/result_OBUF[1]_inst_i_7_0
    SLICE_X107Y14        LUT5 (Prop_lut5_I0_O)        0.124    15.013 r  nolabel_line29/p2/result_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.151    15.165    nolabel_line29/p2/result_OBUF[1]_inst_i_11_n_0
    SLICE_X107Y14        LUT6 (Prop_lut6_I2_O)        0.124    15.289 r  nolabel_line29/p2/result_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.138    16.427    nolabel_line29/p2/result_OBUF[1]_inst_i_7_n_0
    SLICE_X107Y18        LUT5 (Prop_lut5_I0_O)        0.152    16.579 r  nolabel_line29/p2/result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.459    17.038    nolabel_line29/p2/result_OBUF[1]_inst_i_2_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I0_O)        0.326    17.364 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.810    18.174    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[1]
    SLICE_X106Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.691     5.174    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X106Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.152ns  (logic 2.277ns (12.544%)  route 15.875ns (87.455%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          1.571    10.101    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X91Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.225 r  nolabel_line29/p4/i__carry__0_i_14/O
                         net (fo=1, routed)           0.913    11.138    nolabel_line29/p2/i__carry__0_i_1__0_1
    SLICE_X94Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  nolabel_line29/p2/i__carry__0_i_9/O
                         net (fo=3, routed)           0.846    12.109    nolabel_line29/p2/i__carry__0_i_9_n_0
    SLICE_X95Y14         LUT6 (Prop_lut6_I0_O)        0.124    12.233 r  nolabel_line29/p2/result_OBUF[7]_inst_i_38/O
                         net (fo=4, routed)           0.851    13.083    nolabel_line29/p2/result_OBUF[7]_inst_i_38_n_0
    SLICE_X94Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.207 r  nolabel_line29/p2/result_OBUF[7]_inst_i_15/O
                         net (fo=29, routed)          2.469    15.676    nolabel_line29/p2/result_OBUF[7]_inst_i_15_n_0
    SLICE_X110Y21        LUT3 (Prop_lut3_I0_O)        0.150    15.826 r  nolabel_line29/p2/result_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.441    16.267    nolabel_line29/p2/result_OBUF[3]_inst_i_11_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I3_O)        0.326    16.593 f  nolabel_line29/p2/result_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.844    17.437    nolabel_line29/p2/result_OBUF[3]_inst_i_4_n_0
    SLICE_X107Y17        LUT6 (Prop_lut6_I4_O)        0.124    17.561 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.590    18.152    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[3]
    SLICE_X106Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.691     5.174    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X106Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.017ns  (logic 2.277ns (12.638%)  route 15.740ns (87.362%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          1.403     9.933    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X94Y15         LUT6 (Prop_lut6_I3_O)        0.124    10.057 r  nolabel_line29/p4/i__carry_i_21/O
                         net (fo=1, routed)           0.952    11.009    nolabel_line29/p2/i__carry_i_7__0_0
    SLICE_X94Y12         LUT6 (Prop_lut6_I1_O)        0.124    11.133 r  nolabel_line29/p2/i__carry_i_14/O
                         net (fo=107, routed)         2.428    13.561    nolabel_line29/p2/IDEX_imm_sext_o_reg[6]_0[2]
    SLICE_X103Y25        LUT5 (Prop_lut5_I1_O)        0.150    13.711 f  nolabel_line29/p2/EXMEM_alu_result_o[24]_i_13/O
                         net (fo=4, routed)           1.280    14.992    nolabel_line29/p2/EXMEM_alu_result_o[24]_i_13_n_0
    SLICE_X97Y27         LUT5 (Prop_lut5_I0_O)        0.326    15.318 f  nolabel_line29/p2/EXMEM_alu_result_o[24]_i_10/O
                         net (fo=1, routed)           0.796    16.114    nolabel_line29/p2/EXMEM_alu_result_o[24]_i_10_n_0
    SLICE_X97Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.238 f  nolabel_line29/p2/EXMEM_alu_result_o[24]_i_5/O
                         net (fo=1, routed)           0.877    17.114    nolabel_line29/p2/EXMEM_alu_result_o[24]_i_5_n_0
    SLICE_X97Y26         LUT6 (Prop_lut6_I0_O)        0.124    17.238 f  nolabel_line29/p2/EXMEM_alu_result_o[24]_i_2/O
                         net (fo=1, routed)           0.655    17.893    nolabel_line29/p2/EXMEM_alu_result_o[24]_i_2_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.017 r  nolabel_line29/p2/EXMEM_alu_result_o[24]_i_1/O
                         net (fo=1, routed)           0.000    18.017    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[24]
    SLICE_X93Y21         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.607     5.090    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X93Y21         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[24]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.007ns  (logic 3.657ns (20.309%)  route 14.350ns (79.691%))
  Logic Levels:           14  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.896    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    13.224 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.224    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.756 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.756    nolabel_line29/p3/result_OBUF[5]_inst_i_19_n_0
    SLICE_X106Y16        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.978 r  nolabel_line29/p3/result_OBUF[5]_inst_i_17/O[0]
                         net (fo=1, routed)           0.624    14.602    nolabel_line29/p3/alu1/data2[4]
    SLICE_X107Y16        LUT6 (Prop_lut6_I0_O)        0.299    14.901 r  nolabel_line29/p3/result_OBUF[4]_inst_i_14/O
                         net (fo=1, routed)           0.309    15.210    nolabel_line29/p2/result_OBUF[4]_inst_i_5_0
    SLICE_X108Y15        LUT5 (Prop_lut5_I0_O)        0.124    15.334 r  nolabel_line29/p2/result_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.564    15.898    nolabel_line29/p2/result_OBUF[4]_inst_i_10_n_0
    SLICE_X107Y15        LUT6 (Prop_lut6_I2_O)        0.124    16.022 r  nolabel_line29/p2/result_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.433    16.455    nolabel_line29/p2/result_OBUF[4]_inst_i_5_n_0
    SLICE_X107Y18        LUT5 (Prop_lut5_I0_O)        0.124    16.579 r  nolabel_line29/p2/result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.452    17.030    nolabel_line29/p2/result_OBUF[4]_inst_i_2_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I0_O)        0.124    17.154 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.853    18.007    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[4]
    SLICE_X102Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.612     5.095    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.997ns  (logic 2.279ns (12.663%)  route 15.718ns (87.337%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          1.571    10.101    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X91Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.225 r  nolabel_line29/p4/i__carry__0_i_14/O
                         net (fo=1, routed)           0.913    11.138    nolabel_line29/p2/i__carry__0_i_1__0_1
    SLICE_X94Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  nolabel_line29/p2/i__carry__0_i_9/O
                         net (fo=3, routed)           0.846    12.109    nolabel_line29/p2/i__carry__0_i_9_n_0
    SLICE_X95Y14         LUT6 (Prop_lut6_I0_O)        0.124    12.233 r  nolabel_line29/p2/result_OBUF[7]_inst_i_38/O
                         net (fo=4, routed)           0.851    13.083    nolabel_line29/p2/result_OBUF[7]_inst_i_38_n_0
    SLICE_X94Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.207 r  nolabel_line29/p2/result_OBUF[7]_inst_i_15/O
                         net (fo=29, routed)          2.253    15.460    nolabel_line29/p2/result_OBUF[7]_inst_i_15_n_0
    SLICE_X104Y21        LUT3 (Prop_lut3_I0_O)        0.150    15.610 r  nolabel_line29/p2/EXMEM_alu_result_o[14]_i_11/O
                         net (fo=1, routed)           0.959    16.569    nolabel_line29/p2/EXMEM_alu_result_o[14]_i_11_n_0
    SLICE_X104Y24        LUT6 (Prop_lut6_I3_O)        0.328    16.897 r  nolabel_line29/p2/EXMEM_alu_result_o[14]_i_3/O
                         net (fo=1, routed)           0.976    17.873    nolabel_line29/p2/EXMEM_alu_result_o[14]_i_3_n_0
    SLICE_X100Y17        LUT6 (Prop_lut6_I2_O)        0.124    17.997 r  nolabel_line29/p2/EXMEM_alu_result_o[14]_i_1/O
                         net (fo=1, routed)           0.000    17.997    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[14]
    SLICE_X100Y17        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.614     5.097    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X100Y17        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.982ns  (logic 2.049ns (11.395%)  route 15.933ns (88.605%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT6=8)
  Clock Path Skew:        5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          1.571    10.101    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X91Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.225 r  nolabel_line29/p4/i__carry__0_i_14/O
                         net (fo=1, routed)           0.913    11.138    nolabel_line29/p2/i__carry__0_i_1__0_1
    SLICE_X94Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  nolabel_line29/p2/i__carry__0_i_9/O
                         net (fo=3, routed)           0.846    12.109    nolabel_line29/p2/i__carry__0_i_9_n_0
    SLICE_X95Y14         LUT6 (Prop_lut6_I0_O)        0.124    12.233 r  nolabel_line29/p2/result_OBUF[7]_inst_i_38/O
                         net (fo=4, routed)           0.851    13.083    nolabel_line29/p2/result_OBUF[7]_inst_i_38_n_0
    SLICE_X94Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.207 r  nolabel_line29/p2/result_OBUF[7]_inst_i_15/O
                         net (fo=29, routed)          2.333    15.541    nolabel_line29/p2/result_OBUF[7]_inst_i_15_n_0
    SLICE_X107Y21        LUT6 (Prop_lut6_I1_O)        0.124    15.665 f  nolabel_line29/p2/result_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.572    16.236    nolabel_line29/p2/result_OBUF[5]_inst_i_10_n_0
    SLICE_X107Y20        LUT6 (Prop_lut6_I4_O)        0.124    16.360 r  nolabel_line29/p2/result_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.632    16.992    nolabel_line29/p2/result_OBUF[5]_inst_i_4_n_0
    SLICE_X109Y15        LUT6 (Prop_lut6_I2_O)        0.124    17.116 r  nolabel_line29/p2/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.866    17.982    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[5]
    SLICE_X106Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.691     5.174    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X106Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[5]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.903ns  (logic 4.465ns (24.940%)  route 13.438ns (75.060%))
  Logic Levels:           19  (CARRY4=8 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        5.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          0.661    12.336    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X98Y14         LUT2 (Prop_lut2_I1_O)        0.328    12.664 r  nolabel_line29/p3/result_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000    12.664    nolabel_line29/p3/result_OBUF[3]_inst_i_23_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.177 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.177    nolabel_line29/p3/result_OBUF[3]_inst_i_7_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.294    nolabel_line29/p3/result_OBUF[7]_inst_i_12_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.411 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.411    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.528    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.645 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.645    nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.762 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.762    nolabel_line29/p3/EXMEM_alu_result_o_reg[23]_i_16_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.879 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.879    nolabel_line29/p3/EXMEM_alu_result_o_reg[27]_i_20_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.118 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_i_15/O[2]
                         net (fo=2, routed)           1.117    15.236    nolabel_line29/p2/data0[29]
    SLICE_X94Y24         LUT4 (Prop_lut4_I2_O)        0.301    15.537 r  nolabel_line29/p2/EXMEM_alu_result_o[30]_i_17/O
                         net (fo=1, routed)           0.482    16.019    nolabel_line29/p2/EXMEM_alu_result_o[30]_i_17_n_0
    SLICE_X92Y24         LUT5 (Prop_lut5_I0_O)        0.124    16.143 r  nolabel_line29/p2/EXMEM_alu_result_o[30]_i_10/O
                         net (fo=2, routed)           0.680    16.823    nolabel_line29/p2/EXMEM_alu_result_o[30]_i_10_n_0
    SLICE_X92Y24         LUT3 (Prop_lut3_I0_O)        0.150    16.973 r  nolabel_line29/p2/EXMEM_alu_result_o[30]_i_4/O
                         net (fo=1, routed)           0.602    17.575    nolabel_line29/p2/EXMEM_alu_result_o[30]_i_4_n_0
    SLICE_X91Y24         LUT5 (Prop_lut5_I2_O)        0.328    17.903 r  nolabel_line29/p2/EXMEM_alu_result_o[30]_i_1/O
                         net (fo=1, routed)           0.000    17.903    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[30]
    SLICE_X91Y24         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.602     5.085    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X91Y24         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[30]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.866ns  (logic 3.951ns (22.115%)  route 13.914ns (77.885%))
  Logic Levels:           14  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          0.799     9.329    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y12         LUT3 (Prop_lut3_I2_O)        0.119     9.448 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          0.922    10.370    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X93Y14         LUT5 (Prop_lut5_I4_O)        0.332    10.702 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           0.826    11.528    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X94Y14         LUT3 (Prop_lut3_I0_O)        0.148    11.676 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.220    12.896    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X106Y15        LUT2 (Prop_lut2_I1_O)        0.328    13.224 r  nolabel_line29/p3/result_OBUF[5]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.224    nolabel_line29/p3/result_OBUF[5]_inst_i_44_n_0
    SLICE_X106Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.756 r  nolabel_line29/p3/result_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.756    nolabel_line29/p3/result_OBUF[5]_inst_i_19_n_0
    SLICE_X106Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.069 r  nolabel_line29/p3/result_OBUF[5]_inst_i_17/O[3]
                         net (fo=1, routed)           0.641    14.710    nolabel_line29/p3/alu1/data2[7]
    SLICE_X107Y16        LUT6 (Prop_lut6_I0_O)        0.306    15.016 r  nolabel_line29/p3/result_OBUF[7]_inst_i_61/O
                         net (fo=1, routed)           0.430    15.446    nolabel_line29/p2/result_OBUF[7]_inst_i_8_0
    SLICE_X109Y16        LUT5 (Prop_lut5_I0_O)        0.124    15.570 r  nolabel_line29/p2/result_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.296    15.866    nolabel_line29/p2/result_OBUF[7]_inst_i_27_n_0
    SLICE_X111Y16        LUT6 (Prop_lut6_I4_O)        0.124    15.990 r  nolabel_line29/p2/result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.409    16.399    nolabel_line29/p2/result_OBUF[7]_inst_i_8_n_0
    SLICE_X109Y16        LUT5 (Prop_lut5_I0_O)        0.118    16.517 r  nolabel_line29/p2/result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.154    16.672    nolabel_line29/p2/result_OBUF[7]_inst_i_2_n_0
    SLICE_X109Y16        LUT6 (Prop_lut6_I0_O)        0.326    16.998 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.868    17.866    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[7]
    SLICE_X102Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.616     5.099    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[7]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.781ns  (logic 2.049ns (11.524%)  route 15.732ns (88.476%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  btn_IBUF_inst/O
                         net (fo=356, routed)         6.842     7.775    nolabel_line29/p4/btn_IBUF
    SLICE_X94Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.899 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.506     8.406    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X94Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.530 f  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          1.403     9.933    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X94Y15         LUT6 (Prop_lut6_I3_O)        0.124    10.057 r  nolabel_line29/p4/i__carry_i_21/O
                         net (fo=1, routed)           0.952    11.009    nolabel_line29/p2/i__carry_i_7__0_0
    SLICE_X94Y12         LUT6 (Prop_lut6_I1_O)        0.124    11.133 r  nolabel_line29/p2/i__carry_i_14/O
                         net (fo=107, routed)         2.624    13.757    nolabel_line29/p3/alu_result0_inferred__5/i__carry[2]
    SLICE_X102Y25        LUT6 (Prop_lut6_I1_O)        0.124    13.881 f  nolabel_line29/p3/EXMEM_alu_result_o[17]_i_17/O
                         net (fo=2, routed)           0.860    14.741    nolabel_line29/p3/EXMEM_alu_result_o[17]_i_17_n_0
    SLICE_X100Y25        LUT3 (Prop_lut3_I2_O)        0.124    14.865 f  nolabel_line29/p3/EXMEM_alu_result_o[20]_i_12/O
                         net (fo=2, routed)           1.089    15.954    nolabel_line29/p2/EXMEM_alu_result_o[20]_i_2_1
    SLICE_X100Y25        LUT6 (Prop_lut6_I1_O)        0.124    16.078 r  nolabel_line29/p2/EXMEM_alu_result_o[19]_i_6/O
                         net (fo=1, routed)           0.829    16.907    nolabel_line29/p2/EXMEM_alu_result_o[19]_i_6_n_0
    SLICE_X100Y24        LUT6 (Prop_lut6_I1_O)        0.124    17.031 f  nolabel_line29/p2/EXMEM_alu_result_o[19]_i_2/O
                         net (fo=1, routed)           0.626    17.657    nolabel_line29/p2/EXMEM_alu_result_o[19]_i_2_n_0
    SLICE_X93Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.781 r  nolabel_line29/p2/EXMEM_alu_result_o[19]_i_1/O
                         net (fo=1, routed)           0.000    17.781    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[19]
    SLICE_X93Y21         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.607     5.090    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X93Y21         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.162ns (14.634%)  route 0.946ns (85.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         0.946     1.108    nolabel_line29/p3/btn_IBUF
    SLICE_X108Y17        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.902     2.096    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X108Y17        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[6]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.162ns (13.178%)  route 1.069ns (86.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.069     1.231    nolabel_line29/p3/btn_IBUF
    SLICE_X106Y16        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.903     2.097    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X106Y16        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.162ns (12.565%)  route 1.129ns (87.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.129     1.291    nolabel_line29/p3/btn_IBUF
    SLICE_X106Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.901     2.095    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X106Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[9]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.162ns (11.712%)  route 1.223ns (88.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.223     1.385    nolabel_line29/p3/btn_IBUF
    SLICE_X104Y17        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.874     2.068    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X104Y17        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[10]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.162ns (10.825%)  route 1.336ns (89.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.336     1.498    nolabel_line29/p3/btn_IBUF
    SLICE_X102Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.876     2.070    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[7]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.162ns (10.759%)  route 1.345ns (89.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.345     1.508    nolabel_line29/p3/btn_IBUF
    SLICE_X102Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.873     2.067    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.162ns (10.759%)  route 1.345ns (89.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.345     1.508    nolabel_line29/p3/btn_IBUF
    SLICE_X102Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.873     2.067    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.162ns (10.663%)  route 1.359ns (89.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.359     1.521    nolabel_line29/p3/btn_IBUF
    SLICE_X104Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.873     2.067    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X104Y18        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[8]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.162ns (10.006%)  route 1.459ns (89.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.459     1.621    nolabel_line29/p3/btn_IBUF
    SLICE_X102Y21        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.870     2.064    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y21        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[15]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.162ns (9.922%)  route 1.473ns (90.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.473     1.635    nolabel_line29/p3/btn_IBUF
    SLICE_X106Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.904     2.098    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X106Y15        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[1]/C





