Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 05466c3f3a97432bb5da74b71720824f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot rete_16_4_tb_behav xil_defaultlib.rete_16_4_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux_4_1 [mux_4_1_default]
Compiling architecture structural of entity xil_defaultlib.mux_16_1 [mux_16_1_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_4_1 [demux_4_1_default]
Compiling architecture structural of entity xil_defaultlib.rete_16_4 [rete_16_4_default]
Compiling architecture behavioral of entity xil_defaultlib.rete_16_4_tb
Built simulation snapshot rete_16_4_tb_behav
