Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_shift_register_4bit_behav xil_defaultlib.t_shift_register_4bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_4x1
Compiling module xil_defaultlib.D_flip_flop
Compiling module xil_defaultlib.mux_out
Compiling module xil_defaultlib.shift_register_4bit
Compiling module xil_defaultlib.t_shift_register_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_shift_register_4bit_behav
