#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12d604170 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x12d6042e0 .param/l "GHR_WIDTH" 0 2 5, +C4<00000000000000000000000000000100>;
v0x12d615170_0 .var "actual_taken", 0 0;
v0x12d615200_0 .var "branch_trace", 0 15;
v0x12d615290_0 .var "clk", 0 0;
v0x12d615340_0 .var/i "i", 31 0;
v0x12d6153d0_0 .var/i "mispredictions", 31 0;
v0x12d6154b0_0 .var "predict_request", 0 0;
v0x12d615540_0 .net "predicted_taken", 0 0, v0x12d614ea0_0;  1 drivers
v0x12d6155f0_0 .var "rst", 0 0;
v0x12d6156a0_0 .var/i "total_predictions", 31 0;
v0x12d6157b0_0 .var "update_enable", 0 0;
E_0x12d604360 .event negedge, v0x12d614960_0;
S_0x12d604410 .scope module, "uut" "global_branch_predictor" 2 16, 3 1 0, S_0x12d604170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "predict_request";
    .port_info 3 /OUTPUT 1 "predicted_taken";
    .port_info 4 /INPUT 1 "update_enable";
    .port_info 5 /INPUT 1 "actual_taken";
P_0x12d6045d0 .param/l "GHR_WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
L_0x12d615860 .functor BUFZ 4, v0x12d614a00_0, C4<0000>, C4<0000>, C4<0000>;
v0x12d6048b0_0 .net "actual_taken", 0 0, v0x12d615170_0;  1 drivers
v0x12d614960_0 .net "clk", 0 0, v0x12d615290_0;  1 drivers
v0x12d614a00_0 .var "ghr", 3 0;
v0x12d614a90_0 .var/i "i", 31 0;
v0x12d614b20_0 .net "index", 3 0, L_0x12d615860;  1 drivers
v0x12d614bf0 .array "pht", 15 0, 1 0;
v0x12d614e00_0 .net "predict_request", 0 0, v0x12d6154b0_0;  1 drivers
v0x12d614ea0_0 .var "predicted_taken", 0 0;
v0x12d614f40_0 .net "rst", 0 0, v0x12d6155f0_0;  1 drivers
v0x12d615050_0 .net "update_enable", 0 0, v0x12d6157b0_0;  1 drivers
E_0x12d604790 .event posedge, v0x12d614f40_0, v0x12d614960_0;
v0x12d614bf0_0 .array/port v0x12d614bf0, 0;
v0x12d614bf0_1 .array/port v0x12d614bf0, 1;
E_0x12d6047e0/0 .event anyedge, v0x12d614e00_0, v0x12d614b20_0, v0x12d614bf0_0, v0x12d614bf0_1;
v0x12d614bf0_2 .array/port v0x12d614bf0, 2;
v0x12d614bf0_3 .array/port v0x12d614bf0, 3;
v0x12d614bf0_4 .array/port v0x12d614bf0, 4;
v0x12d614bf0_5 .array/port v0x12d614bf0, 5;
E_0x12d6047e0/1 .event anyedge, v0x12d614bf0_2, v0x12d614bf0_3, v0x12d614bf0_4, v0x12d614bf0_5;
v0x12d614bf0_6 .array/port v0x12d614bf0, 6;
v0x12d614bf0_7 .array/port v0x12d614bf0, 7;
v0x12d614bf0_8 .array/port v0x12d614bf0, 8;
v0x12d614bf0_9 .array/port v0x12d614bf0, 9;
E_0x12d6047e0/2 .event anyedge, v0x12d614bf0_6, v0x12d614bf0_7, v0x12d614bf0_8, v0x12d614bf0_9;
v0x12d614bf0_10 .array/port v0x12d614bf0, 10;
v0x12d614bf0_11 .array/port v0x12d614bf0, 11;
v0x12d614bf0_12 .array/port v0x12d614bf0, 12;
v0x12d614bf0_13 .array/port v0x12d614bf0, 13;
E_0x12d6047e0/3 .event anyedge, v0x12d614bf0_10, v0x12d614bf0_11, v0x12d614bf0_12, v0x12d614bf0_13;
v0x12d614bf0_14 .array/port v0x12d614bf0, 14;
v0x12d614bf0_15 .array/port v0x12d614bf0, 15;
E_0x12d6047e0/4 .event anyedge, v0x12d614bf0_14, v0x12d614bf0_15;
E_0x12d6047e0 .event/or E_0x12d6047e0/0, E_0x12d6047e0/1, E_0x12d6047e0/2, E_0x12d6047e0/3, E_0x12d6047e0/4;
    .scope S_0x12d604410;
T_0 ;
    %wait E_0x12d6047e0;
    %load/vec4 v0x12d614e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x12d614b20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12d614bf0, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x12d614ea0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d614ea0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12d604410;
T_1 ;
    %wait E_0x12d604790;
    %load/vec4 v0x12d614f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12d614a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d614a90_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x12d614a90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x12d614a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d614bf0, 0, 4;
    %load/vec4 v0x12d614a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d614a90_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12d615050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12d6048b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x12d614b20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12d614bf0, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_1.9, 5;
    %load/vec4 v0x12d614b20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12d614bf0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x12d614b20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d614bf0, 0, 4;
T_1.9 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x12d614b20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12d614bf0, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.11, 5;
    %load/vec4 v0x12d614b20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12d614bf0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x12d614b20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d614bf0, 0, 4;
T_1.11 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v0x12d614a00_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x12d6048b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12d614a00_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12d604170;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d6156a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d6153d0_0, 0, 32;
    %pushi/vec4 55017, 0, 16;
    %store/vec4 v0x12d615200_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x12d604170;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x12d615290_0;
    %inv;
    %store/vec4 v0x12d615290_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12d604170;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d615290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d6155f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d6154b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d6157b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d6155f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d615340_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x12d615340_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x12d604360;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d6154b0_0, 0, 1;
    %wait E_0x12d604360;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d6154b0_0, 0, 1;
    %load/vec4 v0x12d615200_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0x12d615340_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x12d615170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d6157b0_0, 0, 1;
    %load/vec4 v0x12d615540_0;
    %load/vec4 v0x12d615170_0;
    %cmp/ne;
    %jmp/0xz  T_4.2, 6;
    %load/vec4 v0x12d6153d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d6153d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x12d6156a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d6156a0_0, 0, 32;
    %wait E_0x12d604360;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d6157b0_0, 0, 1;
    %load/vec4 v0x12d615340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d615340_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 60 "$display", "Total predictions     = %0d", v0x12d6156a0_0 {0 0 0};
    %vpi_call 2 61 "$display", "Mispredictions        = %0d", v0x12d6153d0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x12d6153d0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x12d6156a0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 62 "$display", "Misprediction rate    = %f%%", W<0,r> {0 1 0};
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "global_branch_predictor.v";
