<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Table of Contents &mdash; Vitis™ Tutorials 2020.2 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../index.html" class="icon icon-home"> Vitis™ Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2020.2
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">日本語版</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/master/docs-jp/README.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Getting Started Pathway</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis/README.html">Vitis Flow 101 Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis_HLS/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Hardware Accelerators</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Introduction/README.html">Introduction to Vitis Hardware Accelerators Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/02-bloom/README.html">Optimizing Accelerated FPGA Applications: Bloom Filter Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/01-convolution-tutorial/README.html">Accelerating Video Convolution Filtering Application</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/03-rtl_stream_kernel_integration/README.html">Mixed Kernels Design Tutorial with AXI Stream and Vitis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/04-traveling-salesperson/README.html">The Travelling Salesman Problem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/05-bottom_up_rtl_kernel/README.html">Bottom-up RTL Kernel Flow with Vitis for Acceleration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/01-rtl_kernel_workflow/README.html">Getting Started with RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/02-mixing-c-rtl-kernels/README.html">Mixing C++ and RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/03-dataflow_debug_and_optimization/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Runtime and System Optimization</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/01-host-code-opt/README.html">Host Code Optimization</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/02-ivas-ml/README.html">IVAS ZCU104 ML Acceleration Reference Release</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/01-mult-ddr-banks/README.html">Using Multiple DDR Banks</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/02-using-multiple-cu/README.html">Using Multiple Compute Units</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/03-controlling-vivado-implementation/README.html">Controlling Vivado Implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/04-using-hbm/README.html">Using HBM</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Vitis Platform Creation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/01-Overview/README.html">Platform Creation Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/README.html">Vitis Custom Embedded Platform Creation Example on ZCU104</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/03_Edge_VCK190/README.html">Versal Custom Platform Creation Tutorial</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/">Main</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Vitis™ Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Table of Contents</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/AI_Engine_Development/Feature_Tutorials/08-dsp-library/README.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <table>
 <tr>
   <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>2020.2 Versal™ AI Engine</h1>
   </td>
 </tr>
 <tr>
 <td align="center"><h1>DSP Library Tutorial</h1>
 </td>
 </tr>
</table><div class="section" id="table-of-contents">
<h1>Table of Contents<a class="headerlink" href="#table-of-contents" title="Permalink to this heading">¶</a></h1>
<ul class="simple">
<li><p><a class="reference external" href="#introduction">Introduction</a></p></li>
<li><p><a class="reference external" href="#before-you-begin">Before You Begin</a></p></li>
<li><p><a class="reference external" href="#part-1-creating-a-single-kernel-graph">Part 1: Creating a Single Kernel Graph</a></p></li>
<li><p><a class="reference external" href="#part-2-creating-a-multi-kernel-graph">Part 2: Creating a Multi Kernel Graph</a></p></li>
<li><p><a class="reference external" href="#part-3-optimizing-filter-performance">Part 3: Optimizing Filter Performance</a></p></li>
<li><p><a class="reference external" href="#references">References</a></p></li>
</ul>
</div>
<div class="section" id="introduction">
<h1>Introduction<a class="headerlink" href="#introduction" title="Permalink to this heading">¶</a></h1>
<p>The Xilinx® Versal™ adaptive compute acceleration platform (ACAP) is a fully software-programmable, heterogeneous compute platform that combines the processing system (PS) (Scalar Engines that include Arm® processors), Programmable Logic (PL) (Adaptable Engines that include the programmable logic), and AI Engines which belong in the Intelligent Engine category.</p>
<p>This tutorial demonstrates how to use kernels provided by the DSP Library for a filtering application, how to analyze the design results, and how to use filter parameters to optimize the design’s performance using simulation. It does not take the design to a hardware implementation, however.</p>
<div class="section" id="objectives">
<h2>Objectives<a class="headerlink" href="#objectives" title="Permalink to this heading">¶</a></h2>
<p>After completing the tutorial, you should be able to:</p>
<ul class="simple">
<li><p>Build signal processing datapath using the Vitis™ application acceleration development flow</p></li>
<li><p>Evaluate the performance and resource utilization metrics of a design</p></li>
<li><p>Adjust filter parameters to meet system performance requirements</p></li>
</ul>
</div>
<div class="section" id="tutorial-overview">
<h2>Tutorial Overview<a class="headerlink" href="#tutorial-overview" title="Permalink to this heading">¶</a></h2>
<p>This tutorial shows how to construct a simple two-stage decimation filter. This filter is not targeted at a specific real-life application, but is used to show how to use the DSP Library to construct filter chains.</p>
<ul class="simple">
<li><p>Part 1 shows how to use create an AI Engine project and instantiate a parameterized FIR filter from DSPLib</p></li>
<li><p>Part 2 shows how to cascade filters together into a chain</p></li>
<li><p>Part 3 shows how to optimize performance of the filter chain by tuning individual filters</p></li>
</ul>
</div>
<div class="section" id="directory-structure">
<h2>Directory Structure<a class="headerlink" href="#directory-structure" title="Permalink to this heading">¶</a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>dsplib_tutorial_install
├───images     images for this README
├───part_1
│   ├───data
│   └───src
├───part_2
│   ├───data
│   └───src
└───part_3
    ├───data
    └───src
</pre></div>
</div>
</div>
</div>
<div class="section" id="before-you-begin">
<h1>Before You Begin<a class="headerlink" href="#before-you-begin" title="Permalink to this heading">¶</a></h1>
<div class="section" id="documentation-explore-ai-engine-architecture">
<h2><em>Documentation</em>: Explore AI Engine Architecture<a class="headerlink" href="#documentation-explore-ai-engine-architecture" title="Permalink to this heading">¶</a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Versal-ACAP-AI-Engines-for-Dummies/ba-p/1132493">Versal ACAP AI Engines for Dummies</a></p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/support/documentation/architecture-manuals/am009-versal-ai-engine.pdf">AM009 AI Engine Architecture Manual</a></p></li>
</ul>
</div>
<div class="section" id="tools-installing-the-tools">
<h2><em>Tools</em>: Installing the Tools<a class="headerlink" href="#tools-installing-the-tools" title="Permalink to this heading">¶</a></h2>
<p>Tools Documentation:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://www.xilinx.com/member/versal_ai_tools_ea.html">AI Engine Tools lounge</a></p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/member/versal_ai_core_docs_ea.html">UG1076 Versal ACAP AI Engine Programming Environment</a></p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/member/versal_ai_engines.html#documentation">UG1295 Digital Signal Processing Library for AI Engine</a></p></li>
</ul>
<p>To run through this tutorial, you will need to download and install the following tools:</p>
<ul class="simple">
<li><p>Install the <a class="reference external" href="https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vitis.html">Vitis Software Platform 2020.2</a></p></li>
<li><p>Obtain licenses for the AI Engine tools</p></li>
<li><p>Download and setup the <a class="reference external" href="https://www.xilinx.com/member/versal_ai_tools_ea.html#platforms">Xilinx DSP Library (DSPLib) 2020.2</a></p></li>
<li><p>Download and setup the <a class="reference external" href="https://www.xilinx.com/member/versal_ai_tools_ea.html#platforms">VCK190 Vitis Platform for 2020.2</a></p></li>
</ul>
</div>
<div class="section" id="environment-setting-up-your-target-platform-environment">
<h2><em>Environment</em>: Setting Up Your Target Platform Environment<a class="headerlink" href="#environment-setting-up-your-target-platform-environment" title="Permalink to this heading">¶</a></h2>
<p>When the elements of the Vitis software platform are installed, update the target platform environment script.</p>
<p>Create a script file named <code class="docutils literal notranslate"><span class="pre">env_setup_2020.sh</span></code> in your favourite text editor. Replace the placeholders with the appropriate paths:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">export</span> <span class="nv">DSPLIB_ROOT</span><span class="o">=</span>&lt;YOUR-DSPLIB-DIRECTORY&gt;
<span class="nb">export</span> <span class="nv">PLATFORM_REPO_PATHS</span><span class="o">=</span>&lt;YOUR-PLATFORM-DIRECTORY&gt; 

<span class="nb">source</span> &lt;XILINX-INSTALL-LOCATION&gt;/Vitis/2020.2/settings64.sh
</pre></div>
</div>
<p>Then source the environment script:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">source</span> env_setup_2020.sh
</pre></div>
</div>
</div>
<div class="section" id="validation-confirming-tool-installation">
<h2><em>Validation</em>: Confirming Tool Installation<a class="headerlink" href="#validation-confirming-tool-installation" title="Permalink to this heading">¶</a></h2>
<p>Ensure that you are using the 2020.2 version of Xilinx tools.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>which vitis
which aiecompiler
</pre></div>
</div>
</div>
<div class="section" id="other-tutorials-learn-basic-vitis-compiler-and-ai-engine-concepts">
<h2><em>Other Tutorials</em>: Learn Basic Vitis Compiler and AI Engine Concepts<a class="headerlink" href="#other-tutorials-learn-basic-vitis-compiler-and-ai-engine-concepts" title="Permalink to this heading">¶</a></h2>
<p>For novice users, following link provides tutorials to understand the basic Vitis compiler concepts and building simple AI Engine designs:</p>
<ul class="simple">
<li><p>https://github.com/Xilinx/Vitis-Tutorials</p></li>
</ul>
</div>
</div>
<div class="section" id="part-1-creating-a-single-kernel-graph">
<h1>Part 1: Creating a Single Kernel Graph<a class="headerlink" href="#part-1-creating-a-single-kernel-graph" title="Permalink to this heading">¶</a></h1>
<p>Part 1 of this tutorial will:</p>
<ul class="simple">
<li><p>demonstrate how to create a Vitis project</p></li>
<li><p>link in the DSPLib functions</p></li>
<li><p>create a simple graph containing a parameterized DSPLib FIR filter.</p></li>
<li><p>compile and simulate the design</p></li>
<li><p>evaluate the results.</p></li>
</ul>
<div class="section" id="creating-the-project">
<h2>Creating the Project<a class="headerlink" href="#creating-the-project" title="Permalink to this heading">¶</a></h2>
<ol>
<li><p>To begin this tutorial, create a new workspace directory, and start the Vitis environment:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>mkdir ws_dsplib_tutorial_part_1
vitis
</pre></div>
</div>
</li>
<li><p>You will see the <em>Select a directory as workspace</em> window. Navigate to the <strong>ws_dsplib_tutorial_part_1</strong> directory, select it, and click <strong>Launch</strong>. The Vitis application window will appear. Begin by creating a new application.</p></li>
<li><p>Click <strong>Create Application Project</strong>. The Create a New Application Project window will appear, which explains the basic concepts of a Vitis project. Click <strong>Next</strong> when ready.</p></li>
<li><p>The Platform window will appear. Select <strong>xilinx_vck190_base_202020_1</strong> and click <strong>Next</strong>.</p></li>
<li><p>The Application Project Details window appears next. Give the application the name <strong>displib_tutorial_part_1</strong>. For the target processor, select <strong>ai_engine</strong>,  and click <strong>Next</strong>.</p></li>
<li><p>The Domain window will appear. The default domain, <em>aiengine</em>, is the desired domain. Click <strong>Next</strong>.</p></li>
<li><p>The Templates window will appear next. Select <strong>Empty Application</strong> and click <strong>Finish</strong>. Next, import the source and data files.</p></li>
<li><p>In the project tree shown in the Explorer pane, right-click on the <strong>dsplib_tutorial_part_1</strong> project, and select <strong>Import Sources…</strong>.</p></li>
<li><p>Navigate to <strong>&lt;dsplib_tutorial_install&gt;/part_1</strong> and click <strong>Open</strong>. In the right pane, click on <strong>part_1</strong> to expand it, then click on the <strong>src</strong> and <strong>data</strong> folders. For the “into folder”, enter <strong>dsplib_tutorial_part_1</strong>, and click <strong>Finish</strong>.</p></li>
<li><p>With the files imported, you now need to specify which file is the top level. In the project tree shown in the Explorer pane, double-click on <strong>dsplib_tutorial_part_1.prj</strong>.</p></li>
<li><p>The Application Project Settings should appear in the main pane. Click on <strong>Click to select Top-Level File</strong>, and a File Selection window should appear. Expand the entries to select <strong>dsplib_tutorial_part_1/src/test.cpp</strong>, and click <strong>OK</strong>.</p></li>
<li><p>For this project to make use of the DSPLib functions, you need to tell the compiler where to find them.
Right-click on <strong>dsplib_tutorial_part_1</strong>, and click on <strong>C/C++ Build Settings</strong>.</p></li>
<li><p>Under the Tools Settings tab, <strong>AIE C Compiler</strong>/<strong>Input Spec</strong> should be highlighted (if it is not highlighted, select it). In the <strong>Include Paths</strong> pane, click the <strong>+</strong> sign, and add the directory for each of the following:</p></li>
</ol>
<ul class="simple">
<li><p>${env_var:DSPLIB_ROOT}/L1/src/hw</p></li>
<li><p>${env_var:DSPLIB_ROOT}/L1/include/hw</p></li>
<li><p>${env_var:DSPLIB_ROOT}/L2/include/hw</p></li>
</ul>
<ol class="simple">
<li><p>Click <strong>Apply and Close</strong>, then respond <strong>Yes</strong> when asked if you want the index rebuilt.</p></li>
</ol>
<p><img alt="Alt Text" src="../../../../_images/DSPLib_tutorial_part_1_Build_Settings.png" /></p>
</div>
<div class="section" id="understanding-the-source-files">
<h2>Understanding the Source Files<a class="headerlink" href="#understanding-the-source-files" title="Permalink to this heading">¶</a></h2>
<p>The <code class="docutils literal notranslate"><span class="pre">system_settings.h</span></code> files is a standard header file that defines the constants used in this project. It includes the header file “&lt;adf.h&gt;”. This is the Adaptive Data Flow (ADF) header file, which provides the classes used for specifying graphs. It also includes the FIR Filter kernel’s header file, <code class="docutils literal notranslate"><span class="pre">fir_sr_sym_graph.hpp</span></code>.</p>
<p>The design itself it implemented in <code class="docutils literal notranslate"><span class="pre">fir_graph.h</span></code>. A graph is used to define elements and the connections between them that make up the design. We will go over some of the key aspects of this file.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">using</span> <span class="n">namespace</span> <span class="n">adf</span>
<span class="n">namespace</span> <span class="n">dsplib</span> <span class="o">=</span> <span class="n">xf</span><span class="p">::</span><span class="n">dsp</span><span class="p">::</span><span class="n">aie</span><span class="p">;</span>
</pre></div>
</div>
<p>This simplifies accessing the ADF and DSPLib classes.</p>
<p>The FIR filter taps are declared as a vector, and initialized:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>	<span class="n">std</span><span class="p">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">int16</span><span class="o">&gt;</span> <span class="n">chan_taps</span> <span class="o">=</span> <span class="n">std</span><span class="p">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">int16</span><span class="o">&gt;</span><span class="p">{</span>
		 <span class="o">-</span><span class="mi">17</span><span class="p">,</span>      <span class="o">-</span><span class="mi">65</span><span class="p">,</span>      <span class="o">-</span><span class="mi">35</span><span class="p">,</span>       <span class="mi">34</span><span class="p">,</span>      <span class="o">-</span><span class="mi">13</span><span class="p">,</span>       <span class="o">-</span><span class="mi">6</span><span class="p">,</span>       <span class="mi">18</span><span class="p">,</span>      <span class="o">-</span><span class="mi">22</span><span class="p">,</span>
         <span class="o">....</span> <span class="p">};</span>
		 
</pre></div>
</div>
<p>The following line instantiates the DSPLib FIR filter kernel, named chan_FIR (channel filter):</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>	<span class="n">dsplib</span><span class="p">::</span><span class="n">fir</span><span class="p">::</span><span class="n">sr_sym</span><span class="p">::</span><span class="n">fir_sr_sym_graph</span><span class="o">&lt;</span><span class="n">DATA_TYPE</span><span class="p">,</span> <span class="n">COEFF_TYPE</span><span class="p">,</span> <span class="n">FIR_LEN_CHAN</span><span class="p">,</span> <span class="n">SHIFT_CHAN</span><span class="p">,</span> <span class="n">ROUND_MODE_CHAN</span><span class="p">,</span> <span class="n">WINDOW_SIZE</span><span class="p">,</span> <span class="n">AIES_CHAN</span><span class="o">&gt;</span> <span class="n">chan_FIR</span><span class="p">;</span>
</pre></div>
</div>
<p>The filter’s template parameters and their meanings can be found in UG1295.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>	<span class="n">port</span><span class="o">&lt;</span><span class="nb">input</span><span class="o">&gt;</span> <span class="ow">in</span><span class="p">;</span>
	<span class="n">port</span><span class="o">&lt;</span><span class="n">output</span><span class="o">&gt;</span> <span class="n">out</span><span class="p">;</span>
</pre></div>
</div>
<p>Specifies the input and output ports for this graph, which are connected to in the higher level file <code class="docutils literal notranslate"><span class="pre">test.cpp</span></code>.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>		<span class="n">connect</span><span class="o">&lt;&gt;</span><span class="p">(</span><span class="ow">in</span><span class="p">,</span> <span class="n">chan_FIR</span><span class="o">.</span><span class="ow">in</span><span class="p">);</span>
		<span class="n">connect</span><span class="o">&lt;&gt;</span><span class="p">(</span><span class="n">chan_FIR</span><span class="o">.</span><span class="n">out</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
</pre></div>
</div>
<p>These statements connect our graph’s input and outputs to the FIR filter’s input and outputs, respectively.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>		<span class="n">location</span><span class="o">&lt;</span><span class="n">kernel</span><span class="o">&gt;</span><span class="p">(</span><span class="n">chan_FIR</span><span class="o">.</span><span class="n">m_firKernel</span><span class="p">)</span> <span class="o">=</span> <span class="n">tile</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span>
</pre></div>
</div>
<p>This statement specifies a location attribute for the filter kernel. It specifies the X/Y location of the AI Engine tile within the AI Engine array in which to place the kernel. The results of this statement will be seen later when viewing the compilation results.</p>
<p>The third file, <code class="docutils literal notranslate"><span class="pre">test.cpp</span></code>, can be considered the testbench component. It is not intended for hardware implementation, but rather to drive the simulation.</p>
<p>The following statements instantiate programmable logic input/output (PLIO) elements, and binds them to a file. PLIO elements are points at which data can be moved onto and off of the AI Engine array.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">adf</span><span class="p">::</span><span class="n">PLIO</span> <span class="o">*</span><span class="n">pl128_in</span>  <span class="o">=</span> <span class="n">new</span> <span class="n">adf</span><span class="p">::</span><span class="n">PLIO</span><span class="p">(</span><span class="s2">&quot;128 bits read in&quot;</span><span class="p">,</span>  <span class="n">adf</span><span class="p">::</span><span class="n">plio_128_bits</span><span class="p">,</span><span class="s2">&quot;data/input_128b.txt&quot;</span><span class="p">,</span> <span class="mi">250</span><span class="p">);</span>
<span class="n">adf</span><span class="p">::</span><span class="n">PLIO</span> <span class="o">*</span><span class="n">pl128_out</span> <span class="o">=</span> <span class="n">new</span> <span class="n">adf</span><span class="p">::</span><span class="n">PLIO</span><span class="p">(</span><span class="s2">&quot;128 bits read out&quot;</span><span class="p">,</span> <span class="n">adf</span><span class="p">::</span><span class="n">plio_128_bits</span><span class="p">,</span><span class="s2">&quot;data/output_128b_part_1.txt&quot;</span><span class="p">,</span><span class="mi">250</span><span class="p">);</span>
</pre></div>
</div>
<p>The next pair of statements instantiate the platform, while also binding the previously described PLIO ports to it, and the following line instantiates the filter graph as defined in <code class="docutils literal notranslate"><span class="pre">fir_graph.h</span></code>:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">simulation</span><span class="p">::</span><span class="n">platform</span><span class="o">&lt;</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="o">&gt;</span> <span class="n">platform</span><span class="p">(</span><span class="n">pl128_in</span><span class="p">,</span> <span class="n">pl128_out</span><span class="p">);</span>
<span class="n">FirGraph</span> <span class="nb">filter</span><span class="p">;</span>
</pre></div>
</div>
<p>The next pair of lines connect the platform’s ports to the filter graph’s ports:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">connect</span><span class="o">&lt;&gt;</span> <span class="n">net0</span><span class="p">(</span><span class="n">platform</span><span class="o">.</span><span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="nb">filter</span><span class="o">.</span><span class="ow">in</span><span class="p">);</span>
<span class="n">connect</span><span class="o">&lt;&gt;</span> <span class="n">net1</span><span class="p">(</span><span class="nb">filter</span><span class="o">.</span><span class="n">out</span><span class="p">,</span> <span class="n">platform</span><span class="o">.</span><span class="n">sink</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
</pre></div>
</div>
<p>and finally, the main function is specified, which runs the simulation.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">int</span> <span class="n">main</span><span class="p">(</span><span class="n">void</span><span class="p">)</span> <span class="p">{</span>
    <span class="nb">filter</span><span class="o">.</span><span class="n">init</span><span class="p">()</span> <span class="p">;</span>
    <span class="nb">filter</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="n">NUM_ITER</span><span class="p">)</span> <span class="p">;</span>
    <span class="nb">filter</span><span class="o">.</span><span class="n">end</span><span class="p">()</span> <span class="p">;</span>
    <span class="k">return</span> <span class="mi">0</span> <span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="build-ai-engine-emulation">
<h2>Build AI Engine Emulation<a class="headerlink" href="#build-ai-engine-emulation" title="Permalink to this heading">¶</a></h2>
<p>After the design files are complete, the next step is to choose a target by selecting a build configuration.</p>
<p>There are three build configurations:</p>
<ul class="simple">
<li><p>Emulation-SW - Compiles to the x86 Simulator. Provides the quickest compiles and fastest validation cycles, but does not provide any implementation details.</p></li>
<li><p>Emulation-AIE - Compiles to the AI Engine Simulator. A slower compile, but targets the AI Engine hardware, and provides implementation details.</p></li>
<li><p>Hardware - Compiles to physical hardware. This is the most time-consuming build, and should be done once the design is verified and ready to be tested on hardware.</p></li>
</ul>
<p><img alt="Build Configuration Selection" src="../../../../_images/DSPLib_tutorial_part_1_Build_Emulation_AIE.png" /></p>
<p>In this tutorial, you will be targeting Emulation of the AI Engine. There are two ways to select the build configuration:</p>
<ol class="simple">
<li><p>From the Explorer pane, double-click on the application project file to open it, in this case, <strong>dsplib_tutorial_part_1.prj</strong>. After it  opens, you can select the build configuration on the upper right hand corner and select <strong>Emulation-AIE</strong>.</p></li>
<li><p>Click on the arrow symbol besides the hammer to select the active build configuration and select <strong>Emulation-AIE</strong>. This selects the AI Engine emulation and also starts the compilation process.</p></li>
</ol>
<p>After the build configuration is selected, you only need to click on the hammer symbol to (re)compile the project.</p>
<p>Building the project invokes the AI Engine compiler, which compiles the design, and maps it to the AI Engine tiles.</p>
</div>
<div class="section" id="using-vitis-analyzer-to-look-at-the-compilation-results">
<h2>Using Vitis Analyzer to look at the Compilation Results<a class="headerlink" href="#using-vitis-analyzer-to-look-at-the-compilation-results" title="Permalink to this heading">¶</a></h2>
<p>From the Assistant pane, expand the application (displib_tutorial_part_1), then expand the <strong>Emulation-AIE</strong> section, and double-click <strong>Compile Summary</strong>. Vitis Analyzer will now open.  After it opens, it will display the Summary page, which provides a brief summary of the project.</p>
<p><img alt="Vitis Analyzer Summary" src="../../../../_images/DSPLib_tutorial_part_1_Vitis_Analyzer_Summary.png" /></p>
<p>Selecting <strong>Graph</strong> on the navigation bar shows a diagram of the filter implementation. It illustrates the data connectivity points into and out of the graph (128-bit interfaces), and the symmetrical FIR filter kernel being implemented on a single tile with ping-pong buffers on either side of it.</p>
<p><img alt="Vitis Analyzer Graph" src="../../../../_images/DSPLib_tutorial_part_1_Vitis_Analyzer_Graph.png" /></p>
<p>Selecting <strong>Array</strong> on the navigation bar shows the physical implementation of the design on the AI Engine array. Here you can see the PLIO interfaces in pink, the AI Engine tile that implements the kernel in blue, and the ping pong buffers in purple. Note the kernel is located in tile (18,0), which was specified in <code class="docutils literal notranslate"><span class="pre">fir_filter.h</span></code>. Clicking on the components on the diagram will take you to the appropriate tab below which provides a description of the element. Conversely you can select the various element tabs (Kernels / PL / Buffers / Ports / Nets / Tiles) and click on a component to see where it is located on the array.</p>
<p><img alt="Vitis Analyzer Array" src="../../../../_images/DSPLib_tutorial_part_1_Vitis_Analyzer_Array.png" /></p>
<p>You can select the other entries on the navigation bar to see additional implementation details.</p>
<p>When you are done examining the design, click <strong>File -&gt; Exit</strong></p>
</div>
<div class="section" id="running-the-design-through-simulation">
<h2>Running the Design through Simulation<a class="headerlink" href="#running-the-design-through-simulation" title="Permalink to this heading">¶</a></h2>
<ol class="simple">
<li><p>In the Explorer pane, right-click on the application project <strong>dsplib_tutorial_part_1</strong>, and select <strong>Run As -&gt; Run Configurations…</strong>.</p></li>
<li><p>The Create, manage and run configurations window will appear. Click the <strong>Launch new configuration</strong> icon (the document with the plus sign).</p></li>
<li><p>Give the configuration a name, <strong>AI Engine Emulation Config</strong>.</p></li>
<li><p>Select the <strong>Main</strong> tab, check the <strong>Generate Trace</strong> checkbox, and select <strong>VCD</strong>. Click <strong>Run</strong>. The simulation log appears on the console pane below.</p></li>
</ol>
</div>
<div class="section" id="using-vitis-analyzer-to-look-at-the-simulation-results">
<h2>Using Vitis Analyzer to look at the Simulation Results<a class="headerlink" href="#using-vitis-analyzer-to-look-at-the-simulation-results" title="Permalink to this heading">¶</a></h2>
<p>From the Assistant pane, expand the application <strong>displib_tutorial_part_1</strong>, then expand the <strong>Emulation-AIE</strong> section, and double-click <strong>Run Summary</strong>. Vitis Analyzer will now open. After it opens, it will display the Summary page, which provides a brief summary of the simulation.</p>
<p>Selecting <strong>Trace</strong> on the navigation bar shows the simulation trace. Here you can see kernel activity, the DMA transfer activity, locks for the ping-pong buffers, etc.</p>
<p><img alt="Vitis Analyzer Trace" src="../../../../_images/DSPLib_tutorial_part_1_Vitis_Analyzer_Trace.png" /></p>
</div>
</div>
<div class="section" id="part-2-creating-a-multi-kernel-graph">
<h1>Part 2: Creating a Multi Kernel Graph<a class="headerlink" href="#part-2-creating-a-multi-kernel-graph" title="Permalink to this heading">¶</a></h1>
<p>Part 2 of this tutorial will:</p>
<ul class="simple">
<li><p>demonstrate how to connect together filters to create a filter chain.</p></li>
<li><p>show how to identify areas for optimization within the chain</p></li>
</ul>
<div class="section" id="id1">
<h2>Creating the Project<a class="headerlink" href="#id1" title="Permalink to this heading">¶</a></h2>
<p>For this part, you can create a new workspace and import the source files for part 2 as you did for part 1, or you can save some time and import the existing ZIP of the project provided.  For Part 2, we will demonstrate the latter option.</p>
<ol class="simple">
<li><p>Select <strong>File -&gt; Switch Workspace -&gt; Other…</strong>, click <strong>Browse…</strong>, then select the new folder icon, and give the new folder a name <strong>dsplib_tutorial_part_2</strong>.  Click <strong>Open</strong> and then <strong>Launch</strong>.</p></li>
<li><p>Select <strong>File -&gt; Import…</strong></p></li>
<li><p>Select <strong>Vitis project exported zip file</strong> and click <strong>Next</strong>.</p></li>
<li><p>Navigate to <strong>&lt;dsplib_tutorial_install&gt;/part_2</strong>, select <strong>dsplib_tutorial_part_2.ide.zip</strong>, click <strong>Open</strong>, and then click <strong>Finish</strong>. The reconstituted project should then appear in the Explorer pane.</p></li>
</ol>
</div>
<div class="section" id="changes-to-the-filter-graph-from-part-1">
<h2>Changes to the Filter Graph from Part 1<a class="headerlink" href="#changes-to-the-filter-graph-from-part-1" title="Permalink to this heading">¶</a></h2>
<p>For Part 2, we have cascaded a halfband filter after the FIR filter that was in the design in part 1.</p>
<p>In the <code class="docutils literal notranslate"><span class="pre">system_settings.h</span></code> file, constants for the halfband filter have been added, as well as the kernel’s header file, <code class="docutils literal notranslate"><span class="pre">fir_interpolate_hb_graph.hpp</span></code>.</p>
<p>In the file <code class="docutils literal notranslate"><span class="pre">fir_graph.h</span></code>, the notable changes are the following:</p>
<p>The constants for the second filter have been added:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>    <span class="n">std</span><span class="p">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">int16</span><span class="o">&gt;</span> <span class="n">hb_taps</span> <span class="o">=</span> <span class="n">std</span><span class="p">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">int16</span><span class="o">&gt;</span><span class="p">{</span>
          <span class="mi">23</span><span class="p">,</span>      <span class="o">-</span><span class="mi">63</span><span class="p">,</span>      <span class="mi">143</span><span class="p">,</span>     <span class="o">-</span><span class="mi">281</span><span class="p">,</span>      <span class="mi">503</span><span class="p">,</span>     <span class="o">-</span><span class="mi">845</span><span class="p">,</span>     <span class="mi">1364</span><span class="p">,</span>    <span class="o">-</span><span class="mi">2173</span><span class="p">,</span>
        <span class="mi">3557</span><span class="p">,</span>    <span class="o">-</span><span class="mi">6568</span><span class="p">,</span>    <span class="mi">20729</span><span class="p">,</span>    <span class="mi">32767</span><span class="p">};</span>
</pre></div>
</div>
<p>The second (halfband) filter has been instantiated:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>	<span class="n">dsplib</span><span class="p">::</span><span class="n">fir</span><span class="p">::</span><span class="n">interpolate_hb</span><span class="p">::</span><span class="n">fir_interpolate_hb_graph</span><span class="o">&lt;</span><span class="n">DATA_TYPE</span><span class="p">,</span> <span class="n">COEFF_TYPE</span><span class="p">,</span> <span class="n">FIR_LEN_HB</span><span class="p">,</span> <span class="n">SHIFT_HB</span><span class="p">,</span> <span class="n">ROUND_MODE_HB</span><span class="p">,</span> <span class="n">WINDOW_SIZE</span><span class="o">&gt;</span> <span class="n">hb_FIR</span><span class="p">;</span>
</pre></div>
</div>
<p>Also, the output of the channel FIR filter is now cascaded into the halfband filter, whose output is now connected to the graph’s output:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>		<span class="n">connect</span><span class="o">&lt;&gt;</span><span class="p">(</span><span class="n">chan_FIR</span><span class="o">.</span><span class="n">out</span><span class="p">,</span> <span class="n">hb_FIR</span><span class="o">.</span><span class="ow">in</span><span class="p">);</span>
		<span class="n">connect</span><span class="o">&lt;&gt;</span><span class="p">(</span><span class="n">hb_FIR</span><span class="o">.</span><span class="n">out</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
</pre></div>
</div>
<p>The testbench file, <code class="docutils literal notranslate"><span class="pre">test.cpp</span></code>, is unchanged.</p>
</div>
<div class="section" id="id2">
<h2>Build AI Engine Emulation<a class="headerlink" href="#id2" title="Permalink to this heading">¶</a></h2>
<p>Building the AI Engine emulation for part 2 is identical to part 1, as described previously.</p>
<p>If the build was successful, you can continue straight on through to simulation.</p>
</div>
<div class="section" id="id3">
<h2>Running the Design through Simulation<a class="headerlink" href="#id3" title="Permalink to this heading">¶</a></h2>
<p>Running part 2 through simulation is identical to part 1, as described previously.</p>
</div>
<div class="section" id="using-vitis-analyzer-to-look-at-the-compilation-and-simulation-results">
<h2>Using Vitis Analyzer to look at the Compilation and Simulation Results<a class="headerlink" href="#using-vitis-analyzer-to-look-at-the-compilation-and-simulation-results" title="Permalink to this heading">¶</a></h2>
<p>From the Assistant pane, expand the application <strong>displib_tutorial_part_2</strong>, then expand the <strong>Emulation-AIE</strong> section, and double-click <strong>Run Summary</strong>. Vitis Analyzer will now open. After it opens, it will display the Summary page, which provides a brief summary of the simulation.</p>
<p>Selecting the <strong>Array</strong> option on the navigation bar shows the physical implementation of the design on the AI Engine array. You can see the two kernels are located in the tiles specified by the location constraints.</p>
<p><img alt="Vitis Analyzer Array" src="../../../../_images/DSPLib_tutorial_part_2_Vitis_Analyzer_Array.png" /></p>
<p>Selecting the <strong>Trace</strong> option on the navigation bar shows the tile (18,0) (the chan_FIR kernel) spending most of its time running kernel code, while tile (19,0) (hb_FIR) spends significant time being idle in _main. chan_FIR is the bottleneck in this datapath, which is not surprising because it has many more taps to compute.</p>
<p><img alt="Vitis Analyzer Trace" src="../../../../_images/DSPLib_tutorial_part_2_Vitis_Analyzer_Trace.png" /></p>
<p>In part 3, we are going to use filter parameters to attempt to increase the performance of the chan_FIR filter, to increase overall performance of the chain.</p>
</div>
</div>
<div class="section" id="part-3-optimizing-filter-performance">
<h1>Part 3: Optimizing Filter Performance<a class="headerlink" href="#part-3-optimizing-filter-performance" title="Permalink to this heading">¶</a></h1>
<p>Part 3 of this tutorial will:</p>
<ul class="simple">
<li><p>demonstrate how to use the CASC_LEN parameter to increase filter performance.</p></li>
</ul>
<div class="section" id="id4">
<h2>Creating the Project<a class="headerlink" href="#id4" title="Permalink to this heading">¶</a></h2>
<p>Creating part 3 of this project is identical to part 2, as described previously.</p>
</div>
<div class="section" id="id5">
<h2>Changes to the Filter Graph from Part 1<a class="headerlink" href="#id5" title="Permalink to this heading">¶</a></h2>
<p>For Part 3, we are going to increase the performance of the design by adjusting the TP_CASC_LEN parameter on the chan_FIR filter.</p>
<p>In <code class="docutils literal notranslate"><span class="pre">system_settings.h</span></code>, the following parameter has been changed:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#define AIES_CHAN         5</span>
</pre></div>
</div>
<p>informing the library element to allocate 5 AI Engines to the FIR filter kernel.</p>
<p>In <code class="docutils literal notranslate"><span class="pre">fir_graph.h</span></code>, the only change here is using a for loop to lock the location constraints of the chan_FIR AI Engine tiles.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>        <span class="k">for</span> <span class="p">(</span><span class="nb">int</span> <span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">AIES_CHAN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
                <span class="n">location</span><span class="o">&lt;</span><span class="n">kernel</span><span class="o">&gt;</span><span class="p">(</span><span class="n">chan_FIR</span><span class="o">.</span><span class="n">m_firKernels</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">=</span> <span class="n">tile</span><span class="p">(</span><span class="mi">18</span><span class="o">+</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">location</span><span class="o">&lt;</span><span class="n">kernel</span><span class="o">&gt;</span><span class="p">(</span><span class="n">hb_FIR</span><span class="o">.</span><span class="n">m_firKernel</span><span class="p">)</span> <span class="o">=</span> <span class="n">tile</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span>
</pre></div>
</div>
<p>The testbench file, <code class="docutils literal notranslate"><span class="pre">test.cpp</span></code>, is unchanged.</p>
</div>
<div class="section" id="id6">
<h2>Build AI Engine Emulation<a class="headerlink" href="#id6" title="Permalink to this heading">¶</a></h2>
<p>Building the AI Engine emulation for part 3 is identical to part 1, as described previously.</p>
<p>If the build was successful, you can continue straight on through to simulation.</p>
</div>
<div class="section" id="id7">
<h2>Running the Design through Simulation<a class="headerlink" href="#id7" title="Permalink to this heading">¶</a></h2>
<p>Running part 3 through simulation is identical to part 1, as described previously.</p>
</div>
<div class="section" id="id8">
<h2>Using Vitis Analyzer to look at the Compilation and Simulation Results<a class="headerlink" href="#id8" title="Permalink to this heading">¶</a></h2>
<p>From the Assistant pane, expand the application <strong>displib_tutorial_part_3</strong>, then expand the <strong>Emulation-AIE</strong> section, and double-click <strong>Run Summary</strong>. Vitis Analyzer will now open. After it opens, it will display the Summary page, which provides a brief summary of the simulation.</p>
<p>Selecting <strong>Graph</strong> on the navigation bar shows a diagram of the filter implementation. It illustrates the data connectivity points into and out of the graph (128-bit interfaces), and the symmetrical FIR filter kernel being implemented on five tiles, followed by a single tile implementing the halfband filter.</p>
<p><img alt="Vitis Analyzer Graph" src="../../../../_images/DSPLib_tutorial_part_3_Vitis_Analyzer_Graph.png" /></p>
<p>Selecting the <strong>Array</strong> option on the navigation bar shows the physical implementation of the design on the AI Engine array; with the tile’s locations being determined by the location constraints.</p>
<p><img alt="Vitis Analyzer Array" src="../../../../_images/DSPLib_tutorial_part_3_Vitis_Analyzer_Array.png" /></p>
<p>Selecting the <strong>Trace</strong> option on the navigation bar now shows the channel filter tiles ((18,0) through (22,0)) almost fully occupied with processing the data; the computational load between the channel filter’s constituent engines now matching that of the halfband filter (23,0). The design now completes in 8 iterations in 24 microseconds, compared to 57.</p>
<p><img alt="Vitis Analyzer Trace" src="../../../../_images/DSPLib_tutorial_part_3_Vitis_Analyzer_Trace.png" /></p>
<p>This concludes this tutorial.</p>
</div>
</div>
<div class="section" id="references">
<h1>References<a class="headerlink" href="#references" title="Permalink to this heading">¶</a></h1>
<p>The following documents provide supplemental material useful with this tutorial.</p>
<div class="section" id="ug1076-versal-acap-ai-engine-programming-environment">
<h2><a class="reference external" href="https://www.xilinx.com/member/versal_ai_core_docs_ea.html">UG1076 Versal ACAP AI Engine Programming Environment</a><a class="headerlink" href="#ug1076-versal-acap-ai-engine-programming-environment" title="Permalink to this heading">¶</a></h2>
<p>Contains chapters on how to develop AI Engine graphs, how to use the Ai Engine compiler, and AI Engine simulation, and performance analysis.</p>
</div>
<div class="section" id="ug1295-digital-signal-processing-library-for-ai-engine">
<h2><a class="reference external" href="https://www.xilinx.com/member/versal_ai_engines.html#documentation">UG1295 Digital Signal Processing Library for AI Engine</a><a class="headerlink" href="#ug1295-digital-signal-processing-library-for-ai-engine" title="Permalink to this heading">¶</a></h2>
<p>Contains information regarding the DSPLib example kernels used by this tutorial.</p>
</div>
<div class="section" id="vitis-unified-software-development-platform-2020-2-documentation">
<h2><a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/index.html">Vitis Unified Software Development Platform 2020.2 Documentation</a><a class="headerlink" href="#vitis-unified-software-development-platform-2020-2-documentation" title="Permalink to this heading">¶</a></h2>
<p>Following links point to Vitis software platform related documents referred in this tutorial:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/kme1569523964461.html">Vitis Application Acceleration Development Flow Documentation</a></p></li>
<li><p><a class="reference external" href="https://github.com/Xilinx/Vitis-Tutorials">Vitis Application Acceleration Development Flow Tutorials</a></p></li>
</ul>
</div>
</div>
<div class="section" id="license">
<h1>License<a class="headerlink" href="#license" title="Permalink to this heading">¶</a></h1>
<p>Licensed under the Apache License, Version 2.0 (the “License”);</p>
<p>you may not use this file except in compliance with the License.</p>
<p>You may obtain a copy of the License at</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">http</span><span class="p">:</span><span class="o">//</span><span class="n">www</span><span class="o">.</span><span class="n">apache</span><span class="o">.</span><span class="n">org</span><span class="o">/</span><span class="n">licenses</span><span class="o">/</span><span class="n">LICENSE</span><span class="o">-</span><span class="mf">2.0</span>
</pre></div>
</div>
<p>Unless required by applicable law or agreed to in writing, software</p>
<p>distributed under the License is distributed on an “AS IS” BASIS,</p>
<p>WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</p>
<p>See the License for the specific language governing permissions and</p>
<p>limitations under the License.</p>
<p align="center"><sup>XD022 | &copy; Copyright 2021 Xilinx, Inc.</sup></p></div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on August 5, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>