{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@170:180@HdlIdDef", "\n\n  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n"], "Clone Blocks": [["hdl/projects/usdrx1/a5gt/system_top.v@231:241", "\n  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc_clk;\n\n  // internal signals\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@175:185", "  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@173:183", "\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n"], ["hdl/projects/daq2/a10gx/system_top.v@174:184", "  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@169:179", "  reg               phy_rst_reg = 0;\n\n\n  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@170:180", "\n\n  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n"], ["hdl/projects/daq2/a10gx/system_top.v@169:179", "  reg               phy_rst_reg = 0;\n\n\n  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@230:240", "  reg               phy_rst_reg = 0;\n\n  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc_clk;\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@174:184", "  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@172:182", "  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@233:243", "\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@232:242", "  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc_clk;\n\n  // internal signals\n\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@234:244", "  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@175:185", "  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@173:183", "\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@171:181", "\n  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n"], ["hdl/projects/daq2/a10gx/system_top.v@172:182", "  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n"], ["hdl/projects/daq2/a10gx/system_top.v@171:181", "\n  // internal clocks and resets\n\n  wire              sys_125m_clk;\n  wire              sys_25m_clk;\n  wire              sys_2m5_clk;\n  wire              eth_tx_clk;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n"]], "Diff Content": {"Delete": [[175, "  wire              sys_25m_clk;\n"]], "Add": []}}