<h2 id="id-2017-06-21SMARTMeetingnotes-Date">Date</h2><p><time datetime="2017-06-21" class="date-past">21 Jun 2017</time></p><h2 id="id-2017-06-21SMARTMeetingnotes-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="6245011345ece00069c9b891" href="https://arterisip.atlassian.net/wiki/people/6245011345ece00069c9b891?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">monica tang (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="6245027a2e101c006a8e1370" href="https://arterisip.atlassian.net/wiki/people/6245027a2e101c006a8e1370?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">alexis boutillier (Deactivated)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="624501ef8678e900705a9b17" href="https://arterisip.atlassian.net/wiki/people/624501ef8678e900705a9b17?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">benoit de lescure (Unlicensed)</a></li><li><a class="confluence-userlink user-mention" data-account-id="6137c753e2a0d60069b8eff7" href="https://arterisip.atlassian.net/wiki/people/6137c753e2a0d60069b8eff7?ref=confluence" target="_blank" data-linked-resource-id="327726" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">JeanPhilippe Loison</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3779ad6b7e006aa7d820" href="https://arterisip.atlassian.net/wiki/people/624b3779ad6b7e006aa7d820?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Potter (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3788699649006ae98fea" href="https://arterisip.atlassian.net/wiki/people/624b3788699649006ae98fea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ankit Shah (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b373bf6a26900695fd0f8" href="https://arterisip.atlassian.net/wiki/people/624b373bf6a26900695fd0f8?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Joe Butler (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></li></ul><h2 id="id-2017-06-21SMARTMeetingnotes-Goals">Goals</h2><ul><li></li></ul><p><a href="/wiki/spaces/ENGR/pages/16171554/2017-06-21+SMART+Meeting+notes?preview=%2F16171554%2F16294094%2FTACHL_Review.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">TACHL_Review.pptx</span></a></p><p><a href="/wiki/spaces/ENGR/pages/16171554/2017-06-21+SMART+Meeting+notes?preview=%2F16171554%2F16293967%2FPower+and+Clocks+2.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Power and Clocks 2.pptx</span></a></p><h2 id="id-2017-06-21SMARTMeetingnotes-Discussionitems">Discussion items</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Time</th><th class="confluenceTh">Item</th><th class="confluenceTh">Who</th><th class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">1hr</td><td class="confluenceTd">Introduction to TACHL</td><td class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a></td><td class="confluenceTd"><ul><li>very configurable design<br/><ul><li>generate statement: cannot go into always block to change what goes into it; cannot change the instances</li></ul></li><li>combinatorial space:<ul><li>verilog params: not flexible</li></ul></li><li>need interaction with software<ul><li>downstream: pass parameter values, wires, instantiations</li><li>upstream: pass config parameters in HW to SW, metadata</li><li>is there a way to propagate parameters among instances? Constraints are propagated; verification of the parameters (within constraints) are not enforced in TACHL. Constraints solver is not there yet (next level)<ul><li>SW data model will do the constraint solving (global constraints, derived local constraints, etc.), not at TACHL level</li></ul></li></ul></li><li>Generated model<ul><li>everything is an instruction</li></ul></li><li>Templated model<ul><li>code base is verilog, when something is needed, will call an expression (function call) that will return a string, and will inline the string</li><li>Need to enforce design rules at TACHL level?<ul><li>will be covered in lint</li><li>Manadher will look into enforcing this</li></ul></li></ul></li><li>How about inferring clock gating / pipelining, etc.?<ul><li>may make sense to parse RTL?</li></ul></li><li>Are interfaces defined as protocol, or as a bunch of wires?</li><li>TACHL<ul><li>not retargetable to different HDLs - how about systemC generation?<ul><li>will do verilator</li><li>no VHDL</li><li>will be systemVerilog</li></ul></li></ul></li><li>Timing / area estimator<ul><li>will have FF count</li></ul></li><li>current release: can do everything that ACHL does</li></ul></td></tr><tr><td class="confluenceTd">1hr</td><td class="confluenceTd">Power and Clock Domains</td><td class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a></td><td class="confluenceTd"><ul style="list-style-type: square;"><li>spec only covers domains that are controllable; does not cover domains that aren't controllable, nor circuitary that is needed to connect domains</li><li>PMA = power management agent</li><li>is there a way a master / slave to negotiate with ATU?<ul style="list-style-type: square;"><li>a lot of times the system SW will do the proper draining of signals</li><li>OCP-IP has a way to do power handshake at interface</li></ul></li><li>QACTIVE = busy upstream? or connected to request from IP that is connected to ATU</li><li>all blocks will have busy signal connected to PMA</li><li>concept of retention: can lower power but won't lose state; will have additional retention reset</li><li>P channel - defined by ARM for power; Q channel - for clock<ul style="list-style-type: square;"><li>CCI has both P and Q channel</li></ul></li><li>power domain crossing - need to keep track of any pending transactions<ul style="list-style-type: square;"><li>require adapter</li><li>need to send an error response</li><li>need this link to be symmetrical on request and response (sw will need to do this restriction)</li></ul></li><li>logic clock gating - can verify with assertion, or in verification testplan</li></ul></td></tr></tbody></table></div><h2 id="id-2017-06-21SMARTMeetingnotes-Actionitems">Action items</h2><ul class="inline-task-list" data-inline-tasks-content-id="16171554"><li data-inline-task-id="1"><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a> will look into enforcing design rules, and additional possible features. (discussion to be done with <a class="confluence-userlink user-mention" data-account-id="624501ef8678e900705a9b17" href="https://arterisip.atlassian.net/wiki/people/624501ef8678e900705a9b17?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">benoit de lescure (Unlicensed)</a> and <a class="confluence-userlink user-mention" data-account-id="6245027a2e101c006a8e1370" href="https://arterisip.atlassian.net/wiki/people/6245027a2e101c006a8e1370?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">alexis boutillier (Deactivated)</a>)</li><li data-inline-task-id="186"><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a> and <a class="confluence-userlink user-mention" data-account-id="6245027a2e101c006a8e1370" href="https://arterisip.atlassian.net/wiki/people/6245027a2e101c006a8e1370?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">alexis boutillier (Deactivated)</a> will discuss more on timing and area estimator</li><li data-inline-task-id="187"><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a> will send &quot;Getting started menu&quot; to CAE</li><li data-inline-task-id="188"><a class="confluence-userlink user-mention" data-account-id="624501ef8678e900705a9b17" href="https://arterisip.atlassian.net/wiki/people/624501ef8678e900705a9b17?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">benoit de lescure (Unlicensed)</a> and CAE will propse power/clock domain nomenclature with <a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a> </li><li data-inline-task-id="189"><a class="confluence-userlink user-mention" data-account-id="624501ef8678e900705a9b17" href="https://arterisip.atlassian.net/wiki/people/624501ef8678e900705a9b17?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">benoit de lescure (Unlicensed)</a> to come back to the team whether there is a need to handle master/slave power negotiation with ATU</li><li class="checked" data-inline-task-id="190"><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a> to discuss more about P channel support with CAE</li><li class="checked" data-inline-task-id="193"><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a> to discuss QACTIVE/PACTIVE signal indicator wtih CAE (from busy signal or req signal?)</li><li data-inline-task-id="191">CAE and HW archiect to discuss with <a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a> requirement in SW for the power crossing adapter</li><li data-inline-task-id="192"><a class="confluence-userlink user-mention" data-account-id="6245027a2e101c006a8e1370" href="https://arterisip.atlassian.net/wiki/people/6245027a2e101c006a8e1370?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">alexis boutillier (Deactivated)</a> to discuss with <a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a> on clock gating verification in the language</li></ul>