{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@139:149@HdlStmAssign", "  wire            adc_pn_oos_s;\n\n  // iq correction inputs\n\n  assign adc_data_s = (adc_data_sel_s == 4'h0) ? adc_data : dac_data;\n  assign adc_dcfilter_data_i_s = (IQSEL == 1) ? adc_dcfilter_data_in  : adc_dcfilter_data_out;\n  assign adc_dcfilter_data_q_s = (IQSEL == 1) ? adc_dcfilter_data_out : adc_dcfilter_data_in;\n\n  axi_ad9361_rx_pnmon #(.IQSEL (IQSEL), .PRBS_SEL (CHID)) i_rx_pnmon (\n    .adc_clk (adc_clk),\n    .adc_valid (adc_valid),\n"], "Clone Blocks": [["hdl/library/axi_ad9652/axi_ad9652_channel.v@122:132", "  wire            adc_pn_err_s;\n  wire            adc_pn_oos_s;\n\n  // iq correction inputs\n\n  assign adc_dcfilter_data_i_s = (IQSEL == 1) ? adc_dcfilter_data_in  : adc_dcfilter_data_out;\n  assign adc_dcfilter_data_q_s = (IQSEL == 1) ? adc_dcfilter_data_out : adc_dcfilter_data_in;\n\n  axi_ad9652_pnmon i_pnmon (\n    .adc_clk (adc_clk),\n    .adc_data (adc_data),\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@138:148", "  wire            adc_pn_err_s;\n  wire            adc_pn_oos_s;\n\n  // iq correction inputs\n\n  assign adc_data_s = (adc_data_sel_s == 4'h0) ? adc_data : dac_data;\n  assign adc_dcfilter_data_i_s = (IQSEL == 1) ? adc_dcfilter_data_in  : adc_dcfilter_data_out;\n  assign adc_dcfilter_data_q_s = (IQSEL == 1) ? adc_dcfilter_data_out : adc_dcfilter_data_in;\n\n  axi_ad9361_rx_pnmon #(.IQSEL (IQSEL), .PRBS_SEL (CHID)) i_rx_pnmon (\n    .adc_clk (adc_clk),\n"], ["hdl/library/axi_ad9643/axi_ad9643_channel.v@127:137", "  wire            adc_pn_oos_s;\n\n  // iq correction inputs\n\n  assign adc_dcfilter_data_i_s = (IQSEL == 1) ? adc_dcfilter_data_in  : adc_dcfilter_data_out;\n  assign adc_dcfilter_data_q_s = (IQSEL == 1) ? adc_dcfilter_data_out : adc_dcfilter_data_in;\n\n  axi_ad9643_pnmon i_pnmon (\n    .adc_clk (adc_clk),\n    .adc_data (adc_data),\n    .adc_pn_oos (adc_pn_oos_s),\n"], ["hdl/library/axi_ad9652/axi_ad9652_channel.v@123:133", "  wire            adc_pn_oos_s;\n\n  // iq correction inputs\n\n  assign adc_dcfilter_data_i_s = (IQSEL == 1) ? adc_dcfilter_data_in  : adc_dcfilter_data_out;\n  assign adc_dcfilter_data_q_s = (IQSEL == 1) ? adc_dcfilter_data_out : adc_dcfilter_data_in;\n\n  axi_ad9652_pnmon i_pnmon (\n    .adc_clk (adc_clk),\n    .adc_data (adc_data),\n    .adc_pn_oos (adc_pn_oos_s),\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@140:150", "\n  // iq correction inputs\n\n  assign adc_data_s = (adc_data_sel_s == 4'h0) ? adc_data : dac_data;\n  assign adc_dcfilter_data_i_s = (IQSEL == 1) ? adc_dcfilter_data_in  : adc_dcfilter_data_out;\n  assign adc_dcfilter_data_q_s = (IQSEL == 1) ? adc_dcfilter_data_out : adc_dcfilter_data_in;\n\n  axi_ad9361_rx_pnmon #(.IQSEL (IQSEL), .PRBS_SEL (CHID)) i_rx_pnmon (\n    .adc_clk (adc_clk),\n    .adc_valid (adc_valid),\n    .adc_data_i (adc_data),\n"], ["hdl/library/axi_ad9643/axi_ad9643_channel.v@126:136", "  wire            adc_pn_err_s;\n  wire            adc_pn_oos_s;\n\n  // iq correction inputs\n\n  assign adc_dcfilter_data_i_s = (IQSEL == 1) ? adc_dcfilter_data_in  : adc_dcfilter_data_out;\n  assign adc_dcfilter_data_q_s = (IQSEL == 1) ? adc_dcfilter_data_out : adc_dcfilter_data_in;\n\n  axi_ad9643_pnmon i_pnmon (\n    .adc_clk (adc_clk),\n    .adc_data (adc_data),\n"]], "Diff Content": {"Delete": [[144, "  assign adc_dcfilter_data_i_s = (IQSEL == 1) ? adc_dcfilter_data_in  : adc_dcfilter_data_out;\n"]], "Add": []}}