[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2862631 heartbeat IPC: 3.493 cumulative IPC: 3.493 (Simulation time: 00 hr 01 min 33 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2862631 cumulative IPC: 3.493 (Simulation time: 00 hr 01 min 33 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2862631 cumulative IPC: 3.493 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 10949995 heartbeat IPC: 1.236 cumulative IPC: 1.236 (Simulation time: 00 hr 03 min 58 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22118089 heartbeat IPC: 0.8954 cumulative IPC: 1.039 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 31250097 heartbeat IPC: 1.095 cumulative IPC: 1.057 (Simulation time: 00 hr 10 min 09 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 41354075 heartbeat IPC: 0.9897 cumulative IPC: 1.039 (Simulation time: 00 hr 14 min 13 sec)
Simulation finished CPU 0 instructions: 50000003 cycles: 49122868 cumulative IPC: 1.018 (Simulation time: 00 hr 17 min 43 sec)
Simulation complete CPU 0 instructions: 50000003 cycles: 49122868 cumulative IPC: 1.018 (Simulation time: 00 hr 17 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.018 instructions: 50000003 cycles: 49122868
CPU 0 Branch Prediction Accuracy: 90.31% MPKI: 9.36 Average ROB Occupancy at Mispredict: 35.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.353
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

cpu0->cpu0_STLB TOTAL        ACCESS:      15736 HIT:      14879 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      15736 HIT:      14879 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 700.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1299485 HIT:     223108 MISS:    1076377 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     630685 HIT:      53706 MISS:     576979 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     279567 HIT:      22616 MISS:     256951 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     388163 HIT:     146776 MISS:     241387 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1070 HIT:         10 MISS:       1060 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 67.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3539893 HIT:    3537315 MISS:       2578 MSHR_MERGE:       1370
cpu0->cpu0_L1I LOAD         ACCESS:    3539893 HIT:    3537315 MISS:       2578 MSHR_MERGE:       1370
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 237.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    9991959 HIT:    7285636 MISS:    2706323 MSHR_MERGE:    1796209
cpu0->cpu0_L1D LOAD         ACCESS:    6681511 HIT:    5221053 MISS:    1460458 MSHR_MERGE:     830981
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3308729 HIT:    2063935 MISS:    1244794 MSHR_MERGE:     965227
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1719 HIT:        648 MISS:       1071 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 87.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3192620 HIT:    3192598 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB LOAD         ACCESS:    3192620 HIT:    3192598 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 870 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    9681326 HIT:    9654152 MISS:      27174 MSHR_MERGE:      11444
cpu0->cpu0_DTLB LOAD         ACCESS:    9681326 HIT:    9654152 MISS:      27174 MSHR_MERGE:      11444
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 42.87 cycles
cpu0->LLC TOTAL        ACCESS:    1214343 HIT:     974130 MISS:     240213 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     576977 HIT:     475928 MISS:     101049 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     256951 HIT:     131351 MISS:     125600 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     379355 HIT:     366843 MISS:      12512 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1060 HIT:          8 MISS:       1052 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 247.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12415
  ROW_BUFFER_MISS:     215073
  AVG DBUS CONGESTED CYCLE: 10.23
Channel 0 WQ ROW_BUFFER_HIT:      40404
  ROW_BUFFER_MISS:     139431
  FULL:        418
Channel 0 REFRESHES ISSUED:       4094
