<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1008" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1008{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1008{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1008{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1008{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_1008{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1008{left:69px;bottom:1059px;letter-spacing:-0.13px;word-spacing:-0.99px;}
#t7_1008{left:69px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_1008{left:69px;bottom:1015px;}
#t9_1008{left:95px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#ta_1008{left:95px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tb_1008{left:95px;bottom:978px;}
#tc_1008{left:121px;bottom:978px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_1008{left:95px;bottom:953px;}
#te_1008{left:121px;bottom:953px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1008{left:69px;bottom:927px;}
#tg_1008{left:95px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#th_1008{left:95px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ti_1008{left:69px;bottom:887px;}
#tj_1008{left:95px;bottom:891px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tk_1008{left:95px;bottom:866px;}
#tl_1008{left:121px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_1008{left:95px;bottom:842px;}
#tn_1008{left:121px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#to_1008{left:95px;bottom:817px;}
#tp_1008{left:121px;bottom:817px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tq_1008{left:95px;bottom:793px;}
#tr_1008{left:121px;bottom:793px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ts_1008{left:69px;bottom:766px;}
#tt_1008{left:95px;bottom:770px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tu_1008{left:95px;bottom:745px;}
#tv_1008{left:121px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tw_1008{left:95px;bottom:721px;}
#tx_1008{left:121px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_1008{left:95px;bottom:697px;}
#tz_1008{left:121px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_1008{left:121px;bottom:680px;letter-spacing:-0.15px;}
#t11_1008{left:69px;bottom:653px;}
#t12_1008{left:95px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t13_1008{left:95px;bottom:640px;letter-spacing:-0.14px;}
#t14_1008{left:69px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_1008{left:69px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t16_1008{left:69px;bottom:531px;letter-spacing:0.2px;word-spacing:0.09px;}
#t17_1008{left:69px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_1008{left:69px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t19_1008{left:69px;bottom:472px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1a_1008{left:69px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1b_1008{left:69px;bottom:438px;letter-spacing:-0.13px;}
#t1c_1008{left:69px;bottom:414px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_1008{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_1008{left:69px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1f_1008{left:69px;bottom:322px;letter-spacing:0.13px;}
#t1g_1008{left:151px;bottom:322px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1h_1008{left:69px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_1008{left:69px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1j_1008{left:69px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t1k_1008{left:69px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1l_1008{left:69px;bottom:223px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#t1m_1008{left:69px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_1008{left:69px;bottom:156px;letter-spacing:-0.1px;}
#t1o_1008{left:154px;bottom:156px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1p_1008{left:69px;bottom:132px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1q_1008{left:69px;bottom:115px;letter-spacing:-0.13px;word-spacing:-0.52px;}

.s1_1008{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1008{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1008{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1008{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1008{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1008{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1008{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1008" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1008Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1008" style="-webkit-user-select: none;"><object width="935" height="1210" data="1008/1008.svg" type="image/svg+xml" id="pdf1008" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1008" class="t s1_1008">27-8 </span><span id="t2_1008" class="t s1_1008">Vol. 3C </span>
<span id="t3_1008" class="t s2_1008">VM ENTRIES </span>
<span id="t4_1008" class="t s3_1008">27.2.4 </span><span id="t5_1008" class="t s3_1008">Checks Related to Address-Space Size </span>
<span id="t6_1008" class="t s4_1008">On processors that support Intel 64 architecture, the following checks related to address-space size are performed </span>
<span id="t7_1008" class="t s4_1008">on VMX controls and fields in the host-state area: </span>
<span id="t8_1008" class="t s5_1008">• </span><span id="t9_1008" class="t s4_1008">If the logical processor is outside IA-32e mode (if IA32_EFER.LMA = 0) at the time of VM entry, the following </span>
<span id="ta_1008" class="t s4_1008">must hold: </span>
<span id="tb_1008" class="t s4_1008">— </span><span id="tc_1008" class="t s4_1008">The “IA-32e mode guest” VM-entry control is 0. </span>
<span id="td_1008" class="t s4_1008">— </span><span id="te_1008" class="t s4_1008">The “host address-space size” VM-exit control is 0. </span>
<span id="tf_1008" class="t s5_1008">• </span><span id="tg_1008" class="t s4_1008">If the logical processor is in IA-32e mode (if IA32_EFER.LMA = 1) at the time of VM entry, the “host address- </span>
<span id="th_1008" class="t s4_1008">space size” VM-exit control must be 1. </span>
<span id="ti_1008" class="t s5_1008">• </span><span id="tj_1008" class="t s4_1008">If the “host address-space size” VM-exit control is 0, the following must hold: </span>
<span id="tk_1008" class="t s4_1008">— </span><span id="tl_1008" class="t s4_1008">The “IA-32e mode guest” VM-entry control is 0. </span>
<span id="tm_1008" class="t s4_1008">— </span><span id="tn_1008" class="t s4_1008">Bit 17 of the CR4 field (corresponding to CR4.PCIDE) is 0. </span>
<span id="to_1008" class="t s4_1008">— </span><span id="tp_1008" class="t s4_1008">Bits 63:32 in the RIP field are 0. </span>
<span id="tq_1008" class="t s4_1008">— </span><span id="tr_1008" class="t s4_1008">If the “load CET state” VM-exit control is 1, bits 63:32 in the IA32_S_CET field and in the SSP field are 0. </span>
<span id="ts_1008" class="t s5_1008">• </span><span id="tt_1008" class="t s4_1008">If the “host address-space size” VM-exit control is 1, the following must hold: </span>
<span id="tu_1008" class="t s4_1008">— </span><span id="tv_1008" class="t s4_1008">Bit 5 of the CR4 field (corresponding to CR4.PAE) is 1. </span>
<span id="tw_1008" class="t s4_1008">— </span><span id="tx_1008" class="t s4_1008">The RIP field contains a canonical address. </span>
<span id="ty_1008" class="t s4_1008">— </span><span id="tz_1008" class="t s4_1008">If the “load CET state” VM-exit control is 1, the IA32_S_CET field and the SSP field contain canonical </span>
<span id="t10_1008" class="t s4_1008">addresses. </span>
<span id="t11_1008" class="t s5_1008">• </span><span id="t12_1008" class="t s4_1008">If the “load CET state” VM-exit control is 1, the IA32_INTERRUPT_SSP_TABLE_ADDR field contains a canonical </span>
<span id="t13_1008" class="t s4_1008">address. </span>
<span id="t14_1008" class="t s4_1008">On processors that do not support Intel 64 architecture, checks are performed to ensure that the “IA-32e mode </span>
<span id="t15_1008" class="t s4_1008">guest” VM-entry control and the “host address-space size” VM-exit control are both 0. </span>
<span id="t16_1008" class="t s6_1008">27.3 CHECKING AND LOADING GUEST STATE </span>
<span id="t17_1008" class="t s4_1008">If all checks on the VMX controls and the host-state area pass (see Section 27.2), the following operations take </span>
<span id="t18_1008" class="t s4_1008">place concurrently: (1) the guest-state area of the VMCS is checked to ensure that, after the VM entry completes, </span>
<span id="t19_1008" class="t s4_1008">the state of the logical processor is consistent with IA-32 and Intel 64 architectures; (2) processor state is loaded </span>
<span id="t1a_1008" class="t s4_1008">from the guest-state area or as specified by the VM-entry control fields; and (3) address-range monitoring is </span>
<span id="t1b_1008" class="t s4_1008">cleared. </span>
<span id="t1c_1008" class="t s4_1008">Because the checking and the loading occur concurrently, a failure may be discovered only after some state has </span>
<span id="t1d_1008" class="t s4_1008">been loaded. For this reason, the logical processor responds to such failures by loading state from the host-state </span>
<span id="t1e_1008" class="t s4_1008">area, as it would for a VM exit. See Section 27.8. </span>
<span id="t1f_1008" class="t s3_1008">27.3.1 </span><span id="t1g_1008" class="t s3_1008">Checks on the Guest State Area </span>
<span id="t1h_1008" class="t s4_1008">This section describes checks performed on fields in the guest-state area. These checks may be performed in any </span>
<span id="t1i_1008" class="t s4_1008">order. Some checks prevent establishment of settings (or combinations of settings) that are currently reserved. </span>
<span id="t1j_1008" class="t s4_1008">Future processors may allow such settings (or combinations) and may not perform the corresponding checks. The </span>
<span id="t1k_1008" class="t s4_1008">correctness of software should not rely on VM-entry failures resulting from the checks documented in this section. </span>
<span id="t1l_1008" class="t s4_1008">The following subsections reference fields that correspond to processor state. Unless otherwise stated, these refer- </span>
<span id="t1m_1008" class="t s4_1008">ences are to fields in the guest-state area. </span>
<span id="t1n_1008" class="t s7_1008">27.3.1.1 </span><span id="t1o_1008" class="t s7_1008">Checks on Guest Control Registers, Debug Registers, and MSRs </span>
<span id="t1p_1008" class="t s4_1008">The following checks are performed on fields in the guest-state area corresponding to control registers, debug </span>
<span id="t1q_1008" class="t s4_1008">registers, and MSRs: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
