/* auto generated by GEN_VIC_COLLECT, do not edit! */
/* 151215_1300 */

#ifndef __HW_IRQID_XPIC_COM_H
#define __HW_IRQID_XPIC_COM_H

typedef enum
{
  IRQID_XPIC_IDPM_ARM_HOST = 52,
  IRQID_XPIC_DPM1 = 51,
  IRQID_XPIC_DPM0 = 50,
  IRQID_XPIC_HS_XPIC_NETX = 49,
  IRQID_XPIC_HS_XPIC_NETX_HSC8TO15 = 48,
  IRQID_XPIC_HS_XPIC_NETX_HSC7 = 47,
  IRQID_XPIC_HS_XPIC_NETX_HSC6 = 46,
  IRQID_XPIC_HS_XPIC_NETX_HSC5 = 45,
  IRQID_XPIC_HS_XPIC_NETX_HSC4 = 44,
  IRQID_XPIC_HS_XPIC_NETX_HSC3 = 43,
  IRQID_XPIC_HS_XPIC_NETX_HSC2 = 42,
  IRQID_XPIC_HS_XPIC_NETX_HSC1 = 41,
  IRQID_XPIC_HS_XPIC_NETX_HSC0 = 40,
  IRQID_XPIC_FIREWALL = 38,
  IRQID_XPIC_INTPHY_CFG_IRQ = 37,
  IRQID_XPIC_GPIO_TIMER0 = 36,
  IRQID_XPIC_GPIO3 = 35,
  IRQID_XPIC_GPIO2 = 34,
  IRQID_XPIC_GPIO1 = 33,
  IRQID_XPIC_GPIO0 = 32,
  IRQID_XPIC_HIF_RDY_TO = 31,
  IRQID_XPIC_MTGY = 30,
  IRQID_XPIC_AES = 29,
  IRQID_XPIC_HASH = 28,
  IRQID_XPIC_ADC1 = 27,
  IRQID_XPIC_ADC0 = 26,
  IRQID_XPIC_ETH = 25,
  IRQID_XPIC_HIF_PIO = 24,
  IRQID_XPIC_SQI = 23,
  IRQID_XPIC_LVDS2MII1 = 22,
  IRQID_XPIC_LVDS2MII0 = 21,
  IRQID_XPIC_TRIGGER_LT = 20,
  IRQID_XPIC_MSYNC1 = 19,
  IRQID_XPIC_MSYNC0 = 18,
  IRQID_XPIC_COM1 = 17,
  IRQID_XPIC_COM0 = 16,
  IRQID_XPIC_NFIFO = 15,
  IRQID_XPIC_BOD = 14,
  IRQID_XPIC_MISALIGN = 13,
  IRQID_XPIC_ECC_2BIT_ERROR = 12,
  IRQID_XPIC_ECC_1BIT_ERROR = 11,
  IRQID_XPIC_I2C1 = 10,
  IRQID_XPIC_I2C0 = 9,
  IRQID_XPIC_UART = 8,
  IRQID_XPIC_MCP = 7,
  IRQID_XPIC_DMAC = 6,
  IRQID_XPIC_WDG = 5,
  IRQID_XPIC_TIMER_SYSTIME_S = 4,
  IRQID_XPIC_TIMER2 = 3,
  IRQID_XPIC_TIMER1 = 2,
  IRQID_XPIC_TIMER0 = 1,
  IRQID_XPIC_SW = 0
} IRQID_XPIC_E;
#endif
