{"platformName":"design_1_mk3","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"design_1_mk3","platHandOff":"C:/Users/owenm/Programming/Verilog/ADC_interface_debounced/design_1_mk3.xsa","platIntHandOff":"<platformDir>/hw/design_1_mk3.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"design_1_mk3","systems":[{"systemName":"design_1_mk3","systemDesc":"design_1_mk3","sysIsBootAutoGen":"true","systemDispName":"design_1_mk3","sysActiveDom":"standalone_microblaze_0","sysDefaultDom":"standalone_microblaze_0","domains":[{"domainName":"standalone_microblaze_0","domainDispName":"standalone_microblaze_0","domainDesc":"standalone_microblaze_0","processors":"microblaze_0","os":"standalone","sdxOs":"standalone","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.7","mssFile":"","md5Digest":"cf9eeec29824dd6d28bd014355170ea7","compatibleApp":"","domType":"mssDomain","arch":"32-bit","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
