/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [19:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[2]) & (celloutsig_1_2z[0] | celloutsig_1_9z[6]));
  assign celloutsig_1_17z = ~((celloutsig_1_7z | celloutsig_1_16z) & (celloutsig_1_3z[10] | celloutsig_1_11z[2]));
  assign celloutsig_1_0z = in_data[146] ^ in_data[151];
  assign celloutsig_1_4z = in_data[158] ^ celloutsig_1_2z[3];
  assign celloutsig_0_19z = ~(celloutsig_0_9z[1] ^ celloutsig_0_9z[0]);
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 9'h000;
    else _00_ <= { in_data[78:75], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[109:104], celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[12:3] };
  assign celloutsig_1_18z = celloutsig_1_2z[20:18] === { celloutsig_1_1z[2:1], celloutsig_1_8z };
  assign celloutsig_1_5z = { celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_4z } === celloutsig_1_2z[18:14];
  assign celloutsig_1_8z = { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } === celloutsig_1_2z[15:12];
  assign celloutsig_1_15z = in_data[131:127] && celloutsig_1_9z[7:3];
  assign celloutsig_0_8z = ! _00_[3:1];
  assign celloutsig_0_0z = in_data[4:0] % { 1'h1, in_data[36:33] };
  assign celloutsig_1_19z = celloutsig_1_14z[9:5] % { 1'h1, celloutsig_1_2z[8:7], celloutsig_1_0z, celloutsig_1_17z };
  assign celloutsig_1_2z = in_data[168:147] % { 1'h1, in_data[142], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[185:184], celloutsig_1_0z, celloutsig_1_0z } * { in_data[178:176], celloutsig_1_0z };
  assign celloutsig_0_9z = - _00_[6:3];
  assign celloutsig_1_11z = - celloutsig_1_3z[10:8];
  assign celloutsig_0_2z = ~ celloutsig_0_0z[4:1];
  assign celloutsig_1_9z = { in_data[168:158], celloutsig_1_7z } | { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_18z = celloutsig_0_11z & celloutsig_0_3z[4];
  assign celloutsig_1_16z = | { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_9z[8] };
  assign celloutsig_0_11z = | { celloutsig_0_8z, in_data[42:40] };
  assign celloutsig_1_7z = ~^ celloutsig_1_2z[11:8];
  assign celloutsig_1_14z = { in_data[158:155], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z } >> { in_data[141:136], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[25:24], celloutsig_0_0z } >> { celloutsig_0_2z[1:0], celloutsig_0_0z };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
