<h1 align="center">ğŸ§  Verilogians_kit</h1>
<p align="center">
  <b>Your all-in-one digital design companion</b><br>
  Modular Verilog examples, testbenches, and simulation setups built for learning, exploring, and building real-world logic circuits.
</p>

---

## ğŸ“Œ About the Project

**Verilogians_kit** is a thoughtfully curated collection of reusable Verilog modules, simulation testbenches, and FPGA-friendly code blocks designed to support learners, hobbyists, and embedded system developers. This is not just a project â€” it's a practical learning space for mastering digital electronics through HDL.

---
## ğŸ—‚ Repository Structure
```bash
verilogicians_kit/
â”œâ”€â”€ ğŸ“ basics/               # Logic gates, Boolean Alegbric Functions, Combinational Circuits(MUXes, Decoders, Encoders) 
â”œâ”€â”€ ğŸ“ sequential/           # Flip-flops, Counters, Registers
â”œâ”€â”€ ğŸ“ fsm/                  # Mealy/Moore Machines
â”œâ”€â”€ ğŸ“ arithmetic/           # Adders, Multipliers, ALUs
â”œâ”€â”€ ğŸ“ advanced/             # Pipelining, CDC, Optimization
â”œâ”€â”€ ğŸ“ projects/             # Complete systems (UART, SPI, I2C)
â”œâ”€â”€ ğŸ“ testbenches/          # Verification code
â””â”€â”€ ğŸ“ docs/                 # Cheatsheets, References
```
---

## ğŸ› ï¸ Built Using

| Tool           | Purpose                    |
|----------------|----------------------------|
| **Verilog HDL**| Hardware design language   |
| **Icarus Verilog** | Simulation and testing |
| **Vivado**      | FPGA synthesis & testing  |

---


