# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-UNOPTFLAT --cc -f required_modules.txt config.vlt -Isail-core/include improved_verilog/config.v --trace --top-module top_sim --exe top_sim.cpp -Mdir verilator_sim -CFLAGS -g -O3"
S      2078 10252478  1622123423   221581052  1621981967           0 "../include/rv32i-defines.v"
S     11112 10252479  1622123410   921979190  1621981967           0 "../include/sail-core-defines.v"
S   7484256    67167  1620744980   487140539  1581264640           0 "/usr/bin/verilator_bin"
S        89 11521572  1622142150   841005746  1622107578           0 "config.vlt"
S      1997  8972887  1621770912   599863039  1621336664           0 "improved_verilog/CSR.v"
S      1799  8972873  1621770908   875982675  1621336664           0 "improved_verilog/adder.v"
S      5105  8970749  1622123343   476163408  1622123281           0 "improved_verilog/alu.v"
S      6305  8972875  1621770909   399965840  1621336664           0 "improved_verilog/alu_control.v"
S      2056  8972879  1621770910   403933585  1621336664           0 "improved_verilog/branch_decide.v"
S      4152  8972896  1622122853   700102652  1622122853   700102652 "improved_verilog/branch_predictor.v"
S       416  9476420  1622149691   402842315  1622149691           0 "improved_verilog/config.v"
S      2665  8972883  1621770911   435900432  1621336664           0 "improved_verilog/control_unit.v"
S     12810  8972914  1622149318   338605159  1622149318   338605159 "improved_verilog/cpu.v"
S      2268  8972893  1622046780   161524786  1622046780   161524786 "improved_verilog/dataMem_mask_gen.v"
S      9569  8973156  1622151066   198975846  1622151066   198975846 "improved_verilog/data_mem.v"
S      2928  8972895  1621848265    71698349  1621848265    71698349 "improved_verilog/forwarding_unit.v"
S      2303  8972897  1621770914   823791589  1621336664           0 "improved_verilog/imm_gen.v"
S      2550  8972899  1621873302   717463772  1621848265           0 "improved_verilog/instruction_mem.v"
S      1707  8972901  1621873995   535281418  1621336664           0 "improved_verilog/mux2to1.v"
S      3954  8972903  1621784044    90280984  1621336664           0 "improved_verilog/pipeline_registers.v"
S      2178  8972905  1621784476   920373330  1621336664           0 "improved_verilog/program_counter.v"
S      3124  8972909  1621770917   807695726  1621336664           0 "improved_verilog/register_file.v"
S      3156  8973783  1621983664   330288170  1621983660           0 "improved_verilog/two_bit_branch_predictor.v"
S       624 11521582  1622149621   193065469  1622149620           0 "required_modules.txt"
S      2589 11521640  1622147219   874146541  1622147219   874146541 "toplevel_sim.v"
T    299461 11521129  1622154997   580959346  1622154997   580959346 "verilator_sim/Vtop_sim.cpp"
T      9955 11521128  1622154997   572959603  1622154997   572959603 "verilator_sim/Vtop_sim.h"
T      1815 11521190  1622154997   580959346  1622154997   580959346 "verilator_sim/Vtop_sim.mk"
T       576 11520299  1622154997   568959730  1622154997   568959730 "verilator_sim/Vtop_sim__Syms.cpp"
T       975 11520533  1622154997   568959730  1622154997   568959730 "verilator_sim/Vtop_sim__Syms.h"
T     92699 11520624  1622154997   572959603  1622154997   572959603 "verilator_sim/Vtop_sim__Trace.cpp"
T    116987 11520617  1622154997   572959603  1622154997   572959603 "verilator_sim/Vtop_sim__Trace__Slow.cpp"
T      1025 11521191  1622154997   580959346  1622154997   580959346 "verilator_sim/Vtop_sim__ver.d"
T         0        0  1622154997   580959346  1622154997   580959346 "verilator_sim/Vtop_sim__verFiles.dat"
T      1310 11521189  1622154997   580959346  1622154997   580959346 "verilator_sim/Vtop_sim_classes.mk"
