// Seed: 1090204980
module module_0 ();
  wire id_2;
  wire id_3 = id_1;
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output supply0 id_2,
    output wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input supply1 id_8,
    output wand id_9
);
  module_0 modCall_1 ();
  assign id_9 = id_4 ? id_5 : id_5;
  assign id_0 = 1;
  wire id_11;
endmodule
module module_2 (
    input wor id_0,
    input wand id_1,
    input wor id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6
);
  id_8 :
  assert property (@(posedge id_1) id_2)
  else $display(1);
  wire id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
endmodule
