============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 23 2019  01:17:38 pm
  Module:                 cas4
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           5   11.732    gscl45nm 
AOI21X1          5   14.079    gscl45nm 
AOI22X1         10   32.851    gscl45nm 
BUFX2           45  105.592    gscl45nm 
INVX1           75  105.593    gscl45nm 
MUX2X1          60  225.264    gscl45nm 
NAND2X1         15   28.158    gscl45nm 
NOR2X1          15   35.197    gscl45nm 
OAI21X1         10   28.158    gscl45nm 
OR2X1           10   23.465    gscl45nm 
----------------------------------------
total          250  610.090             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter        75 105.593   17.3 
buffer          45 105.592   17.3 
logic          130 398.905   65.4 
----------------------------------
total          250 610.090  100.0 

