Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/35-openroad-cts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012499    0.047468    0.184348    0.303768 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047468    0.000012    0.303780 v _214_/A (sg13g2_xnor2_1)
     1    0.002651    0.031995    0.066312    0.370092 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.031995    0.000009    0.370101 v _300_/D (sg13g2_dfrbpq_1)
                                              0.370101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269419   clock uncertainty
                                  0.000000    0.269419   clock reconvergence pessimism
                                 -0.037651    0.231769   library hold time
                                              0.231769   data required time
---------------------------------------------------------------------------------------------
                                              0.231769   data required time
                                             -0.370101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.138333   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011996    0.046025    0.183116    0.302547 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.046025    0.000005    0.302552 v fanout76/A (sg13g2_buf_8)
     8    0.038466    0.029717    0.089281    0.391833 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029717    0.000266    0.392099 v _192_/A (sg13g2_xnor2_1)
     1    0.001554    0.026415    0.054920    0.447019 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026415    0.000000    0.447019 v _294_/D (sg13g2_dfrbpq_1)
                                              0.447019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269423   clock uncertainty
                                  0.000000    0.269423   clock reconvergence pessimism
                                 -0.035882    0.233540   library hold time
                                              0.233540   data required time
---------------------------------------------------------------------------------------------
                                              0.233540   data required time
                                             -0.447019   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213479   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012369    0.060794    0.191351    0.310783 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060794    0.000005    0.310788 ^ fanout76/A (sg13g2_buf_8)
     8    0.039697    0.033644    0.091489    0.402277 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033645    0.000286    0.402562 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036607    0.044101    0.446663 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036607    0.000058    0.446721 v _293_/D (sg13g2_dfrbpq_1)
                                              0.446721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269432   clock uncertainty
                                  0.000000    0.269432   clock reconvergence pessimism
                                 -0.039112    0.230319   library hold time
                                              0.230319   data required time
---------------------------------------------------------------------------------------------
                                              0.230319   data required time
                                             -0.446721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216402   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175338    0.294493 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294507 v fanout58/A (sg13g2_buf_8)
     4    0.027315    0.025783    0.081142    0.375649 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025783    0.000043    0.375692 v _210_/B (sg13g2_xnor2_1)
     1    0.005543    0.046575    0.063629    0.439321 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046575    0.000009    0.439330 v _211_/B (sg13g2_xnor2_1)
     1    0.001845    0.027442    0.054719    0.494049 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027442    0.000002    0.494052 v _299_/D (sg13g2_dfrbpq_1)
                                              0.494052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269155   clock uncertainty
                                  0.000000    0.269155   clock reconvergence pessimism
                                 -0.036273    0.232882   library hold time
                                              0.232882   data required time
---------------------------------------------------------------------------------------------
                                              0.232882   data required time
                                             -0.494052   data arrival time
---------------------------------------------------------------------------------------------
                                              0.261170   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035524    0.028705    0.087435    0.388651 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028707    0.000479    0.389130 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004401    0.048034    0.094414    0.483543 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048034    0.000020    0.483563 ^ _219_/A (sg13g2_inv_1)
     1    0.001985    0.018499    0.030082    0.513646 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018499    0.000004    0.513649 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269432   clock uncertainty
                                  0.000000    0.269432   clock reconvergence pessimism
                                 -0.033373    0.236058   library hold time
                                              0.236058   data required time
---------------------------------------------------------------------------------------------
                                              0.236058   data required time
                                             -0.513649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277591   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032214    0.000066    0.382560 v _195_/A (sg13g2_xor2_1)
     2    0.008814    0.044447    0.082868    0.465428 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044447    0.000008    0.465436 v _196_/B (sg13g2_xor2_1)
     1    0.002090    0.025431    0.053607    0.519043 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025431    0.000004    0.519048 v _295_/D (sg13g2_dfrbpq_1)
                                              0.519048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269428   clock uncertainty
                                  0.000000    0.269428   clock reconvergence pessimism
                                 -0.035570    0.233858   library hold time
                                              0.233858   data required time
---------------------------------------------------------------------------------------------
                                              0.233858   data required time
                                             -0.519048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285190   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012499    0.047468    0.184348    0.303768 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047468    0.000012    0.303779 v output2/A (sg13g2_buf_2)
     1    0.050875    0.086742    0.140955    0.444734 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086742    0.000165    0.444899 v sign (out)
                                              0.444899   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.444899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294899   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035524    0.028705    0.087435    0.388651 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028705    0.000238    0.388889 v _202_/B (sg13g2_xor2_1)
     2    0.010608    0.048125    0.084325    0.473214 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048125    0.000030    0.473245 v _204_/A (sg13g2_xor2_1)
     1    0.001753    0.024409    0.058538    0.531783 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024409    0.000002    0.531784 v _297_/D (sg13g2_dfrbpq_1)
                                              0.531784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269163   clock uncertainty
                                  0.000000    0.269163   clock reconvergence pessimism
                                 -0.035312    0.233852   library hold time
                                              0.233852   data required time
---------------------------------------------------------------------------------------------
                                              0.233852   data required time
                                             -0.531784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297933   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000008    0.301208 v fanout54/A (sg13g2_buf_2)
     5    0.025470    0.051098    0.106044    0.407252 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.051098    0.000110    0.407362 v _199_/B (sg13g2_xnor2_1)
     2    0.008820    0.065994    0.087311    0.494672 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065994    0.000014    0.494687 v _200_/B (sg13g2_xor2_1)
     1    0.002307    0.025654    0.062883    0.557569 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025654    0.000006    0.557576 v _296_/D (sg13g2_dfrbpq_1)
                                              0.557576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000053    0.119187 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269187   clock uncertainty
                                  0.000000    0.269187   clock reconvergence pessimism
                                 -0.035706    0.233480   library hold time
                                              0.233480   data required time
---------------------------------------------------------------------------------------------
                                              0.233480   data required time
                                             -0.557576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324095   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000008    0.301208 v fanout54/A (sg13g2_buf_2)
     5    0.025470    0.051098    0.106044    0.407252 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.051098    0.000217    0.407469 v _206_/B (sg13g2_xnor2_1)
     2    0.010439    0.072881    0.094507    0.501976 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.072881    0.000032    0.502008 v _208_/A (sg13g2_xor2_1)
     1    0.002025    0.025168    0.069069    0.571077 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025168    0.000004    0.571081 v _298_/D (sg13g2_dfrbpq_1)
                                              0.571081   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269151   clock uncertainty
                                  0.000000    0.269151   clock reconvergence pessimism
                                 -0.035552    0.233599   library hold time
                                              0.233599   data required time
---------------------------------------------------------------------------------------------
                                              0.233599   data required time
                                             -0.571081   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337482   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012499    0.047468    0.184348    0.303768 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047468    0.000002    0.303770 v _127_/A (sg13g2_inv_1)
     1    0.006883    0.039884    0.046820    0.350590 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.039884    0.000072    0.350662 ^ output3/A (sg13g2_buf_2)
     1    0.051206    0.110838    0.142741    0.493403 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.110838    0.000224    0.493627 ^ signB (out)
                                              0.493627   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.493627   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343627   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000364    0.395352 ^ _275_/A (sg13g2_nor2_1)
     1    0.004151    0.024335    0.050601    0.445954 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.024335    0.000019    0.445973 v output30/A (sg13g2_buf_2)
     1    0.052908    0.089699    0.131848    0.577821 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089701    0.000529    0.578350 v sine_out[3] (out)
                                              0.578350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.578350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428350   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000358    0.395347 ^ _212_/A (sg13g2_nor2_1)
     2    0.008054    0.035416    0.061786    0.457133 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.035416    0.000010    0.457143 v output26/A (sg13g2_buf_2)
     1    0.053299    0.090373    0.137581    0.594724 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090376    0.000601    0.595325 v sine_out[2] (out)
                                              0.595325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.595325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445325   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000447    0.388842 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003510    0.023153    0.088101    0.476943 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023153    0.000010    0.476954 v output12/A (sg13g2_buf_2)
     1    0.051778    0.087956    0.130147    0.607100 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.087956    0.000319    0.607420 v sine_out[17] (out)
                                              0.607420   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.607420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.457420   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000204    0.454102 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003523    0.020126    0.030583    0.484685 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.020126    0.000011    0.484696 v output16/A (sg13g2_buf_2)
     1    0.051908    0.088136    0.128817    0.613513 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088136    0.000345    0.613858 v sine_out[20] (out)
                                              0.613858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.613858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.463858   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000253    0.454151 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003688    0.020568    0.030988    0.485140 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.020568    0.000012    0.485152 v output11/A (sg13g2_buf_2)
     1    0.051809    0.087986    0.128932    0.614083 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.087986    0.000325    0.614409 v sine_out[16] (out)
                                              0.614409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464409   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028148    0.000137    0.454035 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005330    0.025058    0.035018    0.489054 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025058    0.000040    0.489094 v output13/A (sg13g2_buf_2)
     1    0.051821    0.088036    0.131108    0.620202 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088036    0.000328    0.620529 v sine_out[18] (out)
                                              0.620529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620529   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470529   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000216    0.454114 ^ _167_/A (sg13g2_nor2_1)
     1    0.004162    0.025030    0.035981    0.490095 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025030    0.000019    0.490114 v output19/A (sg13g2_buf_2)
     1    0.052069    0.088417    0.131340    0.621454 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088417    0.000377    0.621831 v sine_out[23] (out)
                                              0.621831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.621831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.471831   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000266    0.454164 ^ _160_/A (sg13g2_nor2_1)
     1    0.005297    0.027598    0.038712    0.492875 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027598    0.000039    0.492914 v output14/A (sg13g2_buf_2)
     1    0.051895    0.088168    0.132406    0.625321 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088168    0.000342    0.625663 v sine_out[19] (out)
                                              0.625663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.625663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475663   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028635    0.000132    0.454411 ^ _281_/A (sg13g2_nor2_1)
     1    0.006671    0.030876    0.042211    0.496622 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.030876    0.000070    0.496692 v output35/A (sg13g2_buf_2)
     1    0.051939    0.088257    0.134029    0.630721 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088258    0.000351    0.631072 v sine_out[8] (out)
                                              0.631072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.631072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481072   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000433    0.454712 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003717    0.037849    0.049025    0.503738 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.037849    0.000013    0.503751 v output15/A (sg13g2_buf_2)
     1    0.054143    0.091683    0.139597    0.643347 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091688    0.000763    0.644110 v sine_out[1] (out)
                                              0.644110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.644110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494110   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000071    0.445109 v _169_/A (sg13g2_nand2_1)
     1    0.004463    0.032296    0.040553    0.485662 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.032296    0.000019    0.485682 ^ _170_/B (sg13g2_nand2_1)
     1    0.003160    0.031661    0.048571    0.534252 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031661    0.000006    0.534258 v output20/A (sg13g2_buf_2)
     1    0.052120    0.088540    0.134591    0.668849 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.088541    0.000382    0.669231 v sine_out[24] (out)
                                              0.669231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519231   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000255    0.390187 ^ fanout71/A (sg13g2_buf_8)
     8    0.028674    0.027781    0.075631    0.465818 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027781    0.000110    0.465928 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003897    0.042878    0.061920    0.527848 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.042878    0.000016    0.527864 v output28/A (sg13g2_buf_2)
     1    0.053736    0.091098    0.141603    0.669468 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091102    0.000702    0.670170 v sine_out[31] (out)
                                              0.670170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520170   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032219    0.000374    0.382868 v _215_/C (sg13g2_nand3_1)
     2    0.008775    0.048638    0.059880    0.442748 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.048638    0.000035    0.442783 ^ _284_/B (sg13g2_and2_1)
     1    0.004541    0.032051    0.093693    0.536476 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032051    0.000026    0.536502 ^ output7/A (sg13g2_buf_2)
     1    0.051951    0.112325    0.139833    0.676335 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112325    0.000354    0.676689 ^ sine_out[12] (out)
                                              0.676689   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.676689   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526689   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000448    0.388843 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008185    0.045421    0.097094    0.485937 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.045421    0.000042    0.485979 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003028    0.032931    0.056227    0.542206 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032931    0.000005    0.542210 v output23/A (sg13g2_buf_2)
     1    0.053125    0.090091    0.136206    0.678416 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090093    0.000573    0.678989 v sine_out[27] (out)
                                              0.678989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.678989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528989   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074472    0.000460    0.388855 ^ fanout67/A (sg13g2_buf_8)
     8    0.032115    0.030942    0.095216    0.484071 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030948    0.000046    0.484117 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003074    0.039460    0.059517    0.543633 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039460    0.000005    0.543638 v output29/A (sg13g2_buf_2)
     1    0.054079    0.091599    0.140298    0.683936 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.091604    0.000768    0.684704 v sine_out[32] (out)
                                              0.684704   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.684704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534704   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175338    0.294493 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294507 v fanout58/A (sg13g2_buf_8)
     4    0.027315    0.025783    0.081142    0.375649 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025783    0.000061    0.375710 v _239_/A (sg13g2_and3_1)
     1    0.005294    0.027057    0.074474    0.450184 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027057    0.000035    0.450220 v _256_/A2 (sg13g2_a22oi_1)
     1    0.003614    0.056982    0.079955    0.530175 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.056982    0.000011    0.530186 ^ output4/A (sg13g2_buf_2)
     1    0.054300    0.117173    0.155137    0.685323 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.117177    0.000819    0.686141 ^ sine_out[0] (out)
                                              0.686141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536141   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000435    0.388830 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003731    0.021371    0.073043    0.461873 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021371    0.000010    0.461883 v _179_/B (sg13g2_nand2_1)
     2    0.006531    0.040142    0.043290    0.505173 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.040142    0.000009    0.505181 ^ _180_/B (sg13g2_nand2_1)
     1    0.004335    0.037513    0.056224    0.561405 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037513    0.000023    0.561428 v output24/A (sg13g2_buf_2)
     1    0.053168    0.090189    0.138458    0.699886 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.090191    0.000582    0.700468 v sine_out[28] (out)
                                              0.700468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550468   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011996    0.046025    0.183116    0.302547 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.046025    0.000005    0.302552 v fanout76/A (sg13g2_buf_8)
     8    0.038466    0.029717    0.089281    0.391833 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029717    0.000276    0.392109 v _128_/A (sg13g2_inv_2)
     5    0.019281    0.046649    0.048103    0.440212 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046650    0.000149    0.440361 ^ _138_/A (sg13g2_nor2_1)
     2    0.007304    0.036988    0.051143    0.491504 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.036988    0.000025    0.491529 v _279_/B (sg13g2_nor2_1)
     1    0.003937    0.052750    0.058582    0.550111 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.052750    0.000016    0.550127 ^ output34/A (sg13g2_buf_2)
     1    0.052329    0.113161    0.150535    0.700662 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.113161    0.000429    0.701091 ^ sine_out[7] (out)
                                              0.701091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.701091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551091   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000033    0.527056 ^ _277_/B (sg13g2_nor2_1)
     1    0.003822    0.027884    0.046991    0.574047 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.027884    0.000015    0.574062 v output32/A (sg13g2_buf_2)
     1    0.052913    0.089731    0.133560    0.707622 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.089733    0.000535    0.708157 v sine_out[5] (out)
                                              0.708157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.708157   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558157   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000044    0.445082 v _144_/A (sg13g2_nand2_1)
     2    0.007423    0.043067    0.049958    0.495040 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.043067    0.000024    0.495064 ^ _145_/B (sg13g2_nand2_1)
     1    0.007118    0.052391    0.069239    0.564303 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.052391    0.000080    0.564383 v output9/A (sg13g2_buf_2)
     1    0.051864    0.088291    0.144326    0.708708 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088291    0.000336    0.709045 v sine_out[14] (out)
                                              0.709045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.709045   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559045   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011996    0.046025    0.183116    0.302547 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.046025    0.000005    0.302552 v fanout76/A (sg13g2_buf_8)
     8    0.038466    0.029717    0.089281    0.391833 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029717    0.000276    0.392109 v _128_/A (sg13g2_inv_2)
     5    0.019281    0.046649    0.048103    0.440212 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046650    0.000149    0.440361 ^ _138_/A (sg13g2_nor2_1)
     2    0.007304    0.036988    0.051143    0.491504 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.036988    0.000014    0.491518 v _139_/A2 (sg13g2_a21oi_1)
     1    0.003335    0.048269    0.075419    0.566936 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048269    0.000007    0.566944 ^ output8/A (sg13g2_buf_2)
     1    0.051939    0.112353    0.147826    0.714770 ^ output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.112353    0.000351    0.715121 ^ sine_out[13] (out)
                                              0.715121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.715121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565121   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000010    0.527034 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.003198    0.027444    0.075526    0.602560 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027444    0.000007    0.602566 v output18/A (sg13g2_buf_2)
     1    0.051994    0.088319    0.132430    0.734997 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088319    0.000362    0.735359 v sine_out[22] (out)
                                              0.735359   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.735359   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585359   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028148    0.000091    0.453989 ^ fanout56/A (sg13g2_buf_2)
     8    0.030556    0.071380    0.105922    0.559911 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071380    0.000061    0.559972 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003523    0.028275    0.043934    0.603905 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028275    0.000011    0.603916 v output17/A (sg13g2_buf_2)
     1    0.051951    0.088258    0.132788    0.736704 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088258    0.000353    0.737057 v sine_out[21] (out)
                                              0.737057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587057   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000192    0.454090 ^ _183_/B (sg13g2_and2_1)
     2    0.006981    0.040511    0.093051    0.547140 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040511    0.000012    0.547153 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003322    0.028413    0.057874    0.605027 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.028413    0.000008    0.605034 v output27/A (sg13g2_buf_2)
     1    0.053515    0.090660    0.134415    0.739449 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.090663    0.000652    0.740101 v sine_out[30] (out)
                                              0.740101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590101   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000025    0.527048 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003897    0.034552    0.078677    0.605725 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.034552    0.000016    0.605741 v output6/A (sg13g2_buf_2)
     1    0.052025    0.088416    0.135887    0.741628 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088416    0.000368    0.741996 v sine_out[11] (out)
                                              0.741996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.741996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591996   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000489    0.454768 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043257    0.050593    0.505361 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043257    0.000114    0.505475 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052725    0.558200 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000120    0.558320 ^ _276_/A (sg13g2_nor2_1)
     1    0.005900    0.033357    0.047857    0.606177 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.033357    0.000051    0.606228 v output31/A (sg13g2_buf_2)
     1    0.052727    0.089483    0.136014    0.742242 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089485    0.000497    0.742739 v sine_out[4] (out)
                                              0.742739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.742739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592739   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175338    0.294493 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294507 v fanout58/A (sg13g2_buf_8)
     4    0.027315    0.025783    0.081142    0.375649 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025783    0.000042    0.375691 v fanout57/A (sg13g2_buf_8)
     8    0.029773    0.026218    0.076543    0.452234 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026222    0.000089    0.452324 v fanout56/A (sg13g2_buf_2)
     8    0.029654    0.057129    0.103080    0.555403 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057129    0.000121    0.555524 v _172_/A (sg13g2_nand2_1)
     1    0.004683    0.035200    0.045382    0.600906 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035200    0.000027    0.600934 ^ output21/A (sg13g2_buf_2)
     1    0.052545    0.113543    0.142144    0.743078 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113543    0.000472    0.743550 ^ sine_out[25] (out)
                                              0.743550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.743550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593550   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000489    0.454768 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043257    0.050593    0.505361 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043257    0.000114    0.505475 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052725    0.558200 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000122    0.558322 ^ _278_/A (sg13g2_nor2_1)
     1    0.006316    0.034466    0.048952    0.607274 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.034466    0.000062    0.607335 v output33/A (sg13g2_buf_2)
     1    0.052372    0.088948    0.136189    0.743524 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088949    0.000437    0.743962 v sine_out[6] (out)
                                              0.743962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.743962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593962   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000043    0.382023 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028148    0.071875    0.453898 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028149    0.000192    0.454090 ^ _183_/B (sg13g2_and2_1)
     2    0.006981    0.040511    0.093051    0.547140 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040511    0.000017    0.547158 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003742    0.029483    0.063675    0.610833 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.029483    0.000013    0.610846 v output25/A (sg13g2_buf_2)
     1    0.053385    0.090466    0.134806    0.745652 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090469    0.000619    0.746271 v sine_out[29] (out)
                                              0.746271   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.746271   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596271   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000053    0.119187 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.011948    0.044990    0.182822    0.302009 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.044990    0.000040    0.302049 v fanout70/A (sg13g2_buf_1)
     4    0.017783    0.063467    0.105460    0.407509 v fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.063467    0.000085    0.407594 v _173_/B1 (sg13g2_o21ai_1)
     2    0.009822    0.064070    0.074888    0.482482 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.064070    0.000068    0.482550 ^ _174_/B (sg13g2_nand2_1)
     1    0.003944    0.038245    0.062591    0.545141 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.038245    0.000013    0.545155 v _175_/B (sg13g2_nand2_1)
     1    0.007628    0.045916    0.053106    0.598260 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.045916    0.000091    0.598352 ^ output22/A (sg13g2_buf_2)
     1    0.052684    0.113858    0.147615    0.745966 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113859    0.000495    0.746461 ^ sine_out[26] (out)
                                              0.746461   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.746461   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596461   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163181    0.282344 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282345 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388395 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074470    0.000304    0.388699 ^ fanout66/A (sg13g2_buf_8)
     8    0.038889    0.033865    0.097824    0.486522 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.033867    0.000418    0.486941 ^ fanout64/A (sg13g2_buf_8)
     8    0.033049    0.029580    0.075806    0.562747 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029580    0.000056    0.562803 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002953    0.032721    0.052015    0.614817 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.032721    0.000004    0.614821 v output5/A (sg13g2_buf_2)
     1    0.052207    0.088681    0.135187    0.750009 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088681    0.000400    0.750408 v sine_out[10] (out)
                                              0.750408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.750408   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600408   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000470    0.454749 ^ _143_/A (sg13g2_nor2_1)
     2    0.008018    0.035725    0.045465    0.500214 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.035725    0.000048    0.500261 v _147_/A (sg13g2_nand2_1)
     2    0.007660    0.042438    0.047802    0.548064 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.042438    0.000021    0.548085 ^ _149_/B (sg13g2_nand2_1)
     1    0.007264    0.053106    0.069642    0.617727 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053106    0.000083    0.617810 v output10/A (sg13g2_buf_2)
     1    0.051821    0.088230    0.144627    0.762437 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088230    0.000328    0.762765 v sine_out[15] (out)
                                              0.762765   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.762765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612765   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    0.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181867    0.301022 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301037 ^ fanout58/A (sg13g2_buf_8)
     4    0.027916    0.027962    0.080943    0.381980 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027966    0.000052    0.382032 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028635    0.072247    0.454279 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028637    0.000471    0.454750 ^ _131_/B (sg13g2_or2_1)
     6    0.023229    0.100276    0.121750    0.576500 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100276    0.000090    0.576591 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004331    0.035635    0.055196    0.631786 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.035635    0.000023    0.631809 v output36/A (sg13g2_buf_2)
     1    0.051895    0.088223    0.136280    0.768089 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088223    0.000343    0.768432 v sine_out[9] (out)
                                              0.768432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.768432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618432   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000121    0.382093 ^ fanout74/A (sg13g2_buf_1)
     4    0.018698    0.083589    0.106078    0.488171 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083589    0.000050    0.488222 ^ _140_/A (sg13g2_nor2_2)
     5    0.022005    0.057070    0.082549    0.570770 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.057070    0.000039    0.570809 v _224_/B (sg13g2_nand2_1)
     2    0.007559    0.049004    0.060361    0.631170 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.049004    0.000034    0.631204 ^ _243_/C (sg13g2_nand3_1)
     2    0.009276    0.099599    0.117963    0.749167 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.099599    0.000054    0.749221 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003865    0.085751    0.109753    0.858974 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.085751    0.000011    0.858985 ^ _248_/C (sg13g2_nor3_1)
     1    0.003809    0.036463    0.052782    0.911767 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.036463    0.000010    0.911777 v _255_/B (sg13g2_nor4_1)
     1    0.003303    0.120072    0.144180    1.055957 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.120072    0.000003    1.055960 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.003526    0.066509    0.077409    1.133369 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.066509    0.000010    1.133380 v output4/A (sg13g2_buf_2)
     1    0.054300    0.092120    0.153554    1.286934 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.092126    0.000818    1.287752 v sine_out[0] (out)
                                              1.287752   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.287752   data arrival time
---------------------------------------------------------------------------------------------
                                              2.562248   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026625    0.000088    0.375845 v fanout73/A (sg13g2_buf_8)
     8    0.033239    0.027392    0.078192    0.454037 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027392    0.000179    0.454215 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019898    0.228478    0.202698    0.656913 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228478    0.000035    0.656948 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007154    0.085722    0.135283    0.792232 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085722    0.000012    0.792243 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003790    0.078903    0.111320    0.903564 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.078903    0.000010    0.903574 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005355    0.059186    0.082373    0.985947 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.059186    0.000034    0.985981 v _273_/A (sg13g2_nor2_1)
     1    0.005108    0.066040    0.078978    1.064959 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.066040    0.000028    1.064987 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003717    0.053709    0.067123    1.132110 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053709    0.000013    1.132123 v output15/A (sg13g2_buf_2)
     1    0.054143    0.091789    0.147243    1.279366 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091794    0.000763    1.280129 v sine_out[1] (out)
                                              1.280129   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.280129   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569871   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381724 v fanout67/A (sg13g2_buf_8)
     8    0.031467    0.027880    0.093498    0.475222 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.027880    0.000184    0.475406 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090517    0.165287    0.640692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090517    0.000130    0.640822 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094057    0.103645    0.744467 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094057    0.000055    0.744522 ^ _144_/B (sg13g2_nand2_1)
     2    0.007040    0.066932    0.087193    0.831715 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066932    0.000015    0.831730 v _212_/B (sg13g2_nor2_1)
     2    0.008384    0.094033    0.095814    0.927544 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.094033    0.000010    0.927554 ^ output26/A (sg13g2_buf_2)
     1    0.053299    0.115260    0.172167    1.099721 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.115261    0.000601    1.100323 ^ sine_out[2] (out)
                                              1.100323   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.100323   data arrival time
---------------------------------------------------------------------------------------------
                                              2.749677   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381724 v fanout67/A (sg13g2_buf_8)
     8    0.031467    0.027880    0.093498    0.475222 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.027880    0.000184    0.475406 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090517    0.165287    0.640692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090517    0.000130    0.640822 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094057    0.103645    0.744467 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094057    0.000050    0.744517 ^ _147_/A (sg13g2_nand2_1)
     2    0.007277    0.077914    0.083588    0.828105 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.077914    0.000010    0.828115 v _275_/B (sg13g2_nor2_1)
     1    0.004238    0.062626    0.073345    0.901460 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.062626    0.000019    0.901480 ^ output30/A (sg13g2_buf_2)
     1    0.052908    0.114368    0.156159    1.057639 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.114369    0.000529    1.058168 ^ sine_out[3] (out)
                                              1.058168   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.058168   data arrival time
---------------------------------------------------------------------------------------------
                                              2.791832   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381724 v fanout67/A (sg13g2_buf_8)
     8    0.031467    0.027880    0.093498    0.475222 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.027880    0.000184    0.475406 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090517    0.165287    0.640692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090517    0.000130    0.640822 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094057    0.103645    0.744467 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094057    0.000050    0.744517 ^ _147_/A (sg13g2_nand2_1)
     2    0.007277    0.077914    0.083588    0.828105 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.077914    0.000020    0.828125 v _149_/B (sg13g2_nand2_1)
     1    0.007351    0.051981    0.067888    0.896013 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051981    0.000085    0.896098 ^ output10/A (sg13g2_buf_2)
     1    0.051821    0.112126    0.149509    1.045607 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112126    0.000328    1.045934 ^ sine_out[15] (out)
                                              1.045934   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.045934   data arrival time
---------------------------------------------------------------------------------------------
                                              2.804065   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381724 v fanout67/A (sg13g2_buf_8)
     8    0.031467    0.027880    0.093498    0.475222 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.027880    0.000184    0.475406 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090517    0.165287    0.640692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090517    0.000130    0.640822 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094057    0.103645    0.744467 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094057    0.000055    0.744522 ^ _144_/B (sg13g2_nand2_1)
     2    0.007040    0.066932    0.087193    0.831715 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066932    0.000022    0.831737 v _145_/B (sg13g2_nand2_1)
     1    0.007206    0.049982    0.063079    0.894816 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.049982    0.000081    0.894898 ^ output9/A (sg13g2_buf_2)
     1    0.051864    0.112208    0.148577    1.043475 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112208    0.000336    1.043812 ^ sine_out[14] (out)
                                              1.043812   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.043812   data arrival time
---------------------------------------------------------------------------------------------
                                              2.806189   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026625    0.000088    0.375845 v fanout73/A (sg13g2_buf_8)
     8    0.033239    0.027392    0.078192    0.454037 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027392    0.000179    0.454215 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019898    0.228478    0.202698    0.656913 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228478    0.000028    0.656941 ^ _185_/B (sg13g2_nor2_2)
     5    0.020743    0.085952    0.117257    0.774198 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085952    0.000081    0.774279 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003161    0.077389    0.099633    0.873912 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.077389    0.000005    0.873917 ^ output29/A (sg13g2_buf_2)
     1    0.054079    0.116789    0.164936    1.038852 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.116792    0.000768    1.039620 ^ sine_out[32] (out)
                                              1.039620   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.039620   data arrival time
---------------------------------------------------------------------------------------------
                                              2.810380   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026625    0.000088    0.375845 v fanout73/A (sg13g2_buf_8)
     8    0.033239    0.027392    0.078192    0.454037 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027392    0.000179    0.454215 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019898    0.228478    0.202698    0.656913 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228478    0.000028    0.656941 ^ _185_/B (sg13g2_nor2_2)
     5    0.020743    0.085952    0.117257    0.774198 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085952    0.000066    0.774264 v _278_/B (sg13g2_nor2_1)
     1    0.006403    0.079242    0.089711    0.863975 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.079242    0.000063    0.864038 ^ output33/A (sg13g2_buf_2)
     1    0.052372    0.113336    0.163670    1.027709 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113336    0.000438    1.028146 ^ sine_out[6] (out)
                                              1.028146   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.028146   data arrival time
---------------------------------------------------------------------------------------------
                                              2.821854   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026625    0.000088    0.375845 v fanout73/A (sg13g2_buf_8)
     8    0.033239    0.027392    0.078192    0.454037 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027392    0.000179    0.454215 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019898    0.228478    0.202698    0.656913 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.228478    0.000028    0.656941 ^ _185_/B (sg13g2_nor2_2)
     5    0.020743    0.085952    0.117257    0.774198 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085952    0.000075    0.774273 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003409    0.061150    0.093886    0.868159 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.061150    0.000008    0.868167 ^ output27/A (sg13g2_buf_2)
     1    0.053515    0.115595    0.156201    1.024369 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115596    0.000652    1.025021 ^ sine_out[30] (out)
                                              1.025021   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.025021   data arrival time
---------------------------------------------------------------------------------------------
                                              2.824979   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032216    0.000244    0.382738 v fanout71/A (sg13g2_buf_8)
     8    0.027597    0.025715    0.078886    0.461624 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.025715    0.000101    0.461725 v _126_/A (sg13g2_inv_1)
     3    0.012328    0.057151    0.055911    0.517636 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.057151    0.000032    0.517668 ^ _161_/B (sg13g2_nand2_1)
     3    0.012080    0.080558    0.096243    0.613911 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.080558    0.000092    0.614003 v _177_/B (sg13g2_nand2_1)
     3    0.012857    0.072624    0.087988    0.701991 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.072624    0.000096    0.702087 ^ _179_/A (sg13g2_nand2_1)
     2    0.006147    0.056008    0.070500    0.772587 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056008    0.000006    0.772593 v _281_/B (sg13g2_nor2_1)
     1    0.006759    0.077012    0.081971    0.854564 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.077012    0.000072    0.854635 ^ output35/A (sg13g2_buf_2)
     1    0.051939    0.112449    0.162018    1.016654 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.112449    0.000351    1.017005 ^ sine_out[8] (out)
                                              1.017005   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.017005   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832995   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000027    0.395016 ^ fanout62/A (sg13g2_buf_1)
     4    0.024222    0.104945    0.138741    0.533757 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104945    0.000013    0.533770 ^ fanout61/A (sg13g2_buf_1)
     4    0.018135    0.082409    0.135839    0.669609 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.082409    0.000195    0.669804 ^ _181_/A (sg13g2_and2_1)
     4    0.015379    0.075306    0.137296    0.807100 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.075306    0.000037    0.807137 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.003742    0.075159    0.046643    0.853780 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.075159    0.000013    0.853793 v output25/A (sg13g2_buf_2)
     1    0.053385    0.090775    0.156825    1.010618 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090778    0.000619    1.011237 v sine_out[29] (out)
                                              1.011237   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.011237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.838763   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000027    0.395016 ^ fanout62/A (sg13g2_buf_1)
     4    0.024222    0.104945    0.138741    0.533757 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104945    0.000013    0.533770 ^ fanout61/A (sg13g2_buf_1)
     4    0.018135    0.082409    0.135839    0.669609 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.082409    0.000195    0.669804 ^ _181_/A (sg13g2_and2_1)
     4    0.015379    0.075306    0.137296    0.807100 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.075306    0.000030    0.807130 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.003897    0.044034    0.059670    0.866800 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.044034    0.000016    0.866816 v output28/A (sg13g2_buf_2)
     1    0.053736    0.091106    0.142161    1.008976 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091110    0.000702    1.009679 v sine_out[31] (out)
                                              1.009679   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.009679   data arrival time
---------------------------------------------------------------------------------------------
                                              2.840321   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000121    0.382093 ^ fanout74/A (sg13g2_buf_1)
     4    0.018698    0.083589    0.106078    0.488171 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083589    0.000052    0.488223 ^ _137_/B (sg13g2_nand3_1)
     5    0.016937    0.164791    0.176250    0.664473 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.164791    0.000051    0.664524 v _138_/B (sg13g2_nor2_1)
     2    0.007544    0.103078    0.116906    0.781430 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.103078    0.000014    0.781444 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003247    0.048618    0.084562    0.866006 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048618    0.000007    0.866013 v output8/A (sg13g2_buf_2)
     1    0.051939    0.088379    0.142581    1.008594 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088380    0.000351    1.008945 v sine_out[13] (out)
                                              1.008945   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.008945   data arrival time
---------------------------------------------------------------------------------------------
                                              2.841055   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000027    0.395016 ^ fanout62/A (sg13g2_buf_1)
     4    0.024222    0.104945    0.138741    0.533757 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104945    0.000013    0.533770 ^ fanout61/A (sg13g2_buf_1)
     4    0.018135    0.082409    0.135839    0.669609 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.082409    0.000203    0.669812 ^ _150_/A (sg13g2_and2_1)
     3    0.009899    0.054577    0.120272    0.790084 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054577    0.000012    0.790096 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.003523    0.064468    0.064272    0.854368 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.064468    0.000011    0.854379 v output17/A (sg13g2_buf_2)
     1    0.051951    0.088507    0.150233    1.004612 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088508    0.000353    1.004966 v sine_out[21] (out)
                                              1.004966   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.004966   data arrival time
---------------------------------------------------------------------------------------------
                                              2.845034   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032216    0.000244    0.382738 v fanout71/A (sg13g2_buf_8)
     8    0.027597    0.025715    0.078886    0.461624 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.025715    0.000111    0.461736 v _141_/B (sg13g2_or2_1)
     3    0.012116    0.053299    0.121088    0.582824 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.053299    0.000009    0.582833 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009822    0.130351    0.134815    0.717648 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.130351    0.000068    0.717716 ^ _174_/B (sg13g2_nand2_1)
     1    0.003944    0.046299    0.080737    0.798453 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.046299    0.000013    0.798467 v _175_/B (sg13g2_nand2_1)
     1    0.007628    0.047344    0.056300    0.854766 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.047344    0.000091    0.854858 ^ output22/A (sg13g2_buf_2)
     1    0.052684    0.113863    0.148320    1.003177 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113863    0.000495    1.003672 ^ sine_out[26] (out)
                                              1.003672   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.003672   data arrival time
---------------------------------------------------------------------------------------------
                                              2.846328   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381724 v fanout67/A (sg13g2_buf_8)
     8    0.031467    0.027880    0.093498    0.475222 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.027880    0.000184    0.475406 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090517    0.165287    0.640692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090517    0.000035    0.640728 v _168_/B (sg13g2_nor2_1)
     2    0.006777    0.085710    0.093650    0.734377 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.085710    0.000002    0.734379 ^ _171_/B (sg13g2_nand2_1)
     1    0.003487    0.067082    0.067765    0.802144 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.067082    0.000007    0.802152 v _172_/B (sg13g2_nand2_1)
     1    0.004683    0.040830    0.054751    0.856902 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.040830    0.000027    0.856930 ^ output21/A (sg13g2_buf_2)
     1    0.052545    0.113562    0.144924    1.001854 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113562    0.000472    1.002326 ^ sine_out[25] (out)
                                              1.002326   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.002326   data arrival time
---------------------------------------------------------------------------------------------
                                              2.847674   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000027    0.395016 ^ fanout62/A (sg13g2_buf_1)
     4    0.024222    0.104945    0.138741    0.533757 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104945    0.000013    0.533770 ^ fanout61/A (sg13g2_buf_1)
     4    0.018135    0.082409    0.135839    0.669609 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.082409    0.000203    0.669812 ^ _150_/A (sg13g2_and2_1)
     3    0.009899    0.054577    0.120272    0.790084 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054577    0.000009    0.790093 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003523    0.046436    0.064272    0.854366 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.046436    0.000011    0.854377 v output16/A (sg13g2_buf_2)
     1    0.051908    0.088317    0.141498    0.995875 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088317    0.000345    0.996220 v sine_out[20] (out)
                                              0.996220   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.996220   data arrival time
---------------------------------------------------------------------------------------------
                                              2.853780   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000027    0.395016 ^ fanout62/A (sg13g2_buf_1)
     4    0.024222    0.104945    0.138741    0.533757 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104945    0.000013    0.533770 ^ fanout61/A (sg13g2_buf_1)
     4    0.018135    0.082409    0.135839    0.669609 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.082409    0.000203    0.669812 ^ _150_/A (sg13g2_and2_1)
     3    0.009899    0.054577    0.120272    0.790084 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054577    0.000006    0.790090 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003198    0.046046    0.062814    0.852904 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.046046    0.000007    0.852910 v output18/A (sg13g2_buf_2)
     1    0.051994    0.088447    0.141396    0.994307 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088447    0.000362    0.994669 v sine_out[22] (out)
                                              0.994669   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.994669   data arrival time
---------------------------------------------------------------------------------------------
                                              2.855331   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381724 v fanout67/A (sg13g2_buf_8)
     8    0.031467    0.027880    0.093498    0.475222 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.027880    0.000184    0.475406 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090517    0.165287    0.640692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090517    0.000035    0.640728 v _168_/B (sg13g2_nor2_1)
     2    0.006777    0.085710    0.093650    0.734377 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.085710    0.000005    0.734382 ^ _169_/B (sg13g2_nand2_1)
     1    0.004227    0.051251    0.071181    0.805564 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.051251    0.000018    0.805582 v _170_/B (sg13g2_nand2_1)
     1    0.003247    0.033182    0.044391    0.849973 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.033182    0.000006    0.849979 ^ output20/A (sg13g2_buf_2)
     1    0.052120    0.112671    0.140610    0.990589 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112671    0.000382    0.990972 ^ sine_out[24] (out)
                                              0.990972   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.990972   data arrival time
---------------------------------------------------------------------------------------------
                                              2.859028   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000121    0.382093 ^ fanout74/A (sg13g2_buf_1)
     4    0.018698    0.083589    0.106078    0.488171 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083589    0.000052    0.488223 ^ _137_/B (sg13g2_nand3_1)
     5    0.016937    0.164791    0.176250    0.664473 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.164791    0.000028    0.664502 v _156_/B (sg13g2_nand2b_1)
     2    0.008185    0.071688    0.096532    0.761034 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.071688    0.000040    0.761074 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005330    0.054539    0.082709    0.843783 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.054539    0.000040    0.843823 v output13/A (sg13g2_buf_2)
     1    0.051821    0.088239    0.145318    0.989141 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088239    0.000328    0.989469 v sine_out[18] (out)
                                              0.989469   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.989469   data arrival time
---------------------------------------------------------------------------------------------
                                              2.860531   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000090    0.382063 ^ fanout73/A (sg13g2_buf_8)
     8    0.034057    0.029822    0.073908    0.455970 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029822    0.000134    0.456104 ^ _132_/A (sg13g2_nand2_2)
     4    0.015470    0.057337    0.063513    0.519617 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057337    0.000029    0.519646 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018732    0.213296    0.200473    0.720119 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.213296    0.000018    0.720137 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002953    0.061459    0.108867    0.829004 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.061459    0.000004    0.829008 v output5/A (sg13g2_buf_2)
     1    0.052207    0.088878    0.149040    0.978048 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088879    0.000400    0.978447 v sine_out[10] (out)
                                              0.978447   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.978447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.871553   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026625    0.000118    0.375874 v fanout74/A (sg13g2_buf_1)
     4    0.018276    0.064674    0.098708    0.474582 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064674    0.000049    0.474632 v _140_/A (sg13g2_nor2_2)
     5    0.022794    0.110121    0.122377    0.597008 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.110121    0.000079    0.597087 ^ _152_/B (sg13g2_nor2_2)
     4    0.014307    0.046915    0.070763    0.667850 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046915    0.000019    0.667870 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003597    0.115213    0.128529    0.796399 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.115213    0.000010    0.796409 ^ output12/A (sg13g2_buf_2)
     1    0.051778    0.112398    0.177670    0.974079 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112398    0.000319    0.974399 ^ sine_out[17] (out)
                                              0.974399   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.974399   data arrival time
---------------------------------------------------------------------------------------------
                                              2.875601   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000121    0.382093 ^ fanout74/A (sg13g2_buf_1)
     4    0.018698    0.083589    0.106078    0.488171 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083589    0.000052    0.488223 ^ _137_/B (sg13g2_nand3_1)
     5    0.016937    0.164791    0.176250    0.664473 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.164791    0.000051    0.664524 v _138_/B (sg13g2_nor2_1)
     2    0.007544    0.103078    0.116906    0.781430 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.103078    0.000026    0.781456 ^ _279_/B (sg13g2_nor2_1)
     1    0.003850    0.034776    0.054131    0.835587 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.034776    0.000015    0.835602 v output34/A (sg13g2_buf_2)
     1    0.052329    0.088884    0.136295    0.971898 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088885    0.000429    0.972326 v sine_out[7] (out)
                                              0.972326   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.972326   data arrival time
---------------------------------------------------------------------------------------------
                                              2.877674   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000027    0.395016 ^ fanout62/A (sg13g2_buf_1)
     4    0.024222    0.104945    0.138741    0.533757 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104945    0.000147    0.533904 ^ fanout60/A (sg13g2_buf_8)
     8    0.030937    0.031814    0.108219    0.642123 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.031814    0.000209    0.642333 ^ _151_/A (sg13g2_nand2_2)
     5    0.019518    0.069088    0.073372    0.715705 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.069089    0.000093    0.715798 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003121    0.061153    0.075018    0.790817 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.061153    0.000001    0.790818 ^ _160_/B (sg13g2_nor2_1)
     1    0.005297    0.030832    0.046053    0.836871 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.030832    0.000039    0.836910 v output14/A (sg13g2_buf_2)
     1    0.051895    0.088190    0.133965    0.970875 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088190    0.000343    0.971217 v sine_out[19] (out)
                                              0.971217   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.971217   data arrival time
---------------------------------------------------------------------------------------------
                                              2.878783   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000121    0.382093 ^ fanout74/A (sg13g2_buf_1)
     4    0.018698    0.083589    0.106078    0.488171 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083589    0.000052    0.488223 ^ _137_/B (sg13g2_nand3_1)
     5    0.016937    0.164791    0.176250    0.664473 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.164791    0.000028    0.664502 v _156_/B (sg13g2_nand2b_1)
     2    0.008185    0.071688    0.096532    0.761034 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.071688    0.000042    0.761076 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003028    0.044553    0.064415    0.825490 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.044553    0.000005    0.825495 v output23/A (sg13g2_buf_2)
     1    0.053125    0.090170    0.141809    0.967304 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090172    0.000573    0.967876 v sine_out[27] (out)
                                              0.967876   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.967876   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882123   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032216    0.000244    0.382738 v fanout71/A (sg13g2_buf_8)
     8    0.027597    0.025715    0.078886    0.461624 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.025715    0.000101    0.461725 v _126_/A (sg13g2_inv_1)
     3    0.012328    0.057151    0.055911    0.517636 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.057151    0.000032    0.517668 ^ _161_/B (sg13g2_nand2_1)
     3    0.012080    0.080558    0.096243    0.613911 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.080558    0.000092    0.614003 v _177_/B (sg13g2_nand2_1)
     3    0.012857    0.072624    0.087988    0.701991 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.072624    0.000096    0.702087 ^ _179_/A (sg13g2_nand2_1)
     2    0.006147    0.056008    0.070500    0.772587 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056008    0.000008    0.772595 v _180_/B (sg13g2_nand2_1)
     1    0.004423    0.037751    0.049849    0.822444 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037751    0.000023    0.822468 ^ output24/A (sg13g2_buf_2)
     1    0.053168    0.114815    0.144207    0.966675 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114816    0.000582    0.967256 ^ sine_out[28] (out)
                                              0.967256   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.967256   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882743   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170903    0.290055 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290095 ^ fanout63/A (sg13g2_buf_2)
     5    0.028439    0.067344    0.104894    0.394989 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.067344    0.000027    0.395016 ^ fanout62/A (sg13g2_buf_1)
     4    0.024222    0.104945    0.138741    0.533757 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104945    0.000147    0.533904 ^ fanout60/A (sg13g2_buf_8)
     8    0.030937    0.031814    0.108219    0.642123 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.031814    0.000209    0.642333 ^ _151_/A (sg13g2_nand2_2)
     5    0.019518    0.069088    0.073372    0.715705 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.069088    0.000028    0.715734 v _166_/B (sg13g2_nor2_1)
     1    0.004065    0.068395    0.069471    0.785204 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.068395    0.000014    0.785218 ^ _167_/B (sg13g2_nor2_1)
     1    0.004162    0.029222    0.045048    0.830266 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029222    0.000019    0.830286 v output19/A (sg13g2_buf_2)
     1    0.052069    0.088446    0.133361    0.963646 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088446    0.000377    0.964023 v sine_out[23] (out)
                                              0.964023   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.964023   data arrival time
---------------------------------------------------------------------------------------------
                                              2.885977   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000090    0.382063 ^ fanout73/A (sg13g2_buf_8)
     8    0.034057    0.029822    0.073908    0.455970 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029822    0.000134    0.456104 ^ _132_/A (sg13g2_nand2_2)
     4    0.015470    0.057337    0.063513    0.519617 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057337    0.000029    0.519646 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018732    0.213296    0.200473    0.720119 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.213296    0.000035    0.720154 ^ _276_/B (sg13g2_nor2_1)
     1    0.005900    0.057446    0.081989    0.802143 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.057446    0.000051    0.802194 v output31/A (sg13g2_buf_2)
     1    0.052727    0.089648    0.147626    0.949820 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089649    0.000497    0.950317 v sine_out[4] (out)
                                              0.950317   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.950317   data arrival time
---------------------------------------------------------------------------------------------
                                              2.899683   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059900    0.000297    0.381571 v fanout66/A (sg13g2_buf_8)
     8    0.037906    0.029968    0.095717    0.477288 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029970    0.000407    0.477695 v fanout64/A (sg13g2_buf_8)
     8    0.032430    0.027233    0.079512    0.557208 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027233    0.000004    0.557211 v _136_/A_N (sg13g2_nand2b_2)
     4    0.017775    0.076870    0.126483    0.683694 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.076870    0.000111    0.683806 v _277_/A (sg13g2_nor2_1)
     1    0.003910    0.055027    0.077356    0.761162 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.055027    0.000016    0.761178 ^ output32/A (sg13g2_buf_2)
     1    0.052913    0.114353    0.152409    0.913587 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.114353    0.000535    0.914121 ^ sine_out[5] (out)
                                              0.914121   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.914121   data arrival time
---------------------------------------------------------------------------------------------
                                              2.935879   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026625    0.000118    0.375874 v fanout74/A (sg13g2_buf_1)
     4    0.018276    0.064674    0.098708    0.474582 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.064674    0.000049    0.474632 v _140_/A (sg13g2_nor2_2)
     5    0.022794    0.110121    0.122377    0.597008 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.110121    0.000079    0.597087 ^ _152_/B (sg13g2_nor2_2)
     4    0.014307    0.046915    0.070763    0.667850 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046915    0.000025    0.667875 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003985    0.068963    0.082937    0.750812 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.068963    0.000016    0.750828 ^ output6/A (sg13g2_buf_2)
     1    0.052025    0.112598    0.158154    0.908982 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.112598    0.000368    0.909350 ^ sine_out[11] (out)
                                              0.909350   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.909350   data arrival time
---------------------------------------------------------------------------------------------
                                              2.940650   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381724 v fanout67/A (sg13g2_buf_8)
     8    0.031467    0.027880    0.093498    0.475222 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.027880    0.000184    0.475406 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090517    0.165287    0.640692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090517    0.000051    0.640743 v _148_/A2 (sg13g2_a21oi_1)
     1    0.003775    0.064024    0.097793    0.738536 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.064024    0.000013    0.738548 ^ output11/A (sg13g2_buf_2)
     1    0.051809    0.112142    0.155440    0.893988 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112142    0.000325    0.894314 ^ sine_out[16] (out)
                                              0.894314   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.894314   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955686   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005321    0.025935    0.166610    0.285762 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025935    0.000039    0.285801 v fanout63/A (sg13g2_buf_2)
     5    0.028067    0.054747    0.100694    0.386495 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054748    0.000314    0.386809 v fanout59/A (sg13g2_buf_8)
     8    0.028515    0.026755    0.090002    0.476812 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026755    0.000007    0.476818 v _131_/A (sg13g2_or2_1)
     6    0.022498    0.085575    0.157862    0.634680 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085575    0.000087    0.634767 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004418    0.072024    0.089063    0.723830 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.072024    0.000023    0.723853 ^ output36/A (sg13g2_buf_2)
     1    0.051895    0.112345    0.159500    0.883354 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112345    0.000343    0.883696 ^ sine_out[9] (out)
                                              0.883696   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.883696   data arrival time
---------------------------------------------------------------------------------------------
                                              2.966304   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    0.119151 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005321    0.025935    0.166610    0.285762 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.025935    0.000039    0.285801 v fanout63/A (sg13g2_buf_2)
     5    0.028067    0.054747    0.100694    0.386495 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054748    0.000314    0.386809 v fanout59/A (sg13g2_buf_8)
     8    0.028515    0.026755    0.090002    0.476812 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026755    0.000120    0.476932 v _130_/A (sg13g2_nor2_1)
     2    0.011774    0.111990    0.107727    0.584658 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.111990    0.000101    0.584759 ^ _284_/A (sg13g2_and2_1)
     1    0.004541    0.034363    0.113733    0.698492 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.034363    0.000026    0.698518 ^ output7/A (sg13g2_buf_2)
     1    0.051951    0.112332    0.140975    0.839493 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112332    0.000354    0.839847 ^ sine_out[12] (out)
                                              0.839847   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.839847   data arrival time
---------------------------------------------------------------------------------------------
                                              3.010153   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012757    0.062280    0.192479    0.311899 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.062280    0.000002    0.311901 ^ _127_/A (sg13g2_inv_1)
     1    0.006795    0.034157    0.048218    0.360119 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.034157    0.000070    0.360189 v output3/A (sg13g2_buf_2)
     1    0.051206    0.087157    0.134872    0.495061 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.087157    0.000224    0.495285 v signB (out)
                                              0.495285   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.495285   data arrival time
---------------------------------------------------------------------------------------------
                                              3.354715   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012757    0.062280    0.192479    0.311899 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.062280    0.000012    0.311911 ^ output2/A (sg13g2_buf_2)
     1    0.050875    0.110241    0.153376    0.465286 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110241    0.000165    0.465451 ^ sign (out)
                                              0.465451   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.465451   data arrival time
---------------------------------------------------------------------------------------------
                                              3.384549   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035524    0.028705    0.087435    0.388651 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028707    0.000442    0.389094 v _191_/B (sg13g2_xnor2_1)
     2    0.008933    0.072604    0.108516    0.497610 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072604    0.000014    0.497624 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.140502    0.638126 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000003    0.638128 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010078    0.094600    0.124782    0.762910 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094600    0.000024    0.762934 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010288    0.141524    0.161202    0.924136 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141524    0.000048    0.924184 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010550    0.090705    0.130745    1.054929 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090705    0.000051    1.054980 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006971    0.112746    0.129289    1.184270 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.112746    0.000030    1.184300 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001825    0.055891    0.110880    1.295180 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.055891    0.000002    1.295183 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.295183   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    5.054846 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    5.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000022    5.119155 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969155   clock uncertainty
                                  0.000000    4.969155   clock reconvergence pessimism
                                 -0.124063    4.845093   library setup time
                                              4.845093   data required time
---------------------------------------------------------------------------------------------
                                              4.845093   data required time
                                             -1.295183   data arrival time
---------------------------------------------------------------------------------------------
                                              3.549910   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381724 v fanout67/A (sg13g2_buf_8)
     8    0.031467    0.027880    0.093498    0.475222 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.027880    0.000184    0.475406 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090517    0.165287    0.640692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090517    0.000130    0.640822 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094057    0.103645    0.744467 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094057    0.000055    0.744522 ^ _144_/B (sg13g2_nand2_1)
     2    0.007040    0.066932    0.087193    0.831715 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066932    0.000015    0.831730 v _212_/B (sg13g2_nor2_1)
     2    0.008384    0.094033    0.095814    0.927544 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.094033    0.000024    0.927568 ^ _213_/C (sg13g2_nand3_1)
     2    0.010033    0.105558    0.138760    1.066328 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105558    0.000047    1.066374 v _214_/B (sg13g2_xnor2_1)
     1    0.002651    0.039832    0.113276    1.179651 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.039832    0.000009    1.179660 v _300_/D (sg13g2_dfrbpq_1)
                                              1.179660   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    5.119420 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969419   clock uncertainty
                                  0.000000    4.969419   clock reconvergence pessimism
                                 -0.119115    4.850305   library setup time
                                              4.850305   data required time
---------------------------------------------------------------------------------------------
                                              4.850305   data required time
                                             -1.179660   data arrival time
---------------------------------------------------------------------------------------------
                                              3.670645   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035524    0.028705    0.087435    0.388651 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028707    0.000442    0.389094 v _191_/B (sg13g2_xnor2_1)
     2    0.008933    0.072604    0.108516    0.497610 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072604    0.000014    0.497624 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.140502    0.638126 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000003    0.638128 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010078    0.094600    0.124782    0.762910 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094600    0.000024    0.762934 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010288    0.141524    0.161202    0.924136 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141524    0.000048    0.924184 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010550    0.090705    0.130745    1.054929 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090705    0.000029    1.054959 v _208_/B (sg13g2_xor2_1)
     1    0.002025    0.051127    0.112667    1.167626 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.051127    0.000004    1.167629 v _298_/D (sg13g2_dfrbpq_1)
                                              1.167629   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    5.054846 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    5.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000018    5.119152 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969151   clock uncertainty
                                  0.000000    4.969151   clock reconvergence pessimism
                                 -0.123263    4.845888   library setup time
                                              4.845888   data required time
---------------------------------------------------------------------------------------------
                                              4.845888   data required time
                                             -1.167629   data arrival time
---------------------------------------------------------------------------------------------
                                              3.678259   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    0.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    0.119163 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002666    0.019292    0.160125    0.279288 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019292    0.000000    0.279289 v fanout68/A (sg13g2_buf_2)
     5    0.031451    0.059900    0.101985    0.381274 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059902    0.000450    0.381724 v fanout67/A (sg13g2_buf_8)
     8    0.031467    0.027880    0.093498    0.475222 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.027880    0.000184    0.475406 v _142_/A (sg13g2_or2_1)
     7    0.025290    0.090517    0.165287    0.640692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.090517    0.000130    0.640822 v _143_/B (sg13g2_nor2_1)
     2    0.008337    0.094057    0.103645    0.744467 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.094057    0.000055    0.744522 ^ _144_/B (sg13g2_nand2_1)
     2    0.007040    0.066932    0.087193    0.831715 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066932    0.000015    0.831730 v _212_/B (sg13g2_nor2_1)
     2    0.008384    0.094033    0.095814    0.927544 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.094033    0.000024    0.927568 ^ _213_/C (sg13g2_nand3_1)
     2    0.010033    0.105558    0.138760    1.066328 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105558    0.000027    1.066354 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004401    0.079829    0.066620    1.132975 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079829    0.000020    1.132995 ^ _219_/A (sg13g2_inv_1)
     1    0.001985    0.024748    0.038618    1.171613 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024748    0.000004    1.171617 v _301_/D (sg13g2_dfrbpq_1)
                                              1.171617   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    5.119431 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969432   clock uncertainty
                                  0.000000    4.969432   clock reconvergence pessimism
                                 -0.113681    4.855751   library setup time
                                              4.855751   data required time
---------------------------------------------------------------------------------------------
                                              4.855751   data required time
                                             -1.171617   data arrival time
---------------------------------------------------------------------------------------------
                                              3.684134   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035524    0.028705    0.087435    0.388651 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028707    0.000442    0.389094 v _191_/B (sg13g2_xnor2_1)
     2    0.008933    0.072604    0.108516    0.497610 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072604    0.000014    0.497624 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.140502    0.638126 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000003    0.638128 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010078    0.094600    0.124782    0.762910 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094600    0.000024    0.762934 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010288    0.141524    0.161202    0.924136 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141524    0.000049    0.924185 ^ _204_/B (sg13g2_xor2_1)
     1    0.001733    0.050404    0.122809    1.046994 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.050404    0.000002    1.046996 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.046996   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    5.054846 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    5.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000030    5.119164 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969163   clock uncertainty
                                  0.000000    4.969163   clock reconvergence pessimism
                                 -0.122280    4.846883   library setup time
                                              4.846883   data required time
---------------------------------------------------------------------------------------------
                                              4.846883   data required time
                                             -1.046996   data arrival time
---------------------------------------------------------------------------------------------
                                              3.799888   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035524    0.028705    0.087435    0.388651 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028707    0.000442    0.389094 v _191_/B (sg13g2_xnor2_1)
     2    0.008933    0.072604    0.108516    0.497610 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072604    0.000014    0.497624 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.140502    0.638126 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000003    0.638128 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010078    0.094600    0.124782    0.762910 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094600    0.000030    0.762940 v _200_/A (sg13g2_xor2_1)
     1    0.002307    0.051634    0.119486    0.882427 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.051634    0.000006    0.882433 v _296_/D (sg13g2_dfrbpq_1)
                                              0.882433   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    5.054846 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017747    0.022251    0.064287    5.119133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022251    0.000053    5.119186 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969186   clock uncertainty
                                  0.000000    4.969186   clock reconvergence pessimism
                                 -0.123446    4.845740   library setup time
                                              4.845740   data required time
---------------------------------------------------------------------------------------------
                                              4.845740   data required time
                                             -0.882433   data arrival time
---------------------------------------------------------------------------------------------
                                              3.963308   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035524    0.028705    0.087435    0.388651 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028707    0.000442    0.389094 v _191_/B (sg13g2_xnor2_1)
     2    0.008933    0.072604    0.108516    0.497610 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072604    0.000014    0.497624 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009515    0.134140    0.140502    0.638126 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134140    0.000011    0.638137 ^ _196_/A (sg13g2_xor2_1)
     1    0.002070    0.054972    0.127127    0.765264 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.054972    0.000004    0.765268 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.765268   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    5.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969428   clock uncertainty
                                  0.000000    4.969428   clock reconvergence pessimism
                                 -0.123718    4.845710   library setup time
                                              4.845710   data required time
---------------------------------------------------------------------------------------------
                                              4.845710   data required time
                                             -0.765268   data arrival time
---------------------------------------------------------------------------------------------
                                              4.080442   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011819    0.058682    0.189748    0.309179 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.058682    0.000017    0.309196 ^ fanout53/A (sg13g2_buf_8)
     8    0.036598    0.032186    0.089184    0.398381 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032188    0.000457    0.398837 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009350    0.107917    0.102173    0.501010 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.107917    0.000008    0.501018 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001533    0.058613    0.105083    0.606101 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.058613    0.000000    0.606101 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.606101   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    5.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969423   clock uncertainty
                                  0.000000    4.969423   clock reconvergence pessimism
                                 -0.124901    4.844522   library setup time
                                              4.844522   data required time
---------------------------------------------------------------------------------------------
                                              4.844522   data required time
                                             -0.606101   data arrival time
---------------------------------------------------------------------------------------------
                                              4.238421   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012369    0.060794    0.191351    0.310783 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060794    0.000005    0.310788 ^ fanout76/A (sg13g2_buf_8)
     8    0.039697    0.033644    0.091489    0.402277 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033645    0.000286    0.402562 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036607    0.044101    0.446663 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036607    0.000058    0.446721 v _293_/D (sg13g2_dfrbpq_1)
                                              0.446721   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014592    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    5.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    5.054788 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    5.054839 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    5.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    5.119431 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969432   clock uncertainty
                                  0.000000    4.969432   clock reconvergence pessimism
                                 -0.117953    4.851479   library setup time
                                              4.851479   data required time
---------------------------------------------------------------------------------------------
                                              4.851479   data required time
                                             -0.446721   data arrival time
---------------------------------------------------------------------------------------------
                                              4.404758   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181103    0.300526 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.300531 ^ fanout75/A (sg13g2_buf_8)
     6    0.030792    0.029168    0.081442    0.381972 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029168    0.000121    0.382093 ^ fanout74/A (sg13g2_buf_1)
     4    0.018698    0.083589    0.106078    0.488171 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.083589    0.000050    0.488222 ^ _140_/A (sg13g2_nor2_2)
     5    0.022005    0.057070    0.082549    0.570770 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.057070    0.000039    0.570809 v _224_/B (sg13g2_nand2_1)
     2    0.007559    0.049004    0.060361    0.631170 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.049004    0.000034    0.631204 ^ _243_/C (sg13g2_nand3_1)
     2    0.009276    0.099599    0.117963    0.749167 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.099599    0.000054    0.749221 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003865    0.085751    0.109753    0.858974 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.085751    0.000011    0.858985 ^ _248_/C (sg13g2_nor3_1)
     1    0.003809    0.036463    0.052782    0.911767 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.036463    0.000010    0.911777 v _255_/B (sg13g2_nor4_1)
     1    0.003303    0.120072    0.144180    1.055957 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.120072    0.000003    1.055960 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.003526    0.066509    0.077409    1.133369 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.066509    0.000010    1.133380 v output4/A (sg13g2_buf_2)
     1    0.054300    0.092120    0.153554    1.286934 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.092126    0.000818    1.287752 v sine_out[0] (out)
                                              1.287752   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.287752   data arrival time
---------------------------------------------------------------------------------------------
                                              2.562248   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.424970e-05 0.000000e+00 4.413533e-09 9.425412e-05  60.0%
Combinational        6.030278e-07 1.316564e-06 3.905052e-08 1.958642e-06   1.2%
Clock                4.460396e-05 1.633243e-05 2.141074e-09 6.093854e-05  38.8%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394567e-04 1.764900e-05 4.560512e-08 1.571513e-04 100.0%
                            88.7%        11.2%         0.0%
Writing metric power__internal__total: 0.0001394566788803786
Writing metric power__switching__total: 1.7648995708441362e-5
Writing metric power__leakage__total: 4.560511968065839e-8
Writing metric power__total: 0.00015715128392912447

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.1502801814415336
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119151 source latency _298_/CLK ^
-0.119432 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150280 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.1502801814415336
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119432 source latency _301_/CLK ^
-0.119151 target latency _298_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150280 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.13833276582431453
nom_typ_1p20V_25C: 0.13833276582431453
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.5622482638609405
nom_typ_1p20V_25C: 2.5622482638609405
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.138333
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.549910
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119151         network latency _298_/CLK
        0.119432 network latency _293_/CLK
---------------
0.119151 0.119432 latency
        0.000280 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131174         network latency _298_/CLK
        0.131308 network latency _293_/CLK
---------------
0.131174 0.131308 latency
        0.000135 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.45 fmax = 689.61
%OL_END_REPORT
