ENTITY practica_11 IS
    PORT (
	a : in std_logic_vector (2 downto 0) ; 
	b : in std_logic_vector (2 downto 0) ; 
	s_r : in std_logic  ; 
	s_i : in std_logic  ; 
	l_b : inout std_logic  ; 
	s : inout std_logic_vector (2 downto 0)
    ) ;
END practica_11 ;
