ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s079: Started on Nov 13, 2025 at 03:03:43 EST
ncverilog
	au.v
	au_basic_tb.v
file: au.v
	module worklib.recip_unit:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.recip_unit:v <0x51fde31a>
			streams:   9, words:  3766
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:              47      47
		Scalar wires:            8       -
		Vectored wires:         22       -
		Always blocks:           7       7
		Initial blocks:          4       4
		Cont. assignments:      14      18
		Pseudo assignments:      2       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.au_basic_tb:v
Loading snapshot worklib.au_basic_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
========================================
Testing AU Basic Operations (1-cycle)
========================================

--- Testing ADD ---
ADD tests completed

--- Testing SUB ---
SUB tests completed

--- Testing MULT ---
MULT tests completed

========================================
ALL BASIC TESTS PASSED!
========================================

Simulation complete via $finish(1) at time 4885 NS + 0
./au_basic_tb.v:162         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s079: Exiting on Nov 13, 2025 at 03:03:44 EST  (total: 00:00:01)
