0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/contador_rampa/contador_rampa.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/contador_rampa/contador_rampa.srcs/sources_1/new/dente_serra.v,1592443652,verilog,,,,dente_serra,,,,,,,,
