// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        demosaic_out_4198_dout,
        demosaic_out_4198_empty_n,
        demosaic_out_4198_read,
        impop_41_din,
        impop_41_full_n,
        impop_41_write,
        hist_address0,
        hist_ce0,
        hist_we0,
        hist_d0,
        hist1_address0,
        hist1_ce0,
        hist1_we0,
        hist1_d0,
        hist2_address0,
        hist2_ce0,
        hist2_we0,
        hist2_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_read;
input  [11:0] p_read1;
input  [95:0] demosaic_out_4198_dout;
input   demosaic_out_4198_empty_n;
output   demosaic_out_4198_read;
output  [95:0] impop_41_din;
input   impop_41_full_n;
output   impop_41_write;
output  [11:0] hist_address0;
output   hist_ce0;
output   hist_we0;
output  [31:0] hist_d0;
output  [11:0] hist1_address0;
output   hist1_ce0;
output   hist1_we0;
output  [31:0] hist1_d0;
output  [11:0] hist2_address0;
output   hist2_ce0;
output   hist2_we0;
output  [31:0] hist2_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg demosaic_out_4198_read;
reg impop_41_write;
reg[11:0] hist_address0;
reg hist_ce0;
reg hist_we0;
reg[31:0] hist_d0;
reg[11:0] hist1_address0;
reg hist1_ce0;
reg hist1_we0;
reg[31:0] hist1_d0;
reg[11:0] hist2_address0;
reg hist2_ce0;
reg hist2_we0;
reg[31:0] hist2_d0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] old_0;
reg   [31:0] old1_0;
reg   [31:0] acc_0;
reg   [31:0] acc1_0;
reg   [31:0] old_1;
reg   [31:0] old1_1;
reg   [31:0] acc_1;
reg   [31:0] acc1_1;
reg   [31:0] old_2;
reg   [31:0] old1_2;
reg   [31:0] acc_2;
reg   [31:0] acc1_2;
reg   [31:0] old_3;
reg   [31:0] old1_3;
reg   [31:0] acc_3;
reg   [31:0] acc1_3;
reg   [31:0] old_4;
reg   [31:0] old1_4;
reg   [31:0] acc_4;
reg   [31:0] acc1_4;
reg   [31:0] old_5;
reg   [31:0] old1_5;
reg   [31:0] acc_5;
reg   [31:0] acc1_5;
wire    ap_CS_fsm_state2;
wire   [11:0] width_cast_fu_700_p1;
reg   [11:0] width_cast_reg_1184;
wire   [0:0] cmp3914_fu_704_p2;
reg   [0:0] cmp3914_reg_1189;
wire   [11:0] row_2_fu_713_p2;
reg   [11:0] row_2_reg_1193;
wire    ap_CS_fsm_state3;
reg   [31:0] old_0_load_reg_1201;
wire   [0:0] icmp_ln509_fu_719_p2;
reg   [31:0] old1_0_load_reg_1206;
reg   [31:0] acc_0_load_1_reg_1211;
reg   [31:0] acc1_0_load_1_reg_1216;
reg   [31:0] old_1_load_reg_1221;
reg   [31:0] old1_1_load_reg_1226;
reg   [31:0] acc_1_load_1_reg_1231;
reg   [31:0] acc1_1_load_1_reg_1236;
reg   [31:0] old_2_load_reg_1241;
reg   [31:0] old1_2_load_reg_1246;
reg   [31:0] acc_2_load_1_reg_1251;
reg   [31:0] acc1_2_load_1_reg_1256;
reg   [31:0] old_3_load_reg_1261;
reg   [31:0] old1_3_load_reg_1266;
reg   [31:0] acc_3_load_1_reg_1271;
reg   [31:0] acc1_3_load_1_reg_1276;
reg   [31:0] old_4_load_reg_1281;
reg   [31:0] old1_4_load_reg_1286;
reg   [31:0] acc_4_load_1_reg_1291;
reg   [31:0] acc1_4_load_1_reg_1296;
reg   [31:0] old_5_load_reg_1301;
reg   [31:0] old1_5_load_reg_1306;
reg   [31:0] acc_5_load_1_reg_1311;
reg   [31:0] acc1_5_load_1_reg_1316;
wire   [11:0] tmp_90_fu_739_p3;
reg   [11:0] tmp_90_reg_1321;
reg   [11:0] tmp_hist_V_0_address0;
reg    tmp_hist_V_0_ce0;
reg    tmp_hist_V_0_we0;
reg   [31:0] tmp_hist_V_0_d0;
wire   [31:0] tmp_hist_V_0_q0;
reg   [11:0] tmp_hist_V_1_address0;
reg    tmp_hist_V_1_ce0;
reg    tmp_hist_V_1_we0;
reg   [31:0] tmp_hist_V_1_d0;
wire   [31:0] tmp_hist_V_1_q0;
reg   [11:0] tmp_hist_V_2_address0;
reg    tmp_hist_V_2_ce0;
reg    tmp_hist_V_2_we0;
reg   [31:0] tmp_hist_V_2_d0;
wire   [31:0] tmp_hist_V_2_q0;
reg   [11:0] tmp_hist_V_3_address0;
reg    tmp_hist_V_3_ce0;
reg    tmp_hist_V_3_we0;
reg   [31:0] tmp_hist_V_3_d0;
wire   [31:0] tmp_hist_V_3_q0;
reg   [11:0] tmp_hist_V_4_address0;
reg    tmp_hist_V_4_ce0;
reg    tmp_hist_V_4_we0;
reg   [31:0] tmp_hist_V_4_d0;
wire   [31:0] tmp_hist_V_4_q0;
reg   [11:0] tmp_hist_V_5_address0;
reg    tmp_hist_V_5_ce0;
reg    tmp_hist_V_5_we0;
reg   [31:0] tmp_hist_V_5_d0;
wire   [31:0] tmp_hist_V_5_q0;
reg   [11:0] tmp_hist1_V_0_address0;
reg    tmp_hist1_V_0_ce0;
reg    tmp_hist1_V_0_we0;
reg   [31:0] tmp_hist1_V_0_d0;
wire   [31:0] tmp_hist1_V_0_q0;
reg   [11:0] tmp_hist1_V_1_address0;
reg    tmp_hist1_V_1_ce0;
reg    tmp_hist1_V_1_we0;
reg   [31:0] tmp_hist1_V_1_d0;
wire   [31:0] tmp_hist1_V_1_q0;
reg   [11:0] tmp_hist1_V_2_address0;
reg    tmp_hist1_V_2_ce0;
reg    tmp_hist1_V_2_we0;
reg   [31:0] tmp_hist1_V_2_d0;
wire   [31:0] tmp_hist1_V_2_q0;
reg   [11:0] tmp_hist1_V_3_address0;
reg    tmp_hist1_V_3_ce0;
reg    tmp_hist1_V_3_we0;
reg   [31:0] tmp_hist1_V_3_d0;
wire   [31:0] tmp_hist1_V_3_q0;
reg   [11:0] tmp_hist1_V_4_address0;
reg    tmp_hist1_V_4_ce0;
reg    tmp_hist1_V_4_we0;
reg   [31:0] tmp_hist1_V_4_d0;
wire   [31:0] tmp_hist1_V_4_q0;
reg   [11:0] tmp_hist1_V_5_address0;
reg    tmp_hist1_V_5_ce0;
reg    tmp_hist1_V_5_we0;
reg   [31:0] tmp_hist1_V_5_d0;
wire   [31:0] tmp_hist1_V_5_q0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_done;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_idle;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_ready;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_d0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_done;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_idle;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_ready;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_d0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_idle;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_ready;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_demosaic_out_4198_read;
wire   [95:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_din;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_write;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_d0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out_ap_vld;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out_ap_vld;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_idle;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_ready;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_d0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_ce0;
wire   [11:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_address0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_ce0;
wire    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_we0;
wire   [31:0] grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_d0;
reg    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg;
reg    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg;
reg    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln575_fu_748_p1;
wire   [63:0] zext_ln576_fu_753_p1;
wire   [63:0] zext_ln575_1_fu_758_p1;
wire   [63:0] zext_ln576_1_fu_763_p1;
wire   [63:0] zext_ln575_2_fu_768_p1;
wire   [63:0] zext_ln576_2_fu_773_p1;
wire   [63:0] zext_ln575_3_fu_778_p1;
wire   [63:0] zext_ln576_3_fu_783_p1;
wire   [63:0] zext_ln575_4_fu_788_p1;
wire   [63:0] zext_ln576_4_fu_793_p1;
wire   [63:0] zext_ln575_5_fu_798_p1;
wire   [63:0] zext_ln576_5_fu_803_p1;
wire    ap_CS_fsm_state5;
reg   [11:0] row_fu_120;
reg    ap_block_state2_on_subcall_done;
wire   [10:0] width_fu_690_p4;
wire   [11:0] add_ln515_fu_724_p2;
wire   [10:0] tmp_89_fu_729_p4;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 old_0 = 32'd0;
#0 old1_0 = 32'd0;
#0 acc_0 = 32'd0;
#0 acc1_0 = 32'd0;
#0 old_1 = 32'd0;
#0 old1_1 = 32'd0;
#0 acc_1 = 32'd0;
#0 acc1_1 = 32'd0;
#0 old_2 = 32'd0;
#0 old1_2 = 32'd0;
#0 acc_2 = 32'd0;
#0 acc1_2 = 32'd0;
#0 old_3 = 32'd0;
#0 old1_3 = 32'd0;
#0 acc_3 = 32'd0;
#0 acc1_3 = 32'd0;
#0 old_4 = 32'd0;
#0 old1_4 = 32'd0;
#0 acc_4 = 32'd0;
#0 acc1_4 = 32'd0;
#0 old_5 = 32'd0;
#0 old1_5 = 32'd0;
#0 acc_5 = 32'd0;
#0 acc1_5 = 32'd0;
#0 grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg = 1'b0;
#0 grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg = 1'b0;
#0 grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg = 1'b0;
#0 grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg = 1'b0;
end

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_V_0_address0),
    .ce0(tmp_hist_V_0_ce0),
    .we0(tmp_hist_V_0_we0),
    .d0(tmp_hist_V_0_d0),
    .q0(tmp_hist_V_0_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_V_1_address0),
    .ce0(tmp_hist_V_1_ce0),
    .we0(tmp_hist_V_1_we0),
    .d0(tmp_hist_V_1_d0),
    .q0(tmp_hist_V_1_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_V_2_address0),
    .ce0(tmp_hist_V_2_ce0),
    .we0(tmp_hist_V_2_we0),
    .d0(tmp_hist_V_2_d0),
    .q0(tmp_hist_V_2_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_V_3_address0),
    .ce0(tmp_hist_V_3_ce0),
    .we0(tmp_hist_V_3_we0),
    .d0(tmp_hist_V_3_d0),
    .q0(tmp_hist_V_3_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_V_4_address0),
    .ce0(tmp_hist_V_4_ce0),
    .we0(tmp_hist_V_4_we0),
    .d0(tmp_hist_V_4_d0),
    .q0(tmp_hist_V_4_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_V_5_address0),
    .ce0(tmp_hist_V_5_ce0),
    .we0(tmp_hist_V_5_we0),
    .d0(tmp_hist_V_5_d0),
    .q0(tmp_hist_V_5_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_V_0_address0),
    .ce0(tmp_hist1_V_0_ce0),
    .we0(tmp_hist1_V_0_we0),
    .d0(tmp_hist1_V_0_d0),
    .q0(tmp_hist1_V_0_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_V_1_address0),
    .ce0(tmp_hist1_V_1_ce0),
    .we0(tmp_hist1_V_1_we0),
    .d0(tmp_hist1_V_1_d0),
    .q0(tmp_hist1_V_1_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_V_2_address0),
    .ce0(tmp_hist1_V_2_ce0),
    .we0(tmp_hist1_V_2_we0),
    .d0(tmp_hist1_V_2_d0),
    .q0(tmp_hist1_V_2_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_V_3_address0),
    .ce0(tmp_hist1_V_3_ce0),
    .we0(tmp_hist1_V_3_we0),
    .d0(tmp_hist1_V_3_d0),
    .q0(tmp_hist1_V_3_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_V_4_address0),
    .ce0(tmp_hist1_V_4_ce0),
    .we0(tmp_hist1_V_4_we0),
    .d0(tmp_hist1_V_4_d0),
    .q0(tmp_hist1_V_4_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s_tmp_hist_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tmp_hist1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_V_5_address0),
    .ce0(tmp_hist1_V_5_ce0),
    .we0(tmp_hist1_V_5_we0),
    .d0(tmp_hist1_V_5_d0),
    .q0(tmp_hist1_V_5_q0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start),
    .ap_done(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_done),
    .ap_idle(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_idle),
    .ap_ready(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_ready),
    .hist_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_address0),
    .hist_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_ce0),
    .hist_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_we0),
    .hist_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_d0),
    .hist1_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_address0),
    .hist1_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_ce0),
    .hist1_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_we0),
    .hist1_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_d0),
    .hist2_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_address0),
    .hist2_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_ce0),
    .hist2_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_we0),
    .hist2_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_d0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start),
    .ap_done(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_done),
    .ap_idle(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_idle),
    .ap_ready(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_ready),
    .tmp_hist_V_0_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_address0),
    .tmp_hist_V_0_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_ce0),
    .tmp_hist_V_0_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_we0),
    .tmp_hist_V_0_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_d0),
    .tmp_hist1_V_0_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_address0),
    .tmp_hist1_V_0_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_ce0),
    .tmp_hist1_V_0_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_we0),
    .tmp_hist1_V_0_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_d0),
    .tmp_hist_V_1_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_address0),
    .tmp_hist_V_1_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_ce0),
    .tmp_hist_V_1_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_we0),
    .tmp_hist_V_1_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_d0),
    .tmp_hist1_V_1_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_address0),
    .tmp_hist1_V_1_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_ce0),
    .tmp_hist1_V_1_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_we0),
    .tmp_hist1_V_1_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_d0),
    .tmp_hist_V_2_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_address0),
    .tmp_hist_V_2_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_ce0),
    .tmp_hist_V_2_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_we0),
    .tmp_hist_V_2_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_d0),
    .tmp_hist1_V_2_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_address0),
    .tmp_hist1_V_2_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_ce0),
    .tmp_hist1_V_2_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_we0),
    .tmp_hist1_V_2_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_d0),
    .tmp_hist_V_3_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_address0),
    .tmp_hist_V_3_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_ce0),
    .tmp_hist_V_3_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_we0),
    .tmp_hist_V_3_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_d0),
    .tmp_hist1_V_3_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_address0),
    .tmp_hist1_V_3_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_ce0),
    .tmp_hist1_V_3_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_we0),
    .tmp_hist1_V_3_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_d0),
    .tmp_hist_V_4_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_address0),
    .tmp_hist_V_4_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_ce0),
    .tmp_hist_V_4_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_we0),
    .tmp_hist_V_4_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_d0),
    .tmp_hist1_V_4_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_address0),
    .tmp_hist1_V_4_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_ce0),
    .tmp_hist1_V_4_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_we0),
    .tmp_hist1_V_4_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_d0),
    .tmp_hist_V_5_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_address0),
    .tmp_hist_V_5_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_ce0),
    .tmp_hist_V_5_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_we0),
    .tmp_hist_V_5_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_d0),
    .tmp_hist1_V_5_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_address0),
    .tmp_hist1_V_5_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_ce0),
    .tmp_hist1_V_5_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_we0),
    .tmp_hist1_V_5_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_d0)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start),
    .ap_done(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done),
    .ap_idle(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_idle),
    .ap_ready(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_ready),
    .demosaic_out_4198_dout(demosaic_out_4198_dout),
    .demosaic_out_4198_empty_n(demosaic_out_4198_empty_n),
    .demosaic_out_4198_read(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_demosaic_out_4198_read),
    .impop_41_din(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_din),
    .impop_41_full_n(impop_41_full_n),
    .impop_41_write(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_write),
    .acc1_5_load_1(acc1_5_load_1_reg_1316),
    .acc_5_load_1(acc_5_load_1_reg_1311),
    .old1_5_load(old1_5_load_reg_1306),
    .old_5_load(old_5_load_reg_1301),
    .acc1_4_load_1(acc1_4_load_1_reg_1296),
    .acc_4_load_1(acc_4_load_1_reg_1291),
    .old1_4_load(old1_4_load_reg_1286),
    .old_4_load(old_4_load_reg_1281),
    .acc1_3_load_1(acc1_3_load_1_reg_1276),
    .acc_3_load_1(acc_3_load_1_reg_1271),
    .old1_3_load(old1_3_load_reg_1266),
    .old_3_load(old_3_load_reg_1261),
    .acc1_2_load_1(acc1_2_load_1_reg_1256),
    .acc_2_load_1(acc_2_load_1_reg_1251),
    .old1_2_load(old1_2_load_reg_1246),
    .old_2_load(old_2_load_reg_1241),
    .acc1_1_load_1(acc1_1_load_1_reg_1236),
    .acc_1_load_1(acc_1_load_1_reg_1231),
    .old1_1_load(old1_1_load_reg_1226),
    .old_1_load(old_1_load_reg_1221),
    .acc1_0_load_1(acc1_0_load_1_reg_1216),
    .acc_0_load_1(acc_0_load_1_reg_1211),
    .old1_0_load(old1_0_load_reg_1206),
    .old_0_load(old_0_load_reg_1201),
    .empty(tmp_90_reg_1321),
    .tmp_hist_V_0_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_address0),
    .tmp_hist_V_0_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_ce0),
    .tmp_hist_V_0_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_we0),
    .tmp_hist_V_0_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_d0),
    .tmp_hist_V_0_q0(tmp_hist_V_0_q0),
    .tmp_hist_V_1_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_address0),
    .tmp_hist_V_1_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_ce0),
    .tmp_hist_V_1_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_we0),
    .tmp_hist_V_1_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_d0),
    .tmp_hist_V_1_q0(tmp_hist_V_1_q0),
    .tmp_hist_V_2_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_address0),
    .tmp_hist_V_2_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_ce0),
    .tmp_hist_V_2_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_we0),
    .tmp_hist_V_2_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_d0),
    .tmp_hist_V_2_q0(tmp_hist_V_2_q0),
    .tmp_hist_V_3_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_address0),
    .tmp_hist_V_3_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_ce0),
    .tmp_hist_V_3_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_we0),
    .tmp_hist_V_3_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_d0),
    .tmp_hist_V_3_q0(tmp_hist_V_3_q0),
    .tmp_hist_V_4_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_address0),
    .tmp_hist_V_4_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_ce0),
    .tmp_hist_V_4_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_we0),
    .tmp_hist_V_4_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_d0),
    .tmp_hist_V_4_q0(tmp_hist_V_4_q0),
    .tmp_hist_V_5_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_address0),
    .tmp_hist_V_5_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_ce0),
    .tmp_hist_V_5_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_we0),
    .tmp_hist_V_5_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_d0),
    .tmp_hist_V_5_q0(tmp_hist_V_5_q0),
    .tmp_hist1_V_0_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_address0),
    .tmp_hist1_V_0_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_ce0),
    .tmp_hist1_V_0_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_we0),
    .tmp_hist1_V_0_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_d0),
    .tmp_hist1_V_0_q0(tmp_hist1_V_0_q0),
    .tmp_hist1_V_1_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_address0),
    .tmp_hist1_V_1_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_ce0),
    .tmp_hist1_V_1_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_we0),
    .tmp_hist1_V_1_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_d0),
    .tmp_hist1_V_1_q0(tmp_hist1_V_1_q0),
    .tmp_hist1_V_2_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_address0),
    .tmp_hist1_V_2_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_ce0),
    .tmp_hist1_V_2_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_we0),
    .tmp_hist1_V_2_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_d0),
    .tmp_hist1_V_2_q0(tmp_hist1_V_2_q0),
    .tmp_hist1_V_3_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_address0),
    .tmp_hist1_V_3_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_ce0),
    .tmp_hist1_V_3_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_we0),
    .tmp_hist1_V_3_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_d0),
    .tmp_hist1_V_3_q0(tmp_hist1_V_3_q0),
    .tmp_hist1_V_4_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_address0),
    .tmp_hist1_V_4_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_ce0),
    .tmp_hist1_V_4_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_we0),
    .tmp_hist1_V_4_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_d0),
    .tmp_hist1_V_4_q0(tmp_hist1_V_4_q0),
    .tmp_hist1_V_5_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_address0),
    .tmp_hist1_V_5_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_ce0),
    .tmp_hist1_V_5_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_we0),
    .tmp_hist1_V_5_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_d0),
    .tmp_hist1_V_5_q0(tmp_hist1_V_5_q0),
    .tmp_acc1_10_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out),
    .tmp_acc1_10_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out_ap_vld),
    .tmp_acc_10_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out),
    .tmp_acc_10_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out_ap_vld),
    .tmp1_11_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out),
    .tmp1_11_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out_ap_vld),
    .tmp_11_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out),
    .tmp_11_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out_ap_vld),
    .tmp_acc1_8_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out),
    .tmp_acc1_8_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out_ap_vld),
    .tmp_acc_8_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out),
    .tmp_acc_8_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out_ap_vld),
    .tmp1_10_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out),
    .tmp1_10_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out_ap_vld),
    .tmp_10_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out),
    .tmp_10_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out_ap_vld),
    .tmp_acc1_6_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out),
    .tmp_acc1_6_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out_ap_vld),
    .tmp_acc_6_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out),
    .tmp_acc_6_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out_ap_vld),
    .tmp1_9_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out),
    .tmp1_9_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out_ap_vld),
    .tmp_9_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out),
    .tmp_9_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out_ap_vld),
    .tmp_acc1_4_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out),
    .tmp_acc1_4_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out_ap_vld),
    .tmp_acc_4_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out),
    .tmp_acc_4_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out_ap_vld),
    .tmp1_8_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out),
    .tmp1_8_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out_ap_vld),
    .tmp_8_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out),
    .tmp_8_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out_ap_vld),
    .tmp_acc1_2_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out),
    .tmp_acc1_2_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out_ap_vld),
    .tmp_acc_2_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out),
    .tmp_acc_2_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out_ap_vld),
    .tmp1_7_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out),
    .tmp1_7_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out_ap_vld),
    .tmp_7_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out),
    .tmp_7_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out_ap_vld),
    .tmp_acc1_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out),
    .tmp_acc1_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out_ap_vld),
    .tmp_acc_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out),
    .tmp_acc_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out_ap_vld),
    .tmp1_6_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out),
    .tmp1_6_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out_ap_vld),
    .tmp_6_out(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out),
    .tmp_6_out_ap_vld(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out_ap_vld)
);

ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start),
    .ap_done(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done),
    .ap_idle(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_idle),
    .ap_ready(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_ready),
    .tmp_hist_V_0_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_address0),
    .tmp_hist_V_0_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_ce0),
    .tmp_hist_V_0_q0(tmp_hist_V_0_q0),
    .tmp_hist1_V_0_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_address0),
    .tmp_hist1_V_0_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_ce0),
    .tmp_hist1_V_0_q0(tmp_hist1_V_0_q0),
    .tmp_hist_V_3_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_address0),
    .tmp_hist_V_3_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_ce0),
    .tmp_hist_V_3_q0(tmp_hist_V_3_q0),
    .tmp_hist1_V_3_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_address0),
    .tmp_hist1_V_3_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_ce0),
    .tmp_hist1_V_3_q0(tmp_hist1_V_3_q0),
    .hist_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_address0),
    .hist_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_ce0),
    .hist_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_we0),
    .hist_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_d0),
    .tmp_hist_V_1_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_address0),
    .tmp_hist_V_1_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_ce0),
    .tmp_hist_V_1_q0(tmp_hist_V_1_q0),
    .tmp_hist1_V_1_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_address0),
    .tmp_hist1_V_1_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_ce0),
    .tmp_hist1_V_1_q0(tmp_hist1_V_1_q0),
    .tmp_hist_V_4_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_address0),
    .tmp_hist_V_4_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_ce0),
    .tmp_hist_V_4_q0(tmp_hist_V_4_q0),
    .tmp_hist1_V_4_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_address0),
    .tmp_hist1_V_4_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_ce0),
    .tmp_hist1_V_4_q0(tmp_hist1_V_4_q0),
    .hist1_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_address0),
    .hist1_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_ce0),
    .hist1_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_we0),
    .hist1_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_d0),
    .tmp_hist_V_2_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_address0),
    .tmp_hist_V_2_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_ce0),
    .tmp_hist_V_2_q0(tmp_hist_V_2_q0),
    .tmp_hist1_V_2_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_address0),
    .tmp_hist1_V_2_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_ce0),
    .tmp_hist1_V_2_q0(tmp_hist1_V_2_q0),
    .tmp_hist_V_5_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_address0),
    .tmp_hist_V_5_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_ce0),
    .tmp_hist_V_5_q0(tmp_hist_V_5_q0),
    .tmp_hist1_V_5_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_address0),
    .tmp_hist1_V_5_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_ce0),
    .tmp_hist1_V_5_q0(tmp_hist1_V_5_q0),
    .hist2_address0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_address0),
    .hist2_ce0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_ce0),
    .hist2_we0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_we0),
    .hist2_d0(grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg <= 1'b0;
    end else begin
        if (((cmp3914_reg_1189 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd0))) begin
            grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg <= 1'b1;
        end else if ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_ready == 1'b1)) begin
            grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg <= 1'b1;
        end else if ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_ready == 1'b1)) begin
            grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg <= 1'b1;
        end else if ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_ready == 1'b1)) begin
            grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg <= 1'b1;
        end else if ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_ready == 1'b1)) begin
            grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_fu_120 <= 12'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        row_fu_120 <= row_2_reg_1193;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp3914_reg_1189 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc1_0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_out;
        acc1_1 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_2_out;
        acc1_2 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_4_out;
        acc1_3 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_6_out;
        acc1_4 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_8_out;
        acc1_5 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc1_10_out;
        acc_0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_out;
        acc_1 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_2_out;
        acc_2 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_4_out;
        acc_3 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_6_out;
        acc_4 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_8_out;
        acc_5 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_acc_10_out;
        old1_0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_6_out;
        old1_1 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_7_out;
        old1_2 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_8_out;
        old1_3 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_9_out;
        old1_4 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_10_out;
        old1_5 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp1_11_out;
        old_0 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_6_out;
        old_1 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_7_out;
        old_2 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_8_out;
        old_3 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_9_out;
        old_4 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_10_out;
        old_5 <= grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp3914_reg_1189 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd0))) begin
        acc1_0_load_1_reg_1216 <= acc1_0;
        acc1_1_load_1_reg_1236 <= acc1_1;
        acc1_2_load_1_reg_1256 <= acc1_2;
        acc1_3_load_1_reg_1276 <= acc1_3;
        acc1_4_load_1_reg_1296 <= acc1_4;
        acc1_5_load_1_reg_1316 <= acc1_5;
        acc_0_load_1_reg_1211 <= acc_0;
        acc_1_load_1_reg_1231 <= acc_1;
        acc_2_load_1_reg_1251 <= acc_2;
        acc_3_load_1_reg_1271 <= acc_3;
        acc_4_load_1_reg_1291 <= acc_4;
        acc_5_load_1_reg_1311 <= acc_5;
        old1_0_load_reg_1206 <= old1_0;
        old1_1_load_reg_1226 <= old1_1;
        old1_2_load_reg_1246 <= old1_2;
        old1_3_load_reg_1266 <= old1_3;
        old1_4_load_reg_1286 <= old1_4;
        old1_5_load_reg_1306 <= old1_5;
        old_0_load_reg_1201 <= old_0;
        old_1_load_reg_1221 <= old_1;
        old_2_load_reg_1241 <= old_2;
        old_3_load_reg_1261 <= old_3;
        old_4_load_reg_1281 <= old_4;
        old_5_load_reg_1301 <= old_5;
        tmp_90_reg_1321[11 : 1] <= tmp_90_fu_739_p3[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmp3914_reg_1189 <= cmp3914_fu_704_p2;
        width_cast_reg_1184[10 : 0] <= width_cast_fu_700_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        row_2_reg_1193 <= row_2_fu_713_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        demosaic_out_4198_read = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_demosaic_out_4198_read;
    end else begin
        demosaic_out_4198_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist1_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist1_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_address0;
    end else begin
        hist1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist1_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist1_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_ce0;
    end else begin
        hist1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist1_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist1_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_d0;
    end else begin
        hist1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist1_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist1_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist1_we0;
    end else begin
        hist1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist2_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist2_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_address0;
    end else begin
        hist2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist2_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist2_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_ce0;
    end else begin
        hist2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist2_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist2_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_d0;
    end else begin
        hist2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist2_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist2_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist2_we0;
    end else begin
        hist2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_address0;
    end else begin
        hist_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_ce0;
    end else begin
        hist_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_d0;
    end else begin
        hist_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_hist_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_hist_we0;
    end else begin
        hist_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        impop_41_write = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_write;
    end else begin
        impop_41_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_0_address0 = zext_ln576_fu_753_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_0_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_0_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_0_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_address0;
    end else begin
        tmp_hist1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_0_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_0_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_0_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_ce0;
    end else begin
        tmp_hist1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_0_d0 = acc1_0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_0_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_0_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_d0;
    end else begin
        tmp_hist1_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_0_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_0_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_0_we0;
    end else begin
        tmp_hist1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_1_address0 = zext_ln576_1_fu_763_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_1_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_1_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_1_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_address0;
    end else begin
        tmp_hist1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_1_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_1_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_1_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_ce0;
    end else begin
        tmp_hist1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_1_d0 = acc1_1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_1_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_1_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_d0;
    end else begin
        tmp_hist1_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_1_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_1_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_1_we0;
    end else begin
        tmp_hist1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_2_address0 = zext_ln576_2_fu_773_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_2_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_2_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_2_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_address0;
    end else begin
        tmp_hist1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_2_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_2_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_2_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_ce0;
    end else begin
        tmp_hist1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_2_d0 = acc1_2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_2_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_2_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_d0;
    end else begin
        tmp_hist1_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_2_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_2_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_2_we0;
    end else begin
        tmp_hist1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_3_address0 = zext_ln576_3_fu_783_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_3_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_3_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_3_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_address0;
    end else begin
        tmp_hist1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_3_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_3_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_3_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_ce0;
    end else begin
        tmp_hist1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_3_d0 = acc1_3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_3_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_3_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_d0;
    end else begin
        tmp_hist1_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_3_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_3_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_3_we0;
    end else begin
        tmp_hist1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_4_address0 = zext_ln576_4_fu_793_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_4_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_4_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_4_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_address0;
    end else begin
        tmp_hist1_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_4_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_4_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_4_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_ce0;
    end else begin
        tmp_hist1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_4_d0 = acc1_4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_4_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_4_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_d0;
    end else begin
        tmp_hist1_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_4_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_4_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_4_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_4_we0;
    end else begin
        tmp_hist1_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_5_address0 = zext_ln576_5_fu_803_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_5_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_5_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_5_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_address0;
    end else begin
        tmp_hist1_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist1_V_5_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist1_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_5_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_5_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_ce0;
    end else begin
        tmp_hist1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_5_d0 = acc1_5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_5_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_5_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_d0;
    end else begin
        tmp_hist1_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist1_V_5_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_V_5_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist1_V_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_V_5_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist1_V_5_we0;
    end else begin
        tmp_hist1_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_0_address0 = zext_ln575_fu_748_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_0_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_0_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_0_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_address0;
    end else begin
        tmp_hist_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_0_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_0_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_0_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_ce0;
    end else begin
        tmp_hist_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_0_d0 = acc_0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_0_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_0_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_d0;
    end else begin
        tmp_hist_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_0_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_0_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_0_we0;
    end else begin
        tmp_hist_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_1_address0 = zext_ln575_1_fu_758_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_1_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_1_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_1_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_address0;
    end else begin
        tmp_hist_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_1_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_1_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_1_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_ce0;
    end else begin
        tmp_hist_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_1_d0 = acc_1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_1_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_1_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_d0;
    end else begin
        tmp_hist_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_1_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_1_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_1_we0;
    end else begin
        tmp_hist_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_2_address0 = zext_ln575_2_fu_768_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_2_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_2_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_2_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_address0;
    end else begin
        tmp_hist_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_2_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_2_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_2_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_ce0;
    end else begin
        tmp_hist_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_2_d0 = acc_2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_2_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_2_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_d0;
    end else begin
        tmp_hist_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_2_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_2_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_2_we0;
    end else begin
        tmp_hist_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_3_address0 = zext_ln575_3_fu_778_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_3_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_3_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_3_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_address0;
    end else begin
        tmp_hist_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_3_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_3_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_3_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_ce0;
    end else begin
        tmp_hist_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_3_d0 = acc_3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_3_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_3_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_d0;
    end else begin
        tmp_hist_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_3_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_3_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_3_we0;
    end else begin
        tmp_hist_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_4_address0 = zext_ln575_4_fu_788_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_4_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_4_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_4_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_address0;
    end else begin
        tmp_hist_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_4_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_4_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_4_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_ce0;
    end else begin
        tmp_hist_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_4_d0 = acc_4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_4_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_4_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_d0;
    end else begin
        tmp_hist_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_4_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_4_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_4_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_4_we0;
    end else begin
        tmp_hist_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_5_address0 = zext_ln575_5_fu_798_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_5_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_5_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_5_address0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_address0;
    end else begin
        tmp_hist_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_hist_V_5_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_tmp_hist_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_5_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_5_ce0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_ce0;
    end else begin
        tmp_hist_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_5_d0 = acc_5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_5_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_5_d0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_d0;
    end else begin
        tmp_hist_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd1))) begin
        tmp_hist_V_5_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_V_5_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_tmp_hist_V_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_V_5_we0 = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_tmp_hist_V_5_we0;
    end else begin
        tmp_hist_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((cmp3914_reg_1189 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((cmp3914_reg_1189 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln509_fu_719_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln515_fu_724_p2 = (width_cast_reg_1184 + 12'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_done == 1'b0) | (grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_done == 1'b0));
end

assign cmp3914_fu_704_p2 = ((width_fu_690_p4 == 11'd0) ? 1'b1 : 1'b0);

assign grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_ap_start_reg;

assign grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_HIST_INITIALIZE_LOOP_fu_434_ap_start_reg;

assign grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_INITIALIZE_HIST_fu_424_ap_start_reg;

assign grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_MERGE_HIST_LOOP_fu_531_ap_start_reg;

assign icmp_ln509_fu_719_p2 = ((row_fu_120 == p_read) ? 1'b1 : 1'b0);

assign impop_41_din = grp_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP_fu_462_impop_41_din;

assign row_2_fu_713_p2 = (row_fu_120 + 12'd1);

assign tmp_89_fu_729_p4 = {{add_ln515_fu_724_p2[11:1]}};

assign tmp_90_fu_739_p3 = {{tmp_89_fu_729_p4}, {1'd0}};

assign width_cast_fu_700_p1 = width_fu_690_p4;

assign width_fu_690_p4 = {{p_read1[11:1]}};

assign zext_ln575_1_fu_758_p1 = old_1;

assign zext_ln575_2_fu_768_p1 = old_2;

assign zext_ln575_3_fu_778_p1 = old_3;

assign zext_ln575_4_fu_788_p1 = old_4;

assign zext_ln575_5_fu_798_p1 = old_5;

assign zext_ln575_fu_748_p1 = old_0;

assign zext_ln576_1_fu_763_p1 = old1_1;

assign zext_ln576_2_fu_773_p1 = old1_2;

assign zext_ln576_3_fu_783_p1 = old1_3;

assign zext_ln576_4_fu_793_p1 = old1_4;

assign zext_ln576_5_fu_803_p1 = old1_5;

assign zext_ln576_fu_753_p1 = old1_0;

always @ (posedge ap_clk) begin
    width_cast_reg_1184[11] <= 1'b0;
    tmp_90_reg_1321[0] <= 1'b0;
end

endmodule //ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_s
