TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/I2cSlave.v

TOPLEVEL=I2cSlave
MODULE=I2cSlaveTester

include ../../common/Makefile.sim
