{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II " "Info: Running Quartus II Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 14:19:07 2011 " "Info: Processing started: Wed Oct 05 14:19:07 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 --convert_bdf_to_vhdl=S:/Cpe112/Lab7/Lab7_4.bdf " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 --convert_bdf_to_vhdl=S:/Cpe112/Lab7/Lab7_4.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab7_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_4 " "Info: Found entity 1: Lab7_4" {  } { { "lab7_4.bdf" "" { Schematic "S:/Cpe112/Lab7/lab7_4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Info: Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "lab7_4.bdf" "" { Schematic "S:/Cpe112/Lab7/lab7_4.bdf" { { 312 728 728 432 "" "" } { 192 728 728 312 "" "" } { 64 728 728 72 "" "" } { 72 728 728 192 "" "" } { 56 528 728 72 "Sum\[0\]" "" } { 176 528 728 192 "Sum\[1\]" "" } { 296 528 728 312 "Sum\[2\]" "" } { 416 528 728 432 "Sum\[3\]" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 1  Quartus II " "Info: Quartus II Create VHDL File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 14:19:08 2011 " "Info: Processing ended: Wed Oct 05 14:19:08 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
