;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @70, @502
	SUB #10, -10
	SPL -7, @-20
	ADD 270, 90
	JMN 0, <802
	DJN -1, @-20
	DJN -1, @-20
	SUB <793, 0
	SUB <703, 0
	SLT @70, @502
	JMN @0, <502
	CMP <703, 0
	CMP <793, 0
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 106
	ADD #130, 9
	SUB @121, 106
	SUB @121, 106
	SUB 0, @0
	SLT -10, -1
	ADD -30, 48
	CMP <-703, 0
	CMP <793, 0
	JMN @0, <502
	SUB @121, 103
	SUB @121, 103
	ADD -30, 48
	CMP #100, @10
	CMP <793, 0
	SUB #10, -10
	SLT -10, -1
	SUB @1, 0
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB 0, @0
	SUB 0, @0
	SLT -30, 48
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-52
	MOV -1, <-20
	SPL 0, <-52
	SLT @70, @502
	SLT @70, @502
	CMP -207, <-120
