\hypertarget{macro-assembler-riscv_8h}{}\doxysection{/mnt/\+V8\+Source\+Code/src/codegen/riscv/macro-\/assembler-\/riscv.h File Reference}
\label{macro-assembler-riscv_8h}\index{/mnt/V8SourceCode/src/codegen/riscv/macro-\/assembler-\/riscv.h@{/mnt/V8SourceCode/src/codegen/riscv/macro-\/assembler-\/riscv.h}}
{\ttfamily \#include $<$optional$>$}\newline
{\ttfamily \#include \char`\"{}src/codegen/assembler-\/arch.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/bailout-\/reason.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/register.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/common/globals.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/execution/frame-\/constants.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/execution/isolate-\/data.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/objects/tagged-\/index.\+h\char`\"{}}\newline
Include dependency graph for macro-\/assembler-\/riscv.h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{macro-assembler-riscv_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1MacroAssembler}{v8\+::internal\+::\+Macro\+Assembler}}
\item 
struct \mbox{\hyperlink{structv8_1_1internal_1_1MoveCycleState}{v8\+::internal\+::\+Move\+Cycle\+State}}
\end{DoxyCompactItemize}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\begin{DoxyCompactList}\small\item\em This file provides additional API on top of the default one for making API calls, which come from embedder C++ functions. \end{DoxyCompactList}\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_a2bdc5d947faab29502d482bd2d4b9f61}{xlen}}~(uint8\+\_\+t(sizeof(void$\ast$) $\ast$ 8))
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_a61daf970f06dadf8dcbf7ba44ab2dd9d}{Smi\+Word\+Offset}}(offset)~offset
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_ab66fab13d9fd77c0789581b0977ae41b}{COND\+\_\+\+TYPED\+\_\+\+ARGS}}~Condition cond, Register r1, const Operand \&r2
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_a9d75a1d3ea3c124b33e6556e4467462f}{COND\+\_\+\+ARGS}}~cond, r1, r2
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_a6a98d871e1c5d05c13d24a0f4eb50dbf}{DECLARE\+\_\+\+NORELOC\+\_\+\+PROTOTYPE}}(Name,  target\+\_\+type)
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_a32d46ac91347e2f1358769842a4fd065}{DECLARE\+\_\+\+BRANCH\+\_\+\+PROTOTYPES}}(Name)
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_a9d75a1d3ea3c124b33e6556e4467462f}{COND\+\_\+\+ARGS}}
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_abe375929f57364f799b05c01a7dd7c36}{DEFINE\+\_\+\+INSTRUCTION}}(instr)
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_a04b69db5954fdedefe7497bf617a9d3f}{DEFINE\+\_\+\+INSTRUCTION2}}(instr)
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_a6c22338f58a0454630efed2e8db9457b}{DEFINE\+\_\+\+INSTRUCTION3}}(instr)~void instr(Register rd, intptr\+\_\+t imm);
\item 
\#define \mbox{\hyperlink{macro-assembler-riscv_8h_a9de785620be765334143032fd44d279b}{ACCESS\+\_\+\+MASM}}(masm)~masm-\/$>$
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67b}{v8\+::internal\+::\+Li\+Flags}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba273d6c78cbe40515c4262a7c43f6ed38}{v8\+::internal\+::\+OPTIMIZE\+\_\+\+SIZE}} = 0
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba7948d919713bdd26caa8fa84d86d2d81}{v8\+::internal\+::\+CONSTANT\+\_\+\+SIZE}} = 1
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67babad9eb612f7f5fcd2d29ddb390715a4d}{v8\+::internal\+::\+ADDRESS\+\_\+\+LOAD}} = 2
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67baa785735cb89510cb8b0a99911a584830}{v8\+::internal\+::\+OPTIMIZE\+\_\+\+SIZE}} = 0
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba273d6c78cbe40515c4262a7c43f6ed38}{v8\+::internal\+::\+OPTIMIZE\+\_\+\+SIZE}} = 0
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba273d6c78cbe40515c4262a7c43f6ed38}{v8\+::internal\+::\+OPTIMIZE\+\_\+\+SIZE}} = 0
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba273d6c78cbe40515c4262a7c43f6ed38}{v8\+::internal\+::\+OPTIMIZE\+\_\+\+SIZE}} = 0
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67bacfd07baa23f7d3b87afb9571ad0e9384}{v8\+::internal\+::\+CONSTANT\+\_\+\+SIZE}} = 1
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba7948d919713bdd26caa8fa84d86d2d81}{v8\+::internal\+::\+CONSTANT\+\_\+\+SIZE}} = 1
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba7948d919713bdd26caa8fa84d86d2d81}{v8\+::internal\+::\+CONSTANT\+\_\+\+SIZE}} = 1
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba7948d919713bdd26caa8fa84d86d2d81}{v8\+::internal\+::\+CONSTANT\+\_\+\+SIZE}} = 1
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba44b2cc67055ebe15883d4d084b8b4e32}{v8\+::internal\+::\+ADDRESS\+\_\+\+LOAD}} = 2
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67babad9eb612f7f5fcd2d29ddb390715a4d}{v8\+::internal\+::\+ADDRESS\+\_\+\+LOAD}} = 2
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67babad9eb612f7f5fcd2d29ddb390715a4d}{v8\+::internal\+::\+ADDRESS\+\_\+\+LOAD}} = 2
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67babad9eb612f7f5fcd2d29ddb390715a4d}{v8\+::internal\+::\+ADDRESS\+\_\+\+LOAD}} = 2
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba273d6c78cbe40515c4262a7c43f6ed38}{v8\+::internal\+::\+OPTIMIZE\+\_\+\+SIZE}} = 0
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67ba7948d919713bdd26caa8fa84d86d2d81}{v8\+::internal\+::\+CONSTANT\+\_\+\+SIZE}} = 1
, \mbox{\hyperlink{namespacev8_1_1internal_a821cdb8198412be9978a814ec168a67babad9eb612f7f5fcd2d29ddb390715a4d}{v8\+::internal\+::\+ADDRESS\+\_\+\+LOAD}} = 2
 \}
\item 
enum \mbox{\hyperlink{namespacev8_1_1internal_a521cd68c6d02e59357828dcba345bbab}{v8\+::internal\+::\+RAStatus}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_a521cd68c6d02e59357828dcba345bbabaf45ef7e069f7aa0c858e5a8882d84188}{v8\+::internal\+::k\+RAHas\+Not\+Been\+Saved}}
, \mbox{\hyperlink{namespacev8_1_1internal_a521cd68c6d02e59357828dcba345bbaba133e13df69c1f5f84acbf7071e72495c}{v8\+::internal\+::k\+RAHas\+Been\+Saved}}
, \mbox{\hyperlink{namespacev8_1_1internal_a521cd68c6d02e59357828dcba345bbabaf45ef7e069f7aa0c858e5a8882d84188}{v8\+::internal\+::k\+RAHas\+Not\+Been\+Saved}}
, \mbox{\hyperlink{namespacev8_1_1internal_a521cd68c6d02e59357828dcba345bbaba133e13df69c1f5f84acbf7071e72495c}{v8\+::internal\+::k\+RAHas\+Been\+Saved}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a521cd68c6d02e59357828dcba345bbabaf45ef7e069f7aa0c858e5a8882d84188}{v8\+::internal\+::k\+RAHas\+Not\+Been\+Saved}}
, \mbox{\hyperlink{namespacev8_1_1internal_a521cd68c6d02e59357828dcba345bbaba133e13df69c1f5f84acbf7071e72495c}{v8\+::internal\+::k\+RAHas\+Been\+Saved}}
 \}
\item 
enum \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcda}{v8\+::internal\+::\+Stack\+Limit\+Kind}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaadaedd3b572f05462394b9396e55f0994}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaadd5450686cfa5d42e46c62b81dd05658}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaad526f0e6f4798073e097a011d6a5a504}{v8\+::internal\+::k\+Interrupt\+Stack\+Limit}}
, \mbox{\hyperlink{namespacev8_1_1internal_a85e6791b692fad16ad7767629b2ddcdaa78f9c3efbfddd322ff37b1478393fbc6}{v8\+::internal\+::k\+Real\+Stack\+Limit}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
Register \mbox{\hyperlink{namespacev8_1_1internal_acad4dca2025eee300a6740f4a253dae3}{v8\+::internal\+::\+Get\+Register\+That\+Is\+Not\+One\+Of}} (Register reg1, Register reg2=no\+\_\+reg, Register reg3=no\+\_\+reg, Register reg4=no\+\_\+reg, Register reg5=no\+\_\+reg, Register reg6=no\+\_\+reg)
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_a6d90f6174f05f4140c8a212e6ac2e88c}{v8\+::internal\+::\+Field\+Mem\+Operand}} (Register object, \mbox{\hyperlink{classint}{int}} offset)
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_a7db37758d0969af8d8f904be25a24d34}{v8\+::internal\+::\+CFunction\+Argument\+Operand}} (\mbox{\hyperlink{classint}{int}} index)
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_af862f23c7abc4a9522b8d290bf733c96}{v8\+::internal\+::\+Exit\+Frame\+Stack\+Slot\+Operand}} (\mbox{\hyperlink{classint}{int}} offset)
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_a2b17dd8307c086232c65a95dc951067d}{v8\+::internal\+::\+Exit\+Frame\+Caller\+Stack\+Slot\+Operand}} (\mbox{\hyperlink{classint}{int}} index)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_ac477e7c8094fbb26eb394f4b404e2260}{v8\+::internal\+::\+Call\+Api\+Function\+And\+Return}} (Macro\+Assembler $\ast$masm, bool with\+\_\+profiling, Register function\+\_\+address, External\+Reference thunk\+\_\+ref, Register thunk\+\_\+arg, \mbox{\hyperlink{classint}{int}} slots\+\_\+to\+\_\+drop\+\_\+on\+\_\+return, Mem\+Operand $\ast$argc\+\_\+operand, Mem\+Operand return\+\_\+value\+\_\+operand)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{macro-assembler-riscv_8h_a9de785620be765334143032fd44d279b}\label{macro-assembler-riscv_8h_a9de785620be765334143032fd44d279b}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!ACCESS\_MASM@{ACCESS\_MASM}}
\index{ACCESS\_MASM@{ACCESS\_MASM}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{ACCESS\_MASM}{ACCESS\_MASM}}
{\footnotesize\ttfamily \#define ACCESS\+\_\+\+MASM(\begin{DoxyParamCaption}\item[{}]{masm }\end{DoxyParamCaption})~masm-\/$>$}



Definition at line 2037 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_a9d75a1d3ea3c124b33e6556e4467462f}\label{macro-assembler-riscv_8h_a9d75a1d3ea3c124b33e6556e4467462f}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!COND\_ARGS@{COND\_ARGS}}
\index{COND\_ARGS@{COND\_ARGS}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{COND\_ARGS}{COND\_ARGS}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define COND\+\_\+\+ARGS~cond, r1, r2}



Definition at line 299 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_a9d75a1d3ea3c124b33e6556e4467462f}\label{macro-assembler-riscv_8h_a9d75a1d3ea3c124b33e6556e4467462f}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!COND\_ARGS@{COND\_ARGS}}
\index{COND\_ARGS@{COND\_ARGS}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{COND\_ARGS}{COND\_ARGS}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define COND\+\_\+\+ARGS}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21}{Condition}} cond = \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21ac28488f3a9f86da469ea820d35227d99}{al}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rs = zero\_reg, \(\backslash\)}
\DoxyCodeLine{            const Operand \&rt = Operand(zero\_reg)}

\end{DoxyCode}


Definition at line 299 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_ab66fab13d9fd77c0789581b0977ae41b}\label{macro-assembler-riscv_8h_ab66fab13d9fd77c0789581b0977ae41b}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!COND\_TYPED\_ARGS@{COND\_TYPED\_ARGS}}
\index{COND\_TYPED\_ARGS@{COND\_TYPED\_ARGS}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{COND\_TYPED\_ARGS}{COND\_TYPED\_ARGS}}
{\footnotesize\ttfamily \#define COND\+\_\+\+TYPED\+\_\+\+ARGS~Condition cond, Register r1, const Operand \&r2}



Definition at line 161 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_a32d46ac91347e2f1358769842a4fd065}\label{macro-assembler-riscv_8h_a32d46ac91347e2f1358769842a4fd065}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!DECLARE\_BRANCH\_PROTOTYPES@{DECLARE\_BRANCH\_PROTOTYPES}}
\index{DECLARE\_BRANCH\_PROTOTYPES@{DECLARE\_BRANCH\_PROTOTYPES}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{DECLARE\_BRANCH\_PROTOTYPES}{DECLARE\_BRANCH\_PROTOTYPES}}
{\footnotesize\ttfamily \#define DECLARE\+\_\+\+BRANCH\+\_\+\+PROTOTYPES(\begin{DoxyParamCaption}\item[{}]{Name }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \mbox{\hyperlink{macro-assembler-riscv_8h_a6a98d871e1c5d05c13d24a0f4eb50dbf}{DECLARE\_NORELOC\_PROTOTYPE}}(Name, \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}}*) \(\backslash\)}
\DoxyCodeLine{  DECLARE\_NORELOC\_PROTOTYPE(Name, \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}})}

\end{DoxyCode}


Definition at line 169 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_a6a98d871e1c5d05c13d24a0f4eb50dbf}\label{macro-assembler-riscv_8h_a6a98d871e1c5d05c13d24a0f4eb50dbf}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!DECLARE\_NORELOC\_PROTOTYPE@{DECLARE\_NORELOC\_PROTOTYPE}}
\index{DECLARE\_NORELOC\_PROTOTYPE@{DECLARE\_NORELOC\_PROTOTYPE}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{DECLARE\_NORELOC\_PROTOTYPE}{DECLARE\_NORELOC\_PROTOTYPE}}
{\footnotesize\ttfamily \#define DECLARE\+\_\+\+NORELOC\+\_\+\+PROTOTYPE(\begin{DoxyParamCaption}\item[{}]{Name,  }\item[{}]{target\+\_\+type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} Name(target\_type target);                     \(\backslash\)}
\DoxyCodeLine{  void Name(target\_type target, \mbox{\hyperlink{macro-assembler-riscv_8h_ab66fab13d9fd77c0789581b0977ae41b}{COND\_TYPED\_ARGS}});}

\end{DoxyCode}


Definition at line 165 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_abe375929f57364f799b05c01a7dd7c36}\label{macro-assembler-riscv_8h_abe375929f57364f799b05c01a7dd7c36}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!DEFINE\_INSTRUCTION@{DEFINE\_INSTRUCTION}}
\index{DEFINE\_INSTRUCTION@{DEFINE\_INSTRUCTION}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{DEFINE\_INSTRUCTION}{DEFINE\_INSTRUCTION}}
{\footnotesize\ttfamily \#define DEFINE\+\_\+\+INSTRUCTION(\begin{DoxyParamCaption}\item[{}]{instr }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} instr(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rd, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rs, \textcolor{keyword}{const} Operand\& rt); \(\backslash\)}
\DoxyCodeLine{  void instr(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rd, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rs, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rt) \{      \(\backslash\)}
\DoxyCodeLine{    instr(rd, rs, Operand(rt));                            \(\backslash\)}
\DoxyCodeLine{  \}                                                        \(\backslash\)}
\DoxyCodeLine{  void instr(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rs, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rt, \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} j) \{ instr(rs, rt, Operand(j)); \}}

\end{DoxyCode}


Definition at line 571 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_a04b69db5954fdedefe7497bf617a9d3f}\label{macro-assembler-riscv_8h_a04b69db5954fdedefe7497bf617a9d3f}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!DEFINE\_INSTRUCTION2@{DEFINE\_INSTRUCTION2}}
\index{DEFINE\_INSTRUCTION2@{DEFINE\_INSTRUCTION2}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{DEFINE\_INSTRUCTION2}{DEFINE\_INSTRUCTION2}}
{\footnotesize\ttfamily \#define DEFINE\+\_\+\+INSTRUCTION2(\begin{DoxyParamCaption}\item[{}]{instr }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} instr(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rs, \textcolor{keyword}{const} Operand\& rt);                      \(\backslash\)}
\DoxyCodeLine{  void instr(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rs, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rt) \{ instr(rs, Operand(rt)); \} \(\backslash\)}
\DoxyCodeLine{  void instr(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rs, \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} j) \{ instr(rs, Operand(j)); \}}

\end{DoxyCode}


Definition at line 578 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_a6c22338f58a0454630efed2e8db9457b}\label{macro-assembler-riscv_8h_a6c22338f58a0454630efed2e8db9457b}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!DEFINE\_INSTRUCTION3@{DEFINE\_INSTRUCTION3}}
\index{DEFINE\_INSTRUCTION3@{DEFINE\_INSTRUCTION3}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{DEFINE\_INSTRUCTION3}{DEFINE\_INSTRUCTION3}}
{\footnotesize\ttfamily \#define DEFINE\+\_\+\+INSTRUCTION3(\begin{DoxyParamCaption}\item[{}]{instr }\end{DoxyParamCaption})~void instr(Register rd, intptr\+\_\+t imm);}



Definition at line 583 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_a61daf970f06dadf8dcbf7ba44ab2dd9d}\label{macro-assembler-riscv_8h_a61daf970f06dadf8dcbf7ba44ab2dd9d}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!SmiWordOffset@{SmiWordOffset}}
\index{SmiWordOffset@{SmiWordOffset}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{SmiWordOffset}{SmiWordOffset}}
{\footnotesize\ttfamily \#define Smi\+Word\+Offset(\begin{DoxyParamCaption}\item[{}]{offset }\end{DoxyParamCaption})~offset}



Definition at line 76 of file macro-\/assembler-\/riscv.\+h.

\mbox{\Hypertarget{macro-assembler-riscv_8h_a2bdc5d947faab29502d482bd2d4b9f61}\label{macro-assembler-riscv_8h_a2bdc5d947faab29502d482bd2d4b9f61}} 
\index{macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}!xlen@{xlen}}
\index{xlen@{xlen}!macro-\/assembler-\/riscv.h@{macro-\/assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{xlen}{xlen}}
{\footnotesize\ttfamily \#define xlen~(uint8\+\_\+t(sizeof(void$\ast$) $\ast$ 8))}



Definition at line 26 of file macro-\/assembler-\/riscv.\+h.

