\BOOKMARK [1][-]{section.1}{Introducci\363n}{}% 1
\BOOKMARK [1][-]{section.2}{Descarga e instalaci\363n}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{ Elecci\363n del sistema operativo}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{ Ejemplo de selecci\363n: caso Windows}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{Sign in request}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.4}{Registration}{section.2}% 6
\BOOKMARK [2][-]{subsection.2.5}{Descarga}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.6}{Licencia}{section.2}% 8
\BOOKMARK [1][-]{section.3}{Creaci\363n de un proyecto}{}% 9
\BOOKMARK [2][-]{subsection.3.1}{M\363dulos de Verilog}{section.3}% 10
\BOOKMARK [2][-]{subsection.3.2}{Constraints}{section.3}% 11
\BOOKMARK [1][-]{section.4}{Simulaci\363n}{}% 12
\BOOKMARK [1][-]{section.5}{Asignaci\363n de pins}{}% 13
\BOOKMARK [1][-]{section.6}{Esquema de la FPGA}{}% 14
\BOOKMARK [1][-]{section.7}{Compilaci\363n,s\355ntesis y programador}{}% 15
