
********************************************************************************************************
# File  : esesc_boom2_moreMemoryOnly.YzFoYD : Thu Dec  1 09:19:39 2022
********************************************************************************************************
Sampler 0 (Procs  0)
         Rabbit	Warmup	Detail	Timing 	Total  KIPS 
  KIPS   39195	  N/A	753511	  979	32780
  Time    18.9%	  0.0%	  3.3%	 77.8%		: Sim Time (s) 235.299 Exe  76.586 ms Sim (1700MHz)
  Inst   22.6%	  0.0%	 75.1%	  2.3%	        : Approx Total Time 3293.689 ms Sim (1700MHz)
********************************************************************************************************
Proc : Delay : Avg.Time :  BPType           :  Total  :        RAS        :       BPred       :        BTB        :  iBTB    :  BTAC   : WasteRatio  : MPKI 
   0 :     3 :      NaN :  2bit             : 100.00% :   0.00% of  0.00% : 100.00% of 100.00% : 100.00% of 100.00% :   0.00% :   0.00% :    NaN%          0.00
   0 :     4 :      NaN :  2level           : 100.00% :   0.00% of  0.00% : 100.00% of 100.00% :   0.00% of  0.00% : 100.00% : (  0.00% fixed) :          0.00
-----------------------------------------------------------------------------------------------------------------------------------------
Proc :  nCommit   :   nInst   :  AALU   :  BALU   :  CALU   :  LALU   :  SALU   :  LD Fwd :    Replay    : Worst Unit  (clk)
   0 :  92993311  :  92993341 :  55.00% :   5.00% :   5.00% :  25.00% :  10.00% : 70.00%  :      N/A     :   0.00 
-----------------------------------------------------------------------------------------------------------------------------------------
Proc  IPC     uIPC    Active        Cycles    Busy   LDQ   STQ  IWin   ROB  Regs    IO  maxBr  MisBr Br4Clk brDelay 
   0   0.71   0.71   1.00         130195508   17.9   0.0   0.0   0.0   0.0  75.9   0.0   0.0   0.0    0.0    1.8 
********************************************************************************************************
Cache           Occ  AvgMemLat MemAccesses    MissRate      (  RD ,    WR,    BUS) 
IL1(0)          0.0  2.0       41846993     0.0%    0.0%    (100.0%,  0.0%,  0.0%)   34.2    0.0 GB/s 
--------------------------------------------------------------------------------------------------
DL1(0)          0.0  13.6      32547675     3.6%   10.7%    ( 94.4%,100.0%,  0.0%)   26.6    0.0 GB/s 
--------------------------------------------------------------------------------------------------
L2(0)           0.0  81.0      1162485    100.0%  100.0%    (  0.0%,  0.0%,  0.0%)    0.9    0.0 GB/s 
Memory(0)       0.0  60.0      1162485      0.0%    0.0%    (100.0%,100.0%,  0.0%)    0.9    0.0 GB/s 
********************************************************************************************************

params:
{'tradCORE_maxMemory': '200', 'tradCORE_maxLoads': '40', 'tradCORE_maxStores': '24', 'tradCORE_fetchWidth': '4', 'tradCORE_issueWidth': '4', 'tradCORE_retireWidth': '5', 'tradCORE_maxIRequests': '8'}

Comments:
registers still bottlenecked, but lets try and see what's responsible for the 0.05 IPC improvement. NExt step, remove the load/store queue stuff and just focus on width parameters.
