 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Wed Nov 25 11:53:20 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: slow_1_62V_125C   Library: D_CELLS_HD_LPMOS_slow_1_62V_125C
Wire Load Model Mode: Inactive.

  Startpoint: clk_r_REG153_S17
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sens_enable
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG153_S17/C (DFRRQHDLLX1)         0.00       0.00 r
  clk_r_REG153_S17/Q (DFRRQHDLLX1)         4.24       4.24 r
  sens_enable (out)                        0.01 *     4.25 r
  data arrival time                                   4.25

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  output external delay                  -36.87      22.12
  data required time                                 22.12
  -----------------------------------------------------------
  data required time                                 22.12
  data arrival time                                  -4.25
  -----------------------------------------------------------
  slack (MET)                                        17.88


  Startpoint: clk_r_REG140_S17
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sens_read (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG140_S17/C (DFRRQHDLLX1)         0.00       0.00 r
  clk_r_REG140_S17/Q (DFRRQHDLLX1)         4.23       4.23 r
  sens_read (out)                          0.00 *     4.24 r
  data arrival time                                   4.24

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  output external delay                  -36.87      22.12
  data required time                                 22.12
  -----------------------------------------------------------
  data required time                                 22.12
  data arrival time                                  -4.24
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: clk_r_REG151_S17
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adc_enable (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG151_S17/C (DFRRQHDLLX1)         0.00       0.00 r
  clk_r_REG151_S17/Q (DFRRQHDLLX1)         4.23       4.23 r
  adc_enable (out)                         0.00 *     4.24 r
  data arrival time                                   4.24

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  output external delay                  -36.87      22.12
  data required time                                 22.12
  -----------------------------------------------------------
  data required time                                 22.12
  data arrival time                                  -4.24
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: clk_r_REG145_S17
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adc_read (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG145_S17/C (DFRRQHDLLX1)         0.00       0.00 r
  clk_r_REG145_S17/Q (DFRRQHDLLX1)         4.19       4.19 r
  adc_read (out)                           0.00 *     4.20 r
  data arrival time                                   4.20

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  output external delay                  -36.87      22.12
  data required time                                 22.12
  -----------------------------------------------------------
  data required time                                 22.12
  data arrival time                                  -4.20
  -----------------------------------------------------------
  slack (MET)                                        17.93


  Startpoint: clk_r_REG409_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sens_config[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG409_S1/C (DFRRQHDLLX1)          0.00       0.00 r
  clk_r_REG409_S1/Q (DFRRQHDLLX1)          4.18       4.18 r
  sens_config[2] (out)                     0.00 *     4.18 r
  data arrival time                                   4.18

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  output external delay                  -36.87      22.12
  data required time                                 22.12
  -----------------------------------------------------------
  data required time                                 22.12
  data arrival time                                  -4.18
  -----------------------------------------------------------
  slack (MET)                                        17.94


  Startpoint: clk_r_REG407_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sens_config[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG407_S1/C (DFRRQHDLLX1)          0.00       0.00 r
  clk_r_REG407_S1/Q (DFRRQHDLLX1)          4.17       4.17 r
  sens_config[1] (out)                     0.00 *     4.18 r
  data arrival time                                   4.18

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  output external delay                  -36.87      22.12
  data required time                                 22.12
  -----------------------------------------------------------
  data required time                                 22.12
  data arrival time                                  -4.18
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: clk_r_REG405_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sens_config[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG405_S1/C (DFRRQHDLLX1)          0.00       0.00 r
  clk_r_REG405_S1/Q (DFRRQHDLLX1)          4.17       4.17 r
  sens_config[0] (out)                     0.00 *     4.17 r
  data arrival time                                   4.17

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  output external delay                  -36.87      22.12
  data required time                                 22.12
  -----------------------------------------------------------
  data required time                                 22.12
  data arrival time                                  -4.17
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: adc_conversion_complete
              (input port clocked by clk)
  Endpoint: clk_r_REG143_S17
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_conversion_complete (in)             0.11      36.98 f
  U2338/Q (ON21HDLLX1)                     0.38 *    37.37 r
  U2339/Q (NA3HDLLX1)                      0.42 *    37.78 f
  U2340/Q (AN31HDLLX1)                     0.49 *    38.27 r
  U2341/Q (ON31HDLLX1)                     0.55 *    38.82 f
  U2349/Q (NA4HDLLX1)                      0.53 *    39.35 r
  U2350/Q (ON21HDLLX1)                     0.27 *    39.63 f
  clk_r_REG143_S17/D (DFRRQHDLLX0)         0.00 *    39.63 f
  data arrival time                                  39.63

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG143_S17/C (DFRRQHDLLX0)         0.00      59.00 r
  library setup time                      -0.80      58.20
  data required time                                 58.20
  -----------------------------------------------------------
  data required time                                 58.20
  data arrival time                                 -39.63
  -----------------------------------------------------------
  slack (MET)                                        18.57


  Startpoint: adc_conversion_complete
              (input port clocked by clk)
  Endpoint: clk_r_REG147_S18
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_conversion_complete (in)             0.11      36.98 f
  U2338/Q (ON21HDLLX1)                     0.38 *    37.37 r
  U2339/Q (NA3HDLLX1)                      0.42 *    37.78 f
  U2340/Q (AN31HDLLX1)                     0.49 *    38.27 r
  U2341/Q (ON31HDLLX1)                     0.55 *    38.82 f
  U2342/Q (INHDLLX1)                       0.27 *    39.09 r
  U2346/Q (AN22HDLLX1)                     0.24 *    39.33 f
  clk_r_REG147_S18/D (DFRRQHDLLX0)         0.00 *    39.33 f
  data arrival time                                  39.33

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG147_S18/C (DFRRQHDLLX0)         0.00      59.00 r
  library setup time                      -0.84      58.16
  data required time                                 58.16
  -----------------------------------------------------------
  data required time                                 58.16
  data arrival time                                 -39.33
  -----------------------------------------------------------
  slack (MET)                                        18.82


  Startpoint: adc_conversion_complete
              (input port clocked by clk)
  Endpoint: clk_r_REG148_S17
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    36.87      36.87 f
  adc_conversion_complete (in)             0.11      36.98 f
  U2338/Q (ON21HDLLX1)                     0.38 *    37.37 r
  U2339/Q (NA3HDLLX1)                      0.42 *    37.78 f
  U2340/Q (AN31HDLLX1)                     0.49 *    38.27 r
  U2341/Q (ON31HDLLX1)                     0.55 *    38.82 f
  U2347/Q (NA4HDLLX1)                      0.41 *    39.23 r
  U2348/Q (ON21HDLLX1)                     0.27 *    39.50 f
  clk_r_REG148_S17/D (DFRRQHDX1)           0.00 *    39.50 f
  data arrival time                                  39.50

  clock clk (rise edge)                   73.75      73.75
  clock network delay (ideal)              0.00      73.75
  clock uncertainty                      -14.75      59.00
  clk_r_REG148_S17/C (DFRRQHDX1)           0.00      59.00 r
  library setup time                      -0.63      58.36
  data required time                                 58.36
  -----------------------------------------------------------
  data required time                                 58.36
  data arrival time                                 -39.50
  -----------------------------------------------------------
  slack (MET)                                        18.87


1
