INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jun 25 13:20:54 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fadd_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 operator/EffSub_c1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operator/roundingAdder/X_1_c2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 2.063ns (22.647%)  route 7.046ns (77.353%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 11.406 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=197, unset)          1.446     1.446    operator/clk
    SLICE_X8Y117         FDRE                                         r  operator/EffSub_c1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.308     1.754 r  operator/EffSub_c1_reg/Q
                         net (fo=4, routed)           0.748     2.502    operator/fracAdder/S[0]
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.053     2.555 r  operator/fracAdder/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.555    operator/fracAdder/Cin
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.852 r  operator/fracAdder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.852    operator/fracAdder/plusOp_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.912 r  operator/fracAdder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.912    operator/fracAdder/plusOp_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.972 r  operator/fracAdder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.972    operator/fracAdder/plusOp_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.032 r  operator/fracAdder/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.032    operator/fracAdder/plusOp_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.092 r  operator/fracAdder/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.092    operator/fracAdder/plusOp_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.152 r  operator/fracAdder/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.152    operator/fracAdder/plusOp_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.212 r  operator/fracAdder/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.212    operator/fracAdder/plusOp_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.272 r  operator/fracAdder/plusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     3.272    operator/fracAdder/plusOp_carry__6_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.332 r  operator/fracAdder/plusOp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     3.332    operator/fracAdder/plusOp_carry__7_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.544 f  operator/fracAdder/plusOp_carry__8/O[1]
                         net (fo=3, routed)           0.569     4.113    operator/fracAdder/plusOp[37]
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.155     4.268 f  operator/fracAdder/eqdiffsign_c2_i_42/O
                         net (fo=2, routed)           0.531     4.799    operator/fracAdder/eqdiffsign_c2_i_42_n_0
    SLICE_X7Y115         LUT5 (Prop_lut5_I4_O)        0.053     4.852 f  operator/fracAdder/eqdiffsign_c2_i_19/O
                         net (fo=17, routed)          0.625     5.477    operator/fracAdder/eqdiffsign_c2_i_19_n_0
    SLICE_X9Y114         LUT4 (Prop_lut4_I2_O)        0.053     5.530 f  operator/fracAdder/eqdiffsign_c2_i_4/O
                         net (fo=86, routed)          0.695     6.225    operator/fracAdder/eqdiffsign_c2_i_4_n_0
    SLICE_X6Y113         LUT3 (Prop_lut3_I1_O)        0.068     6.293 f  operator/fracAdder/eqdiffsign_c2_i_49/O
                         net (fo=2, routed)           0.682     6.975    operator/fracAdder/eqdiffsign_c2_i_49_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.172     7.147 f  operator/fracAdder/eqdiffsign_c2_i_23/O
                         net (fo=8, routed)           0.718     7.865    operator/fracAdder/eqdiffsign_c2_i_23_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.053     7.918 f  operator/fracAdder/eqdiffsign_c2_i_5/O
                         net (fo=57, routed)          0.820     8.738    operator/fracAdder/eqdiffsign_c2_i_5_n_0
    SLICE_X4Y117         LUT6 (Prop_lut6_I2_O)        0.053     8.791 r  operator/fracAdder/eqdiffsign_c2_i_2/O
                         net (fo=63, routed)          1.061     9.852    operator/fracAdder/eqdiffsign_c2_i_2_n_0
    SLICE_X3Y108         LUT3 (Prop_lut3_I1_O)        0.053     9.905 r  operator/fracAdder/X_1_c2[15]_i_2/O
                         net (fo=2, routed)           0.598    10.502    operator/fracAdder/X_1_c2[15]_i_2_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.053    10.555 r  operator/fracAdder/X_1_c2[14]_i_1/O
                         net (fo=1, routed)           0.000    10.555    operator/roundingAdder/D[14]
    SLICE_X3Y108         FDRE                                         r  operator/roundingAdder/X_1_c2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=197, unset)          1.406    11.406    operator/roundingAdder/clk
    SLICE_X3Y108         FDRE                                         r  operator/roundingAdder/X_1_c2_reg[14]/C
                         clock pessimism              0.082    11.488    
                         clock uncertainty           -0.035    11.453    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.035    11.488    operator/roundingAdder/X_1_c2_reg[14]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  0.932    





Clock Frequency: 100 MHz
Clock Period: 10.00000000000000000000 ns
Worst Negative Slack (WNS): 0.932 ns
