<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf3.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_A_E"></a><a name="subkey_A_E"></a>ae <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../instruct32_hh/vc130.htm"><b>2</b></a> <a href="../instruct32_hh/vc153.htm"><b>3</b></a> <a href="../instruct32_hh/vc148.htm"><b>4</b></a> <a href="../instruct32_hh/vc172.htm"><b>5</b></a> <a href="../instruct32_hh/vc287.htm"><b>6</b></a> <a href="../instruct32_hh/vc285.htm"><b>7</b></a> <a href="../instruct32_hh/vc276.htm"><b>8</b></a> <a href="../instruct32_hh/vc31.htm"><b>9</b></a> </nobr><br><a name="bm_A"></a><a href="../instruct32_hh/vc71.htm"><b>aeh</b></a> <br><nobr><a name="bms_A_F"></a><a name="subkey_A_F"></a>af <a href="../instruct32_hh/vc328.htm"><b>1</b></a> <a href="../instruct32_hh/vc325.htm"><b>2</b></a> <a href="../instruct32_hh/vc45.htm"><b>3</b></a> <a href="../instruct32_hh/vc44.htm"><b>4</b></a> <a href="../instruct32_hh/vc43.htm"><b>5</b></a> <a href="../instruct32_hh/vc42.htm"><b>6</b></a> <a href="../instruct32_hh/vc3a.htm"><b>7</b></a> <a href="../instruct32_hh/vc39.htm"><b>8</b></a> <a href="../instruct32_hh/vc36.htm"><b>9</b></a> <a href="../instruct32_hh/vc34.htm"><b>10</b></a> <a href="../instruct32_hh/vc5a.htm"><b>11</b></a> <a href="../instruct32_hh/vc4a.htm"><b>12</b></a> <a href="../instruct32_hh/vc74.htm"><b>13</b></a> <a href="../instruct32_hh/vc73.htm"><b>14</b></a> <a href="../instruct32_hh/vc72.htm"><b>15</b></a> <a href="../instruct32_hh/vc71.htm"><b>16</b></a> <a href="../instruct32_hh/vc6a.htm"><b>17</b></a> <a href="../instruct32_hh/vc7a.htm"><b>18</b></a> <a href="../instruct32_hh/vc143.htm"><b>19</b></a> <a href="../instruct32_hh/vc138.htm"><b>20</b></a> <a href="../instruct32_hh/vc136.htm"><b>21</b></a> <a href="../instruct32_hh/vc135.htm"><b>22</b></a> <a href="../instruct32_hh/vc12a.htm"><b>23</b></a> <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>24</b></a> <a href="../instruct32_hh/vc146.htm"><b>25</b></a> <a href="../instruct32_hh/vc179.htm"><b>26</b></a> <a href="../instruct32_hh/vc178.htm"><b>27</b></a> <a href="../instruct32_hh/vc19a.htm"><b>28</b></a> <a href="../instruct32_hh/vc216.htm"><b>29</b></a> <a href="../instruct32_hh/vc213.htm"><b>30</b></a> <a href="../instruct32_hh/vc20a.htm"><b>31</b></a> <a href="../instruct32_hh/vc208.htm"><b>32</b></a> <a href="../instruct32_hh/vc22a.htm"><b>33</b></a> <a href="../instruct32_hh/vc23a.htm"><b>34</b></a> <a href="../instruct32_hh/vc25.htm"><b>35</b></a> <a href="../instruct32_hh/vc24a.htm"><b>36</b></a> <a href="../instruct32_hh/vc270.htm"><b>37</b></a> <a href="../instruct32_hh/vc285.htm"><b>38</b></a> <a href="../instruct32_hh/vc284.htm"><b>39</b></a> <a href="../instruct32_hh/vc283.htm"><b>40</b></a> <a href="../instruct32_hh/vc282.htm"><b>41</b></a> <a href="../instruct32_hh/vc276.htm"><b>42</b></a> <a href="../instruct32_hh/vc301.htm"><b>43</b></a> <a href="../instruct32_hh/vc30.htm"><b>44</b></a> <a href="../instruct32_hh/vc2a.htm"><b>45</b></a> <a href="../instruct32_hh/vc291.htm"><b>46</b></a> <a href="../instruct32_hh/vc290.htm"><b>47</b></a> <a href="../instruct32_hh/vc29.htm"><b>48</b></a> <a href="../instruct32_hh/vc315.htm"><b>49</b></a> <a href="../instruct32_hh/vc314.htm"><b>50</b></a> <a href="../instruct32_hh/vc313.htm"><b>51</b></a> <a href="../instruct32_hh/vc306.htm"><b>52</b></a> <a href="../instruct32_hh/vc302.htm"><b>53</b></a> </nobr><br><nobr><a name="bms_A_G"></a><a name="subkey_A_G"></a>agi <a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi.htm"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_v_pen.htm"><b>4</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_u_pen.htm"><b>5</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi.htm"><b>6</b></a> </nobr><br><nobr><a name="bms_A_H"></a><a name="subkey_A_H"></a>ah <a href="../instruct32_hh/vc3a.htm"><b>1</b></a> <a href="../instruct32_hh/opcode_column.htm"><b>2</b></a> <a href="../instruct32_hh/instruction.htm"><b>3</b></a> <a href="../instruct32_hh/vc5a.htm"><b>4</b></a> <a href="../instruct32_hh/vc4a.htm"><b>5</b></a> <a href="../instruct32_hh/vc74.htm"><b>6</b></a> <a href="../Pentium4_HH/Lips/lipsmov_from_eax.htm"><b>7</b></a> <a href="../instruct32_hh/vc84.htm"><b>8</b></a> <a href="../instruct32_hh/vc136.htm"><b>9</b></a> <a href="../instruct32_hh/vc135.htm"><b>10</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>11</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>12</b></a> <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>13</b></a> <a href="../instruct32_hh/vc146.htm"><b>14</b></a> <a href="../instruct32_hh/vc208.htm"><b>15</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_partial_stalls.htm"><b>16</b></a> <a href="../instruct32_hh/vc27.htm"><b>17</b></a> <a href="../instruct32_hh/vc282.htm"><b>18</b></a> <a href="../instruct32_hh/vc2a.htm"><b>19</b></a> </nobr><br><nobr><a name="bms_A_L"></a><a name="subkey_A_L"></a>AL <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../xscinstruct_hh/Conditional_Execution.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_A"></a>al <a href="../instruct32_hh/vc328.htm"><b>1</b></a> <a href="../instruct32_hh/vc327.htm"><b>2</b></a> <a href="../instruct32_hh/vc42.htm"><b>3</b></a> <a href="../instruct32_hh/vc3a.htm"><b>4</b></a> <a href="../instruct32_hh/vc36.htm"><b>5</b></a> <a href="../instruct32_hh/opcode_column.htm"><b>6</b></a> <a href="../instruct32_hh/instruction.htm"><b>7</b></a> <a href="../instruct32_hh/vc5a.htm"><b>8</b></a> <a href="../instruct32_hh/vc4a.htm"><b>9</b></a> <a href="../instruct32_hh/vc74.htm"><b>10</b></a> <a href="../instruct32_hh/vc72.htm"><b>11</b></a> <a href="../instruct32_hh/vc71.htm"><b>12</b></a> <a href="../instruct32_hh/vc6a.htm"><b>13</b></a> <a href="../Pentium4_HH/Lips/lipsmov_from_eax.htm"><b>14</b></a> <a href="../instruct32_hh/vc7a.htm"><b>15</b></a> <a href="../instruct32_hh/vc137.htm"><b>16</b></a> <a href="../instruct32_hh/vc136.htm"><b>17</b></a> <a href="../instruct32_hh/vc135.htm"><b>18</b></a> <a href="../instruct32_hh/vc12a.htm"><b>19</b></a> <a href="../xscinstruct_hh/notational_conventions.htm"><b>20</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>21</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>22</b></a> <a href="../PentiumM_HH/EventsB/partial_stall_cycles.htm"><b>23</b></a> <a href="../instruct32_hh/vc161.htm"><b>24</b></a> <a href="../instruct32_hh/vc177.htm"><b>25</b></a> <a href="../instruct32_hh/vc216.htm"><b>26</b></a> <a href="../instruct32_hh/vc208.htm"><b>27</b></a> <a href="../instruct32_hh/vc219.htm"><b>28</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_partial_stalls.htm"><b>29</b></a> <a href="../instruct32_hh/vc27.htm"><b>30</b></a> <a href="../instruct32_hh/vc285.htm"><b>31</b></a> <a href="../instruct32_hh/vc284.htm"><b>32</b></a> <a href="../instruct32_hh/vc276.htm"><b>33</b></a> <a href="../instruct32_hh/vc2a.htm"><b>34</b></a> <a href="../instruct32_hh/vc313.htm"><b>35</b></a> <a href="../instruct32_hh/vc306.htm"><b>36</b></a> <a href="../instruct32_hh/vc304.htm"><b>37</b></a> </nobr><br><nobr><a name="bm_A"></a>alat <a href="../Itanium2_HH/Events642/l1d_read_misses.html"><b>1</b></a> <a href="../instruct64_hh/6400523.htm"><b>2</b></a> <a href="../Itanium2_HH/Events642/misaligned_loads_retired.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/loads_retired.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/uc_loads_retired.html"><b>5</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.htm"><b>6</b></a> <a href="../instruct64_hh/ptc.g_ptc.g_-_purge_global_translation_cache_instructions.htm"><b>7</b></a> <a href="../instruct64_hh/6400283.htm"><b>8</b></a> <a href="../instruct64_hh/6400281.htm"><b>9</b></a> <a href="../instruct64_hh/6400279.htm"><b>10</b></a> <a href="../instruct64_hh/6400276.htm"><b>11</b></a> <a href="../instruct64_hh/6400009.htm"><b>12</b></a> <a href="../Itanium2_HH/ER642/alat_ear_events.html"><b>13</b></a> <a href="../instruct64_hh/6400364.htm"><b>14</b></a> <a href="../instruct64_hh/6400362.htm"><b>15</b></a> <a href="../Itanium2_HH/Events642/about_instruction_execution_events.htm"><b>16</b></a> <a href="../instruct64_hh/6400401.htm"><b>17</b></a> <a href="../Itanium2_HH/Events642/alat_capacity_miss.html"><b>18</b></a> <a href="../instruct64_hh/6400157.htm"><b>19</b></a> <a href="../instruct64_hh/6400441.htm"><b>20</b></a> <a href="../instruct64_hh/6400440.htm"><b>21</b></a> <a href="../instruct64_hh/6400439.htm"><b>22</b></a> <a href="../instruct64_hh/6400438.htm"><b>23</b></a> <a href="../instruct64_hh/6400437.htm"><b>24</b></a> <a href="../instruct64_hh/6400436.htm"><b>25</b></a> <a href="../Itanium2_HH/Events642/DATA_EAR_EVENTS.html"><b>26</b></a> </nobr><br><nobr><a name="bm_A"></a>ALAT <a href="../Itanium2_HH/Events642/about_instruction_execution_events.htm"><b>1</b></a> <a href="../instruct64_hh/6400150.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_A"></a>alat_capacity_miss <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/Events642/alat_capacity_miss.html"><b>2</b></a> </nobr><br><nobr><a name="bm_A"></a>alat_cmp <a href="../instruct64_hh/6400283.htm"><b>1</b></a> <a href="../instruct64_hh/6400281.htm"><b>2</b></a> <a href="../instruct64_hh/6400279.htm"><b>3</b></a> <a href="../instruct64_hh/6400436.htm"><b>4</b></a> <a href="../instruct64_hh/6400158.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_A"></a>alat_ear_events <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/ER642/alat_ear_events.html"><b>2</b></a> </nobr><br><nobr><a name="bm_A"></a>alat_frame_update <a href="../instruct64_hh/brl-operation.htm"><b>1</b></a> <a href="../instruct64_hh/cover-operation.htm"><b>2</b></a> <a href="../instruct64_hh/rfi-operation.htm"><b>3</b></a> <a href="../instruct64_hh/6400141.htm"><b>4</b></a> <a href="../instruct64_hh/6400154.htm"><b>5</b></a> <a href="../instruct64_hh/6400437.htm"><b>6</b></a> </nobr><br><a name="bm_A"></a><a href="../instruct64_hh/6400158.htm"><b>alat_index</b></a> <br><nobr><a name="bm_A"></a>alat_inval <a href="../instruct64_hh/6400277.htm"><b>1</b></a> <a href="../instruct64_hh/6400438.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_A"></a>alat_inval_multiple_entries <a href="../instruct64_hh/6400199.htm"><b>1</b></a> <a href="../instruct64_hh/6400365.htm"><b>2</b></a> <a href="../instruct64_hh/6400363.htm"><b>3</b></a> <a href="../instruct64_hh/6400381.htm"><b>4</b></a> <a href="../instruct64_hh/6400439.htm"><b>5</b></a> <a href="../instruct64_hh/6400166.htm"><b>6</b></a> </nobr><br><nobr><a name="bm_A"></a>alat_inval_single_entry <a href="../instruct64_hh/6400283.htm"><b>1</b></a> <a href="../instruct64_hh/6400281.htm"><b>2</b></a> <a href="../instruct64_hh/6400279.htm"><b>3</b></a> <a href="../instruct64_hh/6400277.htm"><b>4</b></a> <a href="../instruct64_hh/6400273.htm"><b>5</b></a> <a href="../instruct64_hh/6400440.htm"><b>6</b></a> <a href="../instruct64_hh/6400158.htm"><b>7</b></a> </nobr><br><nobr><a name="bm_A"></a>alat_write <a href="../instruct64_hh/6400283.htm"><b>1</b></a> <a href="../instruct64_hh/6400281.htm"><b>2</b></a> <a href="../instruct64_hh/6400279.htm"><b>3</b></a> <a href="../instruct64_hh/6400441.htm"><b>4</b></a> </nobr><br><a name="bm_A"></a><a href="../instruct32_hh/operations.htm"><b>algol</b></a> <br><a name="bm_A"></a><a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/4mb_aliasing.htm"><b>aliasing4mb</b></a> <br><a name="bm_A"></a><a href="../Pentium4_HH/Advice4_HH/64k_aliasing.htm"><b>aliasing64k</b></a> <br><nobr><a name="bm_A"></a>align <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_MCR.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_MAR.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>13</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>16</b></a> <a href="../Pentium4_HH/Events4/split_loads_retired.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_ORR.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>28</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_MRA.htm"><b>30</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>31</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>32</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>33</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>34</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>35</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>36</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>37</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>38</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>39</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>40</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>41</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>42</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>43</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>44</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>45</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>46</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>47</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>48</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).htm"><b>49</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>50</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>51</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>52</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>53</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>54</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>55</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>56</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>57</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>58</b></a> <a href="../xscinstruct_hh/INST_SWI.htm"><b>59</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>60</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>61</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>62</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>63</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).htm"><b>64</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>65</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>66</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>67</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>68</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>69</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>70</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>71</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>72</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>73</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>74</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>75</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>76</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>77</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>78</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).htm"><b>79</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>80</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>81</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>82</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>83</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>84</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>85</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>86</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>87</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>88</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>89</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>90</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>91</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>92</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>93</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).htm"><b>94</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>95</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).htm"><b>96</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>97</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>98</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>99</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).htm"><b>100</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).htm"><b>101</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).htm"><b>102</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>103</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>104</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>105</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>106</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>107</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>108</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>109</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>110</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>111</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>112</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>113</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>114</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>115</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).htm"><b>116</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>117</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>118</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>119</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>120</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>121</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>122</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>123</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>124</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>125</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>126</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>127</b></a> <a href="../xscinstruct_hh/INST_CLZ.htm"><b>128</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>129</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>130</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>131</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>132</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>133</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>134</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>135</b></a> <a href="../xscinstruct_hh/INST_AND.htm"><b>136</b></a> <a href="../xscinstruct_hh/INST_ADD.htm"><b>137</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>138</b></a> </nobr><br><nobr><a name="bm_A"></a>align_to_size_boundary <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>3</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.htm"><b>4</b></a> <a href="../instruct64_hh/ptc.g,_ptc.ga-operation.htm"><b>5</b></a> </nobr><br><a name="bm_A"></a><a href="../instruct64_hh/6400273.htm"><b>aligned</b></a> <br><a name="bm_A"></a><a href="../Itanium2_HH/Events642/about_instruction_execution_events.htm"><b>ALL</b></a> <br><a name="bm_A"></a><a href="../Itanium2_HH/Events642/encbr_mispred_detail.html"><b>all2</b></a> <br><nobr><a name="bm_A"></a>all_form <a href="../instruct64_hh/6400160.htm"><b>1</b></a> <a href="../instruct64_hh/6400159.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_A"></a>all_pred <a href="../Itanium2_HH/Events642/encbr_mispred_detail.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/BR_MISPRED_DETAIL.html"><b>2</b></a> </nobr><br><a name="bm_A"></a><a href="../Itanium2_HH/Events642/br_mispred_detail2.html"><b>all_unknown_pred</b></a> <br><a name="bm_A"></a><a href="../Itanium2_HH/Events642/fe_bubble.html"><b>allbut_feflush_bubble</b></a> <br><a name="bm_A"></a><a href="../Itanium2_HH/Events642/fe_bubble.html"><b>allbut_ibfull</b></a> <br><nobr><a name="bm_A"></a>alloc <a href="../Itanium2_HH/Events642/RSE_EVENT_RETIRED.html"><b>1</b></a> <a href="../instruct64_hh/6400390.htm"><b>2</b></a> <a href="../instruct64_hh/6400141.htm"><b>3</b></a> <a href="../instruct64_hh/6400140.htm"><b>4</b></a> </nobr><br><a name="bm_A"></a><a href="../instruct32_hh/vc140.htm"><b>allow</b></a> <br><nobr><a name="bm_A"></a>allowed <a href="../instruct32_hh/vc139.htm"><b>1</b></a> <a href="../instruct32_hh/vc137.htm"><b>2</b></a> <a href="../instruct32_hh/vc220.htm"><b>3</b></a> <a href="../instruct32_hh/vc219.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_A"></a>already <a href="../xscinstruct_hh/INST_SWPB.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>2</b></a> <a href="../instruct64_hh/6400285.htm"><b>3</b></a> </nobr><br><a name="bm_A"></a><a href="../instruct64_hh/6400309.htm"><b>alt</b></a> <br><nobr><a name="bm_A"></a>alu <a href="../Pentium4_HH/Lips/V_pipe.htm"><b>1</b></a> <a href="../Reference_HH/inbma.htm"><b>2</b></a> <a href="../instruct64_hh/6400320.htm"><b>3</b></a> </nobr><br><a name="bm_A"></a><a href="../instruct64_hh/6400303.htm"><b>always</b></a> <br><a name="bm_A"></a><a href="../instruct64_hh/6400158.htm"><b>always_fail</b></a> <br><nobr><a name="bms_A_M"></a><a name="subkey_A_M"></a>am <a href="../instruct32_hh/vc148.htm"><b>1</b></a> <a href="../instruct32_hh/vc159.htm"><b>2</b></a> <a href="../instruct32_hh/vc187.htm"><b>3</b></a> <a href="../instruct32_hh/vc191.htm"><b>4</b></a> <a href="../instruct32_hh/vc190.htm"><b>5</b></a> <a href="../instruct32_hh/vc188.htm"><b>6</b></a> <a href="../instruct32_hh/vc202.htm"><b>7</b></a> <a href="../xscinstruct_hh/Address_Immediate_(AM_1).htm"><b>8</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>9</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>10</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>11</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>12</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>13</b></a> <a href="../xscinstruct_hh/address_addressing_modes_overview.htm"><b>14</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).htm"><b>15</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>16</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>17</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>18</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>19</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>20</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>21</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>22</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).htm"><b>23</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>24</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).htm"><b>25</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).htm"><b>26</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>27</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).htm"><b>28</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>29</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>30</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).htm"><b>31</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>32</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>33</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).htm"><b>34</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).htm"><b>35</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>36</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>37</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>38</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).htm"><b>39</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>40</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>41</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>42</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).htm"><b>43</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).htm"><b>44</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>45</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>46</b></a> </nobr><br><a name="bm_A"></a><a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>am1</b></a> <br><nobr><a name="bm_A"></a>amask7 <a href="../instruct64_hh/6400261.htm"><b>1</b></a> <a href="../instruct64_hh/6400260.htm"><b>2</b></a> </nobr><br><a name="bm_A"></a><a href="../instruct64_hh/6400154.htm"><b>amount</b></a> <br><br><br></p><p class="ftsbody" align="center"><a href="whlstf5.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

