TimeQuest Timing Analyzer report for BRAM
Fri Apr 29 22:25:37 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'cs'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'cs'
 15. Slow Model Minimum Pulse Width: 'cs'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'cs'
 33. Fast Model Setup: 'clock'
 34. Fast Model Hold: 'clock'
 35. Fast Model Hold: 'cs'
 36. Fast Model Minimum Pulse Width: 'cs'
 37. Fast Model Minimum Pulse Width: 'clock'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BRAM                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
; cs         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cs }    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 139.66 MHz ; 139.66 MHz      ; cs         ;                                                       ;
; 269.54 MHz ; 171.06 MHz      ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; cs    ; -3.295 ; -27.269       ;
; clock ; -2.710 ; -21.680       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -0.800 ; -25.697       ;
; cs    ; -0.585 ; -14.901       ;
+-------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; cs    ; -2.423 ; -490.340              ;
; clock ; -2.423 ; -295.630              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'cs'                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.295 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.906     ; 2.854      ;
; -3.295 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.906     ; 2.854      ;
; -3.295 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.906     ; 2.854      ;
; -3.295 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.906     ; 2.854      ;
; -3.295 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.906     ; 2.854      ;
; -3.295 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.906     ; 2.854      ;
; -3.295 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.906     ; 2.854      ;
; -3.295 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.906     ; 2.854      ;
; -3.080 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.691     ; 2.854      ;
; -3.080 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.691     ; 2.854      ;
; -3.080 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.691     ; 2.854      ;
; -3.080 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.691     ; 2.854      ;
; -3.080 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.691     ; 2.854      ;
; -3.080 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.691     ; 2.854      ;
; -3.080 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.691     ; 2.854      ;
; -3.080 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.691     ; 2.854      ;
; -2.925 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -1.036     ; 2.854      ;
; -2.925 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -1.036     ; 2.854      ;
; -2.925 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -1.036     ; 2.854      ;
; -2.925 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -1.036     ; 2.854      ;
; -2.925 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -1.036     ; 2.854      ;
; -2.925 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -1.036     ; 2.854      ;
; -2.925 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -1.036     ; 2.854      ;
; -2.925 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -1.036     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.821     ; 2.854      ;
; -2.544 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.155     ; 2.854      ;
; -2.544 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.155     ; 2.854      ;
; -2.544 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.155     ; 2.854      ;
; -2.544 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.155     ; 2.854      ;
; -2.544 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.155     ; 2.854      ;
; -2.544 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.155     ; 2.854      ;
; -2.544 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.155     ; 2.854      ;
; -2.544 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.155     ; 2.854      ;
; -1.914 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.025     ; 2.854      ;
; -0.200 ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; cs          ; 0.500        ; 0.587      ; 1.252      ;
; -0.172 ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; cs          ; 0.500        ; 0.615      ; 1.252      ;
; -0.133 ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; cs          ; 0.500        ; 0.618      ; 1.216      ;
; -0.105 ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; cs          ; 0.500        ; 0.646      ; 1.216      ;
; -0.096 ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; cs          ; 0.500        ; 0.624      ; 1.185      ;
; -0.075 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 0.500        ; 4.652      ; 5.192      ;
; -0.068 ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; cs          ; 0.500        ; 0.652      ; 1.185      ;
; -0.060 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; 0.500        ; 4.653      ; 5.178      ;
; 0.018  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; 0.500        ; 4.625      ; 5.072      ;
; 0.020  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; 0.500        ; 4.624      ; 5.069      ;
; 0.055  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 0.500        ; 4.782      ; 5.192      ;
; 0.070  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; 0.500        ; 4.783      ; 5.178      ;
; 0.080  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; 0.500        ; 0.591      ; 0.976      ;
; 0.084  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; cs          ; 0.500        ; 0.587      ; 0.968      ;
; 0.104  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; 0.500        ; 0.619      ; 0.980      ;
; 0.105  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; 0.500        ; 0.619      ; 0.979      ;
; 0.108  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; 0.500        ; 0.619      ; 0.976      ;
; 0.109  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; 0.500        ; 0.588      ; 0.944      ;
; 0.112  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; cs          ; 0.500        ; 0.615      ; 0.968      ;
; 0.115  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; 0.500        ; 0.588      ; 0.938      ;
; 0.120  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; 0.500        ; 0.626      ; 0.971      ;
; 0.123  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; 0.500        ; 0.627      ; 0.969      ;
; 0.128  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; 0.500        ; 0.649      ; 0.986      ;
; 0.130  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; 0.500        ; 0.623      ; 0.958      ;
; 0.132  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; 0.500        ; 0.647      ; 0.980      ;
; 0.133  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; 0.500        ; 0.647      ; 0.979      ;
; 0.137  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; 0.500        ; 0.616      ; 0.944      ;
; 0.143  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; 0.500        ; 0.616      ; 0.938      ;
; 0.148  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; 0.500        ; 0.654      ; 0.971      ;
; 0.148  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; 0.500        ; 4.755      ; 5.072      ;
; 0.150  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; 0.500        ; 4.754      ; 5.069      ;
; 0.151  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; 0.500        ; 0.655      ; 0.969      ;
; 0.156  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; 0.500        ; 0.677      ; 0.986      ;
; 0.158  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; 0.500        ; 0.651      ; 0.958      ;
; 0.167  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; 0.500        ; 0.649      ; 0.947      ;
; 0.185  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; 0.500        ; 0.652      ; 0.932      ;
; 0.191  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; 0.500        ; 0.650      ; 0.924      ;
; 0.195  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; 0.500        ; 0.677      ; 0.947      ;
; 0.212  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; 0.500        ; 0.678      ; 0.931      ;
; 0.213  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; 0.500        ; 0.680      ; 0.932      ;
; 0.215  ; wire_data[6]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; 0.500        ; 0.623      ; 0.873      ;
; 0.236  ; wire_data[7]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; 0.500        ; 0.650      ; 0.879      ;
; 0.380  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; 0.500        ; 0.592      ; 0.677      ;
; 0.394  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; 0.500        ; 0.650      ; 0.721      ;
; 0.408  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; 0.500        ; 0.620      ; 0.677      ;
; 0.408  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; 0.500        ; 0.620      ; 0.677      ;
; 0.418  ; wire_data[0]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; 0.500        ; 0.588      ; 0.635      ;
; 0.419  ; wire_data[2]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; cs          ; 0.500        ; 0.591      ; 0.637      ;
; 0.422  ; wire_data[3]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; 0.500        ; 0.587      ; 0.630      ;
; 0.422  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; 0.500        ; 0.678      ; 0.721      ;
; 0.425  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 1.000        ; 4.652      ; 5.192      ;
; 0.427  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; 0.500        ; 0.648      ; 0.686      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.821     ; 2.854      ;
; -2.710 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.821     ; 2.854      ;
; -2.495 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.606     ; 2.854      ;
; -2.495 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.606     ; 2.854      ;
; -2.495 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.606     ; 2.854      ;
; -2.495 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.606     ; 2.854      ;
; -2.495 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.606     ; 2.854      ;
; -2.495 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.606     ; 2.854      ;
; -2.495 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.606     ; 2.854      ;
; -2.495 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.606     ; 2.854      ;
; -2.329 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.060      ; 2.854      ;
; -2.329 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.060      ; 2.854      ;
; -2.329 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.060      ; 2.854      ;
; -2.329 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.060      ; 2.854      ;
; -2.329 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.060      ; 2.854      ;
; -2.329 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.060      ; 2.854      ;
; -2.329 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.060      ; 2.854      ;
; -2.329 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.060      ; 2.854      ;
; 0.015  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; clock       ; 0.500        ; 0.802      ; 1.252      ;
; 0.043  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; clock       ; 0.500        ; 0.830      ; 1.252      ;
; 0.082  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; clock       ; 0.500        ; 0.833      ; 1.216      ;
; 0.110  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; clock       ; 0.500        ; 0.861      ; 1.216      ;
; 0.119  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; clock       ; 0.500        ; 0.839      ; 1.185      ;
; 0.140  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; 0.500        ; 4.867      ; 5.192      ;
; 0.147  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; clock       ; 0.500        ; 0.867      ; 1.185      ;
; 0.155  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; 0.500        ; 4.868      ; 5.178      ;
; 0.233  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; clock       ; 0.500        ; 4.840      ; 5.072      ;
; 0.235  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; clock       ; 0.500        ; 4.839      ; 5.069      ;
; 0.295  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; clock       ; 0.500        ; 0.806      ; 0.976      ;
; 0.299  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; clock       ; 0.500        ; 0.802      ; 0.968      ;
; 0.319  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; clock       ; 0.500        ; 0.834      ; 0.980      ;
; 0.320  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; clock       ; 0.500        ; 0.834      ; 0.979      ;
; 0.323  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; clock       ; 0.500        ; 0.834      ; 0.976      ;
; 0.324  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; clock       ; 0.500        ; 0.803      ; 0.944      ;
; 0.327  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; clock       ; 0.500        ; 0.830      ; 0.968      ;
; 0.330  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; clock       ; 0.500        ; 0.803      ; 0.938      ;
; 0.335  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; clock       ; 0.500        ; 0.841      ; 0.971      ;
; 0.338  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; clock       ; 0.500        ; 0.842      ; 0.969      ;
; 0.343  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; clock       ; 0.500        ; 0.864      ; 0.986      ;
; 0.345  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; clock       ; 0.500        ; 0.838      ; 0.958      ;
; 0.347  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; clock       ; 0.500        ; 0.862      ; 0.980      ;
; 0.348  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; clock       ; 0.500        ; 0.862      ; 0.979      ;
; 0.352  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; clock       ; 0.500        ; 0.831      ; 0.944      ;
; 0.358  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; clock       ; 0.500        ; 0.831      ; 0.938      ;
; 0.363  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; clock       ; 0.500        ; 0.869      ; 0.971      ;
; 0.366  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; clock       ; 0.500        ; 0.870      ; 0.969      ;
; 0.371  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; clock       ; 0.500        ; 0.892      ; 0.986      ;
; 0.373  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; clock       ; 0.500        ; 0.866      ; 0.958      ;
; 0.382  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; clock       ; 0.500        ; 0.864      ; 0.947      ;
; 0.400  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; clock       ; 0.500        ; 0.867      ; 0.932      ;
; 0.406  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; clock       ; 0.500        ; 0.865      ; 0.924      ;
; 0.410  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; clock       ; 0.500        ; 0.892      ; 0.947      ;
; 0.427  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; clock       ; 0.500        ; 0.893      ; 0.931      ;
; 0.428  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; clock       ; 0.500        ; 0.895      ; 0.932      ;
; 0.430  ; wire_data[6]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; clock       ; 0.500        ; 0.838      ; 0.873      ;
; 0.451  ; wire_data[7]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; clock       ; 0.500        ; 0.865      ; 0.879      ;
; 0.595  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; clock       ; 0.500        ; 0.807      ; 0.677      ;
; 0.609  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; clock       ; 0.500        ; 0.865      ; 0.721      ;
; 0.623  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; clock       ; 0.500        ; 0.835      ; 0.677      ;
; 0.623  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; clock       ; 0.500        ; 0.835      ; 0.677      ;
; 0.633  ; wire_data[0]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; clock       ; 0.500        ; 0.803      ; 0.635      ;
; 0.634  ; wire_data[2]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; clock       ; 0.500        ; 0.806      ; 0.637      ;
; 0.637  ; wire_data[3]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; clock       ; 0.500        ; 0.802      ; 0.630      ;
; 0.637  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; clock       ; 0.500        ; 0.893      ; 0.721      ;
; 0.640  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; 1.000        ; 4.867      ; 5.192      ;
; 0.642  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; clock       ; 0.500        ; 0.863      ; 0.686      ;
; 0.645  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; clock       ; 0.500        ; 0.866      ; 0.686      ;
; 0.655  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; 1.000        ; 4.868      ; 5.178      ;
; 0.656  ; wire_data[4]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; clock       ; 0.500        ; 0.837      ; 0.646      ;
; 0.660  ; wire_data[5]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; clock       ; 0.500        ; 0.841      ; 0.646      ;
; 0.661  ; wire_data[1]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; clock       ; 0.500        ; 0.833      ; 0.637      ;
; 0.673  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; clock       ; 0.500        ; 0.894      ; 0.686      ;
; 0.733  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; clock       ; 1.000        ; 4.840      ; 5.072      ;
; 0.735  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; clock       ; 1.000        ; 4.839      ; 5.069      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.800 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; clock       ; 0.000        ; 5.635      ; 5.069      ;
; -0.798 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; clock       ; 0.000        ; 5.636      ; 5.072      ;
; -0.738 ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; clock       ; -0.500       ; 1.690      ; 0.686      ;
; -0.726 ; wire_data[1]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; clock       ; -0.500       ; 1.629      ; 0.637      ;
; -0.725 ; wire_data[5]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; clock       ; -0.500       ; 1.637      ; 0.646      ;
; -0.721 ; wire_data[4]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; clock       ; -0.500       ; 1.633      ; 0.646      ;
; -0.720 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; 0.000        ; 5.664      ; 5.178      ;
; -0.710 ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; clock       ; -0.500       ; 1.662      ; 0.686      ;
; -0.707 ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; clock       ; -0.500       ; 1.659      ; 0.686      ;
; -0.705 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; 0.000        ; 5.663      ; 5.192      ;
; -0.702 ; wire_data[3]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; clock       ; -0.500       ; 1.598      ; 0.630      ;
; -0.702 ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; clock       ; -0.500       ; 1.689      ; 0.721      ;
; -0.699 ; wire_data[2]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; clock       ; -0.500       ; 1.602      ; 0.637      ;
; -0.698 ; wire_data[0]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; clock       ; -0.500       ; 1.599      ; 0.635      ;
; -0.688 ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; clock       ; -0.500       ; 1.631      ; 0.677      ;
; -0.688 ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; clock       ; -0.500       ; 1.631      ; 0.677      ;
; -0.674 ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; clock       ; -0.500       ; 1.661      ; 0.721      ;
; -0.660 ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; clock       ; -0.500       ; 1.603      ; 0.677      ;
; -0.516 ; wire_data[7]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; clock       ; -0.500       ; 1.661      ; 0.879      ;
; -0.495 ; wire_data[6]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; clock       ; -0.500       ; 1.634      ; 0.873      ;
; -0.493 ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; clock       ; -0.500       ; 1.691      ; 0.932      ;
; -0.492 ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; clock       ; -0.500       ; 1.689      ; 0.931      ;
; -0.475 ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; clock       ; -0.500       ; 1.688      ; 0.947      ;
; -0.471 ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; clock       ; -0.500       ; 1.661      ; 0.924      ;
; -0.465 ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; clock       ; -0.500       ; 1.663      ; 0.932      ;
; -0.447 ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; clock       ; -0.500       ; 1.660      ; 0.947      ;
; -0.438 ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; clock       ; -0.500       ; 1.662      ; 0.958      ;
; -0.436 ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; clock       ; -0.500       ; 1.688      ; 0.986      ;
; -0.431 ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; clock       ; -0.500       ; 1.666      ; 0.969      ;
; -0.428 ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; clock       ; -0.500       ; 1.665      ; 0.971      ;
; -0.423 ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; clock       ; -0.500       ; 1.627      ; 0.938      ;
; -0.417 ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; clock       ; -0.500       ; 1.627      ; 0.944      ;
; -0.413 ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; clock       ; -0.500       ; 1.658      ; 0.979      ;
; -0.412 ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; clock       ; -0.500       ; 1.658      ; 0.980      ;
; -0.410 ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; clock       ; -0.500       ; 1.634      ; 0.958      ;
; -0.408 ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; clock       ; -0.500       ; 1.660      ; 0.986      ;
; -0.403 ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; clock       ; -0.500       ; 1.638      ; 0.969      ;
; -0.400 ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; clock       ; -0.500       ; 1.637      ; 0.971      ;
; -0.395 ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; clock       ; -0.500       ; 1.599      ; 0.938      ;
; -0.392 ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; clock       ; -0.500       ; 1.626      ; 0.968      ;
; -0.389 ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; clock       ; -0.500       ; 1.599      ; 0.944      ;
; -0.388 ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; clock       ; -0.500       ; 1.630      ; 0.976      ;
; -0.385 ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; clock       ; -0.500       ; 1.630      ; 0.979      ;
; -0.384 ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; clock       ; -0.500       ; 1.630      ; 0.980      ;
; -0.364 ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; clock       ; -0.500       ; 1.598      ; 0.968      ;
; -0.360 ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; clock       ; -0.500       ; 1.602      ; 0.976      ;
; -0.300 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; clock       ; -0.500       ; 5.635      ; 5.069      ;
; -0.298 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; clock       ; -0.500       ; 5.636      ; 5.072      ;
; -0.220 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; -0.500       ; 5.664      ; 5.178      ;
; -0.212 ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; clock       ; -0.500       ; 1.663      ; 1.185      ;
; -0.205 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; -0.500       ; 5.663      ; 5.192      ;
; -0.184 ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; clock       ; -0.500       ; 1.635      ; 1.185      ;
; -0.175 ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; clock       ; -0.500       ; 1.657      ; 1.216      ;
; -0.147 ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; clock       ; -0.500       ; 1.629      ; 1.216      ;
; -0.108 ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; clock       ; -0.500       ; 1.626      ; 1.252      ;
; -0.080 ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; clock       ; -0.500       ; 1.598      ; 1.252      ;
; 1.634  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.986      ; 2.854      ;
; 1.634  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.986      ; 2.854      ;
; 1.634  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.986      ; 2.854      ;
; 1.634  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.986      ; 2.854      ;
; 1.634  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.986      ; 2.854      ;
; 1.634  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.986      ; 2.854      ;
; 1.634  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.986      ; 2.854      ;
; 1.634  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.986      ; 2.854      ;
; 1.849  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.771      ; 2.854      ;
; 1.849  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.771      ; 2.854      ;
; 1.849  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.771      ; 2.854      ;
; 1.849  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.771      ; 2.854      ;
; 1.849  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.771      ; 2.854      ;
; 1.849  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.771      ; 2.854      ;
; 1.849  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.771      ; 2.854      ;
; 1.849  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.771      ; 2.854      ;
; 2.264  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.856      ; 2.854      ;
; 2.264  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.856      ; 2.854      ;
; 2.264  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.856      ; 2.854      ;
; 2.264  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.856      ; 2.854      ;
; 2.264  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.856      ; 2.854      ;
; 2.264  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.856      ; 2.854      ;
; 2.264  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.856      ; 2.854      ;
; 2.264  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.856      ; 2.854      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'cs'                                                                                                                                                                                             ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.585 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; 0.000        ; 5.420      ; 5.069      ;
; -0.583 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; 0.000        ; 5.421      ; 5.072      ;
; -0.523 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; cs          ; -0.500       ; 1.475      ; 0.686      ;
; -0.511 ; wire_data[1]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; cs          ; -0.500       ; 1.414      ; 0.637      ;
; -0.510 ; wire_data[5]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; cs          ; -0.500       ; 1.422      ; 0.646      ;
; -0.506 ; wire_data[4]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; cs          ; -0.500       ; 1.418      ; 0.646      ;
; -0.505 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; 0.000        ; 5.449      ; 5.178      ;
; -0.495 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; cs          ; -0.500       ; 1.447      ; 0.686      ;
; -0.492 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; -0.500       ; 1.444      ; 0.686      ;
; -0.490 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 0.000        ; 5.448      ; 5.192      ;
; -0.487 ; wire_data[3]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; -0.500       ; 1.383      ; 0.630      ;
; -0.487 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; -0.500       ; 1.474      ; 0.721      ;
; -0.484 ; wire_data[2]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; cs          ; -0.500       ; 1.387      ; 0.637      ;
; -0.483 ; wire_data[0]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; -0.500       ; 1.384      ; 0.635      ;
; -0.473 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; -0.500       ; 1.416      ; 0.677      ;
; -0.473 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; -0.500       ; 1.416      ; 0.677      ;
; -0.459 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; -0.500       ; 1.446      ; 0.721      ;
; -0.445 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; -0.500       ; 1.388      ; 0.677      ;
; -0.357 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; cs          ; 0.000        ; 0.809      ; 0.686      ;
; -0.345 ; wire_data[1]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; cs          ; 0.000        ; 0.748      ; 0.637      ;
; -0.344 ; wire_data[5]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; cs          ; 0.000        ; 0.756      ; 0.646      ;
; -0.340 ; wire_data[4]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; cs          ; 0.000        ; 0.752      ; 0.646      ;
; -0.329 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; cs          ; 0.000        ; 0.781      ; 0.686      ;
; -0.326 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; 0.000        ; 0.778      ; 0.686      ;
; -0.321 ; wire_data[3]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; 0.000        ; 0.717      ; 0.630      ;
; -0.321 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; 0.000        ; 0.808      ; 0.721      ;
; -0.318 ; wire_data[2]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; cs          ; 0.000        ; 0.721      ; 0.637      ;
; -0.317 ; wire_data[0]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; 0.000        ; 0.718      ; 0.635      ;
; -0.307 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; 0.000        ; 0.750      ; 0.677      ;
; -0.307 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; 0.000        ; 0.750      ; 0.677      ;
; -0.301 ; wire_data[7]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; -0.500       ; 1.446      ; 0.879      ;
; -0.293 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; 0.000        ; 0.780      ; 0.721      ;
; -0.280 ; wire_data[6]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; -0.500       ; 1.419      ; 0.873      ;
; -0.279 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; 0.000        ; 0.722      ; 0.677      ;
; -0.278 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; -0.500       ; 1.476      ; 0.932      ;
; -0.277 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; -0.500       ; 1.474      ; 0.931      ;
; -0.260 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; -0.500       ; 1.473      ; 0.947      ;
; -0.256 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; -0.500       ; 1.446      ; 0.924      ;
; -0.250 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; -0.500       ; 1.448      ; 0.932      ;
; -0.232 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; -0.500       ; 1.445      ; 0.947      ;
; -0.223 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; -0.500       ; 1.447      ; 0.958      ;
; -0.221 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; -0.500       ; 1.473      ; 0.986      ;
; -0.216 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; -0.500       ; 1.451      ; 0.969      ;
; -0.213 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; -0.500       ; 1.450      ; 0.971      ;
; -0.208 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; -0.500       ; 1.412      ; 0.938      ;
; -0.202 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; -0.500       ; 1.412      ; 0.944      ;
; -0.198 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; -0.500       ; 1.443      ; 0.979      ;
; -0.197 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; -0.500       ; 1.443      ; 0.980      ;
; -0.195 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; -0.500       ; 1.419      ; 0.958      ;
; -0.193 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; -0.500       ; 1.445      ; 0.986      ;
; -0.188 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; -0.500       ; 1.423      ; 0.969      ;
; -0.185 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; -0.500       ; 1.422      ; 0.971      ;
; -0.180 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; -0.500       ; 1.384      ; 0.938      ;
; -0.177 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; cs          ; -0.500       ; 1.411      ; 0.968      ;
; -0.174 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; -0.500       ; 1.384      ; 0.944      ;
; -0.173 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; -0.500       ; 1.415      ; 0.976      ;
; -0.170 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; -0.500       ; 1.415      ; 0.979      ;
; -0.169 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; -0.500       ; 1.415      ; 0.980      ;
; -0.149 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; cs          ; -0.500       ; 1.383      ; 0.968      ;
; -0.145 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; -0.500       ; 1.387      ; 0.976      ;
; -0.135 ; wire_data[7]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; 0.000        ; 0.780      ; 0.879      ;
; -0.114 ; wire_data[6]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; 0.000        ; 0.753      ; 0.873      ;
; -0.112 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; 0.000        ; 0.810      ; 0.932      ;
; -0.111 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; 0.000        ; 0.808      ; 0.931      ;
; -0.094 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; 0.000        ; 0.807      ; 0.947      ;
; -0.090 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; 0.000        ; 0.780      ; 0.924      ;
; -0.085 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; -0.500       ; 5.420      ; 5.069      ;
; -0.084 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; 0.000        ; 0.782      ; 0.932      ;
; -0.083 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; -0.500       ; 5.421      ; 5.072      ;
; -0.066 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; 0.000        ; 0.779      ; 0.947      ;
; -0.057 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; 0.000        ; 0.781      ; 0.958      ;
; -0.055 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; 0.000        ; 0.807      ; 0.986      ;
; -0.050 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; 0.000        ; 0.785      ; 0.969      ;
; -0.047 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; 0.000        ; 0.784      ; 0.971      ;
; -0.042 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; 0.000        ; 0.746      ; 0.938      ;
; -0.036 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; 0.000        ; 0.746      ; 0.944      ;
; -0.032 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; 0.000        ; 0.777      ; 0.979      ;
; -0.031 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; 0.000        ; 0.777      ; 0.980      ;
; -0.029 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; 0.000        ; 0.753      ; 0.958      ;
; -0.027 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; 0.000        ; 0.779      ; 0.986      ;
; -0.022 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; 0.000        ; 0.757      ; 0.969      ;
; -0.019 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; 0.000        ; 0.756      ; 0.971      ;
; -0.014 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; 0.000        ; 0.718      ; 0.938      ;
; -0.011 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; cs          ; 0.000        ; 0.745      ; 0.968      ;
; -0.008 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; 0.000        ; 0.718      ; 0.944      ;
; -0.007 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; 0.000        ; 0.749      ; 0.976      ;
; -0.005 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; -0.500       ; 5.449      ; 5.178      ;
; -0.004 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; 0.000        ; 0.749      ; 0.979      ;
; -0.003 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; 0.000        ; 0.749      ; 0.980      ;
; 0.003  ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; cs          ; -0.500       ; 1.448      ; 1.185      ;
; 0.010  ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; -0.500       ; 5.448      ; 5.192      ;
; 0.017  ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; cs          ; 0.000        ; 0.717      ; 0.968      ;
; 0.021  ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; 0.000        ; 0.721      ; 0.976      ;
; 0.031  ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; cs          ; -0.500       ; 1.420      ; 1.185      ;
; 0.040  ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; cs          ; -0.500       ; 1.442      ; 1.216      ;
; 0.068  ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; cs          ; -0.500       ; 1.414      ; 1.216      ;
; 0.081  ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; 0.000        ; 4.754      ; 5.069      ;
; 0.083  ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; 0.000        ; 4.755      ; 5.072      ;
; 0.107  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; cs          ; -0.500       ; 1.411      ; 1.252      ;
; 0.135  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; cs          ; -0.500       ; 1.383      ; 1.252      ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'cs'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -2.423 ; -0.296       ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ;
; -2.423 ; -0.296       ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; cs            ; clock      ; 0.360  ; 0.360  ; Rise       ; clock           ;
; rd_en         ; clock      ; 3.484  ; 3.484  ; Rise       ; clock           ;
; wr_en         ; clock      ; -0.591 ; -0.591 ; Rise       ; clock           ;
; cs            ; cs         ; 0.575  ; 0.575  ; Rise       ; cs              ;
; rd_en         ; cs         ; 3.699  ; 3.699  ; Rise       ; cs              ;
; wr_en         ; cs         ; -0.376 ; -0.376 ; Rise       ; cs              ;
; add[*]        ; cs         ; 3.327  ; 3.327  ; Fall       ; cs              ;
;  add[0]       ; cs         ; 2.720  ; 2.720  ; Fall       ; cs              ;
;  add[1]       ; cs         ; 3.220  ; 3.220  ; Fall       ; cs              ;
;  add[2]       ; cs         ; 3.327  ; 3.327  ; Fall       ; cs              ;
;  add[3]       ; cs         ; 2.930  ; 2.930  ; Fall       ; cs              ;
;  add[4]       ; cs         ; 3.133  ; 3.133  ; Fall       ; cs              ;
;  add[5]       ; cs         ; 3.223  ; 3.223  ; Fall       ; cs              ;
;  add[6]       ; cs         ; 3.209  ; 3.209  ; Fall       ; cs              ;
;  add[7]       ; cs         ; 2.999  ; 2.999  ; Fall       ; cs              ;
;  add[8]       ; cs         ; 3.227  ; 3.227  ; Fall       ; cs              ;
;  add[9]       ; cs         ; 2.978  ; 2.978  ; Fall       ; cs              ;
; cs            ; cs         ; 0.445  ; 0.445  ; Fall       ; cs              ;
; rd_en         ; cs         ; 3.569  ; 3.569  ; Fall       ; cs              ;
; wr_en         ; cs         ; -0.506 ; -0.506 ; Fall       ; cs              ;
; writedata[*]  ; cs         ; 3.322  ; 3.322  ; Fall       ; cs              ;
;  writedata[0] ; cs         ; 3.322  ; 3.322  ; Fall       ; cs              ;
;  writedata[1] ; cs         ; 2.720  ; 2.720  ; Fall       ; cs              ;
;  writedata[2] ; cs         ; 2.949  ; 2.949  ; Fall       ; cs              ;
;  writedata[3] ; cs         ; 2.944  ; 2.944  ; Fall       ; cs              ;
;  writedata[4] ; cs         ; 2.743  ; 2.743  ; Fall       ; cs              ;
;  writedata[5] ; cs         ; 2.716  ; 2.716  ; Fall       ; cs              ;
;  writedata[6] ; cs         ; 2.998  ; 2.998  ; Fall       ; cs              ;
;  writedata[7] ; cs         ; 2.808  ; 2.808  ; Fall       ; cs              ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; cs            ; clock      ; 0.800  ; 0.800  ; Rise       ; clock           ;
; rd_en         ; clock      ; -2.299 ; -2.299 ; Rise       ; clock           ;
; wr_en         ; clock      ; 1.750  ; 1.750  ; Rise       ; clock           ;
; cs            ; cs         ; 0.585  ; 0.585  ; Rise       ; cs              ;
; rd_en         ; cs         ; -2.514 ; -2.514 ; Rise       ; cs              ;
; wr_en         ; cs         ; 1.535  ; 1.535  ; Rise       ; cs              ;
; add[*]        ; cs         ; -1.902 ; -1.902 ; Fall       ; cs              ;
;  add[0]       ; cs         ; -1.902 ; -1.902 ; Fall       ; cs              ;
;  add[1]       ; cs         ; -2.536 ; -2.536 ; Fall       ; cs              ;
;  add[2]       ; cs         ; -2.476 ; -2.476 ; Fall       ; cs              ;
;  add[3]       ; cs         ; -2.097 ; -2.097 ; Fall       ; cs              ;
;  add[4]       ; cs         ; -2.439 ; -2.439 ; Fall       ; cs              ;
;  add[5]       ; cs         ; -2.405 ; -2.405 ; Fall       ; cs              ;
;  add[6]       ; cs         ; -2.377 ; -2.377 ; Fall       ; cs              ;
;  add[7]       ; cs         ; -2.173 ; -2.173 ; Fall       ; cs              ;
;  add[8]       ; cs         ; -2.551 ; -2.551 ; Fall       ; cs              ;
;  add[9]       ; cs         ; -2.160 ; -2.160 ; Fall       ; cs              ;
; cs            ; cs         ; -0.081 ; -0.081 ; Fall       ; cs              ;
; rd_en         ; cs         ; -3.180 ; -3.180 ; Fall       ; cs              ;
; wr_en         ; cs         ; 0.869  ; 0.869  ; Fall       ; cs              ;
; writedata[*]  ; cs         ; -1.990 ; -1.990 ; Fall       ; cs              ;
;  writedata[0] ; cs         ; -2.460 ; -2.460 ; Fall       ; cs              ;
;  writedata[1] ; cs         ; -2.034 ; -2.034 ; Fall       ; cs              ;
;  writedata[2] ; cs         ; -2.272 ; -2.272 ; Fall       ; cs              ;
;  writedata[3] ; cs         ; -2.258 ; -2.258 ; Fall       ; cs              ;
;  writedata[4] ; cs         ; -2.060 ; -2.060 ; Fall       ; cs              ;
;  writedata[5] ; cs         ; -2.039 ; -2.039 ; Fall       ; cs              ;
;  writedata[6] ; cs         ; -2.315 ; -2.315 ; Fall       ; cs              ;
;  writedata[7] ; cs         ; -1.990 ; -1.990 ; Fall       ; cs              ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; readdata[*]  ; clock      ; 12.705 ; 12.705 ; Rise       ; clock           ;
;  readdata[0] ; clock      ; 12.411 ; 12.411 ; Rise       ; clock           ;
;  readdata[1] ; clock      ; 12.394 ; 12.394 ; Rise       ; clock           ;
;  readdata[2] ; clock      ; 12.470 ; 12.470 ; Rise       ; clock           ;
;  readdata[3] ; clock      ; 12.430 ; 12.430 ; Rise       ; clock           ;
;  readdata[4] ; clock      ; 12.705 ; 12.705 ; Rise       ; clock           ;
;  readdata[5] ; clock      ; 12.698 ; 12.698 ; Rise       ; clock           ;
;  readdata[6] ; clock      ; 12.442 ; 12.442 ; Rise       ; clock           ;
;  readdata[7] ; clock      ; 12.494 ; 12.494 ; Rise       ; clock           ;
; readdata[*]  ; cs         ; 12.490 ; 12.490 ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 12.196 ; 12.196 ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 12.179 ; 12.179 ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 12.255 ; 12.255 ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 12.215 ; 12.215 ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 12.490 ; 12.490 ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 12.483 ; 12.483 ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 12.227 ; 12.227 ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 12.279 ; 12.279 ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 11.824 ; 11.824 ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 11.530 ; 11.530 ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 11.513 ; 11.513 ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 11.589 ; 11.589 ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 11.549 ; 11.549 ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 11.824 ; 11.824 ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 11.817 ; 11.817 ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 11.561 ; 11.561 ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 11.613 ; 11.613 ; Fall       ; cs              ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; readdata[*]  ; clock      ; 11.598 ; 11.598 ; Rise       ; clock           ;
;  readdata[0] ; clock      ; 11.615 ; 11.615 ; Rise       ; clock           ;
;  readdata[1] ; clock      ; 11.598 ; 11.598 ; Rise       ; clock           ;
;  readdata[2] ; clock      ; 11.674 ; 11.674 ; Rise       ; clock           ;
;  readdata[3] ; clock      ; 11.634 ; 11.634 ; Rise       ; clock           ;
;  readdata[4] ; clock      ; 11.909 ; 11.909 ; Rise       ; clock           ;
;  readdata[5] ; clock      ; 11.902 ; 11.902 ; Rise       ; clock           ;
;  readdata[6] ; clock      ; 11.646 ; 11.646 ; Rise       ; clock           ;
;  readdata[7] ; clock      ; 11.698 ; 11.698 ; Rise       ; clock           ;
; readdata[*]  ; cs         ; 11.383 ; 11.383 ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 11.400 ; 11.400 ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 11.383 ; 11.383 ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 11.459 ; 11.459 ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 11.419 ; 11.419 ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 11.694 ; 11.694 ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 11.687 ; 11.687 ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 11.431 ; 11.431 ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 11.483 ; 11.483 ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 11.513 ; 11.513 ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 11.530 ; 11.530 ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 11.513 ; 11.513 ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 11.589 ; 11.589 ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 11.549 ; 11.549 ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 11.824 ; 11.824 ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 11.817 ; 11.817 ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 11.561 ; 11.561 ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 11.613 ; 11.613 ; Fall       ; cs              ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wr_en      ; readdata[0] ; 5.706 ; 5.706 ; 5.706 ; 5.706 ;
; wr_en      ; readdata[1] ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; wr_en      ; readdata[2] ; 5.472 ; 5.472 ; 5.472 ; 5.472 ;
; wr_en      ; readdata[3] ; 5.439 ; 5.439 ; 5.439 ; 5.439 ;
; wr_en      ; readdata[4] ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; wr_en      ; readdata[5] ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; wr_en      ; readdata[6] ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; wr_en      ; readdata[7] ; 5.472 ; 5.472 ; 5.472 ; 5.472 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wr_en      ; readdata[0] ; 5.706 ; 5.706 ; 5.706 ; 5.706 ;
; wr_en      ; readdata[1] ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; wr_en      ; readdata[2] ; 5.472 ; 5.472 ; 5.472 ; 5.472 ;
; wr_en      ; readdata[3] ; 5.439 ; 5.439 ; 5.439 ; 5.439 ;
; wr_en      ; readdata[4] ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; wr_en      ; readdata[5] ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; wr_en      ; readdata[6] ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; wr_en      ; readdata[7] ; 5.472 ; 5.472 ; 5.472 ; 5.472 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; readdata[*]  ; cs         ; 5.317 ;      ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 5.594 ;      ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 5.574 ;      ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 5.360 ;      ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 5.327 ;      ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 5.350 ;      ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 5.350 ;      ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 5.317 ;      ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 5.360 ;      ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 5.317 ;      ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 5.594 ;      ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 5.574 ;      ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 5.360 ;      ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 5.327 ;      ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 5.350 ;      ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 5.350 ;      ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 5.317 ;      ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 5.360 ;      ; Fall       ; cs              ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; readdata[*]  ; cs         ; 5.317 ;      ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 5.594 ;      ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 5.574 ;      ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 5.360 ;      ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 5.327 ;      ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 5.350 ;      ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 5.350 ;      ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 5.317 ;      ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 5.360 ;      ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 5.317 ;      ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 5.594 ;      ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 5.574 ;      ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 5.360 ;      ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 5.327 ;      ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 5.350 ;      ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 5.350 ;      ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 5.317 ;      ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 5.360 ;      ; Fall       ; cs              ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; readdata[*]  ; cs         ; 5.317     ;           ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 5.594     ;           ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 5.574     ;           ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 5.360     ;           ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 5.327     ;           ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 5.350     ;           ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 5.350     ;           ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 5.317     ;           ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 5.360     ;           ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 5.317     ;           ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 5.594     ;           ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 5.574     ;           ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 5.360     ;           ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 5.327     ;           ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 5.350     ;           ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 5.350     ;           ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 5.317     ;           ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 5.360     ;           ; Fall       ; cs              ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; readdata[*]  ; cs         ; 5.317     ;           ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 5.594     ;           ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 5.574     ;           ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 5.360     ;           ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 5.327     ;           ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 5.350     ;           ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 5.350     ;           ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 5.317     ;           ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 5.360     ;           ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 5.317     ;           ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 5.594     ;           ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 5.574     ;           ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 5.360     ;           ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 5.327     ;           ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 5.350     ;           ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 5.350     ;           ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 5.317     ;           ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 5.360     ;           ; Fall       ; cs              ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; cs    ; -2.403 ; -19.224       ;
; clock ; -1.847 ; -14.776       ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -0.683 ; -7.265        ;
; cs    ; -0.549 ; -9.173        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; cs    ; -1.957 ; -431.460              ;
; clock ; -1.957 ; -236.062              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'cs'                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.403 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.460     ; 2.442      ;
; -2.403 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.460     ; 2.442      ;
; -2.403 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.460     ; 2.442      ;
; -2.403 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.460     ; 2.442      ;
; -2.403 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.460     ; 2.442      ;
; -2.403 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.460     ; 2.442      ;
; -2.403 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.460     ; 2.442      ;
; -2.403 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; cs          ; 0.500        ; -0.460     ; 2.442      ;
; -2.269 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.326     ; 2.442      ;
; -2.269 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.326     ; 2.442      ;
; -2.269 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.326     ; 2.442      ;
; -2.269 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.326     ; 2.442      ;
; -2.269 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.326     ; 2.442      ;
; -2.269 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.326     ; 2.442      ;
; -2.269 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.326     ; 2.442      ;
; -2.269 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.326     ; 2.442      ;
; -1.981 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.038     ; 2.442      ;
; -1.981 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.038     ; 2.442      ;
; -1.981 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.038     ; 2.442      ;
; -1.981 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.038     ; 2.442      ;
; -1.981 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.038     ; 2.442      ;
; -1.981 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.038     ; 2.442      ;
; -1.981 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.038     ; 2.442      ;
; -1.981 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; cs          ; 0.500        ; -0.038     ; 2.442      ;
; -1.924 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -0.481     ; 2.442      ;
; -1.924 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -0.481     ; 2.442      ;
; -1.924 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -0.481     ; 2.442      ;
; -1.924 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -0.481     ; 2.442      ;
; -1.924 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -0.481     ; 2.442      ;
; -1.924 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -0.481     ; 2.442      ;
; -1.924 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -0.481     ; 2.442      ;
; -1.924 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; cs          ; 1.000        ; -0.481     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.347     ; 2.442      ;
; -1.460 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; cs          ; 1.000        ; -0.017     ; 2.442      ;
; 0.304  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; cs          ; 0.500        ; 0.377      ; 0.572      ;
; 0.308  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; cs          ; 0.500        ; 0.381      ; 0.572      ;
; 0.341  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; cs          ; 0.500        ; 0.393      ; 0.551      ;
; 0.345  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; cs          ; 0.500        ; 0.397      ; 0.551      ;
; 0.360  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; cs          ; 0.500        ; 0.398      ; 0.537      ;
; 0.364  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; cs          ; 0.500        ; 0.402      ; 0.537      ;
; 0.432  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; cs          ; 0.500        ; 0.376      ; 0.443      ;
; 0.436  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; cs          ; 0.500        ; 0.380      ; 0.443      ;
; 0.439  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; 0.500        ; 0.381      ; 0.441      ;
; 0.443  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; 0.500        ; 0.394      ; 0.450      ;
; 0.443  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; 0.500        ; 0.385      ; 0.441      ;
; 0.444  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; 0.500        ; 0.377      ; 0.432      ;
; 0.447  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; 0.500        ; 0.398      ; 0.450      ;
; 0.448  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; 0.500        ; 0.381      ; 0.432      ;
; 0.451  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; 0.500        ; 0.378      ; 0.426      ;
; 0.452  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; 0.500        ; 0.395      ; 0.442      ;
; 0.453  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; 0.500        ; 0.400      ; 0.446      ;
; 0.455  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; 0.500        ; 0.382      ; 0.426      ;
; 0.456  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; 0.500        ; 0.401      ; 0.444      ;
; 0.456  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; 0.500        ; 0.399      ; 0.442      ;
; 0.456  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; 0.500        ; 0.397      ; 0.440      ;
; 0.457  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; 0.500        ; 0.404      ; 0.446      ;
; 0.460  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; 0.500        ; 0.405      ; 0.444      ;
; 0.460  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; 0.500        ; 0.401      ; 0.440      ;
; 0.465  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; 0.500        ; 0.411      ; 0.445      ;
; 0.469  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; 0.500        ; 0.415      ; 0.445      ;
; 0.477  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; 0.500        ; 0.411      ; 0.433      ;
; 0.481  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; 0.500        ; 0.415      ; 0.433      ;
; 0.491  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; 0.500        ; 0.416      ; 0.424      ;
; 0.492  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; 0.500        ; 0.412      ; 0.419      ;
; 0.494  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; 0.500        ; 0.413      ; 0.418      ;
; 0.497  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 0.500        ; 2.580      ; 2.582      ;
; 0.498  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; 0.500        ; 0.417      ; 0.418      ;
; 0.503  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; 0.500        ; 2.581      ; 2.577      ;
; 0.513  ; wire_data[6]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; 0.500        ; 0.396      ; 0.382      ;
; 0.518  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 0.500        ; 2.601      ; 2.582      ;
; 0.522  ; wire_data[7]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; 0.500        ; 0.412      ; 0.389      ;
; 0.524  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; 0.500        ; 2.602      ; 2.577      ;
; 0.577  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; 0.500        ; 0.382      ; 0.304      ;
; 0.577  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; 0.500        ; 2.577      ; 2.499      ;
; 0.580  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; 0.500        ; 2.576      ; 2.495      ;
; 0.581  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; 0.500        ; 0.386      ; 0.304      ;
; 0.582  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; 0.500        ; 0.412      ; 0.329      ;
; 0.586  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; 0.500        ; 0.416      ; 0.329      ;
; 0.589  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; 0.500        ; 0.400      ; 0.310      ;
; 0.591  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; 0.500        ; 0.396      ; 0.304      ;
; 0.598  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; 0.500        ; 2.598      ; 2.499      ;
; 0.601  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; cs          ; 0.500        ; 0.412      ; 0.310      ;
; 0.601  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; 0.500        ; 2.597      ; 2.495      ;
; 0.602  ; wire_data[0]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; 0.500        ; 0.378      ; 0.275      ;
; 0.605  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; cs          ; 0.500        ; 0.416      ; 0.310      ;
; 0.606  ; wire_data[3]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; 0.500        ; 0.377      ; 0.270      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.847 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.096      ; 2.442      ;
; -1.847 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.096      ; 2.442      ;
; -1.847 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.096      ; 2.442      ;
; -1.847 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.096      ; 2.442      ;
; -1.847 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.096      ; 2.442      ;
; -1.847 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.096      ; 2.442      ;
; -1.847 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.096      ; 2.442      ;
; -1.847 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; clock       ; 0.500        ; 0.096      ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.347     ; 2.442      ;
; -1.790 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.347     ; 2.442      ;
; -1.656 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.213     ; 2.442      ;
; -1.656 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.213     ; 2.442      ;
; -1.656 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.213     ; 2.442      ;
; -1.656 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.213     ; 2.442      ;
; -1.656 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.213     ; 2.442      ;
; -1.656 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.213     ; 2.442      ;
; -1.656 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.213     ; 2.442      ;
; -1.656 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; clock       ; 1.000        ; -0.213     ; 2.442      ;
; 0.438  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; clock       ; 0.500        ; 0.511      ; 0.572      ;
; 0.442  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; clock       ; 0.500        ; 0.515      ; 0.572      ;
; 0.475  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; clock       ; 0.500        ; 0.527      ; 0.551      ;
; 0.479  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; clock       ; 0.500        ; 0.531      ; 0.551      ;
; 0.494  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; clock       ; 0.500        ; 0.532      ; 0.537      ;
; 0.498  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; clock       ; 0.500        ; 0.536      ; 0.537      ;
; 0.566  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; clock       ; 0.500        ; 0.510      ; 0.443      ;
; 0.570  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; clock       ; 0.500        ; 0.514      ; 0.443      ;
; 0.573  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; clock       ; 0.500        ; 0.515      ; 0.441      ;
; 0.577  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; clock       ; 0.500        ; 0.528      ; 0.450      ;
; 0.577  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; clock       ; 0.500        ; 0.519      ; 0.441      ;
; 0.578  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; clock       ; 0.500        ; 0.511      ; 0.432      ;
; 0.581  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; clock       ; 0.500        ; 0.532      ; 0.450      ;
; 0.582  ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; clock       ; 0.500        ; 0.515      ; 0.432      ;
; 0.585  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; clock       ; 0.500        ; 0.512      ; 0.426      ;
; 0.586  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; clock       ; 0.500        ; 0.529      ; 0.442      ;
; 0.587  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; clock       ; 0.500        ; 0.534      ; 0.446      ;
; 0.589  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; clock       ; 0.500        ; 0.516      ; 0.426      ;
; 0.590  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; clock       ; 0.500        ; 0.535      ; 0.444      ;
; 0.590  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; clock       ; 0.500        ; 0.533      ; 0.442      ;
; 0.590  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; clock       ; 0.500        ; 0.531      ; 0.440      ;
; 0.591  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; clock       ; 0.500        ; 0.538      ; 0.446      ;
; 0.594  ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; clock       ; 0.500        ; 0.539      ; 0.444      ;
; 0.594  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; clock       ; 0.500        ; 0.535      ; 0.440      ;
; 0.599  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; clock       ; 0.500        ; 0.545      ; 0.445      ;
; 0.603  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; clock       ; 0.500        ; 0.549      ; 0.445      ;
; 0.611  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; clock       ; 0.500        ; 0.545      ; 0.433      ;
; 0.615  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; clock       ; 0.500        ; 0.549      ; 0.433      ;
; 0.625  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; clock       ; 0.500        ; 0.550      ; 0.424      ;
; 0.626  ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; clock       ; 0.500        ; 0.546      ; 0.419      ;
; 0.628  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; clock       ; 0.500        ; 0.547      ; 0.418      ;
; 0.631  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; 0.500        ; 2.714      ; 2.582      ;
; 0.632  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; clock       ; 0.500        ; 0.551      ; 0.418      ;
; 0.637  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; 0.500        ; 2.715      ; 2.577      ;
; 0.647  ; wire_data[6]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; clock       ; 0.500        ; 0.530      ; 0.382      ;
; 0.656  ; wire_data[7]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; clock       ; 0.500        ; 0.546      ; 0.389      ;
; 0.711  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; clock       ; 0.500        ; 0.516      ; 0.304      ;
; 0.711  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; clock       ; 0.500        ; 2.711      ; 2.499      ;
; 0.714  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; clock       ; 0.500        ; 2.710      ; 2.495      ;
; 0.715  ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; clock       ; 0.500        ; 0.520      ; 0.304      ;
; 0.716  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; clock       ; 0.500        ; 0.546      ; 0.329      ;
; 0.720  ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; clock       ; 0.500        ; 0.550      ; 0.329      ;
; 0.723  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; clock       ; 0.500        ; 0.534      ; 0.310      ;
; 0.725  ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; clock       ; 0.500        ; 0.530      ; 0.304      ;
; 0.735  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; clock       ; 0.500        ; 0.546      ; 0.310      ;
; 0.736  ; wire_data[0]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; clock       ; 0.500        ; 0.512      ; 0.275      ;
; 0.739  ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; clock       ; 0.500        ; 0.550      ; 0.310      ;
; 0.740  ; wire_data[3]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; clock       ; 0.500        ; 0.511      ; 0.270      ;
; 0.740  ; wire_data[2]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; clock       ; 0.500        ; 0.515      ; 0.274      ;
; 0.750  ; wire_data[4]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; clock       ; 0.500        ; 0.530      ; 0.279      ;
; 0.752  ; wire_data[1]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; clock       ; 0.500        ; 0.527      ; 0.274      ;
; 0.754  ; wire_data[5]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; clock       ; 0.500        ; 0.534      ; 0.279      ;
; 1.131  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; 1.000        ; 2.714      ; 2.582      ;
; 1.137  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; 1.000        ; 2.715      ; 2.577      ;
; 1.211  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; clock       ; 1.000        ; 2.711      ; 2.499      ;
; 1.214  ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; clock       ; 1.000        ; 2.710      ; 2.495      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.683 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; clock       ; 0.000        ; 3.040      ; 2.495      ;
; -0.680 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; clock       ; 0.000        ; 3.041      ; 2.499      ;
; -0.606 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; 0.000        ; 3.045      ; 2.577      ;
; -0.600 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; 0.000        ; 3.044      ; 2.582      ;
; -0.223 ; wire_data[5]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; clock       ; -0.500       ; 0.864      ; 0.279      ;
; -0.221 ; wire_data[1]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; clock       ; -0.500       ; 0.857      ; 0.274      ;
; -0.219 ; wire_data[4]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; clock       ; -0.500       ; 0.860      ; 0.279      ;
; -0.209 ; wire_data[3]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; clock       ; -0.500       ; 0.841      ; 0.270      ;
; -0.209 ; wire_data[2]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; clock       ; -0.500       ; 0.845      ; 0.274      ;
; -0.208 ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; clock       ; -0.500       ; 0.880      ; 0.310      ;
; -0.205 ; wire_data[0]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; clock       ; -0.500       ; 0.842      ; 0.275      ;
; -0.204 ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; clock       ; -0.500       ; 0.876      ; 0.310      ;
; -0.194 ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; clock       ; -0.500       ; 0.860      ; 0.304      ;
; -0.192 ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; clock       ; -0.500       ; 0.864      ; 0.310      ;
; -0.189 ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; clock       ; -0.500       ; 0.880      ; 0.329      ;
; -0.185 ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; clock       ; -0.500       ; 0.876      ; 0.329      ;
; -0.184 ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; clock       ; -0.500       ; 0.850      ; 0.304      ;
; -0.183 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; clock       ; -0.500       ; 3.040      ; 2.495      ;
; -0.180 ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; clock       ; -0.500       ; 0.846      ; 0.304      ;
; -0.180 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; clock       ; -0.500       ; 3.041      ; 2.499      ;
; -0.125 ; wire_data[7]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; clock       ; -0.500       ; 0.876      ; 0.389      ;
; -0.116 ; wire_data[6]                                                                                                  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; clock       ; -0.500       ; 0.860      ; 0.382      ;
; -0.106 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; -0.500       ; 3.045      ; 2.577      ;
; -0.101 ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; clock       ; -0.500       ; 0.881      ; 0.418      ;
; -0.100 ; cs                                                                                                            ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; -0.500       ; 3.044      ; 2.582      ;
; -0.097 ; wire_wraddress[8]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; clock       ; -0.500       ; 0.877      ; 0.418      ;
; -0.095 ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; clock       ; -0.500       ; 0.876      ; 0.419      ;
; -0.094 ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; clock       ; -0.500       ; 0.880      ; 0.424      ;
; -0.084 ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; clock       ; -0.500       ; 0.879      ; 0.433      ;
; -0.080 ; wire_wraddress[1]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; clock       ; -0.500       ; 0.875      ; 0.433      ;
; -0.072 ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; clock       ; -0.500       ; 0.879      ; 0.445      ;
; -0.068 ; wire_wraddress[5]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; clock       ; -0.500       ; 0.875      ; 0.445      ;
; -0.063 ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; clock       ; -0.500       ; 0.869      ; 0.444      ;
; -0.063 ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; clock       ; -0.500       ; 0.865      ; 0.440      ;
; -0.060 ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; clock       ; -0.500       ; 0.868      ; 0.446      ;
; -0.059 ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; clock       ; -0.500       ; 0.865      ; 0.444      ;
; -0.059 ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; clock       ; -0.500       ; 0.863      ; 0.442      ;
; -0.059 ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; clock       ; -0.500       ; 0.861      ; 0.440      ;
; -0.058 ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; clock       ; -0.500       ; 0.846      ; 0.426      ;
; -0.056 ; wire_wraddress[7]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; clock       ; -0.500       ; 0.864      ; 0.446      ;
; -0.055 ; wire_wraddress[0]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; clock       ; -0.500       ; 0.859      ; 0.442      ;
; -0.054 ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; clock       ; -0.500       ; 0.842      ; 0.426      ;
; -0.051 ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; clock       ; -0.500       ; 0.845      ; 0.432      ;
; -0.050 ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; clock       ; -0.500       ; 0.862      ; 0.450      ;
; -0.047 ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; clock       ; -0.500       ; 0.841      ; 0.432      ;
; -0.046 ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; clock       ; -0.500       ; 0.858      ; 0.450      ;
; -0.046 ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; clock       ; -0.500       ; 0.849      ; 0.441      ;
; -0.042 ; wire_wraddress[2]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; clock       ; -0.500       ; 0.845      ; 0.441      ;
; -0.039 ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; clock       ; -0.500       ; 0.844      ; 0.443      ;
; -0.035 ; wire_wraddress[4]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; clock       ; -0.500       ; 0.840      ; 0.443      ;
; 0.033  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; clock       ; -0.500       ; 0.866      ; 0.537      ;
; 0.037  ; wire_wraddress[9]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; clock       ; -0.500       ; 0.862      ; 0.537      ;
; 0.052  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; clock       ; -0.500       ; 0.861      ; 0.551      ;
; 0.056  ; wire_wraddress[6]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; clock       ; -0.500       ; 0.857      ; 0.551      ;
; 0.089  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; clock       ; -0.500       ; 0.845      ; 0.572      ;
; 0.093  ; wire_wraddress[3]                                                                                             ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; clock       ; -0.500       ; 0.841      ; 0.572      ;
; 1.857  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.447      ; 2.442      ;
; 1.857  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.447      ; 2.442      ;
; 1.857  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.447      ; 2.442      ;
; 1.857  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.447      ; 2.442      ;
; 1.857  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.447      ; 2.442      ;
; 1.857  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.447      ; 2.442      ;
; 1.857  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.447      ; 2.442      ;
; 1.857  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.447      ; 2.442      ;
; 1.991  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.313      ; 2.442      ;
; 1.991  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.313      ; 2.442      ;
; 1.991  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.313      ; 2.442      ;
; 1.991  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.313      ; 2.442      ;
; 1.991  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.313      ; 2.442      ;
; 1.991  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.313      ; 2.442      ;
; 1.991  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.313      ; 2.442      ;
; 1.991  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.313      ; 2.442      ;
; 2.378  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.426      ; 2.442      ;
; 2.378  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.426      ; 2.442      ;
; 2.378  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.426      ; 2.442      ;
; 2.378  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.426      ; 2.442      ;
; 2.378  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.426      ; 2.442      ;
; 2.378  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.426      ; 2.442      ;
; 2.378  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.426      ; 2.442      ;
; 2.378  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; clock       ; -0.500       ; 0.426      ; 2.442      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'cs'                                                                                                                                                                                             ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.549 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; 0.000        ; 2.906      ; 2.495      ;
; -0.546 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; 0.000        ; 2.907      ; 2.499      ;
; -0.472 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; 0.000        ; 2.911      ; 2.577      ;
; -0.466 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 0.000        ; 2.910      ; 2.582      ;
; -0.280 ; wire_data[5]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; cs          ; 0.000        ; 0.421      ; 0.279      ;
; -0.278 ; wire_data[1]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; cs          ; 0.000        ; 0.414      ; 0.274      ;
; -0.276 ; wire_data[4]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; cs          ; 0.000        ; 0.417      ; 0.279      ;
; -0.266 ; wire_data[3]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; 0.000        ; 0.398      ; 0.270      ;
; -0.266 ; wire_data[2]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; cs          ; 0.000        ; 0.402      ; 0.274      ;
; -0.265 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; cs          ; 0.000        ; 0.437      ; 0.310      ;
; -0.262 ; wire_data[0]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; 0.000        ; 0.399      ; 0.275      ;
; -0.261 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; cs          ; 0.000        ; 0.433      ; 0.310      ;
; -0.251 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; 0.000        ; 0.417      ; 0.304      ;
; -0.249 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; 0.000        ; 0.421      ; 0.310      ;
; -0.246 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; 0.000        ; 0.437      ; 0.329      ;
; -0.242 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; 0.000        ; 0.433      ; 0.329      ;
; -0.241 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; 0.000        ; 0.407      ; 0.304      ;
; -0.240 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; 0.000        ; 2.597      ; 2.495      ;
; -0.237 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; 0.000        ; 0.403      ; 0.304      ;
; -0.237 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; 0.000        ; 2.598      ; 2.499      ;
; -0.182 ; wire_data[7]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; 0.000        ; 0.433      ; 0.389      ;
; -0.173 ; wire_data[6]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; 0.000        ; 0.417      ; 0.382      ;
; -0.163 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; 0.000        ; 2.602      ; 2.577      ;
; -0.158 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; 0.000        ; 0.438      ; 0.418      ;
; -0.157 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 0.000        ; 2.601      ; 2.582      ;
; -0.154 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; 0.000        ; 0.434      ; 0.418      ;
; -0.152 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; 0.000        ; 0.433      ; 0.419      ;
; -0.151 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; 0.000        ; 0.437      ; 0.424      ;
; -0.141 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; 0.000        ; 0.436      ; 0.433      ;
; -0.137 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; 0.000        ; 0.432      ; 0.433      ;
; -0.129 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; 0.000        ; 0.436      ; 0.445      ;
; -0.125 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; 0.000        ; 0.432      ; 0.445      ;
; -0.120 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; 0.000        ; 0.426      ; 0.444      ;
; -0.120 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; 0.000        ; 0.422      ; 0.440      ;
; -0.117 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; 0.000        ; 0.425      ; 0.446      ;
; -0.116 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; 0.000        ; 0.422      ; 0.444      ;
; -0.116 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; 0.000        ; 0.420      ; 0.442      ;
; -0.116 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; 0.000        ; 0.418      ; 0.440      ;
; -0.115 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; 0.000        ; 0.403      ; 0.426      ;
; -0.113 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; 0.000        ; 0.421      ; 0.446      ;
; -0.112 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; 0.000        ; 0.416      ; 0.442      ;
; -0.111 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; 0.000        ; 0.399      ; 0.426      ;
; -0.108 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; 0.000        ; 0.402      ; 0.432      ;
; -0.107 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; 0.000        ; 0.419      ; 0.450      ;
; -0.104 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; 0.000        ; 0.398      ; 0.432      ;
; -0.103 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; 0.000        ; 0.415      ; 0.450      ;
; -0.103 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; 0.000        ; 0.406      ; 0.441      ;
; -0.099 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; 0.000        ; 0.402      ; 0.441      ;
; -0.096 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; cs          ; 0.000        ; 0.401      ; 0.443      ;
; -0.092 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; cs          ; 0.000        ; 0.397      ; 0.443      ;
; -0.089 ; wire_data[5]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; cs          ; -0.500       ; 0.730      ; 0.279      ;
; -0.087 ; wire_data[1]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; cs          ; -0.500       ; 0.723      ; 0.274      ;
; -0.085 ; wire_data[4]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; cs          ; -0.500       ; 0.726      ; 0.279      ;
; -0.075 ; wire_data[3]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; -0.500       ; 0.707      ; 0.270      ;
; -0.075 ; wire_data[2]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; cs          ; -0.500       ; 0.711      ; 0.274      ;
; -0.074 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; cs          ; -0.500       ; 0.746      ; 0.310      ;
; -0.071 ; wire_data[0]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; -0.500       ; 0.708      ; 0.275      ;
; -0.070 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; cs          ; -0.500       ; 0.742      ; 0.310      ;
; -0.060 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; -0.500       ; 0.726      ; 0.304      ;
; -0.058 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; -0.500       ; 0.730      ; 0.310      ;
; -0.055 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; -0.500       ; 0.746      ; 0.329      ;
; -0.051 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; -0.500       ; 0.742      ; 0.329      ;
; -0.050 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; -0.500       ; 0.716      ; 0.304      ;
; -0.049 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ; cs           ; cs          ; -0.500       ; 2.906      ; 2.495      ;
; -0.046 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; -0.500       ; 0.712      ; 0.304      ;
; -0.046 ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ; cs           ; cs          ; -0.500       ; 2.907      ; 2.499      ;
; -0.024 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; cs          ; 0.000        ; 0.423      ; 0.537      ;
; -0.020 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; cs          ; 0.000        ; 0.419      ; 0.537      ;
; -0.005 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; cs          ; 0.000        ; 0.418      ; 0.551      ;
; -0.001 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; cs          ; 0.000        ; 0.414      ; 0.551      ;
; 0.009  ; wire_data[7]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; -0.500       ; 0.742      ; 0.389      ;
; 0.018  ; wire_data[6]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; -0.500       ; 0.726      ; 0.382      ;
; 0.028  ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; -0.500       ; 2.911      ; 2.577      ;
; 0.032  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; cs          ; 0.000        ; 0.402      ; 0.572      ;
; 0.033  ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; -0.500       ; 0.747      ; 0.418      ;
; 0.034  ; cs                ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; -0.500       ; 2.910      ; 2.582      ;
; 0.036  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; cs          ; 0.000        ; 0.398      ; 0.572      ;
; 0.037  ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; -0.500       ; 0.743      ; 0.418      ;
; 0.039  ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; -0.500       ; 0.742      ; 0.419      ;
; 0.040  ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; -0.500       ; 0.746      ; 0.424      ;
; 0.050  ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; -0.500       ; 0.745      ; 0.433      ;
; 0.054  ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; -0.500       ; 0.741      ; 0.433      ;
; 0.062  ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; -0.500       ; 0.745      ; 0.445      ;
; 0.066  ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; -0.500       ; 0.741      ; 0.445      ;
; 0.071  ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; -0.500       ; 0.735      ; 0.444      ;
; 0.071  ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; -0.500       ; 0.731      ; 0.440      ;
; 0.074  ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; -0.500       ; 0.734      ; 0.446      ;
; 0.075  ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; -0.500       ; 0.731      ; 0.444      ;
; 0.075  ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; -0.500       ; 0.729      ; 0.442      ;
; 0.075  ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; -0.500       ; 0.727      ; 0.440      ;
; 0.076  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; -0.500       ; 0.712      ; 0.426      ;
; 0.078  ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; -0.500       ; 0.730      ; 0.446      ;
; 0.079  ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; -0.500       ; 0.725      ; 0.442      ;
; 0.080  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; -0.500       ; 0.708      ; 0.426      ;
; 0.083  ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; -0.500       ; 0.711      ; 0.432      ;
; 0.084  ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; -0.500       ; 0.728      ; 0.450      ;
; 0.087  ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; -0.500       ; 0.707      ; 0.432      ;
; 0.088  ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; -0.500       ; 0.724      ; 0.450      ;
; 0.088  ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; -0.500       ; 0.715      ; 0.441      ;
; 0.092  ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; -0.500       ; 0.711      ; 0.441      ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'cs'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~porta_we_reg       ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -1.957 ; 0.170        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ;
; -1.957 ; 0.170        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v2s1:auto_generated|ram_block1a4~portb_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; cs            ; clock      ; -0.131 ; -0.131 ; Rise       ; clock           ;
; rd_en         ; clock      ; 1.843  ; 1.843  ; Rise       ; clock           ;
; wr_en         ; clock      ; -0.662 ; -0.662 ; Rise       ; clock           ;
; cs            ; cs         ; 0.003  ; 0.003  ; Rise       ; cs              ;
; rd_en         ; cs         ; 1.977  ; 1.977  ; Rise       ; cs              ;
; wr_en         ; cs         ; -0.528 ; -0.528 ; Rise       ; cs              ;
; add[*]        ; cs         ; 1.827  ; 1.827  ; Fall       ; cs              ;
;  add[0]       ; cs         ; 1.556  ; 1.556  ; Fall       ; cs              ;
;  add[1]       ; cs         ; 1.782  ; 1.782  ; Fall       ; cs              ;
;  add[2]       ; cs         ; 1.827  ; 1.827  ; Fall       ; cs              ;
;  add[3]       ; cs         ; 1.647  ; 1.647  ; Fall       ; cs              ;
;  add[4]       ; cs         ; 1.722  ; 1.722  ; Fall       ; cs              ;
;  add[5]       ; cs         ; 1.792  ; 1.792  ; Fall       ; cs              ;
;  add[6]       ; cs         ; 1.771  ; 1.771  ; Fall       ; cs              ;
;  add[7]       ; cs         ; 1.697  ; 1.697  ; Fall       ; cs              ;
;  add[8]       ; cs         ; 1.789  ; 1.789  ; Fall       ; cs              ;
;  add[9]       ; cs         ; 1.686  ; 1.686  ; Fall       ; cs              ;
; cs            ; cs         ; -0.018 ; -0.018 ; Fall       ; cs              ;
; rd_en         ; cs         ; 1.956  ; 1.956  ; Fall       ; cs              ;
; wr_en         ; cs         ; -0.549 ; -0.549 ; Fall       ; cs              ;
; writedata[*]  ; cs         ; 1.818  ; 1.818  ; Fall       ; cs              ;
;  writedata[0] ; cs         ; 1.818  ; 1.818  ; Fall       ; cs              ;
;  writedata[1] ; cs         ; 1.569  ; 1.569  ; Fall       ; cs              ;
;  writedata[2] ; cs         ; 1.665  ; 1.665  ; Fall       ; cs              ;
;  writedata[3] ; cs         ; 1.660  ; 1.660  ; Fall       ; cs              ;
;  writedata[4] ; cs         ; 1.565  ; 1.565  ; Fall       ; cs              ;
;  writedata[5] ; cs         ; 1.572  ; 1.572  ; Fall       ; cs              ;
;  writedata[6] ; cs         ; 1.690  ; 1.690  ; Fall       ; cs              ;
;  writedata[7] ; cs         ; 1.628  ; 1.628  ; Fall       ; cs              ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; cs            ; clock      ; 0.683  ; 0.683  ; Rise       ; clock           ;
; rd_en         ; clock      ; -1.284 ; -1.284 ; Rise       ; clock           ;
; wr_en         ; clock      ; 1.211  ; 1.211  ; Rise       ; clock           ;
; cs            ; cs         ; 0.549  ; 0.549  ; Rise       ; cs              ;
; rd_en         ; cs         ; -1.418 ; -1.418 ; Rise       ; cs              ;
; wr_en         ; cs         ; 1.077  ; 1.077  ; Rise       ; cs              ;
; add[*]        ; cs         ; -1.216 ; -1.216 ; Fall       ; cs              ;
;  add[0]       ; cs         ; -1.216 ; -1.216 ; Fall       ; cs              ;
;  add[1]       ; cs         ; -1.508 ; -1.508 ; Fall       ; cs              ;
;  add[2]       ; cs         ; -1.477 ; -1.477 ; Fall       ; cs              ;
;  add[3]       ; cs         ; -1.303 ; -1.303 ; Fall       ; cs              ;
;  add[4]       ; cs         ; -1.444 ; -1.444 ; Fall       ; cs              ;
;  add[5]       ; cs         ; -1.453 ; -1.453 ; Fall       ; cs              ;
;  add[6]       ; cs         ; -1.427 ; -1.427 ; Fall       ; cs              ;
;  add[7]       ; cs         ; -1.356 ; -1.356 ; Fall       ; cs              ;
;  add[8]       ; cs         ; -1.518 ; -1.518 ; Fall       ; cs              ;
;  add[9]       ; cs         ; -1.347 ; -1.347 ; Fall       ; cs              ;
; cs            ; cs         ; 0.240  ; 0.240  ; Fall       ; cs              ;
; rd_en         ; cs         ; -1.727 ; -1.727 ; Fall       ; cs              ;
; wr_en         ; cs         ; 0.768  ; 0.768  ; Fall       ; cs              ;
; writedata[*]  ; cs         ; -1.289 ; -1.289 ; Fall       ; cs              ;
;  writedata[0] ; cs         ; -1.463 ; -1.463 ; Fall       ; cs              ;
;  writedata[1] ; cs         ; -1.293 ; -1.293 ; Fall       ; cs              ;
;  writedata[2] ; cs         ; -1.394 ; -1.394 ; Fall       ; cs              ;
;  writedata[3] ; cs         ; -1.384 ; -1.384 ; Fall       ; cs              ;
;  writedata[4] ; cs         ; -1.292 ; -1.292 ; Fall       ; cs              ;
;  writedata[5] ; cs         ; -1.301 ; -1.301 ; Fall       ; cs              ;
;  writedata[6] ; cs         ; -1.417 ; -1.417 ; Fall       ; cs              ;
;  writedata[7] ; cs         ; -1.289 ; -1.289 ; Fall       ; cs              ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; readdata[*]  ; clock      ; 7.109 ; 7.109 ; Rise       ; clock           ;
;  readdata[0] ; clock      ; 6.960 ; 6.960 ; Rise       ; clock           ;
;  readdata[1] ; clock      ; 6.943 ; 6.943 ; Rise       ; clock           ;
;  readdata[2] ; clock      ; 7.008 ; 7.008 ; Rise       ; clock           ;
;  readdata[3] ; clock      ; 6.971 ; 6.971 ; Rise       ; clock           ;
;  readdata[4] ; clock      ; 7.109 ; 7.109 ; Rise       ; clock           ;
;  readdata[5] ; clock      ; 7.103 ; 7.103 ; Rise       ; clock           ;
;  readdata[6] ; clock      ; 6.973 ; 6.973 ; Rise       ; clock           ;
;  readdata[7] ; clock      ; 7.022 ; 7.022 ; Rise       ; clock           ;
; readdata[*]  ; cs         ; 6.975 ; 6.975 ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 6.826 ; 6.826 ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 6.809 ; 6.809 ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 6.874 ; 6.874 ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 6.837 ; 6.837 ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 6.975 ; 6.975 ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 6.969 ; 6.969 ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 6.839 ; 6.839 ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 6.888 ; 6.888 ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 6.666 ; 6.666 ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 6.517 ; 6.517 ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 6.500 ; 6.500 ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 6.565 ; 6.565 ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 6.528 ; 6.528 ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 6.666 ; 6.666 ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 6.660 ; 6.660 ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 6.530 ; 6.530 ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 6.579 ; 6.579 ; Fall       ; cs              ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; readdata[*]  ; clock      ; 6.613 ; 6.613 ; Rise       ; clock           ;
;  readdata[0] ; clock      ; 6.630 ; 6.630 ; Rise       ; clock           ;
;  readdata[1] ; clock      ; 6.613 ; 6.613 ; Rise       ; clock           ;
;  readdata[2] ; clock      ; 6.678 ; 6.678 ; Rise       ; clock           ;
;  readdata[3] ; clock      ; 6.641 ; 6.641 ; Rise       ; clock           ;
;  readdata[4] ; clock      ; 6.779 ; 6.779 ; Rise       ; clock           ;
;  readdata[5] ; clock      ; 6.773 ; 6.773 ; Rise       ; clock           ;
;  readdata[6] ; clock      ; 6.643 ; 6.643 ; Rise       ; clock           ;
;  readdata[7] ; clock      ; 6.692 ; 6.692 ; Rise       ; clock           ;
; readdata[*]  ; cs         ; 6.479 ; 6.479 ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 6.496 ; 6.496 ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 6.479 ; 6.479 ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 6.544 ; 6.544 ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 6.507 ; 6.507 ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 6.645 ; 6.645 ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 6.639 ; 6.639 ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 6.509 ; 6.509 ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 6.558 ; 6.558 ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 6.500 ; 6.500 ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 6.517 ; 6.517 ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 6.500 ; 6.500 ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 6.565 ; 6.565 ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 6.528 ; 6.528 ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 6.666 ; 6.666 ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 6.660 ; 6.660 ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 6.530 ; 6.530 ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 6.579 ; 6.579 ; Fall       ; cs              ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wr_en      ; readdata[0] ; 2.969 ; 2.969 ; 2.969 ; 2.969 ;
; wr_en      ; readdata[1] ; 2.949 ; 2.949 ; 2.949 ; 2.949 ;
; wr_en      ; readdata[2] ; 2.867 ; 2.867 ; 2.867 ; 2.867 ;
; wr_en      ; readdata[3] ; 2.836 ; 2.836 ; 2.836 ; 2.836 ;
; wr_en      ; readdata[4] ; 2.857 ; 2.857 ; 2.857 ; 2.857 ;
; wr_en      ; readdata[5] ; 2.857 ; 2.857 ; 2.857 ; 2.857 ;
; wr_en      ; readdata[6] ; 2.826 ; 2.826 ; 2.826 ; 2.826 ;
; wr_en      ; readdata[7] ; 2.867 ; 2.867 ; 2.867 ; 2.867 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wr_en      ; readdata[0] ; 2.969 ; 2.969 ; 2.969 ; 2.969 ;
; wr_en      ; readdata[1] ; 2.949 ; 2.949 ; 2.949 ; 2.949 ;
; wr_en      ; readdata[2] ; 2.867 ; 2.867 ; 2.867 ; 2.867 ;
; wr_en      ; readdata[3] ; 2.836 ; 2.836 ; 2.836 ; 2.836 ;
; wr_en      ; readdata[4] ; 2.857 ; 2.857 ; 2.857 ; 2.857 ;
; wr_en      ; readdata[5] ; 2.857 ; 2.857 ; 2.857 ; 2.857 ;
; wr_en      ; readdata[6] ; 2.826 ; 2.826 ; 2.826 ; 2.826 ;
; wr_en      ; readdata[7] ; 2.867 ; 2.867 ; 2.867 ; 2.867 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; readdata[*]  ; cs         ; 2.746 ;      ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 2.889 ;      ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 2.869 ;      ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 2.787 ;      ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 2.756 ;      ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 2.777 ;      ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 2.777 ;      ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 2.746 ;      ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 2.787 ;      ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 2.746 ;      ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 2.889 ;      ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 2.869 ;      ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 2.787 ;      ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 2.756 ;      ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 2.777 ;      ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 2.777 ;      ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 2.746 ;      ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 2.787 ;      ; Fall       ; cs              ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; readdata[*]  ; cs         ; 2.746 ;      ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 2.889 ;      ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 2.869 ;      ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 2.787 ;      ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 2.756 ;      ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 2.777 ;      ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 2.777 ;      ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 2.746 ;      ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 2.787 ;      ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 2.746 ;      ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 2.889 ;      ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 2.869 ;      ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 2.787 ;      ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 2.756 ;      ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 2.777 ;      ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 2.777 ;      ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 2.746 ;      ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 2.787 ;      ; Fall       ; cs              ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; readdata[*]  ; cs         ; 2.746     ;           ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 2.889     ;           ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 2.869     ;           ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 2.787     ;           ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 2.756     ;           ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 2.777     ;           ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 2.777     ;           ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 2.746     ;           ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 2.787     ;           ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 2.746     ;           ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 2.889     ;           ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 2.869     ;           ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 2.787     ;           ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 2.756     ;           ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 2.777     ;           ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 2.777     ;           ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 2.746     ;           ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 2.787     ;           ; Fall       ; cs              ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; readdata[*]  ; cs         ; 2.746     ;           ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 2.889     ;           ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 2.869     ;           ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 2.787     ;           ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 2.756     ;           ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 2.777     ;           ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 2.777     ;           ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 2.746     ;           ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 2.787     ;           ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 2.746     ;           ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 2.889     ;           ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 2.869     ;           ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 2.787     ;           ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 2.756     ;           ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 2.777     ;           ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 2.777     ;           ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 2.746     ;           ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 2.787     ;           ; Fall       ; cs              ;
+--------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+---------+---------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack ; -3.295  ; -0.800  ; N/A      ; N/A     ; -2.423              ;
;  clock           ; -2.710  ; -0.800  ; N/A      ; N/A     ; -2.423              ;
;  cs              ; -3.295  ; -0.585  ; N/A      ; N/A     ; -2.423              ;
; Design-wide TNS  ; -48.949 ; -40.598 ; 0.0      ; 0.0     ; -785.97             ;
;  clock           ; -21.680 ; -25.697 ; N/A      ; N/A     ; -295.630            ;
;  cs              ; -27.269 ; -14.901 ; N/A      ; N/A     ; -490.340            ;
+------------------+---------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; cs            ; clock      ; 0.360  ; 0.360  ; Rise       ; clock           ;
; rd_en         ; clock      ; 3.484  ; 3.484  ; Rise       ; clock           ;
; wr_en         ; clock      ; -0.591 ; -0.591 ; Rise       ; clock           ;
; cs            ; cs         ; 0.575  ; 0.575  ; Rise       ; cs              ;
; rd_en         ; cs         ; 3.699  ; 3.699  ; Rise       ; cs              ;
; wr_en         ; cs         ; -0.376 ; -0.376 ; Rise       ; cs              ;
; add[*]        ; cs         ; 3.327  ; 3.327  ; Fall       ; cs              ;
;  add[0]       ; cs         ; 2.720  ; 2.720  ; Fall       ; cs              ;
;  add[1]       ; cs         ; 3.220  ; 3.220  ; Fall       ; cs              ;
;  add[2]       ; cs         ; 3.327  ; 3.327  ; Fall       ; cs              ;
;  add[3]       ; cs         ; 2.930  ; 2.930  ; Fall       ; cs              ;
;  add[4]       ; cs         ; 3.133  ; 3.133  ; Fall       ; cs              ;
;  add[5]       ; cs         ; 3.223  ; 3.223  ; Fall       ; cs              ;
;  add[6]       ; cs         ; 3.209  ; 3.209  ; Fall       ; cs              ;
;  add[7]       ; cs         ; 2.999  ; 2.999  ; Fall       ; cs              ;
;  add[8]       ; cs         ; 3.227  ; 3.227  ; Fall       ; cs              ;
;  add[9]       ; cs         ; 2.978  ; 2.978  ; Fall       ; cs              ;
; cs            ; cs         ; 0.445  ; 0.445  ; Fall       ; cs              ;
; rd_en         ; cs         ; 3.569  ; 3.569  ; Fall       ; cs              ;
; wr_en         ; cs         ; -0.506 ; -0.506 ; Fall       ; cs              ;
; writedata[*]  ; cs         ; 3.322  ; 3.322  ; Fall       ; cs              ;
;  writedata[0] ; cs         ; 3.322  ; 3.322  ; Fall       ; cs              ;
;  writedata[1] ; cs         ; 2.720  ; 2.720  ; Fall       ; cs              ;
;  writedata[2] ; cs         ; 2.949  ; 2.949  ; Fall       ; cs              ;
;  writedata[3] ; cs         ; 2.944  ; 2.944  ; Fall       ; cs              ;
;  writedata[4] ; cs         ; 2.743  ; 2.743  ; Fall       ; cs              ;
;  writedata[5] ; cs         ; 2.716  ; 2.716  ; Fall       ; cs              ;
;  writedata[6] ; cs         ; 2.998  ; 2.998  ; Fall       ; cs              ;
;  writedata[7] ; cs         ; 2.808  ; 2.808  ; Fall       ; cs              ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; cs            ; clock      ; 0.800  ; 0.800  ; Rise       ; clock           ;
; rd_en         ; clock      ; -1.284 ; -1.284 ; Rise       ; clock           ;
; wr_en         ; clock      ; 1.750  ; 1.750  ; Rise       ; clock           ;
; cs            ; cs         ; 0.585  ; 0.585  ; Rise       ; cs              ;
; rd_en         ; cs         ; -1.418 ; -1.418 ; Rise       ; cs              ;
; wr_en         ; cs         ; 1.535  ; 1.535  ; Rise       ; cs              ;
; add[*]        ; cs         ; -1.216 ; -1.216 ; Fall       ; cs              ;
;  add[0]       ; cs         ; -1.216 ; -1.216 ; Fall       ; cs              ;
;  add[1]       ; cs         ; -1.508 ; -1.508 ; Fall       ; cs              ;
;  add[2]       ; cs         ; -1.477 ; -1.477 ; Fall       ; cs              ;
;  add[3]       ; cs         ; -1.303 ; -1.303 ; Fall       ; cs              ;
;  add[4]       ; cs         ; -1.444 ; -1.444 ; Fall       ; cs              ;
;  add[5]       ; cs         ; -1.453 ; -1.453 ; Fall       ; cs              ;
;  add[6]       ; cs         ; -1.427 ; -1.427 ; Fall       ; cs              ;
;  add[7]       ; cs         ; -1.356 ; -1.356 ; Fall       ; cs              ;
;  add[8]       ; cs         ; -1.518 ; -1.518 ; Fall       ; cs              ;
;  add[9]       ; cs         ; -1.347 ; -1.347 ; Fall       ; cs              ;
; cs            ; cs         ; 0.240  ; 0.240  ; Fall       ; cs              ;
; rd_en         ; cs         ; -1.727 ; -1.727 ; Fall       ; cs              ;
; wr_en         ; cs         ; 0.869  ; 0.869  ; Fall       ; cs              ;
; writedata[*]  ; cs         ; -1.289 ; -1.289 ; Fall       ; cs              ;
;  writedata[0] ; cs         ; -1.463 ; -1.463 ; Fall       ; cs              ;
;  writedata[1] ; cs         ; -1.293 ; -1.293 ; Fall       ; cs              ;
;  writedata[2] ; cs         ; -1.394 ; -1.394 ; Fall       ; cs              ;
;  writedata[3] ; cs         ; -1.384 ; -1.384 ; Fall       ; cs              ;
;  writedata[4] ; cs         ; -1.292 ; -1.292 ; Fall       ; cs              ;
;  writedata[5] ; cs         ; -1.301 ; -1.301 ; Fall       ; cs              ;
;  writedata[6] ; cs         ; -1.417 ; -1.417 ; Fall       ; cs              ;
;  writedata[7] ; cs         ; -1.289 ; -1.289 ; Fall       ; cs              ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; readdata[*]  ; clock      ; 12.705 ; 12.705 ; Rise       ; clock           ;
;  readdata[0] ; clock      ; 12.411 ; 12.411 ; Rise       ; clock           ;
;  readdata[1] ; clock      ; 12.394 ; 12.394 ; Rise       ; clock           ;
;  readdata[2] ; clock      ; 12.470 ; 12.470 ; Rise       ; clock           ;
;  readdata[3] ; clock      ; 12.430 ; 12.430 ; Rise       ; clock           ;
;  readdata[4] ; clock      ; 12.705 ; 12.705 ; Rise       ; clock           ;
;  readdata[5] ; clock      ; 12.698 ; 12.698 ; Rise       ; clock           ;
;  readdata[6] ; clock      ; 12.442 ; 12.442 ; Rise       ; clock           ;
;  readdata[7] ; clock      ; 12.494 ; 12.494 ; Rise       ; clock           ;
; readdata[*]  ; cs         ; 12.490 ; 12.490 ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 12.196 ; 12.196 ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 12.179 ; 12.179 ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 12.255 ; 12.255 ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 12.215 ; 12.215 ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 12.490 ; 12.490 ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 12.483 ; 12.483 ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 12.227 ; 12.227 ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 12.279 ; 12.279 ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 11.824 ; 11.824 ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 11.530 ; 11.530 ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 11.513 ; 11.513 ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 11.589 ; 11.589 ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 11.549 ; 11.549 ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 11.824 ; 11.824 ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 11.817 ; 11.817 ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 11.561 ; 11.561 ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 11.613 ; 11.613 ; Fall       ; cs              ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; readdata[*]  ; clock      ; 6.613 ; 6.613 ; Rise       ; clock           ;
;  readdata[0] ; clock      ; 6.630 ; 6.630 ; Rise       ; clock           ;
;  readdata[1] ; clock      ; 6.613 ; 6.613 ; Rise       ; clock           ;
;  readdata[2] ; clock      ; 6.678 ; 6.678 ; Rise       ; clock           ;
;  readdata[3] ; clock      ; 6.641 ; 6.641 ; Rise       ; clock           ;
;  readdata[4] ; clock      ; 6.779 ; 6.779 ; Rise       ; clock           ;
;  readdata[5] ; clock      ; 6.773 ; 6.773 ; Rise       ; clock           ;
;  readdata[6] ; clock      ; 6.643 ; 6.643 ; Rise       ; clock           ;
;  readdata[7] ; clock      ; 6.692 ; 6.692 ; Rise       ; clock           ;
; readdata[*]  ; cs         ; 6.479 ; 6.479 ; Rise       ; cs              ;
;  readdata[0] ; cs         ; 6.496 ; 6.496 ; Rise       ; cs              ;
;  readdata[1] ; cs         ; 6.479 ; 6.479 ; Rise       ; cs              ;
;  readdata[2] ; cs         ; 6.544 ; 6.544 ; Rise       ; cs              ;
;  readdata[3] ; cs         ; 6.507 ; 6.507 ; Rise       ; cs              ;
;  readdata[4] ; cs         ; 6.645 ; 6.645 ; Rise       ; cs              ;
;  readdata[5] ; cs         ; 6.639 ; 6.639 ; Rise       ; cs              ;
;  readdata[6] ; cs         ; 6.509 ; 6.509 ; Rise       ; cs              ;
;  readdata[7] ; cs         ; 6.558 ; 6.558 ; Rise       ; cs              ;
; readdata[*]  ; cs         ; 6.500 ; 6.500 ; Fall       ; cs              ;
;  readdata[0] ; cs         ; 6.517 ; 6.517 ; Fall       ; cs              ;
;  readdata[1] ; cs         ; 6.500 ; 6.500 ; Fall       ; cs              ;
;  readdata[2] ; cs         ; 6.565 ; 6.565 ; Fall       ; cs              ;
;  readdata[3] ; cs         ; 6.528 ; 6.528 ; Fall       ; cs              ;
;  readdata[4] ; cs         ; 6.666 ; 6.666 ; Fall       ; cs              ;
;  readdata[5] ; cs         ; 6.660 ; 6.660 ; Fall       ; cs              ;
;  readdata[6] ; cs         ; 6.530 ; 6.530 ; Fall       ; cs              ;
;  readdata[7] ; cs         ; 6.579 ; 6.579 ; Fall       ; cs              ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wr_en      ; readdata[0] ; 5.706 ; 5.706 ; 5.706 ; 5.706 ;
; wr_en      ; readdata[1] ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; wr_en      ; readdata[2] ; 5.472 ; 5.472 ; 5.472 ; 5.472 ;
; wr_en      ; readdata[3] ; 5.439 ; 5.439 ; 5.439 ; 5.439 ;
; wr_en      ; readdata[4] ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; wr_en      ; readdata[5] ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; wr_en      ; readdata[6] ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; wr_en      ; readdata[7] ; 5.472 ; 5.472 ; 5.472 ; 5.472 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wr_en      ; readdata[0] ; 2.969 ; 2.969 ; 2.969 ; 2.969 ;
; wr_en      ; readdata[1] ; 2.949 ; 2.949 ; 2.949 ; 2.949 ;
; wr_en      ; readdata[2] ; 2.867 ; 2.867 ; 2.867 ; 2.867 ;
; wr_en      ; readdata[3] ; 2.836 ; 2.836 ; 2.836 ; 2.836 ;
; wr_en      ; readdata[4] ; 2.857 ; 2.857 ; 2.857 ; 2.857 ;
; wr_en      ; readdata[5] ; 2.857 ; 2.857 ; 2.857 ; 2.857 ;
; wr_en      ; readdata[6] ; 2.826 ; 2.826 ; 2.826 ; 2.826 ;
; wr_en      ; readdata[7] ; 2.867 ; 2.867 ; 2.867 ; 2.867 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 8        ; 0        ; 0        ; 0        ;
; cs         ; clock    ; 12       ; 60       ; 0        ; 0        ;
; clock      ; cs       ; 16       ; 0        ; 16       ; 0        ;
; cs         ; cs       ; 24       ; 120      ; 24       ; 120      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 8        ; 0        ; 0        ; 0        ;
; cs         ; clock    ; 12       ; 60       ; 0        ; 0        ;
; clock      ; cs       ; 16       ; 0        ; 16       ; 0        ;
; cs         ; cs       ; 24       ; 120      ; 24       ; 120      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 104   ; 104  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 29 22:25:36 2022
Info: Command: quartus_sta BRAM -c BRAM
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name cs cs
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux0~0  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.295
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.295       -27.269 cs 
    Info (332119):    -2.710       -21.680 clock 
Info (332146): Worst-case hold slack is -0.800
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.800       -25.697 clock 
    Info (332119):    -0.585       -14.901 cs 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.423      -490.340 cs 
    Info (332119):    -2.423      -295.630 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux0~0  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.403       -19.224 cs 
    Info (332119):    -1.847       -14.776 clock 
Info (332146): Worst-case hold slack is -0.683
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.683        -7.265 clock 
    Info (332119):    -0.549        -9.173 cs 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.957
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.957      -431.460 cs 
    Info (332119):    -1.957      -236.062 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4540 megabytes
    Info: Processing ended: Fri Apr 29 22:25:37 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


