{:input (genetic.crossover/dumb-crossover 1457980174 (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12 , wire4_1, wire2_18, \\wire:missing_edge , wire24_33_35_36, wire25_33_35_37, wire26_34_36_37, wire27_48, wire28_47, wire29_46);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  wire \\wire10_:missing ;\n  wire \\wire13_:missing_10 ;\n  wire wire14_15_17;\n  wire wire18_22;\n  wire wire19;\n  wire \\wire1_11_:missing_12 ;\n  wire wire20_23;\n  input wire24_33_35_36;\n  wire wire24_33_35_36;\n  input wire25_33_35_37;\n  wire wire25_33_35_37;\n  input wire26_34_36_37;\n  wire wire26_34_36_37;\n  output wire27_48;\n  wire wire27_48;\n  output wire28_47;\n  wire wire28_47;\n  output wire29_46;\n  wire wire29_46;\n  output wire2_18;\n  wire wire2_18;\n  wire \\wire30_44_50_:missing_51 ;\n  wire wire32_35;\n  wire \\wire32_:missing ;\n  wire wire33_34;\n  wire wire37;\n  wire wire37_11;\n  wire wire37_14;\n  wire wire37_15;\n  wire wire37_38;\n  wire wire37_43;\n  wire wire37_45;\n  wire wire37_47;\n  wire \\wire37_:missing_49 ;\n  wire wire39_40_41_10;\n  wire wire39_40_41_43;\n  wire wire39_46;\n  wire wire48_52;\n  inout wire4_1;\n  wire wire4_1;\n  wire wire50;\n  wire \\wire5_:missing_19 ;\n  wire \\wire6_:missing_21 ;\n  wire wire7_1;\n  wire \\wire8_:missing ;\n  wire wire9_16;\n  wire \\wire:missing_15_22 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_42_52 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_1;\n  assign \\wire:missing_edge  = 2'hx >> \\wire6_:missing_21 ;\n  assign \\wire32_:missing  = 2'h1 >> wire32_35;\n  assign wire33_34 = 4'h2 >> { wire25_33_35_37, wire24_33_35_36 };\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { wire26_34_36_37, wire33_34 };\n  assign wire32_35 = 4'h8 >> { wire25_33_35_37, wire24_33_35_36 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire26_34_36_37, wire24_33_35_36 };\n  assign wire37 = 4'h8 >> { wire26_34_36_37, wire25_33_35_37 };\n  assign \\wire:missing_38  = 4'h8 >> { wire37_38, wire37_38 };\n  assign wire39_46 = 4'h4 >> { wire39_40_41_43, wire39_40_41_10 };\n  assign \\wire:missing_40  = 4'h8 >> { wire39_40_41_43, wire39_40_41_10 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire39_40_41_43, wire39_40_41_10 };\n  assign \\wire:missing_42_52  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire9_16 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire30_44_50_:missing_51 ;\n  assign \\wire10_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire1_11_:missing_12 , wire37_11 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire1_11_:missing_12 , \\wire0_:missing_12  };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire13_:missing_10 , \\wire13_:missing_10  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire37_14, wire14_15_17 };\n  assign \\wire:missing_15_22  = 4'h8 >> { wire14_15_17, wire37_15 };\n  assign \\wire5_:missing_19  = 1'h1;\n  assign \\wire6_:missing_21  = 1'h1;\n  assign \\wire30_44_50_:missing_51  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire48_52 = \\wire:missing_42_52 ;\n  assign wire50 = \\wire30_44_50_:missing_51 ;\n  assign \\wire:missing_edge  = \\wire37_:missing_49 ;\n  assign wire27_48 = wire48_52;\n  assign wire28_47 = wire37_47;\n  assign wire29_46 = wire39_46;\n  assign \\wire:missing_edge  = wire37_45;\n  assign \\wire:missing_edge  = \\wire30_44_50_:missing_51 ;\n  assign wire39_40_41_43 = wire37_43;\n  assign wire20_23 = \\wire:missing_edge ;\n  assign wire18_22 = \\wire:missing_15_22 ;\n  assign \\wire:missing_edge  = wire20_23;\n  assign wire19 = \\wire5_:missing_19 ;\n  assign wire2_18 = wire18_22;\n  assign wire14_15_17 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire9_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:3.1-102.10\" *)\nmodule postsynth(\\wire0_:missing_12 , wire4_1, wire2_18, \\wire:missing_edge , wire24_33_35_36, wire25_33_35_37, wire26_34_36_37, wire27_48, wire28_47, wire29_46);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:5.9-5.27\" *)\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:7.8-7.24\" *)\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:9.8-9.20\" *)\n  wire wire14_15_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:10.8-10.17\" *)\n  wire wire18_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:11.8-11.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:13.8-13.17\" *)\n  wire wire20_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:14.9-14.24\" *)\n  input wire24_33_35_36;\n  wire wire24_33_35_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:16.9-16.24\" *)\n  input wire25_33_35_37;\n  wire wire25_33_35_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:18.9-18.24\" *)\n  input wire26_34_36_37;\n  wire wire26_34_36_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:20.10-20.19\" *)\n  output wire27_48;\n  wire wire27_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:22.10-22.19\" *)\n  output wire28_47;\n  wire wire28_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:24.10-24.19\" *)\n  output wire29_46;\n  wire wire29_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:26.10-26.18\" *)\n  output wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:28.8-28.33\" *)\n  wire \\wire30_44_50_:missing_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:35.8-35.17\" *)\n  wire wire37_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:37.8-37.17\" *)\n  wire wire37_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:38.8-38.17\" *)\n  wire wire37_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:39.8-39.17\" *)\n  wire wire37_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:40.8-40.27\" *)\n  wire \\wire37_:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:41.8-41.23\" *)\n  wire wire39_40_41_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:42.8-42.23\" *)\n  wire wire39_40_41_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:43.8-43.17\" *)\n  wire wire39_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:44.8-44.17\" *)\n  wire wire48_52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:45.9-45.16\" *)\n  inout wire4_1;\n  wire wire4_1;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:47.8-47.14\" *)\n  wire wire50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:48.8-48.26\" *)\n  wire \\wire5_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:49.8-49.26\" *)\n  wire \\wire6_:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:51.8-51.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:52.8-52.16\" *)\n  wire wire9_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:53.8-53.27\" *)\n  wire \\wire:missing_15_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:56.8-56.27\" *)\n  wire \\wire:missing_42_52 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A4703094.v:57.10-57.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire10_:missing  = 1'h1;\n  assign wire14_15_17 = 1'h0;\n  assign wire18_22 = 1'hx;\n  assign wire19 = 1'h1;\n  assign wire20_23 = 1'h0;\n  assign wire27_48 = 1'h0;\n  assign wire28_47 = 1'hx;\n  assign wire29_46 = 1'hx;\n  assign wire2_18 = 1'hx;\n  assign \\wire30_44_50_:missing_51  = 1'h1;\n  assign wire37_15 = 1'hx;\n  assign wire37_43 = 1'hx;\n  assign wire37_45 = 1'h0;\n  assign wire37_47 = 1'hx;\n  assign \\wire37_:missing_49  = 1'h0;\n  assign wire39_40_41_10 = 1'hx;\n  assign wire39_40_41_43 = 1'hx;\n  assign wire39_46 = 1'hx;\n  assign wire48_52 = 1'h0;\n  assign wire50 = 1'h1;\n  assign \\wire5_:missing_19  = 1'h1;\n  assign \\wire6_:missing_21  = 1'h1;\n  assign \\wire8_:missing  = 1'h1;\n  assign wire9_16 = 1'h0;\n  assign \\wire:missing_15_22  = 1'hx;\n  assign \\wire:missing_42_52  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:40:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0/src/top.v'.\nSBY  3:40:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] Copy '/tmp/fuzzmount2DDF5D8C/A4703094.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0/src/A4703094.v'.\nSBY  3:40:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] Copy '/tmp/fuzzmount2DDF5D8C/A4703094.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0/src/A4703094.post.v'.\nSBY  3:40:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] engine_0: abc pdr\nSBY  3:40:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:76$61_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:76$61.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:77$62_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:77$62.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:78$63_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:78$63.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:71$56_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:71$56.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:66$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:66$51.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:64$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:64$49.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:79$64_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:79$64.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:59$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A4703094.v:59$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Wire presynth.\\wire28_47 is used but has no driver.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Wire presynth.\\wire37_15 is used but has no driver.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Wire presynth.\\wire39_40_41_43 is used but has no driver.\nSBY  3:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: Warning: Wire presynth.\\wire39_40_41_10 is used but has no driver.\nSBY  3:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] base: finished (returncode=0)\nSBY  3:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:40:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] aig: Warning: Wire presynth.\\wire28_47 is used but has no driver.\nSBY  3:40:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] aig: Warning: Wire presynth.\\wire37_15 is used but has no driver.\nSBY  3:40:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] aig: Warning: Wire presynth.\\wire39_40_41_43 is used but has no driver.\nSBY  3:40:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] aig: Warning: Wire presynth.\\wire39_40_41_10 is used but has no driver.\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] aig: finished (returncode=0)\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] engine_0: Warning: The network has no constraints.\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] engine_0: finished (returncode=0)\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] engine_0: Status returned by engine: FAIL\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0'.\nSBY  3:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj46t3kj0] DONE (FAIL, rc=2)\n", :err ""}}}