[2025-09-17 03:08:21] START suite=qualcomm_srv trace=srv725_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv725_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2606111 heartbeat IPC: 3.837 cumulative IPC: 3.837 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5026116 heartbeat IPC: 4.132 cumulative IPC: 3.979 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5026116 cumulative IPC: 3.979 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5026116 cumulative IPC: 3.979 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14181726 heartbeat IPC: 1.092 cumulative IPC: 1.092 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23184394 heartbeat IPC: 1.111 cumulative IPC: 1.101 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32270787 heartbeat IPC: 1.101 cumulative IPC: 1.101 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 41195588 heartbeat IPC: 1.12 cumulative IPC: 1.106 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 49901478 heartbeat IPC: 1.149 cumulative IPC: 1.114 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 58863521 heartbeat IPC: 1.116 cumulative IPC: 1.114 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 67833812 heartbeat IPC: 1.115 cumulative IPC: 1.115 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 76825186 heartbeat IPC: 1.112 cumulative IPC: 1.114 (Simulation time: 00 hr 10 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv725_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 85909003 heartbeat IPC: 1.101 cumulative IPC: 1.113 (Simulation time: 00 hr 11 min 34 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 89875321 cumulative IPC: 1.113 (Simulation time: 00 hr 12 min 39 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 89875321 cumulative IPC: 1.113 (Simulation time: 00 hr 12 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv725_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.113 instructions: 100000004 cycles: 89875321
CPU 0 Branch Prediction Accuracy: 90.92% MPKI: 15.97 Average ROB Occupancy at Mispredict: 26.11
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3828
BRANCH_INDIRECT: 0.4136
BRANCH_CONDITIONAL: 13.04
BRANCH_DIRECT_CALL: 0.9209
BRANCH_INDIRECT_CALL: 0.6012
BRANCH_RETURN: 0.6157


====Backend Stall Breakdown====
ROB_STALL: 46159
LQ_STALL: 0
SQ_STALL: 505141


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 136
REPLAY_LOAD: 54.545456
NON_REPLAY_LOAD: 13.660049

== Total ==
ADDR_TRANS: 4624
REPLAY_LOAD: 3000
NON_REPLAY_LOAD: 38535

== Counts ==
ADDR_TRANS: 34
REPLAY_LOAD: 55
NON_REPLAY_LOAD: 2821

cpu0->cpu0_STLB TOTAL        ACCESS:    1857058 HIT:    1852133 MISS:       4925 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1857058 HIT:    1852133 MISS:       4925 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 202.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8232951 HIT:    7181196 MISS:    1051755 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6694559 HIT:    5824101 MISS:     870458 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     551592 HIT:     394000 MISS:     157592 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     977993 HIT:     962103 MISS:      15890 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8807 HIT:        992 MISS:       7815 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14924354 HIT:    7999619 MISS:    6924735 MSHR_MERGE:    1638305
cpu0->cpu0_L1I LOAD         ACCESS:   14924354 HIT:    7999619 MISS:    6924735 MSHR_MERGE:    1638305
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30456137 HIT:   27024834 MISS:    3431303 MSHR_MERGE:    1462760
cpu0->cpu0_L1D LOAD         ACCESS:   17094669 HIT:   15327943 MISS:    1766726 MSHR_MERGE:     358594
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13351403 HIT:   11695743 MISS:    1655660 MSHR_MERGE:    1104056
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10065 HIT:       1148 MISS:       8917 MSHR_MERGE:        110
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12381928 HIT:   10495246 MISS:    1886682 MSHR_MERGE:     941218
cpu0->cpu0_ITLB LOAD         ACCESS:   12381928 HIT:   10495246 MISS:    1886682 MSHR_MERGE:     941218
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.135 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28872605 HIT:   27657675 MISS:    1214930 MSHR_MERGE:     303336
cpu0->cpu0_DTLB LOAD         ACCESS:   28872605 HIT:   27657675 MISS:    1214930 MSHR_MERGE:     303336
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.959 cycles
cpu0->LLC TOTAL        ACCESS:    1269717 HIT:    1219269 MISS:      50448 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     870458 HIT:     851496 MISS:      18962 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     157592 HIT:     130344 MISS:      27248 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     233852 HIT:     233645 MISS:        207 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7815 HIT:       3784 MISS:       4031 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3656
  ROW_BUFFER_MISS:      46585
  AVG DBUS CONGESTED CYCLE: 3.445
Channel 0 WQ ROW_BUFFER_HIT:        731
  ROW_BUFFER_MISS:      17934
  FULL:          0
Channel 0 REFRESHES ISSUED:       7490

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       524105       420924        81199         2469
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          163          521          254
  STLB miss resolved @ L2C                0          135          168          315           81
  STLB miss resolved @ LLC                0          192          337         1711          614
  STLB miss resolved @ MEM                0            0          345         2180         2176

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162789        47678      1246714       140180          360
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          237           89           42
  STLB miss resolved @ L2C                0           95          354           88            2
  STLB miss resolved @ LLC                0          158          624          538           50
  STLB miss resolved @ MEM                0            0           96          212          183
[2025-09-17 03:21:01] END   suite=qualcomm_srv trace=srv725_ap (rc=0)
