strict digraph "" {
	node [label="\N"];
	"96:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74ab3eed0>",
		fillcolor=springgreen,
		label="96:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"97:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74adece90>",
		fillcolor=firebrick,
		label="97:NS
acc <= (sgn[cnt[3:0]])? acc - mult : acc + mult;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74adece90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"96:IF" -> "97:NS"	 [cond="['cnt', 'pTaps']",
		label="(cnt < pTaps)",
		lineno=96];
	"92:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74ab6e9d0>",
		fillcolor=springgreen,
		label="92:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"93:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74ab6ef50>",
		fillcolor=firebrick,
		label="93:NS
acc <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74ab6ef50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"92:IF" -> "93:NS"	 [cond="['rst']",
		label=rst,
		lineno=92];
	"94:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74ab6ea10>",
		fillcolor=springgreen,
		label="94:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"92:IF" -> "94:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=92];
	"Leaf_91:AL"	 [def_var="['acc']",
		label="Leaf_91:AL"];
	"93:NS" -> "Leaf_91:AL"	 [cond="[]",
		lineno=None];
	"94:IF" -> "96:IF"	 [cond="['cnt']",
		label="!((cnt == 8'd0))",
		lineno=94];
	"95:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74ab6ea50>",
		fillcolor=firebrick,
		label="95:NS
acc <= (sgn[cnt[3:0]])? 0 - mult : 0 + mult;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74ab6ea50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"94:IF" -> "95:NS"	 [cond="['cnt']",
		label="(cnt == 8'd0)",
		lineno=94];
	"97:NS" -> "Leaf_91:AL"	 [cond="[]",
		lineno=None];
	"95:NS" -> "Leaf_91:AL"	 [cond="[]",
		lineno=None];
	"91:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc74ab5c110>",
		clk_sens=True,
		fillcolor=gold,
		label="91:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['acc', 'cnt', 'pTaps', 'sgn', 'rst', 'mult']"];
	"91:AL" -> "92:IF"	 [cond="[]",
		lineno=None];
}
