<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Limbo: VerilogDataBase Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Limbo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="class_verilog_data_base-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">VerilogDataBase Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Custom class that inheritates <a class="el" href="class_verilog_parser_1_1_verilog_data_base.html">VerilogParser::VerilogDataBase</a> with all the required callbacks defined.  
 <a href="class_verilog_data_base.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for VerilogDataBase:</div>
<div class="dyncontent">
 <div class="center">
  <img src="class_verilog_data_base.png" usemap="#VerilogDataBase_map" alt=""/>
  <map id="VerilogDataBase_map" name="VerilogDataBase_map">
<area href="class_verilog_parser_1_1_verilog_data_base.html" title="Base class for verilog database. Only pure virtual functions are defined. User needs to inheritate th..." alt="VerilogParser::VerilogDataBase" shape="rect" coords="0,0,192,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3872acfc52836af821bb558f00eafe14"><td class="memItemLeft" align="right" valign="top"><a id="a3872acfc52836af821bb558f00eafe14"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_verilog_data_base.html#a3872acfc52836af821bb558f00eafe14">VerilogDataBase</a> ()</td></tr>
<tr class="memdesc:a3872acfc52836af821bb558f00eafe14"><td class="mdescLeft">&#160;</td><td class="mdescRight">constructor <br /></td></tr>
<tr class="separator:a3872acfc52836af821bb558f00eafe14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6b55cffa1130a5082513a707c2c446"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_verilog_data_base.html#a6f6b55cffa1130a5082513a707c2c446">verilog_module_declaration_cbk</a> (std::string const &amp;module_name, std::vector&lt; <a class="el" href="struct_verilog_parser_1_1_general_name.html">VerilogParser::GeneralName</a> &gt; const &amp;vPinName)</td></tr>
<tr class="memdesc:a6f6b55cffa1130a5082513a707c2c446"><td class="mdescLeft">&#160;</td><td class="mdescRight">read a module declaration  <a href="#a6f6b55cffa1130a5082513a707c2c446">More...</a><br /></td></tr>
<tr class="separator:a6f6b55cffa1130a5082513a707c2c446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a49ea6209dfba66cfa23c72489dacb"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_verilog_data_base.html#a94a49ea6209dfba66cfa23c72489dacb">verilog_instance_cbk</a> (std::string const &amp;macro_name, std::string const &amp;inst_name, std::vector&lt; <a class="el" href="struct_verilog_parser_1_1_net_pin.html">VerilogParser::NetPin</a> &gt; const &amp;vNetPin)</td></tr>
<tr class="memdesc:a94a49ea6209dfba66cfa23c72489dacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">read an instance.  <a href="#a94a49ea6209dfba66cfa23c72489dacb">More...</a><br /></td></tr>
<tr class="separator:a94a49ea6209dfba66cfa23c72489dacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee51b8c90fd42b7344449af1fcea55da"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_verilog_data_base.html#aee51b8c90fd42b7344449af1fcea55da">verilog_net_declare_cbk</a> (std::string const &amp;net_name, <a class="el" href="struct_verilog_parser_1_1_range.html">VerilogParser::Range</a> const &amp;range)</td></tr>
<tr class="memdesc:aee51b8c90fd42b7344449af1fcea55da"><td class="mdescLeft">&#160;</td><td class="mdescRight">read an net declaration  <a href="#aee51b8c90fd42b7344449af1fcea55da">More...</a><br /></td></tr>
<tr class="separator:aee51b8c90fd42b7344449af1fcea55da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a2661bf6fa167a08110171abc0a000"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_verilog_data_base.html#ab8a2661bf6fa167a08110171abc0a000">verilog_pin_declare_cbk</a> (std::string const &amp;pin_name, unsigned type, <a class="el" href="struct_verilog_parser_1_1_range.html">VerilogParser::Range</a> const &amp;range)</td></tr>
<tr class="memdesc:ab8a2661bf6fa167a08110171abc0a000"><td class="mdescLeft">&#160;</td><td class="mdescRight">read an pin declaration  <a href="#ab8a2661bf6fa167a08110171abc0a000">More...</a><br /></td></tr>
<tr class="separator:ab8a2661bf6fa167a08110171abc0a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45a705d25cad3d68714d5da2823fd3d"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_verilog_data_base.html#ab45a705d25cad3d68714d5da2823fd3d">verilog_assignment_cbk</a> (std::string const &amp;target_name, <a class="el" href="struct_verilog_parser_1_1_range.html">VerilogParser::Range</a> const &amp;target_range, std::string const &amp;source_name, <a class="el" href="struct_verilog_parser_1_1_range.html">VerilogParser::Range</a> const &amp;source_range)</td></tr>
<tr class="memdesc:ab45a705d25cad3d68714d5da2823fd3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">read an assignment  <a href="#ab45a705d25cad3d68714d5da2823fd3d">More...</a><br /></td></tr>
<tr class="separator:ab45a705d25cad3d68714d5da2823fd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_methods_class_verilog_parser_1_1_verilog_data_base"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_class_verilog_parser_1_1_verilog_data_base')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="class_verilog_parser_1_1_verilog_data_base.html">VerilogParser::VerilogDataBase</a></td></tr>
<tr class="memitem:a3b525f6b3853bfb1c034c5b32b3581e0 inherit pro_methods_class_verilog_parser_1_1_verilog_data_base"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_verilog_parser_1_1_verilog_data_base.html#a3b525f6b3853bfb1c034c5b32b3581e0">verilog_user_cbk_reminder</a> (const char *str) const</td></tr>
<tr class="memdesc:a3b525f6b3853bfb1c034c5b32b3581e0 inherit pro_methods_class_verilog_parser_1_1_verilog_data_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">remind users to define some optional callback functions at runtime  <a href="class_verilog_parser_1_1_verilog_data_base.html#a3b525f6b3853bfb1c034c5b32b3581e0">More...</a><br /></td></tr>
<tr class="separator:a3b525f6b3853bfb1c034c5b32b3581e0 inherit pro_methods_class_verilog_parser_1_1_verilog_data_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Custom class that inheritates <a class="el" href="class_verilog_parser_1_1_verilog_data_base.html">VerilogParser::VerilogDataBase</a> with all the required callbacks defined. </p>

<p class="definition">Definition at line <a class="el" href="verilog_2test__bison_8cpp_source.html#l00020">20</a> of file <a class="el" href="verilog_2test__bison_8cpp_source.html">test_bison.cpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab45a705d25cad3d68714d5da2823fd3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45a705d25cad3d68714d5da2823fd3d">&#9670;&nbsp;</a></span>verilog_assignment_cbk()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void VerilogDataBase::verilog_assignment_cbk </td>
          <td>(</td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>target_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_verilog_parser_1_1_range.html">VerilogParser::Range</a> const &amp;&#160;</td>
          <td class="paramname"><em>target_range</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>source_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_verilog_parser_1_1_range.html">VerilogParser::Range</a> const &amp;&#160;</td>
          <td class="paramname"><em>source_range</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>read an assignment </p>
<p>assign exu_mmu_early_va_e[0] = exu_mmu_early_va_e[0];</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">target_name</td><td>name of left hand side </td></tr>
    <tr><td class="paramname">target_range</td><td>range of left hand side, negative infinity if either low or high value of the range is not defined </td></tr>
    <tr><td class="paramname">source_name</td><td>name of right hand side </td></tr>
    <tr><td class="paramname">source_range</td><td>range of right hand side, negative infinity if either low or high value of the range is not defined </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented from <a class="el" href="class_verilog_parser_1_1_verilog_data_base.html#a747bab49342db2a3aba49e659a0f75e0">VerilogParser::VerilogDataBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="verilog_2test__bison_8cpp_source.html#l00105">105</a> of file <a class="el" href="verilog_2test__bison_8cpp_source.html">test_bison.cpp</a>.</p>

</div>
</div>
<a id="a94a49ea6209dfba66cfa23c72489dacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a49ea6209dfba66cfa23c72489dacb">&#9670;&nbsp;</a></span>verilog_instance_cbk()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void VerilogDataBase::verilog_instance_cbk </td>
          <td>(</td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>macro_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>inst_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="struct_verilog_parser_1_1_net_pin.html">VerilogParser::NetPin</a> &gt; const &amp;&#160;</td>
          <td class="paramname"><em>vNetPin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>read an instance. </p>
<p>NOR2_X1 u2 ( .a(n1), .b(n3), .o(n2) ); NOR2_X1 u2 ( .a(n1), .b({n3, n4}), .o(n2) ); NOR2_X1 u2 ( .a(n1), .b(1'b0), .o(n2) );</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">macro_name</td><td>standard cell type or module name </td></tr>
    <tr><td class="paramname">inst_name</td><td>instance name </td></tr>
    <tr><td class="paramname">vNetPin</td><td>array of pairs of net and pin </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="class_verilog_parser_1_1_verilog_data_base.html#a85d1dff205210c7a46ff1d8341599adf">VerilogParser::VerilogDataBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="verilog_2test__bison_8cpp_source.html#l00051">51</a> of file <a class="el" href="verilog_2test__bison_8cpp_source.html">test_bison.cpp</a>.</p>

</div>
</div>
<a id="a6f6b55cffa1130a5082513a707c2c446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f6b55cffa1130a5082513a707c2c446">&#9670;&nbsp;</a></span>verilog_module_declaration_cbk()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void VerilogDataBase::verilog_module_declaration_cbk </td>
          <td>(</td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>module_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="struct_verilog_parser_1_1_general_name.html">VerilogParser::GeneralName</a> &gt; const &amp;&#160;</td>
          <td class="paramname"><em>vPinName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>read a module declaration </p>
<p>required callbacks from abstract <a class="el" href="class_verilog_parser_1_1_verilog_data_base.html" title="Base class for verilog database. Only pure virtual functions are defined. User needs to inheritate th...">VerilogParser::VerilogDataBase</a> /////////////////// module NOR2_X1 ( a, b, c );</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">module_name</td><td>name of a module </td></tr>
    <tr><td class="paramname">vPinName</td><td>array of pins </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented from <a class="el" href="class_verilog_parser_1_1_verilog_data_base.html#abac83b7fe730750ce6665e3b1a8399c2">VerilogParser::VerilogDataBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="verilog_2test__bison_8cpp_source.html#l00035">35</a> of file <a class="el" href="verilog_2test__bison_8cpp_source.html">test_bison.cpp</a>.</p>

</div>
</div>
<a id="aee51b8c90fd42b7344449af1fcea55da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee51b8c90fd42b7344449af1fcea55da">&#9670;&nbsp;</a></span>verilog_net_declare_cbk()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void VerilogDataBase::verilog_net_declare_cbk </td>
          <td>(</td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>net_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_verilog_parser_1_1_range.html">VerilogParser::Range</a> const &amp;&#160;</td>
          <td class="paramname"><em>range</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>read an net declaration </p>
<p>wire aaa[1];</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">net_name</td><td>net name </td></tr>
    <tr><td class="paramname">range</td><td>net range, negative infinity if either low or high value of the range is not defined </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="class_verilog_parser_1_1_verilog_data_base.html#aac47e42ce2ae3ffc298cd30cfffae6ab">VerilogParser::VerilogDataBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="verilog_2test__bison_8cpp_source.html#l00082">82</a> of file <a class="el" href="verilog_2test__bison_8cpp_source.html">test_bison.cpp</a>.</p>

</div>
</div>
<a id="ab8a2661bf6fa167a08110171abc0a000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a2661bf6fa167a08110171abc0a000">&#9670;&nbsp;</a></span>verilog_pin_declare_cbk()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void VerilogDataBase::verilog_pin_declare_cbk </td>
          <td>(</td>
          <td class="paramtype">std::string const &amp;&#160;</td>
          <td class="paramname"><em>pin_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_verilog_parser_1_1_range.html">VerilogParser::Range</a> const &amp;&#160;</td>
          <td class="paramname"><em>range</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>read an pin declaration </p>
<p>input inp2;</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pin_name</td><td>pin name </td></tr>
    <tr><td class="paramname">type</td><td>type of pin, refer to <a class="el" href="namespace_verilog_parser.html#a98b5f8be4ea6190a3cfe6a36d979b16f">VerilogParser::PinType</a> </td></tr>
    <tr><td class="paramname">range</td><td>pin range, negative infinity if either low or high value of the range is not defined </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="class_verilog_parser_1_1_verilog_data_base.html#abe2deb86c9faafef608c6bb1b649b8da">VerilogParser::VerilogDataBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="verilog_2test__bison_8cpp_source.html#l00093">93</a> of file <a class="el" href="verilog_2test__bison_8cpp_source.html">test_bison.cpp</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/polaris/yibolin/Documents/Projects/tmp/Limbo/test/parsers/verilog/<a class="el" href="verilog_2test__bison_8cpp_source.html">test_bison.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 12 2019 12:56:31 for Limbo by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
