{"Source Block": ["verilog-ethernet/rtl/axis_adapter.v@103:113@HdlIdDef", "\nreg [7:0] cycle_count_reg = 0, cycle_count_next;\n\nreg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\nreg                  temp_tlast_reg = 0, temp_tlast_next;\nreg                  temp_tuser_reg = 0, temp_tuser_next;\n\n// internal datapath\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_adapter.v@99:109", "    STATE_TRANSFER_IN = 3'd1,\n    STATE_TRANSFER_OUT = 3'd2;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\nreg [7:0] cycle_count_reg = 0, cycle_count_next;\n\nreg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\n"], ["verilog-ethernet/rtl/axis_adapter.v@106:116", "reg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\nreg                  temp_tlast_reg = 0, temp_tlast_next;\nreg                  temp_tuser_reg = 0, temp_tuser_next;\n\n// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/axis_adapter.v@101:111", "\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\nreg [7:0] cycle_count_reg = 0, cycle_count_next;\n\nreg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\nreg                  temp_tlast_reg = 0, temp_tlast_next;\nreg                  temp_tuser_reg = 0, temp_tuser_next;\n"], ["verilog-ethernet/rtl/axis_adapter.v@104:114", "reg [7:0] cycle_count_reg = 0, cycle_count_next;\n\nreg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\nreg                  temp_tlast_reg = 0, temp_tlast_next;\nreg                  temp_tuser_reg = 0, temp_tuser_next;\n\n// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_adapter.v@106:116", "reg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\nreg                  temp_tlast_reg = 0, temp_tlast_next;\nreg                  temp_tuser_reg = 0, temp_tuser_next;\n\n// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/axis_adapter.v@105:115", "\nreg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\nreg                  temp_tlast_reg = 0, temp_tlast_next;\nreg                  temp_tuser_reg = 0, temp_tuser_next;\n\n// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\n"], ["verilog-ethernet/rtl/axis_adapter.v@99:109", "    STATE_TRANSFER_IN = 3'd1,\n    STATE_TRANSFER_OUT = 3'd2;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\nreg [7:0] cycle_count_reg = 0, cycle_count_next;\n\nreg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\n"], ["verilog-ethernet/rtl/axis_adapter.v@105:115", "\nreg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\nreg                  temp_tlast_reg = 0, temp_tlast_next;\nreg                  temp_tuser_reg = 0, temp_tuser_next;\n\n// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\n"], ["verilog-ethernet/rtl/axis_adapter.v@103:113", "\nreg [7:0] cycle_count_reg = 0, cycle_count_next;\n\nreg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\nreg                  temp_tlast_reg = 0, temp_tlast_next;\nreg                  temp_tuser_reg = 0, temp_tuser_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_adapter.v@104:114", "reg [7:0] cycle_count_reg = 0, cycle_count_next;\n\nreg last_cycle;\n\nreg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\nreg [KEEP_WIDTH-1:0] temp_tkeep_reg = 0, temp_tkeep_next;\nreg                  temp_tlast_reg = 0, temp_tlast_next;\nreg                  temp_tuser_reg = 0, temp_tuser_next;\n\n// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\n"]], "Diff Content": {"Delete": [[108, "reg [DATA_WIDTH-1:0] temp_tdata_reg = 0, temp_tdata_next;\n"]], "Add": []}}