
OS_SCHEDULER_Version3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000473a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000182  00800060  0000473a  000047ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000004f  008001e2  008001e2  00004950  2**0
                  ALLOC
  3 .stab         000042a8  00000000  00000000  00004950  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000256d  00000000  00000000  00008bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001e0  00000000  00000000  0000b165  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000022e  00000000  00000000  0000b345  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002909  00000000  00000000  0000b573  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000163a  00000000  00000000  0000de7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000137c  00000000  00000000  0000f4b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000200  00000000  00000000  00010834  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000306  00000000  00000000  00010a34  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000009e6  00000000  00000000  00010d3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00011720  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 fd 13 	jmp	0x27fa	; 0x27fa <__vector_1>
       8:	0c 94 30 14 	jmp	0x2860	; 0x2860 <__vector_2>
       c:	0c 94 63 14 	jmp	0x28c6	; 0x28c6 <__vector_3>
      10:	0c 94 0f 0c 	jmp	0x181e	; 0x181e <__vector_4>
      14:	0c 94 c5 0b 	jmp	0x178a	; 0x178a <__vector_5>
      18:	0c 94 df 11 	jmp	0x23be	; 0x23be <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 a1 0e 	jmp	0x1d42	; 0x1d42 <__vector_10>
      2c:	0c 94 55 0e 	jmp	0x1caa	; 0x1caa <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e3       	ldi	r30, 0x3A	; 58
      68:	f7 e4       	ldi	r31, 0x47	; 71
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 3e       	cpi	r26, 0xE2	; 226
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a2 ee       	ldi	r26, 0xE2	; 226
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a1 33       	cpi	r26, 0x31	; 49
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 e2 22 	call	0x45c4	; 0x45c4 <main>
      8a:	0c 94 9b 23 	jmp	0x4736	; 0x4736 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 25 04 	call	0x84a	; 0x84a <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b5 04 	call	0x96a	; 0x96a <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b5 04 	call	0x96a	; 0x96a <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 64 23 	jmp	0x46c8	; 0x46c8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a5 e7       	ldi	r26, 0x75	; 117
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 80 23 	jmp	0x4700	; 0x4700 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 70 23 	jmp	0x46e0	; 0x46e0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 d1 05 	call	0xba2	; 0xba2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 8c 23 	jmp	0x4718	; 0x4718 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 70 23 	jmp	0x46e0	; 0x46e0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 d1 05 	call	0xba2	; 0xba2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 8c 23 	jmp	0x4718	; 0x4718 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 64 23 	jmp	0x46c8	; 0x46c8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	85 e7       	ldi	r24, 0x75	; 117
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 d1 05 	call	0xba2	; 0xba2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 80 23 	jmp	0x4700	; 0x4700 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 6c 23 	jmp	0x46d8	; 0x46d8 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	65 e7       	ldi	r22, 0x75	; 117
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 d1 05 	call	0xba2	; 0xba2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 88 23 	jmp	0x4710	; 0x4710 <__epilogue_restores__+0x10>

0000078a <__eqsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 70 23 	jmp	0x46e0	; 0x46e0 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__eqsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__eqsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1e 07 	call	0xe3c	; 0xe3c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__eqsf2+0x58>
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 8c 23 	jmp	0x4718	; 0x4718 <__epilogue_restores__+0x18>

000007ea <__gtsf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 70 23 	jmp	0x46e0	; 0x46e0 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gtsf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gtsf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1e 07 	call	0xe3c	; 0xe3c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gtsf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 8c 23 	jmp	0x4718	; 0x4718 <__epilogue_restores__+0x18>

0000084a <__gesf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 70 23 	jmp	0x46e0	; 0x46e0 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1e 07 	call	0xe3c	; 0xe3c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	8f ef       	ldi	r24, 0xFF	; 255
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 8c 23 	jmp	0x4718	; 0x4718 <__epilogue_restores__+0x18>

000008aa <__ltsf2>:
     8aa:	a8 e1       	ldi	r26, 0x18	; 24
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 70 23 	jmp	0x46e0	; 0x46e0 <__prologue_saves__+0x18>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	2d 83       	std	Y+5, r18	; 0x05
     8c0:	3e 83       	std	Y+6, r19	; 0x06
     8c2:	4f 83       	std	Y+7, r20	; 0x07
     8c4:	58 87       	std	Y+8, r21	; 0x08
     8c6:	89 e0       	ldi	r24, 0x09	; 9
     8c8:	e8 2e       	mov	r14, r24
     8ca:	f1 2c       	mov	r15, r1
     8cc:	ec 0e       	add	r14, r28
     8ce:	fd 1e       	adc	r15, r29
     8d0:	ce 01       	movw	r24, r28
     8d2:	01 96       	adiw	r24, 0x01	; 1
     8d4:	b7 01       	movw	r22, r14
     8d6:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     8da:	8e 01       	movw	r16, r28
     8dc:	0f 5e       	subi	r16, 0xEF	; 239
     8de:	1f 4f       	sbci	r17, 0xFF	; 255
     8e0:	ce 01       	movw	r24, r28
     8e2:	05 96       	adiw	r24, 0x05	; 5
     8e4:	b8 01       	movw	r22, r16
     8e6:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     8ea:	89 85       	ldd	r24, Y+9	; 0x09
     8ec:	82 30       	cpi	r24, 0x02	; 2
     8ee:	40 f0       	brcs	.+16     	; 0x900 <__ltsf2+0x56>
     8f0:	89 89       	ldd	r24, Y+17	; 0x11
     8f2:	82 30       	cpi	r24, 0x02	; 2
     8f4:	28 f0       	brcs	.+10     	; 0x900 <__ltsf2+0x56>
     8f6:	c7 01       	movw	r24, r14
     8f8:	b8 01       	movw	r22, r16
     8fa:	0e 94 1e 07 	call	0xe3c	; 0xe3c <__fpcmp_parts_f>
     8fe:	01 c0       	rjmp	.+2      	; 0x902 <__ltsf2+0x58>
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	68 96       	adiw	r28, 0x18	; 24
     904:	e6 e0       	ldi	r30, 0x06	; 6
     906:	0c 94 8c 23 	jmp	0x4718	; 0x4718 <__epilogue_restores__+0x18>

0000090a <__lesf2>:
     90a:	a8 e1       	ldi	r26, 0x18	; 24
     90c:	b0 e0       	ldi	r27, 0x00	; 0
     90e:	eb e8       	ldi	r30, 0x8B	; 139
     910:	f4 e0       	ldi	r31, 0x04	; 4
     912:	0c 94 70 23 	jmp	0x46e0	; 0x46e0 <__prologue_saves__+0x18>
     916:	69 83       	std	Y+1, r22	; 0x01
     918:	7a 83       	std	Y+2, r23	; 0x02
     91a:	8b 83       	std	Y+3, r24	; 0x03
     91c:	9c 83       	std	Y+4, r25	; 0x04
     91e:	2d 83       	std	Y+5, r18	; 0x05
     920:	3e 83       	std	Y+6, r19	; 0x06
     922:	4f 83       	std	Y+7, r20	; 0x07
     924:	58 87       	std	Y+8, r21	; 0x08
     926:	89 e0       	ldi	r24, 0x09	; 9
     928:	e8 2e       	mov	r14, r24
     92a:	f1 2c       	mov	r15, r1
     92c:	ec 0e       	add	r14, r28
     92e:	fd 1e       	adc	r15, r29
     930:	ce 01       	movw	r24, r28
     932:	01 96       	adiw	r24, 0x01	; 1
     934:	b7 01       	movw	r22, r14
     936:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     93a:	8e 01       	movw	r16, r28
     93c:	0f 5e       	subi	r16, 0xEF	; 239
     93e:	1f 4f       	sbci	r17, 0xFF	; 255
     940:	ce 01       	movw	r24, r28
     942:	05 96       	adiw	r24, 0x05	; 5
     944:	b8 01       	movw	r22, r16
     946:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     94a:	89 85       	ldd	r24, Y+9	; 0x09
     94c:	82 30       	cpi	r24, 0x02	; 2
     94e:	40 f0       	brcs	.+16     	; 0x960 <__lesf2+0x56>
     950:	89 89       	ldd	r24, Y+17	; 0x11
     952:	82 30       	cpi	r24, 0x02	; 2
     954:	28 f0       	brcs	.+10     	; 0x960 <__lesf2+0x56>
     956:	c7 01       	movw	r24, r14
     958:	b8 01       	movw	r22, r16
     95a:	0e 94 1e 07 	call	0xe3c	; 0xe3c <__fpcmp_parts_f>
     95e:	01 c0       	rjmp	.+2      	; 0x962 <__lesf2+0x58>
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	68 96       	adiw	r28, 0x18	; 24
     964:	e6 e0       	ldi	r30, 0x06	; 6
     966:	0c 94 8c 23 	jmp	0x4718	; 0x4718 <__epilogue_restores__+0x18>

0000096a <__fixsfsi>:
     96a:	ac e0       	ldi	r26, 0x0C	; 12
     96c:	b0 e0       	ldi	r27, 0x00	; 0
     96e:	eb eb       	ldi	r30, 0xBB	; 187
     970:	f4 e0       	ldi	r31, 0x04	; 4
     972:	0c 94 74 23 	jmp	0x46e8	; 0x46e8 <__prologue_saves__+0x20>
     976:	69 83       	std	Y+1, r22	; 0x01
     978:	7a 83       	std	Y+2, r23	; 0x02
     97a:	8b 83       	std	Y+3, r24	; 0x03
     97c:	9c 83       	std	Y+4, r25	; 0x04
     97e:	ce 01       	movw	r24, r28
     980:	01 96       	adiw	r24, 0x01	; 1
     982:	be 01       	movw	r22, r28
     984:	6b 5f       	subi	r22, 0xFB	; 251
     986:	7f 4f       	sbci	r23, 0xFF	; 255
     988:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__unpack_f>
     98c:	8d 81       	ldd	r24, Y+5	; 0x05
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	61 f1       	breq	.+88     	; 0x9ea <__fixsfsi+0x80>
     992:	82 30       	cpi	r24, 0x02	; 2
     994:	50 f1       	brcs	.+84     	; 0x9ea <__fixsfsi+0x80>
     996:	84 30       	cpi	r24, 0x04	; 4
     998:	21 f4       	brne	.+8      	; 0x9a2 <__fixsfsi+0x38>
     99a:	8e 81       	ldd	r24, Y+6	; 0x06
     99c:	88 23       	and	r24, r24
     99e:	51 f1       	breq	.+84     	; 0x9f4 <__fixsfsi+0x8a>
     9a0:	2e c0       	rjmp	.+92     	; 0x9fe <__fixsfsi+0x94>
     9a2:	2f 81       	ldd	r18, Y+7	; 0x07
     9a4:	38 85       	ldd	r19, Y+8	; 0x08
     9a6:	37 fd       	sbrc	r19, 7
     9a8:	20 c0       	rjmp	.+64     	; 0x9ea <__fixsfsi+0x80>
     9aa:	6e 81       	ldd	r22, Y+6	; 0x06
     9ac:	2f 31       	cpi	r18, 0x1F	; 31
     9ae:	31 05       	cpc	r19, r1
     9b0:	1c f0       	brlt	.+6      	; 0x9b8 <__fixsfsi+0x4e>
     9b2:	66 23       	and	r22, r22
     9b4:	f9 f0       	breq	.+62     	; 0x9f4 <__fixsfsi+0x8a>
     9b6:	23 c0       	rjmp	.+70     	; 0x9fe <__fixsfsi+0x94>
     9b8:	8e e1       	ldi	r24, 0x1E	; 30
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	82 1b       	sub	r24, r18
     9be:	93 0b       	sbc	r25, r19
     9c0:	29 85       	ldd	r18, Y+9	; 0x09
     9c2:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c4:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c6:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c8:	04 c0       	rjmp	.+8      	; 0x9d2 <__fixsfsi+0x68>
     9ca:	56 95       	lsr	r21
     9cc:	47 95       	ror	r20
     9ce:	37 95       	ror	r19
     9d0:	27 95       	ror	r18
     9d2:	8a 95       	dec	r24
     9d4:	d2 f7       	brpl	.-12     	; 0x9ca <__fixsfsi+0x60>
     9d6:	66 23       	and	r22, r22
     9d8:	b1 f0       	breq	.+44     	; 0xa06 <__fixsfsi+0x9c>
     9da:	50 95       	com	r21
     9dc:	40 95       	com	r20
     9de:	30 95       	com	r19
     9e0:	21 95       	neg	r18
     9e2:	3f 4f       	sbci	r19, 0xFF	; 255
     9e4:	4f 4f       	sbci	r20, 0xFF	; 255
     9e6:	5f 4f       	sbci	r21, 0xFF	; 255
     9e8:	0e c0       	rjmp	.+28     	; 0xa06 <__fixsfsi+0x9c>
     9ea:	20 e0       	ldi	r18, 0x00	; 0
     9ec:	30 e0       	ldi	r19, 0x00	; 0
     9ee:	40 e0       	ldi	r20, 0x00	; 0
     9f0:	50 e0       	ldi	r21, 0x00	; 0
     9f2:	09 c0       	rjmp	.+18     	; 0xa06 <__fixsfsi+0x9c>
     9f4:	2f ef       	ldi	r18, 0xFF	; 255
     9f6:	3f ef       	ldi	r19, 0xFF	; 255
     9f8:	4f ef       	ldi	r20, 0xFF	; 255
     9fa:	5f e7       	ldi	r21, 0x7F	; 127
     9fc:	04 c0       	rjmp	.+8      	; 0xa06 <__fixsfsi+0x9c>
     9fe:	20 e0       	ldi	r18, 0x00	; 0
     a00:	30 e0       	ldi	r19, 0x00	; 0
     a02:	40 e0       	ldi	r20, 0x00	; 0
     a04:	50 e8       	ldi	r21, 0x80	; 128
     a06:	b9 01       	movw	r22, r18
     a08:	ca 01       	movw	r24, r20
     a0a:	2c 96       	adiw	r28, 0x0c	; 12
     a0c:	e2 e0       	ldi	r30, 0x02	; 2
     a0e:	0c 94 90 23 	jmp	0x4720	; 0x4720 <__epilogue_restores__+0x20>

00000a12 <__floatunsisf>:
     a12:	a8 e0       	ldi	r26, 0x08	; 8
     a14:	b0 e0       	ldi	r27, 0x00	; 0
     a16:	ef e0       	ldi	r30, 0x0F	; 15
     a18:	f5 e0       	ldi	r31, 0x05	; 5
     a1a:	0c 94 6c 23 	jmp	0x46d8	; 0x46d8 <__prologue_saves__+0x10>
     a1e:	7b 01       	movw	r14, r22
     a20:	8c 01       	movw	r16, r24
     a22:	61 15       	cp	r22, r1
     a24:	71 05       	cpc	r23, r1
     a26:	81 05       	cpc	r24, r1
     a28:	91 05       	cpc	r25, r1
     a2a:	19 f4       	brne	.+6      	; 0xa32 <__floatunsisf+0x20>
     a2c:	82 e0       	ldi	r24, 0x02	; 2
     a2e:	89 83       	std	Y+1, r24	; 0x01
     a30:	60 c0       	rjmp	.+192    	; 0xaf2 <__floatunsisf+0xe0>
     a32:	83 e0       	ldi	r24, 0x03	; 3
     a34:	89 83       	std	Y+1, r24	; 0x01
     a36:	8e e1       	ldi	r24, 0x1E	; 30
     a38:	c8 2e       	mov	r12, r24
     a3a:	d1 2c       	mov	r13, r1
     a3c:	dc 82       	std	Y+4, r13	; 0x04
     a3e:	cb 82       	std	Y+3, r12	; 0x03
     a40:	ed 82       	std	Y+5, r14	; 0x05
     a42:	fe 82       	std	Y+6, r15	; 0x06
     a44:	0f 83       	std	Y+7, r16	; 0x07
     a46:	18 87       	std	Y+8, r17	; 0x08
     a48:	c8 01       	movw	r24, r16
     a4a:	b7 01       	movw	r22, r14
     a4c:	0e 94 82 05 	call	0xb04	; 0xb04 <__clzsi2>
     a50:	fc 01       	movw	r30, r24
     a52:	31 97       	sbiw	r30, 0x01	; 1
     a54:	f7 ff       	sbrs	r31, 7
     a56:	3b c0       	rjmp	.+118    	; 0xace <__floatunsisf+0xbc>
     a58:	22 27       	eor	r18, r18
     a5a:	33 27       	eor	r19, r19
     a5c:	2e 1b       	sub	r18, r30
     a5e:	3f 0b       	sbc	r19, r31
     a60:	57 01       	movw	r10, r14
     a62:	68 01       	movw	r12, r16
     a64:	02 2e       	mov	r0, r18
     a66:	04 c0       	rjmp	.+8      	; 0xa70 <__floatunsisf+0x5e>
     a68:	d6 94       	lsr	r13
     a6a:	c7 94       	ror	r12
     a6c:	b7 94       	ror	r11
     a6e:	a7 94       	ror	r10
     a70:	0a 94       	dec	r0
     a72:	d2 f7       	brpl	.-12     	; 0xa68 <__floatunsisf+0x56>
     a74:	40 e0       	ldi	r20, 0x00	; 0
     a76:	50 e0       	ldi	r21, 0x00	; 0
     a78:	60 e0       	ldi	r22, 0x00	; 0
     a7a:	70 e0       	ldi	r23, 0x00	; 0
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	a0 e0       	ldi	r26, 0x00	; 0
     a82:	b0 e0       	ldi	r27, 0x00	; 0
     a84:	04 c0       	rjmp	.+8      	; 0xa8e <__floatunsisf+0x7c>
     a86:	88 0f       	add	r24, r24
     a88:	99 1f       	adc	r25, r25
     a8a:	aa 1f       	adc	r26, r26
     a8c:	bb 1f       	adc	r27, r27
     a8e:	2a 95       	dec	r18
     a90:	d2 f7       	brpl	.-12     	; 0xa86 <__floatunsisf+0x74>
     a92:	01 97       	sbiw	r24, 0x01	; 1
     a94:	a1 09       	sbc	r26, r1
     a96:	b1 09       	sbc	r27, r1
     a98:	8e 21       	and	r24, r14
     a9a:	9f 21       	and	r25, r15
     a9c:	a0 23       	and	r26, r16
     a9e:	b1 23       	and	r27, r17
     aa0:	00 97       	sbiw	r24, 0x00	; 0
     aa2:	a1 05       	cpc	r26, r1
     aa4:	b1 05       	cpc	r27, r1
     aa6:	21 f0       	breq	.+8      	; 0xab0 <__floatunsisf+0x9e>
     aa8:	41 e0       	ldi	r20, 0x01	; 1
     aaa:	50 e0       	ldi	r21, 0x00	; 0
     aac:	60 e0       	ldi	r22, 0x00	; 0
     aae:	70 e0       	ldi	r23, 0x00	; 0
     ab0:	4a 29       	or	r20, r10
     ab2:	5b 29       	or	r21, r11
     ab4:	6c 29       	or	r22, r12
     ab6:	7d 29       	or	r23, r13
     ab8:	4d 83       	std	Y+5, r20	; 0x05
     aba:	5e 83       	std	Y+6, r21	; 0x06
     abc:	6f 83       	std	Y+7, r22	; 0x07
     abe:	78 87       	std	Y+8, r23	; 0x08
     ac0:	8e e1       	ldi	r24, 0x1E	; 30
     ac2:	90 e0       	ldi	r25, 0x00	; 0
     ac4:	8e 1b       	sub	r24, r30
     ac6:	9f 0b       	sbc	r25, r31
     ac8:	9c 83       	std	Y+4, r25	; 0x04
     aca:	8b 83       	std	Y+3, r24	; 0x03
     acc:	12 c0       	rjmp	.+36     	; 0xaf2 <__floatunsisf+0xe0>
     ace:	30 97       	sbiw	r30, 0x00	; 0
     ad0:	81 f0       	breq	.+32     	; 0xaf2 <__floatunsisf+0xe0>
     ad2:	0e 2e       	mov	r0, r30
     ad4:	04 c0       	rjmp	.+8      	; 0xade <__floatunsisf+0xcc>
     ad6:	ee 0c       	add	r14, r14
     ad8:	ff 1c       	adc	r15, r15
     ada:	00 1f       	adc	r16, r16
     adc:	11 1f       	adc	r17, r17
     ade:	0a 94       	dec	r0
     ae0:	d2 f7       	brpl	.-12     	; 0xad6 <__floatunsisf+0xc4>
     ae2:	ed 82       	std	Y+5, r14	; 0x05
     ae4:	fe 82       	std	Y+6, r15	; 0x06
     ae6:	0f 83       	std	Y+7, r16	; 0x07
     ae8:	18 87       	std	Y+8, r17	; 0x08
     aea:	ce 1a       	sub	r12, r30
     aec:	df 0a       	sbc	r13, r31
     aee:	dc 82       	std	Y+4, r13	; 0x04
     af0:	cb 82       	std	Y+3, r12	; 0x03
     af2:	1a 82       	std	Y+2, r1	; 0x02
     af4:	ce 01       	movw	r24, r28
     af6:	01 96       	adiw	r24, 0x01	; 1
     af8:	0e 94 d1 05 	call	0xba2	; 0xba2 <__pack_f>
     afc:	28 96       	adiw	r28, 0x08	; 8
     afe:	ea e0       	ldi	r30, 0x0A	; 10
     b00:	0c 94 88 23 	jmp	0x4710	; 0x4710 <__epilogue_restores__+0x10>

00000b04 <__clzsi2>:
     b04:	ef 92       	push	r14
     b06:	ff 92       	push	r15
     b08:	0f 93       	push	r16
     b0a:	1f 93       	push	r17
     b0c:	7b 01       	movw	r14, r22
     b0e:	8c 01       	movw	r16, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	e8 16       	cp	r14, r24
     b14:	80 e0       	ldi	r24, 0x00	; 0
     b16:	f8 06       	cpc	r15, r24
     b18:	81 e0       	ldi	r24, 0x01	; 1
     b1a:	08 07       	cpc	r16, r24
     b1c:	80 e0       	ldi	r24, 0x00	; 0
     b1e:	18 07       	cpc	r17, r24
     b20:	88 f4       	brcc	.+34     	; 0xb44 <__clzsi2+0x40>
     b22:	8f ef       	ldi	r24, 0xFF	; 255
     b24:	e8 16       	cp	r14, r24
     b26:	f1 04       	cpc	r15, r1
     b28:	01 05       	cpc	r16, r1
     b2a:	11 05       	cpc	r17, r1
     b2c:	31 f0       	breq	.+12     	; 0xb3a <__clzsi2+0x36>
     b2e:	28 f0       	brcs	.+10     	; 0xb3a <__clzsi2+0x36>
     b30:	88 e0       	ldi	r24, 0x08	; 8
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	a0 e0       	ldi	r26, 0x00	; 0
     b36:	b0 e0       	ldi	r27, 0x00	; 0
     b38:	17 c0       	rjmp	.+46     	; 0xb68 <__clzsi2+0x64>
     b3a:	80 e0       	ldi	r24, 0x00	; 0
     b3c:	90 e0       	ldi	r25, 0x00	; 0
     b3e:	a0 e0       	ldi	r26, 0x00	; 0
     b40:	b0 e0       	ldi	r27, 0x00	; 0
     b42:	12 c0       	rjmp	.+36     	; 0xb68 <__clzsi2+0x64>
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	e8 16       	cp	r14, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	f8 06       	cpc	r15, r24
     b4c:	80 e0       	ldi	r24, 0x00	; 0
     b4e:	08 07       	cpc	r16, r24
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	18 07       	cpc	r17, r24
     b54:	28 f0       	brcs	.+10     	; 0xb60 <__clzsi2+0x5c>
     b56:	88 e1       	ldi	r24, 0x18	; 24
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	a0 e0       	ldi	r26, 0x00	; 0
     b5c:	b0 e0       	ldi	r27, 0x00	; 0
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__clzsi2+0x64>
     b60:	80 e1       	ldi	r24, 0x10	; 16
     b62:	90 e0       	ldi	r25, 0x00	; 0
     b64:	a0 e0       	ldi	r26, 0x00	; 0
     b66:	b0 e0       	ldi	r27, 0x00	; 0
     b68:	20 e2       	ldi	r18, 0x20	; 32
     b6a:	30 e0       	ldi	r19, 0x00	; 0
     b6c:	40 e0       	ldi	r20, 0x00	; 0
     b6e:	50 e0       	ldi	r21, 0x00	; 0
     b70:	28 1b       	sub	r18, r24
     b72:	39 0b       	sbc	r19, r25
     b74:	4a 0b       	sbc	r20, r26
     b76:	5b 0b       	sbc	r21, r27
     b78:	04 c0       	rjmp	.+8      	; 0xb82 <__clzsi2+0x7e>
     b7a:	16 95       	lsr	r17
     b7c:	07 95       	ror	r16
     b7e:	f7 94       	ror	r15
     b80:	e7 94       	ror	r14
     b82:	8a 95       	dec	r24
     b84:	d2 f7       	brpl	.-12     	; 0xb7a <__clzsi2+0x76>
     b86:	f7 01       	movw	r30, r14
     b88:	e3 58       	subi	r30, 0x83	; 131
     b8a:	ff 4f       	sbci	r31, 0xFF	; 255
     b8c:	80 81       	ld	r24, Z
     b8e:	28 1b       	sub	r18, r24
     b90:	31 09       	sbc	r19, r1
     b92:	41 09       	sbc	r20, r1
     b94:	51 09       	sbc	r21, r1
     b96:	c9 01       	movw	r24, r18
     b98:	1f 91       	pop	r17
     b9a:	0f 91       	pop	r16
     b9c:	ff 90       	pop	r15
     b9e:	ef 90       	pop	r14
     ba0:	08 95       	ret

00000ba2 <__pack_f>:
     ba2:	df 92       	push	r13
     ba4:	ef 92       	push	r14
     ba6:	ff 92       	push	r15
     ba8:	0f 93       	push	r16
     baa:	1f 93       	push	r17
     bac:	fc 01       	movw	r30, r24
     bae:	e4 80       	ldd	r14, Z+4	; 0x04
     bb0:	f5 80       	ldd	r15, Z+5	; 0x05
     bb2:	06 81       	ldd	r16, Z+6	; 0x06
     bb4:	17 81       	ldd	r17, Z+7	; 0x07
     bb6:	d1 80       	ldd	r13, Z+1	; 0x01
     bb8:	80 81       	ld	r24, Z
     bba:	82 30       	cpi	r24, 0x02	; 2
     bbc:	48 f4       	brcc	.+18     	; 0xbd0 <__pack_f+0x2e>
     bbe:	80 e0       	ldi	r24, 0x00	; 0
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	a0 e1       	ldi	r26, 0x10	; 16
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	e8 2a       	or	r14, r24
     bc8:	f9 2a       	or	r15, r25
     bca:	0a 2b       	or	r16, r26
     bcc:	1b 2b       	or	r17, r27
     bce:	a5 c0       	rjmp	.+330    	; 0xd1a <__pack_f+0x178>
     bd0:	84 30       	cpi	r24, 0x04	; 4
     bd2:	09 f4       	brne	.+2      	; 0xbd6 <__pack_f+0x34>
     bd4:	9f c0       	rjmp	.+318    	; 0xd14 <__pack_f+0x172>
     bd6:	82 30       	cpi	r24, 0x02	; 2
     bd8:	21 f4       	brne	.+8      	; 0xbe2 <__pack_f+0x40>
     bda:	ee 24       	eor	r14, r14
     bdc:	ff 24       	eor	r15, r15
     bde:	87 01       	movw	r16, r14
     be0:	05 c0       	rjmp	.+10     	; 0xbec <__pack_f+0x4a>
     be2:	e1 14       	cp	r14, r1
     be4:	f1 04       	cpc	r15, r1
     be6:	01 05       	cpc	r16, r1
     be8:	11 05       	cpc	r17, r1
     bea:	19 f4       	brne	.+6      	; 0xbf2 <__pack_f+0x50>
     bec:	e0 e0       	ldi	r30, 0x00	; 0
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	96 c0       	rjmp	.+300    	; 0xd1e <__pack_f+0x17c>
     bf2:	62 81       	ldd	r22, Z+2	; 0x02
     bf4:	73 81       	ldd	r23, Z+3	; 0x03
     bf6:	9f ef       	ldi	r25, 0xFF	; 255
     bf8:	62 38       	cpi	r22, 0x82	; 130
     bfa:	79 07       	cpc	r23, r25
     bfc:	0c f0       	brlt	.+2      	; 0xc00 <__pack_f+0x5e>
     bfe:	5b c0       	rjmp	.+182    	; 0xcb6 <__pack_f+0x114>
     c00:	22 e8       	ldi	r18, 0x82	; 130
     c02:	3f ef       	ldi	r19, 0xFF	; 255
     c04:	26 1b       	sub	r18, r22
     c06:	37 0b       	sbc	r19, r23
     c08:	2a 31       	cpi	r18, 0x1A	; 26
     c0a:	31 05       	cpc	r19, r1
     c0c:	2c f0       	brlt	.+10     	; 0xc18 <__pack_f+0x76>
     c0e:	20 e0       	ldi	r18, 0x00	; 0
     c10:	30 e0       	ldi	r19, 0x00	; 0
     c12:	40 e0       	ldi	r20, 0x00	; 0
     c14:	50 e0       	ldi	r21, 0x00	; 0
     c16:	2a c0       	rjmp	.+84     	; 0xc6c <__pack_f+0xca>
     c18:	b8 01       	movw	r22, r16
     c1a:	a7 01       	movw	r20, r14
     c1c:	02 2e       	mov	r0, r18
     c1e:	04 c0       	rjmp	.+8      	; 0xc28 <__pack_f+0x86>
     c20:	76 95       	lsr	r23
     c22:	67 95       	ror	r22
     c24:	57 95       	ror	r21
     c26:	47 95       	ror	r20
     c28:	0a 94       	dec	r0
     c2a:	d2 f7       	brpl	.-12     	; 0xc20 <__pack_f+0x7e>
     c2c:	81 e0       	ldi	r24, 0x01	; 1
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	a0 e0       	ldi	r26, 0x00	; 0
     c32:	b0 e0       	ldi	r27, 0x00	; 0
     c34:	04 c0       	rjmp	.+8      	; 0xc3e <__pack_f+0x9c>
     c36:	88 0f       	add	r24, r24
     c38:	99 1f       	adc	r25, r25
     c3a:	aa 1f       	adc	r26, r26
     c3c:	bb 1f       	adc	r27, r27
     c3e:	2a 95       	dec	r18
     c40:	d2 f7       	brpl	.-12     	; 0xc36 <__pack_f+0x94>
     c42:	01 97       	sbiw	r24, 0x01	; 1
     c44:	a1 09       	sbc	r26, r1
     c46:	b1 09       	sbc	r27, r1
     c48:	8e 21       	and	r24, r14
     c4a:	9f 21       	and	r25, r15
     c4c:	a0 23       	and	r26, r16
     c4e:	b1 23       	and	r27, r17
     c50:	00 97       	sbiw	r24, 0x00	; 0
     c52:	a1 05       	cpc	r26, r1
     c54:	b1 05       	cpc	r27, r1
     c56:	21 f0       	breq	.+8      	; 0xc60 <__pack_f+0xbe>
     c58:	81 e0       	ldi	r24, 0x01	; 1
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	a0 e0       	ldi	r26, 0x00	; 0
     c5e:	b0 e0       	ldi	r27, 0x00	; 0
     c60:	9a 01       	movw	r18, r20
     c62:	ab 01       	movw	r20, r22
     c64:	28 2b       	or	r18, r24
     c66:	39 2b       	or	r19, r25
     c68:	4a 2b       	or	r20, r26
     c6a:	5b 2b       	or	r21, r27
     c6c:	da 01       	movw	r26, r20
     c6e:	c9 01       	movw	r24, r18
     c70:	8f 77       	andi	r24, 0x7F	; 127
     c72:	90 70       	andi	r25, 0x00	; 0
     c74:	a0 70       	andi	r26, 0x00	; 0
     c76:	b0 70       	andi	r27, 0x00	; 0
     c78:	80 34       	cpi	r24, 0x40	; 64
     c7a:	91 05       	cpc	r25, r1
     c7c:	a1 05       	cpc	r26, r1
     c7e:	b1 05       	cpc	r27, r1
     c80:	39 f4       	brne	.+14     	; 0xc90 <__pack_f+0xee>
     c82:	27 ff       	sbrs	r18, 7
     c84:	09 c0       	rjmp	.+18     	; 0xc98 <__pack_f+0xf6>
     c86:	20 5c       	subi	r18, 0xC0	; 192
     c88:	3f 4f       	sbci	r19, 0xFF	; 255
     c8a:	4f 4f       	sbci	r20, 0xFF	; 255
     c8c:	5f 4f       	sbci	r21, 0xFF	; 255
     c8e:	04 c0       	rjmp	.+8      	; 0xc98 <__pack_f+0xf6>
     c90:	21 5c       	subi	r18, 0xC1	; 193
     c92:	3f 4f       	sbci	r19, 0xFF	; 255
     c94:	4f 4f       	sbci	r20, 0xFF	; 255
     c96:	5f 4f       	sbci	r21, 0xFF	; 255
     c98:	e0 e0       	ldi	r30, 0x00	; 0
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	20 30       	cpi	r18, 0x00	; 0
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	3a 07       	cpc	r19, r26
     ca2:	a0 e0       	ldi	r26, 0x00	; 0
     ca4:	4a 07       	cpc	r20, r26
     ca6:	a0 e4       	ldi	r26, 0x40	; 64
     ca8:	5a 07       	cpc	r21, r26
     caa:	10 f0       	brcs	.+4      	; 0xcb0 <__pack_f+0x10e>
     cac:	e1 e0       	ldi	r30, 0x01	; 1
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	79 01       	movw	r14, r18
     cb2:	8a 01       	movw	r16, r20
     cb4:	27 c0       	rjmp	.+78     	; 0xd04 <__pack_f+0x162>
     cb6:	60 38       	cpi	r22, 0x80	; 128
     cb8:	71 05       	cpc	r23, r1
     cba:	64 f5       	brge	.+88     	; 0xd14 <__pack_f+0x172>
     cbc:	fb 01       	movw	r30, r22
     cbe:	e1 58       	subi	r30, 0x81	; 129
     cc0:	ff 4f       	sbci	r31, 0xFF	; 255
     cc2:	d8 01       	movw	r26, r16
     cc4:	c7 01       	movw	r24, r14
     cc6:	8f 77       	andi	r24, 0x7F	; 127
     cc8:	90 70       	andi	r25, 0x00	; 0
     cca:	a0 70       	andi	r26, 0x00	; 0
     ccc:	b0 70       	andi	r27, 0x00	; 0
     cce:	80 34       	cpi	r24, 0x40	; 64
     cd0:	91 05       	cpc	r25, r1
     cd2:	a1 05       	cpc	r26, r1
     cd4:	b1 05       	cpc	r27, r1
     cd6:	39 f4       	brne	.+14     	; 0xce6 <__pack_f+0x144>
     cd8:	e7 fe       	sbrs	r14, 7
     cda:	0d c0       	rjmp	.+26     	; 0xcf6 <__pack_f+0x154>
     cdc:	80 e4       	ldi	r24, 0x40	; 64
     cde:	90 e0       	ldi	r25, 0x00	; 0
     ce0:	a0 e0       	ldi	r26, 0x00	; 0
     ce2:	b0 e0       	ldi	r27, 0x00	; 0
     ce4:	04 c0       	rjmp	.+8      	; 0xcee <__pack_f+0x14c>
     ce6:	8f e3       	ldi	r24, 0x3F	; 63
     ce8:	90 e0       	ldi	r25, 0x00	; 0
     cea:	a0 e0       	ldi	r26, 0x00	; 0
     cec:	b0 e0       	ldi	r27, 0x00	; 0
     cee:	e8 0e       	add	r14, r24
     cf0:	f9 1e       	adc	r15, r25
     cf2:	0a 1f       	adc	r16, r26
     cf4:	1b 1f       	adc	r17, r27
     cf6:	17 ff       	sbrs	r17, 7
     cf8:	05 c0       	rjmp	.+10     	; 0xd04 <__pack_f+0x162>
     cfa:	16 95       	lsr	r17
     cfc:	07 95       	ror	r16
     cfe:	f7 94       	ror	r15
     d00:	e7 94       	ror	r14
     d02:	31 96       	adiw	r30, 0x01	; 1
     d04:	87 e0       	ldi	r24, 0x07	; 7
     d06:	16 95       	lsr	r17
     d08:	07 95       	ror	r16
     d0a:	f7 94       	ror	r15
     d0c:	e7 94       	ror	r14
     d0e:	8a 95       	dec	r24
     d10:	d1 f7       	brne	.-12     	; 0xd06 <__pack_f+0x164>
     d12:	05 c0       	rjmp	.+10     	; 0xd1e <__pack_f+0x17c>
     d14:	ee 24       	eor	r14, r14
     d16:	ff 24       	eor	r15, r15
     d18:	87 01       	movw	r16, r14
     d1a:	ef ef       	ldi	r30, 0xFF	; 255
     d1c:	f0 e0       	ldi	r31, 0x00	; 0
     d1e:	6e 2f       	mov	r22, r30
     d20:	67 95       	ror	r22
     d22:	66 27       	eor	r22, r22
     d24:	67 95       	ror	r22
     d26:	90 2f       	mov	r25, r16
     d28:	9f 77       	andi	r25, 0x7F	; 127
     d2a:	d7 94       	ror	r13
     d2c:	dd 24       	eor	r13, r13
     d2e:	d7 94       	ror	r13
     d30:	8e 2f       	mov	r24, r30
     d32:	86 95       	lsr	r24
     d34:	49 2f       	mov	r20, r25
     d36:	46 2b       	or	r20, r22
     d38:	58 2f       	mov	r21, r24
     d3a:	5d 29       	or	r21, r13
     d3c:	b7 01       	movw	r22, r14
     d3e:	ca 01       	movw	r24, r20
     d40:	1f 91       	pop	r17
     d42:	0f 91       	pop	r16
     d44:	ff 90       	pop	r15
     d46:	ef 90       	pop	r14
     d48:	df 90       	pop	r13
     d4a:	08 95       	ret

00000d4c <__unpack_f>:
     d4c:	fc 01       	movw	r30, r24
     d4e:	db 01       	movw	r26, r22
     d50:	40 81       	ld	r20, Z
     d52:	51 81       	ldd	r21, Z+1	; 0x01
     d54:	22 81       	ldd	r18, Z+2	; 0x02
     d56:	62 2f       	mov	r22, r18
     d58:	6f 77       	andi	r22, 0x7F	; 127
     d5a:	70 e0       	ldi	r23, 0x00	; 0
     d5c:	22 1f       	adc	r18, r18
     d5e:	22 27       	eor	r18, r18
     d60:	22 1f       	adc	r18, r18
     d62:	93 81       	ldd	r25, Z+3	; 0x03
     d64:	89 2f       	mov	r24, r25
     d66:	88 0f       	add	r24, r24
     d68:	82 2b       	or	r24, r18
     d6a:	28 2f       	mov	r18, r24
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	99 1f       	adc	r25, r25
     d70:	99 27       	eor	r25, r25
     d72:	99 1f       	adc	r25, r25
     d74:	11 96       	adiw	r26, 0x01	; 1
     d76:	9c 93       	st	X, r25
     d78:	11 97       	sbiw	r26, 0x01	; 1
     d7a:	21 15       	cp	r18, r1
     d7c:	31 05       	cpc	r19, r1
     d7e:	a9 f5       	brne	.+106    	; 0xdea <__unpack_f+0x9e>
     d80:	41 15       	cp	r20, r1
     d82:	51 05       	cpc	r21, r1
     d84:	61 05       	cpc	r22, r1
     d86:	71 05       	cpc	r23, r1
     d88:	11 f4       	brne	.+4      	; 0xd8e <__unpack_f+0x42>
     d8a:	82 e0       	ldi	r24, 0x02	; 2
     d8c:	37 c0       	rjmp	.+110    	; 0xdfc <__unpack_f+0xb0>
     d8e:	82 e8       	ldi	r24, 0x82	; 130
     d90:	9f ef       	ldi	r25, 0xFF	; 255
     d92:	13 96       	adiw	r26, 0x03	; 3
     d94:	9c 93       	st	X, r25
     d96:	8e 93       	st	-X, r24
     d98:	12 97       	sbiw	r26, 0x02	; 2
     d9a:	9a 01       	movw	r18, r20
     d9c:	ab 01       	movw	r20, r22
     d9e:	67 e0       	ldi	r22, 0x07	; 7
     da0:	22 0f       	add	r18, r18
     da2:	33 1f       	adc	r19, r19
     da4:	44 1f       	adc	r20, r20
     da6:	55 1f       	adc	r21, r21
     da8:	6a 95       	dec	r22
     daa:	d1 f7       	brne	.-12     	; 0xda0 <__unpack_f+0x54>
     dac:	83 e0       	ldi	r24, 0x03	; 3
     dae:	8c 93       	st	X, r24
     db0:	0d c0       	rjmp	.+26     	; 0xdcc <__unpack_f+0x80>
     db2:	22 0f       	add	r18, r18
     db4:	33 1f       	adc	r19, r19
     db6:	44 1f       	adc	r20, r20
     db8:	55 1f       	adc	r21, r21
     dba:	12 96       	adiw	r26, 0x02	; 2
     dbc:	8d 91       	ld	r24, X+
     dbe:	9c 91       	ld	r25, X
     dc0:	13 97       	sbiw	r26, 0x03	; 3
     dc2:	01 97       	sbiw	r24, 0x01	; 1
     dc4:	13 96       	adiw	r26, 0x03	; 3
     dc6:	9c 93       	st	X, r25
     dc8:	8e 93       	st	-X, r24
     dca:	12 97       	sbiw	r26, 0x02	; 2
     dcc:	20 30       	cpi	r18, 0x00	; 0
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	38 07       	cpc	r19, r24
     dd2:	80 e0       	ldi	r24, 0x00	; 0
     dd4:	48 07       	cpc	r20, r24
     dd6:	80 e4       	ldi	r24, 0x40	; 64
     dd8:	58 07       	cpc	r21, r24
     dda:	58 f3       	brcs	.-42     	; 0xdb2 <__unpack_f+0x66>
     ddc:	14 96       	adiw	r26, 0x04	; 4
     dde:	2d 93       	st	X+, r18
     de0:	3d 93       	st	X+, r19
     de2:	4d 93       	st	X+, r20
     de4:	5c 93       	st	X, r21
     de6:	17 97       	sbiw	r26, 0x07	; 7
     de8:	08 95       	ret
     dea:	2f 3f       	cpi	r18, 0xFF	; 255
     dec:	31 05       	cpc	r19, r1
     dee:	79 f4       	brne	.+30     	; 0xe0e <__unpack_f+0xc2>
     df0:	41 15       	cp	r20, r1
     df2:	51 05       	cpc	r21, r1
     df4:	61 05       	cpc	r22, r1
     df6:	71 05       	cpc	r23, r1
     df8:	19 f4       	brne	.+6      	; 0xe00 <__unpack_f+0xb4>
     dfa:	84 e0       	ldi	r24, 0x04	; 4
     dfc:	8c 93       	st	X, r24
     dfe:	08 95       	ret
     e00:	64 ff       	sbrs	r22, 4
     e02:	03 c0       	rjmp	.+6      	; 0xe0a <__unpack_f+0xbe>
     e04:	81 e0       	ldi	r24, 0x01	; 1
     e06:	8c 93       	st	X, r24
     e08:	12 c0       	rjmp	.+36     	; 0xe2e <__unpack_f+0xe2>
     e0a:	1c 92       	st	X, r1
     e0c:	10 c0       	rjmp	.+32     	; 0xe2e <__unpack_f+0xe2>
     e0e:	2f 57       	subi	r18, 0x7F	; 127
     e10:	30 40       	sbci	r19, 0x00	; 0
     e12:	13 96       	adiw	r26, 0x03	; 3
     e14:	3c 93       	st	X, r19
     e16:	2e 93       	st	-X, r18
     e18:	12 97       	sbiw	r26, 0x02	; 2
     e1a:	83 e0       	ldi	r24, 0x03	; 3
     e1c:	8c 93       	st	X, r24
     e1e:	87 e0       	ldi	r24, 0x07	; 7
     e20:	44 0f       	add	r20, r20
     e22:	55 1f       	adc	r21, r21
     e24:	66 1f       	adc	r22, r22
     e26:	77 1f       	adc	r23, r23
     e28:	8a 95       	dec	r24
     e2a:	d1 f7       	brne	.-12     	; 0xe20 <__unpack_f+0xd4>
     e2c:	70 64       	ori	r23, 0x40	; 64
     e2e:	14 96       	adiw	r26, 0x04	; 4
     e30:	4d 93       	st	X+, r20
     e32:	5d 93       	st	X+, r21
     e34:	6d 93       	st	X+, r22
     e36:	7c 93       	st	X, r23
     e38:	17 97       	sbiw	r26, 0x07	; 7
     e3a:	08 95       	ret

00000e3c <__fpcmp_parts_f>:
     e3c:	1f 93       	push	r17
     e3e:	dc 01       	movw	r26, r24
     e40:	fb 01       	movw	r30, r22
     e42:	9c 91       	ld	r25, X
     e44:	92 30       	cpi	r25, 0x02	; 2
     e46:	08 f4       	brcc	.+2      	; 0xe4a <__fpcmp_parts_f+0xe>
     e48:	47 c0       	rjmp	.+142    	; 0xed8 <__fpcmp_parts_f+0x9c>
     e4a:	80 81       	ld	r24, Z
     e4c:	82 30       	cpi	r24, 0x02	; 2
     e4e:	08 f4       	brcc	.+2      	; 0xe52 <__fpcmp_parts_f+0x16>
     e50:	43 c0       	rjmp	.+134    	; 0xed8 <__fpcmp_parts_f+0x9c>
     e52:	94 30       	cpi	r25, 0x04	; 4
     e54:	51 f4       	brne	.+20     	; 0xe6a <__fpcmp_parts_f+0x2e>
     e56:	11 96       	adiw	r26, 0x01	; 1
     e58:	1c 91       	ld	r17, X
     e5a:	84 30       	cpi	r24, 0x04	; 4
     e5c:	99 f5       	brne	.+102    	; 0xec4 <__fpcmp_parts_f+0x88>
     e5e:	81 81       	ldd	r24, Z+1	; 0x01
     e60:	68 2f       	mov	r22, r24
     e62:	70 e0       	ldi	r23, 0x00	; 0
     e64:	61 1b       	sub	r22, r17
     e66:	71 09       	sbc	r23, r1
     e68:	3f c0       	rjmp	.+126    	; 0xee8 <__fpcmp_parts_f+0xac>
     e6a:	84 30       	cpi	r24, 0x04	; 4
     e6c:	21 f0       	breq	.+8      	; 0xe76 <__fpcmp_parts_f+0x3a>
     e6e:	92 30       	cpi	r25, 0x02	; 2
     e70:	31 f4       	brne	.+12     	; 0xe7e <__fpcmp_parts_f+0x42>
     e72:	82 30       	cpi	r24, 0x02	; 2
     e74:	b9 f1       	breq	.+110    	; 0xee4 <__fpcmp_parts_f+0xa8>
     e76:	81 81       	ldd	r24, Z+1	; 0x01
     e78:	88 23       	and	r24, r24
     e7a:	89 f1       	breq	.+98     	; 0xede <__fpcmp_parts_f+0xa2>
     e7c:	2d c0       	rjmp	.+90     	; 0xed8 <__fpcmp_parts_f+0x9c>
     e7e:	11 96       	adiw	r26, 0x01	; 1
     e80:	1c 91       	ld	r17, X
     e82:	11 97       	sbiw	r26, 0x01	; 1
     e84:	82 30       	cpi	r24, 0x02	; 2
     e86:	f1 f0       	breq	.+60     	; 0xec4 <__fpcmp_parts_f+0x88>
     e88:	81 81       	ldd	r24, Z+1	; 0x01
     e8a:	18 17       	cp	r17, r24
     e8c:	d9 f4       	brne	.+54     	; 0xec4 <__fpcmp_parts_f+0x88>
     e8e:	12 96       	adiw	r26, 0x02	; 2
     e90:	2d 91       	ld	r18, X+
     e92:	3c 91       	ld	r19, X
     e94:	13 97       	sbiw	r26, 0x03	; 3
     e96:	82 81       	ldd	r24, Z+2	; 0x02
     e98:	93 81       	ldd	r25, Z+3	; 0x03
     e9a:	82 17       	cp	r24, r18
     e9c:	93 07       	cpc	r25, r19
     e9e:	94 f0       	brlt	.+36     	; 0xec4 <__fpcmp_parts_f+0x88>
     ea0:	28 17       	cp	r18, r24
     ea2:	39 07       	cpc	r19, r25
     ea4:	bc f0       	brlt	.+46     	; 0xed4 <__fpcmp_parts_f+0x98>
     ea6:	14 96       	adiw	r26, 0x04	; 4
     ea8:	8d 91       	ld	r24, X+
     eaa:	9d 91       	ld	r25, X+
     eac:	0d 90       	ld	r0, X+
     eae:	bc 91       	ld	r27, X
     eb0:	a0 2d       	mov	r26, r0
     eb2:	24 81       	ldd	r18, Z+4	; 0x04
     eb4:	35 81       	ldd	r19, Z+5	; 0x05
     eb6:	46 81       	ldd	r20, Z+6	; 0x06
     eb8:	57 81       	ldd	r21, Z+7	; 0x07
     eba:	28 17       	cp	r18, r24
     ebc:	39 07       	cpc	r19, r25
     ebe:	4a 07       	cpc	r20, r26
     ec0:	5b 07       	cpc	r21, r27
     ec2:	18 f4       	brcc	.+6      	; 0xeca <__fpcmp_parts_f+0x8e>
     ec4:	11 23       	and	r17, r17
     ec6:	41 f0       	breq	.+16     	; 0xed8 <__fpcmp_parts_f+0x9c>
     ec8:	0a c0       	rjmp	.+20     	; 0xede <__fpcmp_parts_f+0xa2>
     eca:	82 17       	cp	r24, r18
     ecc:	93 07       	cpc	r25, r19
     ece:	a4 07       	cpc	r26, r20
     ed0:	b5 07       	cpc	r27, r21
     ed2:	40 f4       	brcc	.+16     	; 0xee4 <__fpcmp_parts_f+0xa8>
     ed4:	11 23       	and	r17, r17
     ed6:	19 f0       	breq	.+6      	; 0xede <__fpcmp_parts_f+0xa2>
     ed8:	61 e0       	ldi	r22, 0x01	; 1
     eda:	70 e0       	ldi	r23, 0x00	; 0
     edc:	05 c0       	rjmp	.+10     	; 0xee8 <__fpcmp_parts_f+0xac>
     ede:	6f ef       	ldi	r22, 0xFF	; 255
     ee0:	7f ef       	ldi	r23, 0xFF	; 255
     ee2:	02 c0       	rjmp	.+4      	; 0xee8 <__fpcmp_parts_f+0xac>
     ee4:	60 e0       	ldi	r22, 0x00	; 0
     ee6:	70 e0       	ldi	r23, 0x00	; 0
     ee8:	cb 01       	movw	r24, r22
     eea:	1f 91       	pop	r17
     eec:	08 95       	ret

00000eee <Scheduler>:

Task OS_Tasks[OS_NUM_PRIORITY_LEVELS][OS_NUM_SAME_PRIORITY_TASKS];

u32 TickCount = 0;

void Scheduler(void) {
     eee:	df 93       	push	r29
     ef0:	cf 93       	push	r28
     ef2:	00 d0       	rcall	.+0      	; 0xef4 <Scheduler+0x6>
     ef4:	cd b7       	in	r28, 0x3d	; 61
     ef6:	de b7       	in	r29, 0x3e	; 62
	for (u8 i = 0; i < OS_NUM_PRIORITY_LEVELS; i++) {
     ef8:	1a 82       	std	Y+2, r1	; 0x02
     efa:	ad c0       	rjmp	.+346    	; 0x1056 <Scheduler+0x168>
        for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
     efc:	19 82       	std	Y+1, r1	; 0x01
     efe:	a4 c0       	rjmp	.+328    	; 0x1048 <Scheduler+0x15a>
            if (OS_Tasks[i][j].State == OS_TASK_READY) {
     f00:	8a 81       	ldd	r24, Y+2	; 0x02
     f02:	48 2f       	mov	r20, r24
     f04:	50 e0       	ldi	r21, 0x00	; 0
     f06:	89 81       	ldd	r24, Y+1	; 0x01
     f08:	28 2f       	mov	r18, r24
     f0a:	30 e0       	ldi	r19, 0x00	; 0
     f0c:	ca 01       	movw	r24, r20
     f0e:	88 0f       	add	r24, r24
     f10:	99 1f       	adc	r25, r25
     f12:	82 0f       	add	r24, r18
     f14:	93 1f       	adc	r25, r19
     f16:	88 0f       	add	r24, r24
     f18:	99 1f       	adc	r25, r25
     f1a:	01 96       	adiw	r24, 0x01	; 1
     f1c:	88 0f       	add	r24, r24
     f1e:	99 1f       	adc	r25, r25
     f20:	88 0f       	add	r24, r24
     f22:	99 1f       	adc	r25, r25
     f24:	fc 01       	movw	r30, r24
     f26:	ef 5e       	subi	r30, 0xEF	; 239
     f28:	fd 4f       	sbci	r31, 0xFD	; 253
     f2a:	80 81       	ld	r24, Z
     f2c:	81 30       	cpi	r24, 0x01	; 1
     f2e:	09 f0       	breq	.+2      	; 0xf32 <Scheduler+0x44>
     f30:	88 c0       	rjmp	.+272    	; 0x1042 <Scheduler+0x154>
                if (OS_Tasks[i][j].InitialDelay == 0) {
     f32:	8a 81       	ldd	r24, Y+2	; 0x02
     f34:	48 2f       	mov	r20, r24
     f36:	50 e0       	ldi	r21, 0x00	; 0
     f38:	89 81       	ldd	r24, Y+1	; 0x01
     f3a:	28 2f       	mov	r18, r24
     f3c:	30 e0       	ldi	r19, 0x00	; 0
     f3e:	ca 01       	movw	r24, r20
     f40:	88 0f       	add	r24, r24
     f42:	99 1f       	adc	r25, r25
     f44:	82 0f       	add	r24, r18
     f46:	93 1f       	adc	r25, r19
     f48:	88 0f       	add	r24, r24
     f4a:	99 1f       	adc	r25, r25
     f4c:	88 0f       	add	r24, r24
     f4e:	99 1f       	adc	r25, r25
     f50:	01 96       	adiw	r24, 0x01	; 1
     f52:	88 0f       	add	r24, r24
     f54:	99 1f       	adc	r25, r25
     f56:	fc 01       	movw	r30, r24
     f58:	ef 5e       	subi	r30, 0xEF	; 239
     f5a:	fd 4f       	sbci	r31, 0xFD	; 253
     f5c:	80 81       	ld	r24, Z
     f5e:	88 23       	and	r24, r24
     f60:	09 f0       	breq	.+2      	; 0xf64 <Scheduler+0x76>
     f62:	47 c0       	rjmp	.+142    	; 0xff2 <Scheduler+0x104>
                    OS_Tasks[i][j].InitialDelay = OS_Tasks[i][j].Periodicity - 1;
     f64:	8a 81       	ldd	r24, Y+2	; 0x02
     f66:	68 2f       	mov	r22, r24
     f68:	70 e0       	ldi	r23, 0x00	; 0
     f6a:	89 81       	ldd	r24, Y+1	; 0x01
     f6c:	a8 2f       	mov	r26, r24
     f6e:	b0 e0       	ldi	r27, 0x00	; 0
     f70:	8a 81       	ldd	r24, Y+2	; 0x02
     f72:	48 2f       	mov	r20, r24
     f74:	50 e0       	ldi	r21, 0x00	; 0
     f76:	89 81       	ldd	r24, Y+1	; 0x01
     f78:	28 2f       	mov	r18, r24
     f7a:	30 e0       	ldi	r19, 0x00	; 0
     f7c:	ca 01       	movw	r24, r20
     f7e:	88 0f       	add	r24, r24
     f80:	99 1f       	adc	r25, r25
     f82:	82 0f       	add	r24, r18
     f84:	93 1f       	adc	r25, r19
     f86:	88 0f       	add	r24, r24
     f88:	99 1f       	adc	r25, r25
     f8a:	88 0f       	add	r24, r24
     f8c:	99 1f       	adc	r25, r25
     f8e:	88 0f       	add	r24, r24
     f90:	99 1f       	adc	r25, r25
     f92:	fc 01       	movw	r30, r24
     f94:	ef 5e       	subi	r30, 0xEF	; 239
     f96:	fd 4f       	sbci	r31, 0xFD	; 253
     f98:	80 81       	ld	r24, Z
     f9a:	91 81       	ldd	r25, Z+1	; 0x01
     f9c:	28 2f       	mov	r18, r24
     f9e:	21 50       	subi	r18, 0x01	; 1
     fa0:	cb 01       	movw	r24, r22
     fa2:	88 0f       	add	r24, r24
     fa4:	99 1f       	adc	r25, r25
     fa6:	8a 0f       	add	r24, r26
     fa8:	9b 1f       	adc	r25, r27
     faa:	88 0f       	add	r24, r24
     fac:	99 1f       	adc	r25, r25
     fae:	88 0f       	add	r24, r24
     fb0:	99 1f       	adc	r25, r25
     fb2:	01 96       	adiw	r24, 0x01	; 1
     fb4:	88 0f       	add	r24, r24
     fb6:	99 1f       	adc	r25, r25
     fb8:	fc 01       	movw	r30, r24
     fba:	ef 5e       	subi	r30, 0xEF	; 239
     fbc:	fd 4f       	sbci	r31, 0xFD	; 253
     fbe:	20 83       	st	Z, r18
                    OS_Tasks[i][j].Fptr();
     fc0:	8a 81       	ldd	r24, Y+2	; 0x02
     fc2:	48 2f       	mov	r20, r24
     fc4:	50 e0       	ldi	r21, 0x00	; 0
     fc6:	89 81       	ldd	r24, Y+1	; 0x01
     fc8:	28 2f       	mov	r18, r24
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	ca 01       	movw	r24, r20
     fce:	88 0f       	add	r24, r24
     fd0:	99 1f       	adc	r25, r25
     fd2:	82 0f       	add	r24, r18
     fd4:	93 1f       	adc	r25, r19
     fd6:	88 0f       	add	r24, r24
     fd8:	99 1f       	adc	r25, r25
     fda:	88 0f       	add	r24, r24
     fdc:	99 1f       	adc	r25, r25
     fde:	88 0f       	add	r24, r24
     fe0:	99 1f       	adc	r25, r25
     fe2:	fc 01       	movw	r30, r24
     fe4:	e9 5e       	subi	r30, 0xE9	; 233
     fe6:	fd 4f       	sbci	r31, 0xFD	; 253
     fe8:	01 90       	ld	r0, Z+
     fea:	f0 81       	ld	r31, Z
     fec:	e0 2d       	mov	r30, r0
     fee:	09 95       	icall
     ff0:	28 c0       	rjmp	.+80     	; 0x1042 <Scheduler+0x154>
                } else {
                    OS_Tasks[i][j].InitialDelay--;
     ff2:	8a 81       	ldd	r24, Y+2	; 0x02
     ff4:	48 2f       	mov	r20, r24
     ff6:	50 e0       	ldi	r21, 0x00	; 0
     ff8:	89 81       	ldd	r24, Y+1	; 0x01
     ffa:	28 2f       	mov	r18, r24
     ffc:	30 e0       	ldi	r19, 0x00	; 0
     ffe:	ca 01       	movw	r24, r20
    1000:	88 0f       	add	r24, r24
    1002:	99 1f       	adc	r25, r25
    1004:	82 0f       	add	r24, r18
    1006:	93 1f       	adc	r25, r19
    1008:	88 0f       	add	r24, r24
    100a:	99 1f       	adc	r25, r25
    100c:	88 0f       	add	r24, r24
    100e:	99 1f       	adc	r25, r25
    1010:	01 96       	adiw	r24, 0x01	; 1
    1012:	88 0f       	add	r24, r24
    1014:	99 1f       	adc	r25, r25
    1016:	fc 01       	movw	r30, r24
    1018:	ef 5e       	subi	r30, 0xEF	; 239
    101a:	fd 4f       	sbci	r31, 0xFD	; 253
    101c:	80 81       	ld	r24, Z
    101e:	68 2f       	mov	r22, r24
    1020:	61 50       	subi	r22, 0x01	; 1
    1022:	ca 01       	movw	r24, r20
    1024:	88 0f       	add	r24, r24
    1026:	99 1f       	adc	r25, r25
    1028:	82 0f       	add	r24, r18
    102a:	93 1f       	adc	r25, r19
    102c:	88 0f       	add	r24, r24
    102e:	99 1f       	adc	r25, r25
    1030:	88 0f       	add	r24, r24
    1032:	99 1f       	adc	r25, r25
    1034:	01 96       	adiw	r24, 0x01	; 1
    1036:	88 0f       	add	r24, r24
    1038:	99 1f       	adc	r25, r25
    103a:	fc 01       	movw	r30, r24
    103c:	ef 5e       	subi	r30, 0xEF	; 239
    103e:	fd 4f       	sbci	r31, 0xFD	; 253
    1040:	60 83       	st	Z, r22

u32 TickCount = 0;

void Scheduler(void) {
	for (u8 i = 0; i < OS_NUM_PRIORITY_LEVELS; i++) {
        for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
    1042:	89 81       	ldd	r24, Y+1	; 0x01
    1044:	8f 5f       	subi	r24, 0xFF	; 255
    1046:	89 83       	std	Y+1, r24	; 0x01
    1048:	89 81       	ldd	r24, Y+1	; 0x01
    104a:	82 30       	cpi	r24, 0x02	; 2
    104c:	08 f4       	brcc	.+2      	; 0x1050 <Scheduler+0x162>
    104e:	58 cf       	rjmp	.-336    	; 0xf00 <Scheduler+0x12>
Task OS_Tasks[OS_NUM_PRIORITY_LEVELS][OS_NUM_SAME_PRIORITY_TASKS];

u32 TickCount = 0;

void Scheduler(void) {
	for (u8 i = 0; i < OS_NUM_PRIORITY_LEVELS; i++) {
    1050:	8a 81       	ldd	r24, Y+2	; 0x02
    1052:	8f 5f       	subi	r24, 0xFF	; 255
    1054:	8a 83       	std	Y+2, r24	; 0x02
    1056:	8a 81       	ldd	r24, Y+2	; 0x02
    1058:	82 30       	cpi	r24, 0x02	; 2
    105a:	08 f4       	brcc	.+2      	; 0x105e <Scheduler+0x170>
    105c:	4f cf       	rjmp	.-354    	; 0xefc <Scheduler+0xe>
                    OS_Tasks[i][j].InitialDelay--;
                }
            }
        }
    }
    TickCount++;
    105e:	80 91 e2 01 	lds	r24, 0x01E2
    1062:	90 91 e3 01 	lds	r25, 0x01E3
    1066:	a0 91 e4 01 	lds	r26, 0x01E4
    106a:	b0 91 e5 01 	lds	r27, 0x01E5
    106e:	01 96       	adiw	r24, 0x01	; 1
    1070:	a1 1d       	adc	r26, r1
    1072:	b1 1d       	adc	r27, r1
    1074:	80 93 e2 01 	sts	0x01E2, r24
    1078:	90 93 e3 01 	sts	0x01E3, r25
    107c:	a0 93 e4 01 	sts	0x01E4, r26
    1080:	b0 93 e5 01 	sts	0x01E5, r27
}
    1084:	0f 90       	pop	r0
    1086:	0f 90       	pop	r0
    1088:	cf 91       	pop	r28
    108a:	df 91       	pop	r29
    108c:	08 95       	ret

0000108e <OS_voidCreateTask>:

/*
 * OS_voidCreateTask
 */
void OS_voidCreateTask(u8 Copy_u8ID, u16 Copy_u8Periodicity, u16 Copy_u8InitialDelay, void (*ptr)(void)) {
    108e:	df 93       	push	r29
    1090:	cf 93       	push	r28
    1092:	cd b7       	in	r28, 0x3d	; 61
    1094:	de b7       	in	r29, 0x3e	; 62
    1096:	2a 97       	sbiw	r28, 0x0a	; 10
    1098:	0f b6       	in	r0, 0x3f	; 63
    109a:	f8 94       	cli
    109c:	de bf       	out	0x3e, r29	; 62
    109e:	0f be       	out	0x3f, r0	; 63
    10a0:	cd bf       	out	0x3d, r28	; 61
    10a2:	8c 83       	std	Y+4, r24	; 0x04
    10a4:	7e 83       	std	Y+6, r23	; 0x06
    10a6:	6d 83       	std	Y+5, r22	; 0x05
    10a8:	58 87       	std	Y+8, r21	; 0x08
    10aa:	4f 83       	std	Y+7, r20	; 0x07
    10ac:	3a 87       	std	Y+10, r19	; 0x0a
    10ae:	29 87       	std	Y+9, r18	; 0x09
	 u8 taskLevel = 0;
    10b0:	1b 82       	std	Y+3, r1	; 0x03
	 static u8 Tasks_Init = 0;

	if(Tasks_Init == 0)
    10b2:	80 91 e6 01 	lds	r24, 0x01E6
    10b6:	88 23       	and	r24, r24
    10b8:	09 f0       	breq	.+2      	; 0x10bc <OS_voidCreateTask+0x2e>
    10ba:	44 c0       	rjmp	.+136    	; 0x1144 <OS_voidCreateTask+0xb6>
	{
		 for (u8 i = 0; i < OS_NUM_PRIORITY_LEVELS; i++) {
    10bc:	1a 82       	std	Y+2, r1	; 0x02
    10be:	38 c0       	rjmp	.+112    	; 0x1130 <OS_voidCreateTask+0xa2>
		        for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
    10c0:	19 82       	std	Y+1, r1	; 0x01
    10c2:	30 c0       	rjmp	.+96     	; 0x1124 <OS_voidCreateTask+0x96>
		            OS_Tasks[i][j].Fptr = NULL;
    10c4:	8a 81       	ldd	r24, Y+2	; 0x02
    10c6:	48 2f       	mov	r20, r24
    10c8:	50 e0       	ldi	r21, 0x00	; 0
    10ca:	89 81       	ldd	r24, Y+1	; 0x01
    10cc:	28 2f       	mov	r18, r24
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	ca 01       	movw	r24, r20
    10d2:	88 0f       	add	r24, r24
    10d4:	99 1f       	adc	r25, r25
    10d6:	82 0f       	add	r24, r18
    10d8:	93 1f       	adc	r25, r19
    10da:	88 0f       	add	r24, r24
    10dc:	99 1f       	adc	r25, r25
    10de:	88 0f       	add	r24, r24
    10e0:	99 1f       	adc	r25, r25
    10e2:	88 0f       	add	r24, r24
    10e4:	99 1f       	adc	r25, r25
    10e6:	fc 01       	movw	r30, r24
    10e8:	e9 5e       	subi	r30, 0xE9	; 233
    10ea:	fd 4f       	sbci	r31, 0xFD	; 253
    10ec:	11 82       	std	Z+1, r1	; 0x01
    10ee:	10 82       	st	Z, r1
		            OS_Tasks[i][j].State = OS_TASK_DELETED;
    10f0:	8a 81       	ldd	r24, Y+2	; 0x02
    10f2:	48 2f       	mov	r20, r24
    10f4:	50 e0       	ldi	r21, 0x00	; 0
    10f6:	89 81       	ldd	r24, Y+1	; 0x01
    10f8:	28 2f       	mov	r18, r24
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	ca 01       	movw	r24, r20
    10fe:	88 0f       	add	r24, r24
    1100:	99 1f       	adc	r25, r25
    1102:	82 0f       	add	r24, r18
    1104:	93 1f       	adc	r25, r19
    1106:	88 0f       	add	r24, r24
    1108:	99 1f       	adc	r25, r25
    110a:	01 96       	adiw	r24, 0x01	; 1
    110c:	88 0f       	add	r24, r24
    110e:	99 1f       	adc	r25, r25
    1110:	88 0f       	add	r24, r24
    1112:	99 1f       	adc	r25, r25
    1114:	fc 01       	movw	r30, r24
    1116:	ef 5e       	subi	r30, 0xEF	; 239
    1118:	fd 4f       	sbci	r31, 0xFD	; 253
    111a:	82 e0       	ldi	r24, 0x02	; 2
    111c:	80 83       	st	Z, r24
	 static u8 Tasks_Init = 0;

	if(Tasks_Init == 0)
	{
		 for (u8 i = 0; i < OS_NUM_PRIORITY_LEVELS; i++) {
		        for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
    111e:	89 81       	ldd	r24, Y+1	; 0x01
    1120:	8f 5f       	subi	r24, 0xFF	; 255
    1122:	89 83       	std	Y+1, r24	; 0x01
    1124:	89 81       	ldd	r24, Y+1	; 0x01
    1126:	82 30       	cpi	r24, 0x02	; 2
    1128:	68 f2       	brcs	.-102    	; 0x10c4 <OS_voidCreateTask+0x36>
	 u8 taskLevel = 0;
	 static u8 Tasks_Init = 0;

	if(Tasks_Init == 0)
	{
		 for (u8 i = 0; i < OS_NUM_PRIORITY_LEVELS; i++) {
    112a:	8a 81       	ldd	r24, Y+2	; 0x02
    112c:	8f 5f       	subi	r24, 0xFF	; 255
    112e:	8a 83       	std	Y+2, r24	; 0x02
    1130:	8a 81       	ldd	r24, Y+2	; 0x02
    1132:	82 30       	cpi	r24, 0x02	; 2
    1134:	28 f2       	brcs	.-118    	; 0x10c0 <OS_voidCreateTask+0x32>
		        for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
		            OS_Tasks[i][j].Fptr = NULL;
		            OS_Tasks[i][j].State = OS_TASK_DELETED;
		        }
		    }
		 Tasks_Init = 1 ;
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	80 93 e6 01 	sts	0x01E6, r24
    113c:	03 c0       	rjmp	.+6      	; 0x1144 <OS_voidCreateTask+0xb6>
	}
	// Find the first available slot for the task with the same priority
    while (taskLevel < OS_NUM_SAME_PRIORITY_TASKS && OS_Tasks[Copy_u8ID][taskLevel].Fptr != NULL) {
        taskLevel++;
    113e:	8b 81       	ldd	r24, Y+3	; 0x03
    1140:	8f 5f       	subi	r24, 0xFF	; 255
    1142:	8b 83       	std	Y+3, r24	; 0x03
		        }
		    }
		 Tasks_Init = 1 ;
	}
	// Find the first available slot for the task with the same priority
    while (taskLevel < OS_NUM_SAME_PRIORITY_TASKS && OS_Tasks[Copy_u8ID][taskLevel].Fptr != NULL) {
    1144:	8b 81       	ldd	r24, Y+3	; 0x03
    1146:	82 30       	cpi	r24, 0x02	; 2
    1148:	c0 f4       	brcc	.+48     	; 0x117a <OS_voidCreateTask+0xec>
    114a:	8c 81       	ldd	r24, Y+4	; 0x04
    114c:	48 2f       	mov	r20, r24
    114e:	50 e0       	ldi	r21, 0x00	; 0
    1150:	8b 81       	ldd	r24, Y+3	; 0x03
    1152:	28 2f       	mov	r18, r24
    1154:	30 e0       	ldi	r19, 0x00	; 0
    1156:	ca 01       	movw	r24, r20
    1158:	88 0f       	add	r24, r24
    115a:	99 1f       	adc	r25, r25
    115c:	82 0f       	add	r24, r18
    115e:	93 1f       	adc	r25, r19
    1160:	88 0f       	add	r24, r24
    1162:	99 1f       	adc	r25, r25
    1164:	88 0f       	add	r24, r24
    1166:	99 1f       	adc	r25, r25
    1168:	88 0f       	add	r24, r24
    116a:	99 1f       	adc	r25, r25
    116c:	fc 01       	movw	r30, r24
    116e:	e9 5e       	subi	r30, 0xE9	; 233
    1170:	fd 4f       	sbci	r31, 0xFD	; 253
    1172:	80 81       	ld	r24, Z
    1174:	91 81       	ldd	r25, Z+1	; 0x01
    1176:	00 97       	sbiw	r24, 0x00	; 0
    1178:	11 f7       	brne	.-60     	; 0x113e <OS_voidCreateTask+0xb0>
        taskLevel++;
    }

    if (taskLevel < OS_NUM_SAME_PRIORITY_TASKS) {
    117a:	8b 81       	ldd	r24, Y+3	; 0x03
    117c:	82 30       	cpi	r24, 0x02	; 2
    117e:	08 f0       	brcs	.+2      	; 0x1182 <OS_voidCreateTask+0xf4>
    1180:	74 c0       	rjmp	.+232    	; 0x126a <OS_voidCreateTask+0x1dc>
        OS_Tasks[Copy_u8ID][taskLevel].Fptr = ptr;
    1182:	8c 81       	ldd	r24, Y+4	; 0x04
    1184:	48 2f       	mov	r20, r24
    1186:	50 e0       	ldi	r21, 0x00	; 0
    1188:	8b 81       	ldd	r24, Y+3	; 0x03
    118a:	28 2f       	mov	r18, r24
    118c:	30 e0       	ldi	r19, 0x00	; 0
    118e:	ca 01       	movw	r24, r20
    1190:	88 0f       	add	r24, r24
    1192:	99 1f       	adc	r25, r25
    1194:	82 0f       	add	r24, r18
    1196:	93 1f       	adc	r25, r19
    1198:	88 0f       	add	r24, r24
    119a:	99 1f       	adc	r25, r25
    119c:	88 0f       	add	r24, r24
    119e:	99 1f       	adc	r25, r25
    11a0:	88 0f       	add	r24, r24
    11a2:	99 1f       	adc	r25, r25
    11a4:	fc 01       	movw	r30, r24
    11a6:	e9 5e       	subi	r30, 0xE9	; 233
    11a8:	fd 4f       	sbci	r31, 0xFD	; 253
    11aa:	89 85       	ldd	r24, Y+9	; 0x09
    11ac:	9a 85       	ldd	r25, Y+10	; 0x0a
    11ae:	91 83       	std	Z+1, r25	; 0x01
    11b0:	80 83       	st	Z, r24
        OS_Tasks[Copy_u8ID][taskLevel].InitialDelay = Copy_u8InitialDelay;
    11b2:	8c 81       	ldd	r24, Y+4	; 0x04
    11b4:	48 2f       	mov	r20, r24
    11b6:	50 e0       	ldi	r21, 0x00	; 0
    11b8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ba:	28 2f       	mov	r18, r24
    11bc:	30 e0       	ldi	r19, 0x00	; 0
    11be:	6f 81       	ldd	r22, Y+7	; 0x07
    11c0:	ca 01       	movw	r24, r20
    11c2:	88 0f       	add	r24, r24
    11c4:	99 1f       	adc	r25, r25
    11c6:	82 0f       	add	r24, r18
    11c8:	93 1f       	adc	r25, r19
    11ca:	88 0f       	add	r24, r24
    11cc:	99 1f       	adc	r25, r25
    11ce:	88 0f       	add	r24, r24
    11d0:	99 1f       	adc	r25, r25
    11d2:	01 96       	adiw	r24, 0x01	; 1
    11d4:	88 0f       	add	r24, r24
    11d6:	99 1f       	adc	r25, r25
    11d8:	fc 01       	movw	r30, r24
    11da:	ef 5e       	subi	r30, 0xEF	; 239
    11dc:	fd 4f       	sbci	r31, 0xFD	; 253
    11de:	60 83       	st	Z, r22
        OS_Tasks[Copy_u8ID][taskLevel].Periodicity = Copy_u8Periodicity;
    11e0:	8c 81       	ldd	r24, Y+4	; 0x04
    11e2:	48 2f       	mov	r20, r24
    11e4:	50 e0       	ldi	r21, 0x00	; 0
    11e6:	8b 81       	ldd	r24, Y+3	; 0x03
    11e8:	28 2f       	mov	r18, r24
    11ea:	30 e0       	ldi	r19, 0x00	; 0
    11ec:	ca 01       	movw	r24, r20
    11ee:	88 0f       	add	r24, r24
    11f0:	99 1f       	adc	r25, r25
    11f2:	82 0f       	add	r24, r18
    11f4:	93 1f       	adc	r25, r19
    11f6:	88 0f       	add	r24, r24
    11f8:	99 1f       	adc	r25, r25
    11fa:	88 0f       	add	r24, r24
    11fc:	99 1f       	adc	r25, r25
    11fe:	88 0f       	add	r24, r24
    1200:	99 1f       	adc	r25, r25
    1202:	fc 01       	movw	r30, r24
    1204:	ef 5e       	subi	r30, 0xEF	; 239
    1206:	fd 4f       	sbci	r31, 0xFD	; 253
    1208:	8d 81       	ldd	r24, Y+5	; 0x05
    120a:	9e 81       	ldd	r25, Y+6	; 0x06
    120c:	91 83       	std	Z+1, r25	; 0x01
    120e:	80 83       	st	Z, r24
        OS_Tasks[Copy_u8ID][taskLevel].State = OS_TASK_READY;
    1210:	8c 81       	ldd	r24, Y+4	; 0x04
    1212:	48 2f       	mov	r20, r24
    1214:	50 e0       	ldi	r21, 0x00	; 0
    1216:	8b 81       	ldd	r24, Y+3	; 0x03
    1218:	28 2f       	mov	r18, r24
    121a:	30 e0       	ldi	r19, 0x00	; 0
    121c:	ca 01       	movw	r24, r20
    121e:	88 0f       	add	r24, r24
    1220:	99 1f       	adc	r25, r25
    1222:	82 0f       	add	r24, r18
    1224:	93 1f       	adc	r25, r19
    1226:	88 0f       	add	r24, r24
    1228:	99 1f       	adc	r25, r25
    122a:	01 96       	adiw	r24, 0x01	; 1
    122c:	88 0f       	add	r24, r24
    122e:	99 1f       	adc	r25, r25
    1230:	88 0f       	add	r24, r24
    1232:	99 1f       	adc	r25, r25
    1234:	fc 01       	movw	r30, r24
    1236:	ef 5e       	subi	r30, 0xEF	; 239
    1238:	fd 4f       	sbci	r31, 0xFD	; 253
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	80 83       	st	Z, r24
        OS_Tasks[Copy_u8ID][taskLevel].TaskID = Copy_u8ID;
    123e:	8c 81       	ldd	r24, Y+4	; 0x04
    1240:	48 2f       	mov	r20, r24
    1242:	50 e0       	ldi	r21, 0x00	; 0
    1244:	8b 81       	ldd	r24, Y+3	; 0x03
    1246:	28 2f       	mov	r18, r24
    1248:	30 e0       	ldi	r19, 0x00	; 0
    124a:	ca 01       	movw	r24, r20
    124c:	88 0f       	add	r24, r24
    124e:	99 1f       	adc	r25, r25
    1250:	82 0f       	add	r24, r18
    1252:	93 1f       	adc	r25, r19
    1254:	88 0f       	add	r24, r24
    1256:	99 1f       	adc	r25, r25
    1258:	88 0f       	add	r24, r24
    125a:	99 1f       	adc	r25, r25
    125c:	88 0f       	add	r24, r24
    125e:	99 1f       	adc	r25, r25
    1260:	fc 01       	movw	r30, r24
    1262:	ec 5e       	subi	r30, 0xEC	; 236
    1264:	fd 4f       	sbci	r31, 0xFD	; 253
    1266:	8c 81       	ldd	r24, Y+4	; 0x04
    1268:	80 83       	st	Z, r24
    }
}
    126a:	2a 96       	adiw	r28, 0x0a	; 10
    126c:	0f b6       	in	r0, 0x3f	; 63
    126e:	f8 94       	cli
    1270:	de bf       	out	0x3e, r29	; 62
    1272:	0f be       	out	0x3f, r0	; 63
    1274:	cd bf       	out	0x3d, r28	; 61
    1276:	cf 91       	pop	r28
    1278:	df 91       	pop	r29
    127a:	08 95       	ret

0000127c <OS_voidDeleteTask>:

/*
 * OS_voidDeleteTask
 */
void OS_voidDeleteTask(u8 Copy_u8ID) {
    127c:	df 93       	push	r29
    127e:	cf 93       	push	r28
    1280:	00 d0       	rcall	.+0      	; 0x1282 <OS_voidDeleteTask+0x6>
    1282:	cd b7       	in	r28, 0x3d	; 61
    1284:	de b7       	in	r29, 0x3e	; 62
    1286:	8a 83       	std	Y+2, r24	; 0x02
    for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
    1288:	19 82       	std	Y+1, r1	; 0x01
    128a:	1a c0       	rjmp	.+52     	; 0x12c0 <OS_voidDeleteTask+0x44>
        OS_Tasks[Copy_u8ID][j].State = OS_TASK_DELETED;
    128c:	8a 81       	ldd	r24, Y+2	; 0x02
    128e:	48 2f       	mov	r20, r24
    1290:	50 e0       	ldi	r21, 0x00	; 0
    1292:	89 81       	ldd	r24, Y+1	; 0x01
    1294:	28 2f       	mov	r18, r24
    1296:	30 e0       	ldi	r19, 0x00	; 0
    1298:	ca 01       	movw	r24, r20
    129a:	88 0f       	add	r24, r24
    129c:	99 1f       	adc	r25, r25
    129e:	82 0f       	add	r24, r18
    12a0:	93 1f       	adc	r25, r19
    12a2:	88 0f       	add	r24, r24
    12a4:	99 1f       	adc	r25, r25
    12a6:	01 96       	adiw	r24, 0x01	; 1
    12a8:	88 0f       	add	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	88 0f       	add	r24, r24
    12ae:	99 1f       	adc	r25, r25
    12b0:	fc 01       	movw	r30, r24
    12b2:	ef 5e       	subi	r30, 0xEF	; 239
    12b4:	fd 4f       	sbci	r31, 0xFD	; 253
    12b6:	82 e0       	ldi	r24, 0x02	; 2
    12b8:	80 83       	st	Z, r24

/*
 * OS_voidDeleteTask
 */
void OS_voidDeleteTask(u8 Copy_u8ID) {
    for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
    12ba:	89 81       	ldd	r24, Y+1	; 0x01
    12bc:	8f 5f       	subi	r24, 0xFF	; 255
    12be:	89 83       	std	Y+1, r24	; 0x01
    12c0:	89 81       	ldd	r24, Y+1	; 0x01
    12c2:	82 30       	cpi	r24, 0x02	; 2
    12c4:	18 f3       	brcs	.-58     	; 0x128c <OS_voidDeleteTask+0x10>
        OS_Tasks[Copy_u8ID][j].State = OS_TASK_DELETED;
    }
}
    12c6:	0f 90       	pop	r0
    12c8:	0f 90       	pop	r0
    12ca:	cf 91       	pop	r28
    12cc:	df 91       	pop	r29
    12ce:	08 95       	ret

000012d0 <OS_voidSuspendTask>:

/*
 * OS_voidSuspendTask
 */
void OS_voidSuspendTask(u8 Copy_u8ID, u8 Copy_u8SuspendTime) {
    12d0:	df 93       	push	r29
    12d2:	cf 93       	push	r28
    12d4:	00 d0       	rcall	.+0      	; 0x12d6 <OS_voidSuspendTask+0x6>
    12d6:	0f 92       	push	r0
    12d8:	cd b7       	in	r28, 0x3d	; 61
    12da:	de b7       	in	r29, 0x3e	; 62
    12dc:	8a 83       	std	Y+2, r24	; 0x02
    12de:	6b 83       	std	Y+3, r22	; 0x03
    for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
    12e0:	19 82       	std	Y+1, r1	; 0x01
    12e2:	3a c0       	rjmp	.+116    	; 0x1358 <OS_voidSuspendTask+0x88>
        OS_Tasks[Copy_u8ID][j].State = OS_TASK_SUSPENDED;
    12e4:	8a 81       	ldd	r24, Y+2	; 0x02
    12e6:	48 2f       	mov	r20, r24
    12e8:	50 e0       	ldi	r21, 0x00	; 0
    12ea:	89 81       	ldd	r24, Y+1	; 0x01
    12ec:	28 2f       	mov	r18, r24
    12ee:	30 e0       	ldi	r19, 0x00	; 0
    12f0:	ca 01       	movw	r24, r20
    12f2:	88 0f       	add	r24, r24
    12f4:	99 1f       	adc	r25, r25
    12f6:	82 0f       	add	r24, r18
    12f8:	93 1f       	adc	r25, r19
    12fa:	88 0f       	add	r24, r24
    12fc:	99 1f       	adc	r25, r25
    12fe:	01 96       	adiw	r24, 0x01	; 1
    1300:	88 0f       	add	r24, r24
    1302:	99 1f       	adc	r25, r25
    1304:	88 0f       	add	r24, r24
    1306:	99 1f       	adc	r25, r25
    1308:	fc 01       	movw	r30, r24
    130a:	ef 5e       	subi	r30, 0xEF	; 239
    130c:	fd 4f       	sbci	r31, 0xFD	; 253
    130e:	10 82       	st	Z, r1
        OS_Tasks[Copy_u8ID][j].SuspendTime = Copy_u8SuspendTime + TickCount;
    1310:	8a 81       	ldd	r24, Y+2	; 0x02
    1312:	48 2f       	mov	r20, r24
    1314:	50 e0       	ldi	r21, 0x00	; 0
    1316:	89 81       	ldd	r24, Y+1	; 0x01
    1318:	28 2f       	mov	r18, r24
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	80 91 e2 01 	lds	r24, 0x01E2
    1320:	90 91 e3 01 	lds	r25, 0x01E3
    1324:	a0 91 e4 01 	lds	r26, 0x01E4
    1328:	b0 91 e5 01 	lds	r27, 0x01E5
    132c:	98 2f       	mov	r25, r24
    132e:	8b 81       	ldd	r24, Y+3	; 0x03
    1330:	69 2f       	mov	r22, r25
    1332:	68 0f       	add	r22, r24
    1334:	ca 01       	movw	r24, r20
    1336:	88 0f       	add	r24, r24
    1338:	99 1f       	adc	r25, r25
    133a:	82 0f       	add	r24, r18
    133c:	93 1f       	adc	r25, r19
    133e:	88 0f       	add	r24, r24
    1340:	99 1f       	adc	r25, r25
    1342:	88 0f       	add	r24, r24
    1344:	99 1f       	adc	r25, r25
    1346:	88 0f       	add	r24, r24
    1348:	99 1f       	adc	r25, r25
    134a:	fc 01       	movw	r30, r24
    134c:	ea 5e       	subi	r30, 0xEA	; 234
    134e:	fd 4f       	sbci	r31, 0xFD	; 253
    1350:	60 83       	st	Z, r22

/*
 * OS_voidSuspendTask
 */
void OS_voidSuspendTask(u8 Copy_u8ID, u8 Copy_u8SuspendTime) {
    for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
    1352:	89 81       	ldd	r24, Y+1	; 0x01
    1354:	8f 5f       	subi	r24, 0xFF	; 255
    1356:	89 83       	std	Y+1, r24	; 0x01
    1358:	89 81       	ldd	r24, Y+1	; 0x01
    135a:	82 30       	cpi	r24, 0x02	; 2
    135c:	18 f2       	brcs	.-122    	; 0x12e4 <OS_voidSuspendTask+0x14>
        OS_Tasks[Copy_u8ID][j].State = OS_TASK_SUSPENDED;
        OS_Tasks[Copy_u8ID][j].SuspendTime = Copy_u8SuspendTime + TickCount;
    }
}
    135e:	0f 90       	pop	r0
    1360:	0f 90       	pop	r0
    1362:	0f 90       	pop	r0
    1364:	cf 91       	pop	r28
    1366:	df 91       	pop	r29
    1368:	08 95       	ret

0000136a <OS_voidStartScheduler>:

/*
 * OS_voidStartScheduler
 */
void OS_voidStartScheduler(void) {
    136a:	df 93       	push	r29
    136c:	cf 93       	push	r28
    136e:	cd b7       	in	r28, 0x3d	; 61
    1370:	de b7       	in	r29, 0x3e	; 62
    // Initialize Timer/Counter 2
    TMR2_voidInit();
    1372:	0e 94 42 0b 	call	0x1684	; 0x1684 <TMR2_voidInit>

    // Start Timer/Counter 2
    TMR2_voidStart();
    1376:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <TMR2_voidStart>

    // Set a callback function to be called on Timer/Counter 2 overflow
    TMR2_voidSetCallBackOVF(Scheduler);
    137a:	87 e7       	ldi	r24, 0x77	; 119
    137c:	97 e0       	ldi	r25, 0x07	; 7
    137e:	0e 94 99 0b 	call	0x1732	; 0x1732 <TMR2_voidSetCallBackOVF>
}
    1382:	cf 91       	pop	r28
    1384:	df 91       	pop	r29
    1386:	08 95       	ret

00001388 <OS_voidResumeTask>:

/*
 * OS_voidResumeTask
 */
void OS_voidResumeTask(u8 Copy_u8ID) {
    1388:	df 93       	push	r29
    138a:	cf 93       	push	r28
    138c:	00 d0       	rcall	.+0      	; 0x138e <OS_voidResumeTask+0x6>
    138e:	cd b7       	in	r28, 0x3d	; 61
    1390:	de b7       	in	r29, 0x3e	; 62
    1392:	8a 83       	std	Y+2, r24	; 0x02
    for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
    1394:	19 82       	std	Y+1, r1	; 0x01
    1396:	1a c0       	rjmp	.+52     	; 0x13cc <OS_voidResumeTask+0x44>
        OS_Tasks[Copy_u8ID][j].State = OS_TASK_READY;
    1398:	8a 81       	ldd	r24, Y+2	; 0x02
    139a:	48 2f       	mov	r20, r24
    139c:	50 e0       	ldi	r21, 0x00	; 0
    139e:	89 81       	ldd	r24, Y+1	; 0x01
    13a0:	28 2f       	mov	r18, r24
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	ca 01       	movw	r24, r20
    13a6:	88 0f       	add	r24, r24
    13a8:	99 1f       	adc	r25, r25
    13aa:	82 0f       	add	r24, r18
    13ac:	93 1f       	adc	r25, r19
    13ae:	88 0f       	add	r24, r24
    13b0:	99 1f       	adc	r25, r25
    13b2:	01 96       	adiw	r24, 0x01	; 1
    13b4:	88 0f       	add	r24, r24
    13b6:	99 1f       	adc	r25, r25
    13b8:	88 0f       	add	r24, r24
    13ba:	99 1f       	adc	r25, r25
    13bc:	fc 01       	movw	r30, r24
    13be:	ef 5e       	subi	r30, 0xEF	; 239
    13c0:	fd 4f       	sbci	r31, 0xFD	; 253
    13c2:	81 e0       	ldi	r24, 0x01	; 1
    13c4:	80 83       	st	Z, r24

/*
 * OS_voidResumeTask
 */
void OS_voidResumeTask(u8 Copy_u8ID) {
    for (u8 j = 0; j < OS_NUM_SAME_PRIORITY_TASKS; j++) {
    13c6:	89 81       	ldd	r24, Y+1	; 0x01
    13c8:	8f 5f       	subi	r24, 0xFF	; 255
    13ca:	89 83       	std	Y+1, r24	; 0x01
    13cc:	89 81       	ldd	r24, Y+1	; 0x01
    13ce:	82 30       	cpi	r24, 0x02	; 2
    13d0:	18 f3       	brcs	.-58     	; 0x1398 <OS_voidResumeTask+0x10>
        OS_Tasks[Copy_u8ID][j].State = OS_TASK_READY;
    }
}
    13d2:	0f 90       	pop	r0
    13d4:	0f 90       	pop	r0
    13d6:	cf 91       	pop	r28
    13d8:	df 91       	pop	r29
    13da:	08 95       	ret

000013dc <OS_u8GetTaskState>:

/*
 * OS_u8GetTaskState
 */
u8 OS_u8GetTaskState(u8 Copy_u8ID, u8 Copy_u8Level) {
    13dc:	df 93       	push	r29
    13de:	cf 93       	push	r28
    13e0:	00 d0       	rcall	.+0      	; 0x13e2 <OS_u8GetTaskState+0x6>
    13e2:	cd b7       	in	r28, 0x3d	; 61
    13e4:	de b7       	in	r29, 0x3e	; 62
    13e6:	89 83       	std	Y+1, r24	; 0x01
    13e8:	6a 83       	std	Y+2, r22	; 0x02
    return OS_Tasks[Copy_u8ID][Copy_u8Level].State;
    13ea:	89 81       	ldd	r24, Y+1	; 0x01
    13ec:	48 2f       	mov	r20, r24
    13ee:	50 e0       	ldi	r21, 0x00	; 0
    13f0:	8a 81       	ldd	r24, Y+2	; 0x02
    13f2:	28 2f       	mov	r18, r24
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	ca 01       	movw	r24, r20
    13f8:	88 0f       	add	r24, r24
    13fa:	99 1f       	adc	r25, r25
    13fc:	82 0f       	add	r24, r18
    13fe:	93 1f       	adc	r25, r19
    1400:	88 0f       	add	r24, r24
    1402:	99 1f       	adc	r25, r25
    1404:	01 96       	adiw	r24, 0x01	; 1
    1406:	88 0f       	add	r24, r24
    1408:	99 1f       	adc	r25, r25
    140a:	88 0f       	add	r24, r24
    140c:	99 1f       	adc	r25, r25
    140e:	fc 01       	movw	r30, r24
    1410:	ef 5e       	subi	r30, 0xEF	; 239
    1412:	fd 4f       	sbci	r31, 0xFD	; 253
    1414:	80 81       	ld	r24, Z
}
    1416:	0f 90       	pop	r0
    1418:	0f 90       	pop	r0
    141a:	cf 91       	pop	r28
    141c:	df 91       	pop	r29
    141e:	08 95       	ret

00001420 <WDT_voidEnable>:
 * Description: Enables the Watchdog Timer (WDT) with the specified overflow time.
 * Parameters:
 *   - copy_u8Time: Time for WDT overflow, should be one of the WDT_TIME_X_X_MS options.
 */
void WDT_voidEnable(u8 copy_u8Time)
{
    1420:	df 93       	push	r29
    1422:	cf 93       	push	r28
    1424:	00 d0       	rcall	.+0      	; 0x1426 <WDT_voidEnable+0x6>
    1426:	0f 92       	push	r0
    1428:	cd b7       	in	r28, 0x3d	; 61
    142a:	de b7       	in	r29, 0x3e	; 62
    142c:	89 83       	std	Y+1, r24	; 0x01
    switch (copy_u8Time)
    142e:	89 81       	ldd	r24, Y+1	; 0x01
    1430:	28 2f       	mov	r18, r24
    1432:	30 e0       	ldi	r19, 0x00	; 0
    1434:	3b 83       	std	Y+3, r19	; 0x03
    1436:	2a 83       	std	Y+2, r18	; 0x02
    1438:	8a 81       	ldd	r24, Y+2	; 0x02
    143a:	9b 81       	ldd	r25, Y+3	; 0x03
    143c:	84 30       	cpi	r24, 0x04	; 4
    143e:	91 05       	cpc	r25, r1
    1440:	09 f4       	brne	.+2      	; 0x1444 <WDT_voidEnable+0x24>
    1442:	71 c0       	rjmp	.+226    	; 0x1526 <WDT_voidEnable+0x106>
    1444:	2a 81       	ldd	r18, Y+2	; 0x02
    1446:	3b 81       	ldd	r19, Y+3	; 0x03
    1448:	25 30       	cpi	r18, 0x05	; 5
    144a:	31 05       	cpc	r19, r1
    144c:	8c f4       	brge	.+34     	; 0x1470 <WDT_voidEnable+0x50>
    144e:	8a 81       	ldd	r24, Y+2	; 0x02
    1450:	9b 81       	ldd	r25, Y+3	; 0x03
    1452:	82 30       	cpi	r24, 0x02	; 2
    1454:	91 05       	cpc	r25, r1
    1456:	d9 f1       	breq	.+118    	; 0x14ce <WDT_voidEnable+0xae>
    1458:	2a 81       	ldd	r18, Y+2	; 0x02
    145a:	3b 81       	ldd	r19, Y+3	; 0x03
    145c:	23 30       	cpi	r18, 0x03	; 3
    145e:	31 05       	cpc	r19, r1
    1460:	0c f0       	brlt	.+2      	; 0x1464 <WDT_voidEnable+0x44>
    1462:	4b c0       	rjmp	.+150    	; 0x14fa <WDT_voidEnable+0xda>
    1464:	8a 81       	ldd	r24, Y+2	; 0x02
    1466:	9b 81       	ldd	r25, Y+3	; 0x03
    1468:	81 30       	cpi	r24, 0x01	; 1
    146a:	91 05       	cpc	r25, r1
    146c:	d1 f0       	breq	.+52     	; 0x14a2 <WDT_voidEnable+0x82>
    146e:	c8 c0       	rjmp	.+400    	; 0x1600 <WDT_voidEnable+0x1e0>
    1470:	2a 81       	ldd	r18, Y+2	; 0x02
    1472:	3b 81       	ldd	r19, Y+3	; 0x03
    1474:	26 30       	cpi	r18, 0x06	; 6
    1476:	31 05       	cpc	r19, r1
    1478:	09 f4       	brne	.+2      	; 0x147c <WDT_voidEnable+0x5c>
    147a:	81 c0       	rjmp	.+258    	; 0x157e <WDT_voidEnable+0x15e>
    147c:	8a 81       	ldd	r24, Y+2	; 0x02
    147e:	9b 81       	ldd	r25, Y+3	; 0x03
    1480:	86 30       	cpi	r24, 0x06	; 6
    1482:	91 05       	cpc	r25, r1
    1484:	0c f4       	brge	.+2      	; 0x1488 <WDT_voidEnable+0x68>
    1486:	65 c0       	rjmp	.+202    	; 0x1552 <WDT_voidEnable+0x132>
    1488:	2a 81       	ldd	r18, Y+2	; 0x02
    148a:	3b 81       	ldd	r19, Y+3	; 0x03
    148c:	27 30       	cpi	r18, 0x07	; 7
    148e:	31 05       	cpc	r19, r1
    1490:	09 f4       	brne	.+2      	; 0x1494 <WDT_voidEnable+0x74>
    1492:	8b c0       	rjmp	.+278    	; 0x15aa <WDT_voidEnable+0x18a>
    1494:	8a 81       	ldd	r24, Y+2	; 0x02
    1496:	9b 81       	ldd	r25, Y+3	; 0x03
    1498:	88 30       	cpi	r24, 0x08	; 8
    149a:	91 05       	cpc	r25, r1
    149c:	09 f4       	brne	.+2      	; 0x14a0 <WDT_voidEnable+0x80>
    149e:	9b c0       	rjmp	.+310    	; 0x15d6 <WDT_voidEnable+0x1b6>
    14a0:	af c0       	rjmp	.+350    	; 0x1600 <WDT_voidEnable+0x1e0>
    {
    // Select overflow time as 16.3ms
    case WDT_TIME_16_3_MS:
        CLR_BIT(WDTCR, WDP0);
    14a2:	a1 e4       	ldi	r26, 0x41	; 65
    14a4:	b0 e0       	ldi	r27, 0x00	; 0
    14a6:	e1 e4       	ldi	r30, 0x41	; 65
    14a8:	f0 e0       	ldi	r31, 0x00	; 0
    14aa:	80 81       	ld	r24, Z
    14ac:	8e 7f       	andi	r24, 0xFE	; 254
    14ae:	8c 93       	st	X, r24
        CLR_BIT(WDTCR, WDP1);
    14b0:	a1 e4       	ldi	r26, 0x41	; 65
    14b2:	b0 e0       	ldi	r27, 0x00	; 0
    14b4:	e1 e4       	ldi	r30, 0x41	; 65
    14b6:	f0 e0       	ldi	r31, 0x00	; 0
    14b8:	80 81       	ld	r24, Z
    14ba:	8d 7f       	andi	r24, 0xFD	; 253
    14bc:	8c 93       	st	X, r24
        CLR_BIT(WDTCR, WDP2);
    14be:	a1 e4       	ldi	r26, 0x41	; 65
    14c0:	b0 e0       	ldi	r27, 0x00	; 0
    14c2:	e1 e4       	ldi	r30, 0x41	; 65
    14c4:	f0 e0       	ldi	r31, 0x00	; 0
    14c6:	80 81       	ld	r24, Z
    14c8:	8b 7f       	andi	r24, 0xFB	; 251
    14ca:	8c 93       	st	X, r24
    14cc:	99 c0       	rjmp	.+306    	; 0x1600 <WDT_voidEnable+0x1e0>
        break;

    // Select overflow time as 32.5ms
    case WDT_TIME_32_5_MS:
        SET_BIT(WDTCR, WDP0);
    14ce:	a1 e4       	ldi	r26, 0x41	; 65
    14d0:	b0 e0       	ldi	r27, 0x00	; 0
    14d2:	e1 e4       	ldi	r30, 0x41	; 65
    14d4:	f0 e0       	ldi	r31, 0x00	; 0
    14d6:	80 81       	ld	r24, Z
    14d8:	81 60       	ori	r24, 0x01	; 1
    14da:	8c 93       	st	X, r24
        CLR_BIT(WDTCR, WDP1);
    14dc:	a1 e4       	ldi	r26, 0x41	; 65
    14de:	b0 e0       	ldi	r27, 0x00	; 0
    14e0:	e1 e4       	ldi	r30, 0x41	; 65
    14e2:	f0 e0       	ldi	r31, 0x00	; 0
    14e4:	80 81       	ld	r24, Z
    14e6:	8d 7f       	andi	r24, 0xFD	; 253
    14e8:	8c 93       	st	X, r24
        CLR_BIT(WDTCR, WDP2);
    14ea:	a1 e4       	ldi	r26, 0x41	; 65
    14ec:	b0 e0       	ldi	r27, 0x00	; 0
    14ee:	e1 e4       	ldi	r30, 0x41	; 65
    14f0:	f0 e0       	ldi	r31, 0x00	; 0
    14f2:	80 81       	ld	r24, Z
    14f4:	8b 7f       	andi	r24, 0xFB	; 251
    14f6:	8c 93       	st	X, r24
    14f8:	83 c0       	rjmp	.+262    	; 0x1600 <WDT_voidEnable+0x1e0>
        break;

    // Select overflow time as 65ms
    case WDT_TIME_65_MS:
        CLR_BIT(WDTCR, WDP0);
    14fa:	a1 e4       	ldi	r26, 0x41	; 65
    14fc:	b0 e0       	ldi	r27, 0x00	; 0
    14fe:	e1 e4       	ldi	r30, 0x41	; 65
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	8e 7f       	andi	r24, 0xFE	; 254
    1506:	8c 93       	st	X, r24
        SET_BIT(WDTCR, WDP1);
    1508:	a1 e4       	ldi	r26, 0x41	; 65
    150a:	b0 e0       	ldi	r27, 0x00	; 0
    150c:	e1 e4       	ldi	r30, 0x41	; 65
    150e:	f0 e0       	ldi	r31, 0x00	; 0
    1510:	80 81       	ld	r24, Z
    1512:	82 60       	ori	r24, 0x02	; 2
    1514:	8c 93       	st	X, r24
        CLR_BIT(WDTCR, WDP2);
    1516:	a1 e4       	ldi	r26, 0x41	; 65
    1518:	b0 e0       	ldi	r27, 0x00	; 0
    151a:	e1 e4       	ldi	r30, 0x41	; 65
    151c:	f0 e0       	ldi	r31, 0x00	; 0
    151e:	80 81       	ld	r24, Z
    1520:	8b 7f       	andi	r24, 0xFB	; 251
    1522:	8c 93       	st	X, r24
    1524:	6d c0       	rjmp	.+218    	; 0x1600 <WDT_voidEnable+0x1e0>
        break;

    // Select overflow time as 0.13s
    case WDT_TIME_0_13_S:
        SET_BIT(WDTCR, WDP0);
    1526:	a1 e4       	ldi	r26, 0x41	; 65
    1528:	b0 e0       	ldi	r27, 0x00	; 0
    152a:	e1 e4       	ldi	r30, 0x41	; 65
    152c:	f0 e0       	ldi	r31, 0x00	; 0
    152e:	80 81       	ld	r24, Z
    1530:	81 60       	ori	r24, 0x01	; 1
    1532:	8c 93       	st	X, r24
        SET_BIT(WDTCR, WDP1);
    1534:	a1 e4       	ldi	r26, 0x41	; 65
    1536:	b0 e0       	ldi	r27, 0x00	; 0
    1538:	e1 e4       	ldi	r30, 0x41	; 65
    153a:	f0 e0       	ldi	r31, 0x00	; 0
    153c:	80 81       	ld	r24, Z
    153e:	82 60       	ori	r24, 0x02	; 2
    1540:	8c 93       	st	X, r24
        CLR_BIT(WDTCR, WDP2);
    1542:	a1 e4       	ldi	r26, 0x41	; 65
    1544:	b0 e0       	ldi	r27, 0x00	; 0
    1546:	e1 e4       	ldi	r30, 0x41	; 65
    1548:	f0 e0       	ldi	r31, 0x00	; 0
    154a:	80 81       	ld	r24, Z
    154c:	8b 7f       	andi	r24, 0xFB	; 251
    154e:	8c 93       	st	X, r24
    1550:	57 c0       	rjmp	.+174    	; 0x1600 <WDT_voidEnable+0x1e0>
        break;

    // Select overflow time as 0.26s
    case WDT_TIME_0_26_S:
        CLR_BIT(WDTCR, WDP0);
    1552:	a1 e4       	ldi	r26, 0x41	; 65
    1554:	b0 e0       	ldi	r27, 0x00	; 0
    1556:	e1 e4       	ldi	r30, 0x41	; 65
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	8e 7f       	andi	r24, 0xFE	; 254
    155e:	8c 93       	st	X, r24
        CLR_BIT(WDTCR, WDP1);
    1560:	a1 e4       	ldi	r26, 0x41	; 65
    1562:	b0 e0       	ldi	r27, 0x00	; 0
    1564:	e1 e4       	ldi	r30, 0x41	; 65
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	80 81       	ld	r24, Z
    156a:	8d 7f       	andi	r24, 0xFD	; 253
    156c:	8c 93       	st	X, r24
        SET_BIT(WDTCR, WDP2);
    156e:	a1 e4       	ldi	r26, 0x41	; 65
    1570:	b0 e0       	ldi	r27, 0x00	; 0
    1572:	e1 e4       	ldi	r30, 0x41	; 65
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	80 81       	ld	r24, Z
    1578:	84 60       	ori	r24, 0x04	; 4
    157a:	8c 93       	st	X, r24
    157c:	41 c0       	rjmp	.+130    	; 0x1600 <WDT_voidEnable+0x1e0>
        break;

    // Select overflow time as 0.52s
    case WDT_TIME_0_52_S:
        SET_BIT(WDTCR, WDP0);
    157e:	a1 e4       	ldi	r26, 0x41	; 65
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	e1 e4       	ldi	r30, 0x41	; 65
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	81 60       	ori	r24, 0x01	; 1
    158a:	8c 93       	st	X, r24
        CLR_BIT(WDTCR, WDP1);
    158c:	a1 e4       	ldi	r26, 0x41	; 65
    158e:	b0 e0       	ldi	r27, 0x00	; 0
    1590:	e1 e4       	ldi	r30, 0x41	; 65
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	80 81       	ld	r24, Z
    1596:	8d 7f       	andi	r24, 0xFD	; 253
    1598:	8c 93       	st	X, r24
        SET_BIT(WDTCR, WDP2);
    159a:	a1 e4       	ldi	r26, 0x41	; 65
    159c:	b0 e0       	ldi	r27, 0x00	; 0
    159e:	e1 e4       	ldi	r30, 0x41	; 65
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
    15a2:	80 81       	ld	r24, Z
    15a4:	84 60       	ori	r24, 0x04	; 4
    15a6:	8c 93       	st	X, r24
    15a8:	2b c0       	rjmp	.+86     	; 0x1600 <WDT_voidEnable+0x1e0>
        break;

    // Select overflow time as 1s
    case WDT_TIME_1_S:
        CLR_BIT(WDTCR, WDP0);
    15aa:	a1 e4       	ldi	r26, 0x41	; 65
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	e1 e4       	ldi	r30, 0x41	; 65
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	8e 7f       	andi	r24, 0xFE	; 254
    15b6:	8c 93       	st	X, r24
        SET_BIT(WDTCR, WDP1);
    15b8:	a1 e4       	ldi	r26, 0x41	; 65
    15ba:	b0 e0       	ldi	r27, 0x00	; 0
    15bc:	e1 e4       	ldi	r30, 0x41	; 65
    15be:	f0 e0       	ldi	r31, 0x00	; 0
    15c0:	80 81       	ld	r24, Z
    15c2:	82 60       	ori	r24, 0x02	; 2
    15c4:	8c 93       	st	X, r24
        SET_BIT(WDTCR, WDP2);
    15c6:	a1 e4       	ldi	r26, 0x41	; 65
    15c8:	b0 e0       	ldi	r27, 0x00	; 0
    15ca:	e1 e4       	ldi	r30, 0x41	; 65
    15cc:	f0 e0       	ldi	r31, 0x00	; 0
    15ce:	80 81       	ld	r24, Z
    15d0:	84 60       	ori	r24, 0x04	; 4
    15d2:	8c 93       	st	X, r24
    15d4:	15 c0       	rjmp	.+42     	; 0x1600 <WDT_voidEnable+0x1e0>
        break;

    // Select overflow time as 2.1s
    case WDT_TIME_2_1_S:
        SET_BIT(WDTCR, WDP0);
    15d6:	a1 e4       	ldi	r26, 0x41	; 65
    15d8:	b0 e0       	ldi	r27, 0x00	; 0
    15da:	e1 e4       	ldi	r30, 0x41	; 65
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	80 81       	ld	r24, Z
    15e0:	81 60       	ori	r24, 0x01	; 1
    15e2:	8c 93       	st	X, r24
        SET_BIT(WDTCR, WDP1);
    15e4:	a1 e4       	ldi	r26, 0x41	; 65
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	e1 e4       	ldi	r30, 0x41	; 65
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	82 60       	ori	r24, 0x02	; 2
    15f0:	8c 93       	st	X, r24
        SET_BIT(WDTCR, WDP2);
    15f2:	a1 e4       	ldi	r26, 0x41	; 65
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	e1 e4       	ldi	r30, 0x41	; 65
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	80 81       	ld	r24, Z
    15fc:	84 60       	ori	r24, 0x04	; 4
    15fe:	8c 93       	st	X, r24

    default:
        break;
    }
    //enable watch dog
    SET_BIT(WDTCR , WDE);
    1600:	a1 e4       	ldi	r26, 0x41	; 65
    1602:	b0 e0       	ldi	r27, 0x00	; 0
    1604:	e1 e4       	ldi	r30, 0x41	; 65
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	80 81       	ld	r24, Z
    160a:	88 60       	ori	r24, 0x08	; 8
    160c:	8c 93       	st	X, r24
}
    160e:	0f 90       	pop	r0
    1610:	0f 90       	pop	r0
    1612:	0f 90       	pop	r0
    1614:	cf 91       	pop	r28
    1616:	df 91       	pop	r29
    1618:	08 95       	ret

0000161a <WDT_voidDisable>:
/*
 * Function: WDT_voidDisable
 * Description: Disables the Watchdog Timer (WDT).
 */
void WDT_voidDisable(void)
{
    161a:	df 93       	push	r29
    161c:	cf 93       	push	r28
    161e:	cd b7       	in	r28, 0x3d	; 61
    1620:	de b7       	in	r29, 0x3e	; 62
	/* Write logical one to WDTOE and WDE */
	WDTCR = (1<<WDTOE) | (1<<WDE);
    1622:	e1 e4       	ldi	r30, 0x41	; 65
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	88 e1       	ldi	r24, 0x18	; 24
    1628:	80 83       	st	Z, r24
	/* Turn off WDT */
	WDTCR = 0x00;
    162a:	e1 e4       	ldi	r30, 0x41	; 65
    162c:	f0 e0       	ldi	r31, 0x00	; 0
    162e:	10 82       	st	Z, r1
}
    1630:	cf 91       	pop	r28
    1632:	df 91       	pop	r29
    1634:	08 95       	ret

00001636 <TMR2_voidSetDelay_ms_usingCTC>:

// Counter for tracking CTC events
volatile static u32 private_ctcCounter;

// Function to set a delay using CTC mode
void TMR2_voidSetDelay_ms_usingCTC(u16 copy_u16Delay_ms) {
    1636:	df 93       	push	r29
    1638:	cf 93       	push	r28
    163a:	00 d0       	rcall	.+0      	; 0x163c <TMR2_voidSetDelay_ms_usingCTC+0x6>
    163c:	cd b7       	in	r28, 0x3d	; 61
    163e:	de b7       	in	r29, 0x3e	; 62
    1640:	9a 83       	std	Y+2, r25	; 0x02
    1642:	89 83       	std	Y+1, r24	; 0x01
	private_ctcCounter = copy_u16Delay_ms*2;

#elif TMR2_PRESCALER == TMR2_PRESCALER_64

	// Under the condition that the tick time is 4 microseconds, set OCR2 to 249
	OCR2 = 249;
    1644:	e3 e4       	ldi	r30, 0x43	; 67
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	89 ef       	ldi	r24, 0xF9	; 249
    164a:	80 83       	st	Z, r24
	private_ctcCounter = copy_u16Delay_ms;
    164c:	89 81       	ldd	r24, Y+1	; 0x01
    164e:	9a 81       	ldd	r25, Y+2	; 0x02
    1650:	cc 01       	movw	r24, r24
    1652:	a0 e0       	ldi	r26, 0x00	; 0
    1654:	b0 e0       	ldi	r27, 0x00	; 0
    1656:	80 93 f1 01 	sts	0x01F1, r24
    165a:	90 93 f2 01 	sts	0x01F2, r25
    165e:	a0 93 f3 01 	sts	0x01F3, r26
    1662:	b0 93 f4 01 	sts	0x01F4, r27
	// Under the condition that the tick time is 4 microseconds, set OCR2 to 249
	OCR2 = 249;
	private_ctcCounter = copy_u16Delay_ms / 16;

#endif
}
    1666:	0f 90       	pop	r0
    1668:	0f 90       	pop	r0
    166a:	cf 91       	pop	r28
    166c:	df 91       	pop	r29
    166e:	08 95       	ret

00001670 <TMR2_voidSetDutyCycleForPWM>:

// Function to set the PWM duty cycle for Fast PWM and Phase Correct PWM
void TMR2_voidSetDutyCycleForPWM(u8 copy_u8DutyCycle) {
    1670:	df 93       	push	r29
    1672:	cf 93       	push	r28
    1674:	0f 92       	push	r0
    1676:	cd b7       	in	r28, 0x3d	; 61
    1678:	de b7       	in	r29, 0x3e	; 62
    167a:	89 83       	std	Y+1, r24	; 0x01
		OCR2 = (((u16) copy_u8DutyCycle * 255) / 100);
#endif
	}

#endif
}
    167c:	0f 90       	pop	r0
    167e:	cf 91       	pop	r28
    1680:	df 91       	pop	r29
    1682:	08 95       	ret

00001684 <TMR2_voidInit>:

// Function to initialize Timer0 based on the selected mode
void TMR2_voidInit(void) {
    1684:	df 93       	push	r29
    1686:	cf 93       	push	r28
    1688:	cd b7       	in	r28, 0x3d	; 61
    168a:	de b7       	in	r29, 0x3e	; 62
	// Enable Output Compare Match Interrupt (OCI)
	SET_BIT(TIMSK, OCIE2);

#elif TMR2_MODE == TMR2_NORMAL_MODE
	// Select normal mode
	CLR_BIT(TCCR2, WGM20);
    168c:	a5 e4       	ldi	r26, 0x45	; 69
    168e:	b0 e0       	ldi	r27, 0x00	; 0
    1690:	e5 e4       	ldi	r30, 0x45	; 69
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	80 81       	ld	r24, Z
    1696:	8f 7b       	andi	r24, 0xBF	; 191
    1698:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, WGM21);
    169a:	a5 e4       	ldi	r26, 0x45	; 69
    169c:	b0 e0       	ldi	r27, 0x00	; 0
    169e:	e5 e4       	ldi	r30, 0x45	; 69
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	80 81       	ld	r24, Z
    16a4:	87 7f       	andi	r24, 0xF7	; 247
    16a6:	8c 93       	st	X, r24
	// Initialize timer with a preload value
	TCNT2 = TMR2_PRELOAD_VALUE;
    16a8:	e4 e4       	ldi	r30, 0x44	; 68
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	10 82       	st	Z, r1
	// Enable overflow interrupt
	SET_BIT(TIMSK, TOIE2);
    16ae:	a9 e5       	ldi	r26, 0x59	; 89
    16b0:	b0 e0       	ldi	r27, 0x00	; 0
    16b2:	e9 e5       	ldi	r30, 0x59	; 89
    16b4:	f0 e0       	ldi	r31, 0x00	; 0
    16b6:	80 81       	ld	r24, Z
    16b8:	80 64       	ori	r24, 0x40	; 64
    16ba:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, COM20);
	SET_BIT(TCCR2, COM21);
#endif

#endif
}
    16bc:	cf 91       	pop	r28
    16be:	df 91       	pop	r29
    16c0:	08 95       	ret

000016c2 <TMR2_voidStart>:

// Function to start Timer0 with the selected prescaler
void TMR2_voidStart(void) {
    16c2:	df 93       	push	r29
    16c4:	cf 93       	push	r28
    16c6:	cd b7       	in	r28, 0x3d	; 61
    16c8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR2, CS21);
	CLR_BIT(TCCR2, CS22);

#elif TMR2_PRESCALER == TMR2_PRESCALER_64
	// Select prescaler value = 64
	SET_BIT(TCCR2, CS20);
    16ca:	a5 e4       	ldi	r26, 0x45	; 69
    16cc:	b0 e0       	ldi	r27, 0x00	; 0
    16ce:	e5 e4       	ldi	r30, 0x45	; 69
    16d0:	f0 e0       	ldi	r31, 0x00	; 0
    16d2:	80 81       	ld	r24, Z
    16d4:	81 60       	ori	r24, 0x01	; 1
    16d6:	8c 93       	st	X, r24
	SET_BIT(TCCR2, CS21);
    16d8:	a5 e4       	ldi	r26, 0x45	; 69
    16da:	b0 e0       	ldi	r27, 0x00	; 0
    16dc:	e5 e4       	ldi	r30, 0x45	; 69
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	80 81       	ld	r24, Z
    16e2:	82 60       	ori	r24, 0x02	; 2
    16e4:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, CS22);
    16e6:	a5 e4       	ldi	r26, 0x45	; 69
    16e8:	b0 e0       	ldi	r27, 0x00	; 0
    16ea:	e5 e4       	ldi	r30, 0x45	; 69
    16ec:	f0 e0       	ldi	r31, 0x00	; 0
    16ee:	80 81       	ld	r24, Z
    16f0:	8b 7f       	andi	r24, 0xFB	; 251
    16f2:	8c 93       	st	X, r24
	// Select prescaler value = 1024
	SET_BIT(TCCR2, CS20);
	CLR_BIT(TCCR2, CS21);
	SET_BIT(TCCR2, CS22);
#endif
}
    16f4:	cf 91       	pop	r28
    16f6:	df 91       	pop	r29
    16f8:	08 95       	ret

000016fa <TMR2_voidStop>:

// Function to stop Timer0 by turning off all prescaler bits
void TMR2_voidStop(void) {
    16fa:	df 93       	push	r29
    16fc:	cf 93       	push	r28
    16fe:	cd b7       	in	r28, 0x3d	; 61
    1700:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR2, CS20);
    1702:	a5 e4       	ldi	r26, 0x45	; 69
    1704:	b0 e0       	ldi	r27, 0x00	; 0
    1706:	e5 e4       	ldi	r30, 0x45	; 69
    1708:	f0 e0       	ldi	r31, 0x00	; 0
    170a:	80 81       	ld	r24, Z
    170c:	8e 7f       	andi	r24, 0xFE	; 254
    170e:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, CS21);
    1710:	a5 e4       	ldi	r26, 0x45	; 69
    1712:	b0 e0       	ldi	r27, 0x00	; 0
    1714:	e5 e4       	ldi	r30, 0x45	; 69
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	80 81       	ld	r24, Z
    171a:	8d 7f       	andi	r24, 0xFD	; 253
    171c:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, CS22);
    171e:	a5 e4       	ldi	r26, 0x45	; 69
    1720:	b0 e0       	ldi	r27, 0x00	; 0
    1722:	e5 e4       	ldi	r30, 0x45	; 69
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	80 81       	ld	r24, Z
    1728:	8b 7f       	andi	r24, 0xFB	; 251
    172a:	8c 93       	st	X, r24
}
    172c:	cf 91       	pop	r28
    172e:	df 91       	pop	r29
    1730:	08 95       	ret

00001732 <TMR2_voidSetCallBackOVF>:

// Function to set the callback function for timer0 overflow
void TMR2_voidSetCallBackOVF(void (*ptrToFunc)(void)) {
    1732:	df 93       	push	r29
    1734:	cf 93       	push	r28
    1736:	00 d0       	rcall	.+0      	; 0x1738 <TMR2_voidSetCallBackOVF+0x6>
    1738:	cd b7       	in	r28, 0x3d	; 61
    173a:	de b7       	in	r29, 0x3e	; 62
    173c:	9a 83       	std	Y+2, r25	; 0x02
    173e:	89 83       	std	Y+1, r24	; 0x01
	if (ptrToFunc != NULL)
    1740:	89 81       	ldd	r24, Y+1	; 0x01
    1742:	9a 81       	ldd	r25, Y+2	; 0x02
    1744:	00 97       	sbiw	r24, 0x00	; 0
    1746:	31 f0       	breq	.+12     	; 0x1754 <TMR2_voidSetCallBackOVF+0x22>
		TMR2_privatePtrToCAllBackOVF = ptrToFunc;
    1748:	89 81       	ldd	r24, Y+1	; 0x01
    174a:	9a 81       	ldd	r25, Y+2	; 0x02
    174c:	90 93 e8 01 	sts	0x01E8, r25
    1750:	80 93 e7 01 	sts	0x01E7, r24
}
    1754:	0f 90       	pop	r0
    1756:	0f 90       	pop	r0
    1758:	cf 91       	pop	r28
    175a:	df 91       	pop	r29
    175c:	08 95       	ret

0000175e <TMR2_voidSetCallBackCTC>:

// Function to set the callback function for timer0 CTC
void TMR2_voidSetCallBackCTC(void (*ptrToFunc)(void)) {
    175e:	df 93       	push	r29
    1760:	cf 93       	push	r28
    1762:	00 d0       	rcall	.+0      	; 0x1764 <TMR2_voidSetCallBackCTC+0x6>
    1764:	cd b7       	in	r28, 0x3d	; 61
    1766:	de b7       	in	r29, 0x3e	; 62
    1768:	9a 83       	std	Y+2, r25	; 0x02
    176a:	89 83       	std	Y+1, r24	; 0x01
	if (ptrToFunc != NULL)
    176c:	89 81       	ldd	r24, Y+1	; 0x01
    176e:	9a 81       	ldd	r25, Y+2	; 0x02
    1770:	00 97       	sbiw	r24, 0x00	; 0
    1772:	31 f0       	breq	.+12     	; 0x1780 <TMR2_voidSetCallBackCTC+0x22>
		TMR2_privatePtrToCAllBackCTC = ptrToFunc;
    1774:	89 81       	ldd	r24, Y+1	; 0x01
    1776:	9a 81       	ldd	r25, Y+2	; 0x02
    1778:	90 93 ea 01 	sts	0x01EA, r25
    177c:	80 93 e9 01 	sts	0x01E9, r24
}
    1780:	0f 90       	pop	r0
    1782:	0f 90       	pop	r0
    1784:	cf 91       	pop	r28
    1786:	df 91       	pop	r29
    1788:	08 95       	ret

0000178a <__vector_5>:
//////////////////////////////////***************ISR****************/////////////////////////////

// ISR for timer0 overflow
void __vector_5(void) __attribute__((signal));
void __vector_5(void)
{
    178a:	1f 92       	push	r1
    178c:	0f 92       	push	r0
    178e:	0f b6       	in	r0, 0x3f	; 63
    1790:	0f 92       	push	r0
    1792:	11 24       	eor	r1, r1
    1794:	2f 93       	push	r18
    1796:	3f 93       	push	r19
    1798:	4f 93       	push	r20
    179a:	5f 93       	push	r21
    179c:	6f 93       	push	r22
    179e:	7f 93       	push	r23
    17a0:	8f 93       	push	r24
    17a2:	9f 93       	push	r25
    17a4:	af 93       	push	r26
    17a6:	bf 93       	push	r27
    17a8:	ef 93       	push	r30
    17aa:	ff 93       	push	r31
    17ac:	df 93       	push	r29
    17ae:	cf 93       	push	r28
    17b0:	cd b7       	in	r28, 0x3d	; 61
    17b2:	de b7       	in	r29, 0x3e	; 62
	static u16 local_u16ovCounter = 0;
	local_u16ovCounter++;
    17b4:	80 91 eb 01 	lds	r24, 0x01EB
    17b8:	90 91 ec 01 	lds	r25, 0x01EC
    17bc:	01 96       	adiw	r24, 0x01	; 1
    17be:	90 93 ec 01 	sts	0x01EC, r25
    17c2:	80 93 eb 01 	sts	0x01EB, r24

	if (TMR2_ovCount == local_u16ovCounter) {
    17c6:	80 91 eb 01 	lds	r24, 0x01EB
    17ca:	90 91 ec 01 	lds	r25, 0x01EC
    17ce:	86 30       	cpi	r24, 0x06	; 6
    17d0:	91 05       	cpc	r25, r1
    17d2:	91 f4       	brne	.+36     	; 0x17f8 <__vector_5+0x6e>
		// Reload preload value
		TCNT2 = TMR2_PRELOAD_VALUE;
    17d4:	e4 e4       	ldi	r30, 0x44	; 68
    17d6:	f0 e0       	ldi	r31, 0x00	; 0
    17d8:	10 82       	st	Z, r1
		// Clear the counter
		local_u16ovCounter = 0;
    17da:	10 92 ec 01 	sts	0x01EC, r1
    17de:	10 92 eb 01 	sts	0x01EB, r1

		// Call the callback function if assigned
		if (TMR2_privatePtrToCAllBackOVF != NULL) {
    17e2:	80 91 e7 01 	lds	r24, 0x01E7
    17e6:	90 91 e8 01 	lds	r25, 0x01E8
    17ea:	00 97       	sbiw	r24, 0x00	; 0
    17ec:	29 f0       	breq	.+10     	; 0x17f8 <__vector_5+0x6e>
			TMR2_privatePtrToCAllBackOVF();
    17ee:	e0 91 e7 01 	lds	r30, 0x01E7
    17f2:	f0 91 e8 01 	lds	r31, 0x01E8
    17f6:	09 95       	icall
		}
	}
}
    17f8:	cf 91       	pop	r28
    17fa:	df 91       	pop	r29
    17fc:	ff 91       	pop	r31
    17fe:	ef 91       	pop	r30
    1800:	bf 91       	pop	r27
    1802:	af 91       	pop	r26
    1804:	9f 91       	pop	r25
    1806:	8f 91       	pop	r24
    1808:	7f 91       	pop	r23
    180a:	6f 91       	pop	r22
    180c:	5f 91       	pop	r21
    180e:	4f 91       	pop	r20
    1810:	3f 91       	pop	r19
    1812:	2f 91       	pop	r18
    1814:	0f 90       	pop	r0
    1816:	0f be       	out	0x3f, r0	; 63
    1818:	0f 90       	pop	r0
    181a:	1f 90       	pop	r1
    181c:	18 95       	reti

0000181e <__vector_4>:

// ISR for timer0 output compare match
void __vector_4(void) __attribute__((signal));
void __vector_4(void)
{
    181e:	1f 92       	push	r1
    1820:	0f 92       	push	r0
    1822:	0f b6       	in	r0, 0x3f	; 63
    1824:	0f 92       	push	r0
    1826:	11 24       	eor	r1, r1
    1828:	2f 93       	push	r18
    182a:	3f 93       	push	r19
    182c:	4f 93       	push	r20
    182e:	5f 93       	push	r21
    1830:	6f 93       	push	r22
    1832:	7f 93       	push	r23
    1834:	8f 93       	push	r24
    1836:	9f 93       	push	r25
    1838:	af 93       	push	r26
    183a:	bf 93       	push	r27
    183c:	ef 93       	push	r30
    183e:	ff 93       	push	r31
    1840:	df 93       	push	r29
    1842:	cf 93       	push	r28
    1844:	cd b7       	in	r28, 0x3d	; 61
    1846:	de b7       	in	r29, 0x3e	; 62
	static u32 local_u32CTCCounter = 0;
	local_u32CTCCounter++;
    1848:	80 91 ed 01 	lds	r24, 0x01ED
    184c:	90 91 ee 01 	lds	r25, 0x01EE
    1850:	a0 91 ef 01 	lds	r26, 0x01EF
    1854:	b0 91 f0 01 	lds	r27, 0x01F0
    1858:	01 96       	adiw	r24, 0x01	; 1
    185a:	a1 1d       	adc	r26, r1
    185c:	b1 1d       	adc	r27, r1
    185e:	80 93 ed 01 	sts	0x01ED, r24
    1862:	90 93 ee 01 	sts	0x01EE, r25
    1866:	a0 93 ef 01 	sts	0x01EF, r26
    186a:	b0 93 f0 01 	sts	0x01F0, r27

	if (private_ctcCounter == local_u32CTCCounter) {
    186e:	20 91 f1 01 	lds	r18, 0x01F1
    1872:	30 91 f2 01 	lds	r19, 0x01F2
    1876:	40 91 f3 01 	lds	r20, 0x01F3
    187a:	50 91 f4 01 	lds	r21, 0x01F4
    187e:	80 91 ed 01 	lds	r24, 0x01ED
    1882:	90 91 ee 01 	lds	r25, 0x01EE
    1886:	a0 91 ef 01 	lds	r26, 0x01EF
    188a:	b0 91 f0 01 	lds	r27, 0x01F0
    188e:	28 17       	cp	r18, r24
    1890:	39 07       	cpc	r19, r25
    1892:	4a 07       	cpc	r20, r26
    1894:	5b 07       	cpc	r21, r27
    1896:	99 f4       	brne	.+38     	; 0x18be <__vector_4+0xa0>
		// Clear the counter
		local_u32CTCCounter = 0;
    1898:	10 92 ed 01 	sts	0x01ED, r1
    189c:	10 92 ee 01 	sts	0x01EE, r1
    18a0:	10 92 ef 01 	sts	0x01EF, r1
    18a4:	10 92 f0 01 	sts	0x01F0, r1
		// Call the callback function if assigned
		if (TMR2_privatePtrToCAllBackCTC != NULL) {
    18a8:	80 91 e9 01 	lds	r24, 0x01E9
    18ac:	90 91 ea 01 	lds	r25, 0x01EA
    18b0:	00 97       	sbiw	r24, 0x00	; 0
    18b2:	29 f0       	breq	.+10     	; 0x18be <__vector_4+0xa0>
			TMR2_privatePtrToCAllBackCTC();
    18b4:	e0 91 e9 01 	lds	r30, 0x01E9
    18b8:	f0 91 ea 01 	lds	r31, 0x01EA
    18bc:	09 95       	icall
		}
	}
}
    18be:	cf 91       	pop	r28
    18c0:	df 91       	pop	r29
    18c2:	ff 91       	pop	r31
    18c4:	ef 91       	pop	r30
    18c6:	bf 91       	pop	r27
    18c8:	af 91       	pop	r26
    18ca:	9f 91       	pop	r25
    18cc:	8f 91       	pop	r24
    18ce:	7f 91       	pop	r23
    18d0:	6f 91       	pop	r22
    18d2:	5f 91       	pop	r21
    18d4:	4f 91       	pop	r20
    18d6:	3f 91       	pop	r19
    18d8:	2f 91       	pop	r18
    18da:	0f 90       	pop	r0
    18dc:	0f be       	out	0x3f, r0	; 63
    18de:	0f 90       	pop	r0
    18e0:	1f 90       	pop	r1
    18e2:	18 95       	reti

000018e4 <TMR2_voidSetCompareMatchValue>:

// Function to set the output compare match value (OCR2) for CTC mode
void TMR2_voidSetCompareMatchValue(u8 copy_u8CompareValue) {
    18e4:	df 93       	push	r29
    18e6:	cf 93       	push	r28
    18e8:	0f 92       	push	r0
    18ea:	cd b7       	in	r28, 0x3d	; 61
    18ec:	de b7       	in	r29, 0x3e	; 62
    18ee:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = copy_u8CompareValue;
    18f0:	e3 e4       	ldi	r30, 0x43	; 67
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	89 81       	ldd	r24, Y+1	; 0x01
    18f6:	80 83       	st	Z, r24
}
    18f8:	0f 90       	pop	r0
    18fa:	cf 91       	pop	r28
    18fc:	df 91       	pop	r29
    18fe:	08 95       	ret

00001900 <TMR1_voidSetFrequencyMode14FastPWM>:
 */

#include "../includes/TMR1_interface.h"


void TMR1_voidSetFrequencyMode14FastPWM(u16 copy_u16Frequency_hz) {
    1900:	0f 93       	push	r16
    1902:	1f 93       	push	r17
    1904:	df 93       	push	r29
    1906:	cf 93       	push	r28
    1908:	00 d0       	rcall	.+0      	; 0x190a <TMR1_voidSetFrequencyMode14FastPWM+0xa>
    190a:	cd b7       	in	r28, 0x3d	; 61
    190c:	de b7       	in	r29, 0x3e	; 62
    190e:	9a 83       	std	Y+2, r25	; 0x02
    1910:	89 83       	std	Y+1, r24	; 0x01
//under condition tick time 4microsec  prescaler64//////////////////////////////////////////////
	#if TMR1_PRESCALER == TMR1_PRESCALER_64
	ICR1 = ((1000000UL / copy_u16Frequency_hz) / 4) - 1;
    1912:	06 e4       	ldi	r16, 0x46	; 70
    1914:	10 e0       	ldi	r17, 0x00	; 0
    1916:	89 81       	ldd	r24, Y+1	; 0x01
    1918:	9a 81       	ldd	r25, Y+2	; 0x02
    191a:	9c 01       	movw	r18, r24
    191c:	40 e0       	ldi	r20, 0x00	; 0
    191e:	50 e0       	ldi	r21, 0x00	; 0
    1920:	80 e9       	ldi	r24, 0x90	; 144
    1922:	90 ed       	ldi	r25, 0xD0	; 208
    1924:	a3 e0       	ldi	r26, 0x03	; 3
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	bc 01       	movw	r22, r24
    192a:	cd 01       	movw	r24, r26
    192c:	0e 94 42 23 	call	0x4684	; 0x4684 <__udivmodsi4>
    1930:	da 01       	movw	r26, r20
    1932:	c9 01       	movw	r24, r18
    1934:	01 97       	sbiw	r24, 0x01	; 1
    1936:	f8 01       	movw	r30, r16
    1938:	91 83       	std	Z+1, r25	; 0x01
    193a:	80 83       	st	Z, r24
	#endif// TMR1_PRESCALER

}
    193c:	0f 90       	pop	r0
    193e:	0f 90       	pop	r0
    1940:	cf 91       	pop	r28
    1942:	df 91       	pop	r29
    1944:	1f 91       	pop	r17
    1946:	0f 91       	pop	r16
    1948:	08 95       	ret

0000194a <TMR1_voidSetDutyCycleMode14FastPWM>:

void TMR1_voidSetDutyCycleMode14FastPWM(F32 copy_u8_duty) {
    194a:	0f 93       	push	r16
    194c:	1f 93       	push	r17
    194e:	df 93       	push	r29
    1950:	cf 93       	push	r28
    1952:	00 d0       	rcall	.+0      	; 0x1954 <TMR1_voidSetDutyCycleMode14FastPWM+0xa>
    1954:	00 d0       	rcall	.+0      	; 0x1956 <TMR1_voidSetDutyCycleMode14FastPWM+0xc>
    1956:	cd b7       	in	r28, 0x3d	; 61
    1958:	de b7       	in	r29, 0x3e	; 62
    195a:	69 83       	std	Y+1, r22	; 0x01
    195c:	7a 83       	std	Y+2, r23	; 0x02
    195e:	8b 83       	std	Y+3, r24	; 0x03
    1960:	9c 83       	std	Y+4, r25	; 0x04
	if (copy_u8_duty <= 100) {
    1962:	69 81       	ldd	r22, Y+1	; 0x01
    1964:	7a 81       	ldd	r23, Y+2	; 0x02
    1966:	8b 81       	ldd	r24, Y+3	; 0x03
    1968:	9c 81       	ldd	r25, Y+4	; 0x04
    196a:	20 e0       	ldi	r18, 0x00	; 0
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	48 ec       	ldi	r20, 0xC8	; 200
    1970:	52 e4       	ldi	r21, 0x42	; 66
    1972:	0e 94 85 04 	call	0x90a	; 0x90a <__lesf2>
    1976:	18 16       	cp	r1, r24
    1978:	0c f4       	brge	.+2      	; 0x197c <TMR1_voidSetDutyCycleMode14FastPWM+0x32>
    197a:	48 c0       	rjmp	.+144    	; 0x1a0c <TMR1_voidSetDutyCycleMode14FastPWM+0xc2>
#if TMR1_PWM_MODE == TMR1_NONINVERTING
		if (copy_u8_duty == 0) {
    197c:	69 81       	ldd	r22, Y+1	; 0x01
    197e:	7a 81       	ldd	r23, Y+2	; 0x02
    1980:	8b 81       	ldd	r24, Y+3	; 0x03
    1982:	9c 81       	ldd	r25, Y+4	; 0x04
    1984:	20 e0       	ldi	r18, 0x00	; 0
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	40 e0       	ldi	r20, 0x00	; 0
    198a:	50 e0       	ldi	r21, 0x00	; 0
    198c:	0e 94 c5 03 	call	0x78a	; 0x78a <__eqsf2>
    1990:	88 23       	and	r24, r24
    1992:	29 f4       	brne	.+10     	; 0x199e <TMR1_voidSetDutyCycleMode14FastPWM+0x54>
			OCR1A = 0;
    1994:	ea e4       	ldi	r30, 0x4A	; 74
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	11 82       	std	Z+1, r1	; 0x01
    199a:	10 82       	st	Z, r1
    199c:	37 c0       	rjmp	.+110    	; 0x1a0c <TMR1_voidSetDutyCycleMode14FastPWM+0xc2>
		} else {
			OCR1A = ((copy_u8_duty * (ICR1 + 1)) / 100) - 1;
    199e:	0a e4       	ldi	r16, 0x4A	; 74
    19a0:	10 e0       	ldi	r17, 0x00	; 0
    19a2:	e6 e4       	ldi	r30, 0x46	; 70
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	91 81       	ldd	r25, Z+1	; 0x01
    19aa:	01 96       	adiw	r24, 0x01	; 1
    19ac:	cc 01       	movw	r24, r24
    19ae:	a0 e0       	ldi	r26, 0x00	; 0
    19b0:	b0 e0       	ldi	r27, 0x00	; 0
    19b2:	bc 01       	movw	r22, r24
    19b4:	cd 01       	movw	r24, r26
    19b6:	0e 94 09 05 	call	0xa12	; 0xa12 <__floatunsisf>
    19ba:	dc 01       	movw	r26, r24
    19bc:	cb 01       	movw	r24, r22
    19be:	bc 01       	movw	r22, r24
    19c0:	cd 01       	movw	r24, r26
    19c2:	29 81       	ldd	r18, Y+1	; 0x01
    19c4:	3a 81       	ldd	r19, Y+2	; 0x02
    19c6:	4b 81       	ldd	r20, Y+3	; 0x03
    19c8:	5c 81       	ldd	r21, Y+4	; 0x04
    19ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19ce:	dc 01       	movw	r26, r24
    19d0:	cb 01       	movw	r24, r22
    19d2:	bc 01       	movw	r22, r24
    19d4:	cd 01       	movw	r24, r26
    19d6:	20 e0       	ldi	r18, 0x00	; 0
    19d8:	30 e0       	ldi	r19, 0x00	; 0
    19da:	48 ec       	ldi	r20, 0xC8	; 200
    19dc:	52 e4       	ldi	r21, 0x42	; 66
    19de:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    19e2:	dc 01       	movw	r26, r24
    19e4:	cb 01       	movw	r24, r22
    19e6:	bc 01       	movw	r22, r24
    19e8:	cd 01       	movw	r24, r26
    19ea:	20 e0       	ldi	r18, 0x00	; 0
    19ec:	30 e0       	ldi	r19, 0x00	; 0
    19ee:	40 e8       	ldi	r20, 0x80	; 128
    19f0:	5f e3       	ldi	r21, 0x3F	; 63
    19f2:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    19f6:	dc 01       	movw	r26, r24
    19f8:	cb 01       	movw	r24, r22
    19fa:	bc 01       	movw	r22, r24
    19fc:	cd 01       	movw	r24, r26
    19fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a02:	dc 01       	movw	r26, r24
    1a04:	cb 01       	movw	r24, r22
    1a06:	f8 01       	movw	r30, r16
    1a08:	91 83       	std	Z+1, r25	; 0x01
    1a0a:	80 83       	st	Z, r24
			copy_u8_duty = 100 - copy_u8_duty;
			OCR1A = (((float)copy_u8_duty * (ICR1+1)) / 100) -1;
		}
#endif	//TMR1_FastPWM_14_MODE
	}
}
    1a0c:	0f 90       	pop	r0
    1a0e:	0f 90       	pop	r0
    1a10:	0f 90       	pop	r0
    1a12:	0f 90       	pop	r0
    1a14:	cf 91       	pop	r28
    1a16:	df 91       	pop	r29
    1a18:	1f 91       	pop	r17
    1a1a:	0f 91       	pop	r16
    1a1c:	08 95       	ret

00001a1e <TMR1_voidInit>:


void TMR1_voidInit(void) {
    1a1e:	df 93       	push	r29
    1a20:	cf 93       	push	r28
    1a22:	cd b7       	in	r28, 0x3d	; 61
    1a24:	de b7       	in	r29, 0x3e	; 62

#if TMR1_MODE == TMR1_FAST_PWM_MODE_14
	//select mode fast_PWM_MODE_14
	CLR_BIT(TCCR1A, WGM10);
    1a26:	af e4       	ldi	r26, 0x4F	; 79
    1a28:	b0 e0       	ldi	r27, 0x00	; 0
    1a2a:	ef e4       	ldi	r30, 0x4F	; 79
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	80 81       	ld	r24, Z
    1a30:	8e 7f       	andi	r24, 0xFE	; 254
    1a32:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, WGM11);
    1a34:	af e4       	ldi	r26, 0x4F	; 79
    1a36:	b0 e0       	ldi	r27, 0x00	; 0
    1a38:	ef e4       	ldi	r30, 0x4F	; 79
    1a3a:	f0 e0       	ldi	r31, 0x00	; 0
    1a3c:	80 81       	ld	r24, Z
    1a3e:	82 60       	ori	r24, 0x02	; 2
    1a40:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, WGM12);
    1a42:	ae e4       	ldi	r26, 0x4E	; 78
    1a44:	b0 e0       	ldi	r27, 0x00	; 0
    1a46:	ee e4       	ldi	r30, 0x4E	; 78
    1a48:	f0 e0       	ldi	r31, 0x00	; 0
    1a4a:	80 81       	ld	r24, Z
    1a4c:	88 60       	ori	r24, 0x08	; 8
    1a4e:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, WGM13);
    1a50:	ae e4       	ldi	r26, 0x4E	; 78
    1a52:	b0 e0       	ldi	r27, 0x00	; 0
    1a54:	ee e4       	ldi	r30, 0x4E	; 78
    1a56:	f0 e0       	ldi	r31, 0x00	; 0
    1a58:	80 81       	ld	r24, Z
    1a5a:	80 61       	ori	r24, 0x10	; 16
    1a5c:	8c 93       	st	X, r24
#if TMR1_PWM_MODE == TMR1_NONINVERTING
	CLR_BIT(TCCR1A, COM1A0);
    1a5e:	af e4       	ldi	r26, 0x4F	; 79
    1a60:	b0 e0       	ldi	r27, 0x00	; 0
    1a62:	ef e4       	ldi	r30, 0x4F	; 79
    1a64:	f0 e0       	ldi	r31, 0x00	; 0
    1a66:	80 81       	ld	r24, Z
    1a68:	8f 7b       	andi	r24, 0xBF	; 191
    1a6a:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, COM1A1);
    1a6c:	af e4       	ldi	r26, 0x4F	; 79
    1a6e:	b0 e0       	ldi	r27, 0x00	; 0
    1a70:	ef e4       	ldi	r30, 0x4F	; 79
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	80 81       	ld	r24, Z
    1a76:	80 68       	ori	r24, 0x80	; 128
    1a78:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,COM1A1);
#endif
	//TMR1_voidSetFrequencyMode14FastPWM(50);

#endif
}
    1a7a:	cf 91       	pop	r28
    1a7c:	df 91       	pop	r29
    1a7e:	08 95       	ret

00001a80 <TMR1_voidSetCompareMatchValueA>:

void TMR1_voidSetCompareMatchValueA(u16 copy_u8CompareMatchValueA) {
    1a80:	df 93       	push	r29
    1a82:	cf 93       	push	r28
    1a84:	00 d0       	rcall	.+0      	; 0x1a86 <TMR1_voidSetCompareMatchValueA+0x6>
    1a86:	cd b7       	in	r28, 0x3d	; 61
    1a88:	de b7       	in	r29, 0x3e	; 62
    1a8a:	9a 83       	std	Y+2, r25	; 0x02
    1a8c:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = copy_u8CompareMatchValueA;
    1a8e:	ea e4       	ldi	r30, 0x4A	; 74
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	89 81       	ldd	r24, Y+1	; 0x01
    1a94:	9a 81       	ldd	r25, Y+2	; 0x02
    1a96:	91 83       	std	Z+1, r25	; 0x01
    1a98:	80 83       	st	Z, r24
}
    1a9a:	0f 90       	pop	r0
    1a9c:	0f 90       	pop	r0
    1a9e:	cf 91       	pop	r28
    1aa0:	df 91       	pop	r29
    1aa2:	08 95       	ret

00001aa4 <TMR1_voidStart>:

/**
 * @brief Start Timer/Counter 1.
 */
void TMR1_voidStart(void) {
    1aa4:	df 93       	push	r29
    1aa6:	cf 93       	push	r28
    1aa8:	cd b7       	in	r28, 0x3d	; 61
    1aaa:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR1B, CS11);
	CLR_BIT(TCCR1B, CS12);

#elif TMR1_PRESCALER == TMR1_PRESCALER_64
	// Select prescaler value = 64
	SET_BIT(TCCR1B, CS10);
    1aac:	ae e4       	ldi	r26, 0x4E	; 78
    1aae:	b0 e0       	ldi	r27, 0x00	; 0
    1ab0:	ee e4       	ldi	r30, 0x4E	; 78
    1ab2:	f0 e0       	ldi	r31, 0x00	; 0
    1ab4:	80 81       	ld	r24, Z
    1ab6:	81 60       	ori	r24, 0x01	; 1
    1ab8:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, CS11);
    1aba:	ae e4       	ldi	r26, 0x4E	; 78
    1abc:	b0 e0       	ldi	r27, 0x00	; 0
    1abe:	ee e4       	ldi	r30, 0x4E	; 78
    1ac0:	f0 e0       	ldi	r31, 0x00	; 0
    1ac2:	80 81       	ld	r24, Z
    1ac4:	82 60       	ori	r24, 0x02	; 2
    1ac6:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, CS12);
    1ac8:	ae e4       	ldi	r26, 0x4E	; 78
    1aca:	b0 e0       	ldi	r27, 0x00	; 0
    1acc:	ee e4       	ldi	r30, 0x4E	; 78
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	80 81       	ld	r24, Z
    1ad2:	8b 7f       	andi	r24, 0xFB	; 251
    1ad4:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, CS10);
	CLR_BIT(TCCR1B, CS11);
	SET_BIT(TCCR1B, CS12);
#endif

}
    1ad6:	cf 91       	pop	r28
    1ad8:	df 91       	pop	r29
    1ada:	08 95       	ret

00001adc <TMR1_voidStop>:
/**
 * @brief Stop Timer/Counter 1.
 */
void TMR1_voidStop(void) {
    1adc:	df 93       	push	r29
    1ade:	cf 93       	push	r28
    1ae0:	cd b7       	in	r28, 0x3d	; 61
    1ae2:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR1B, CS10);
    1ae4:	ae e4       	ldi	r26, 0x4E	; 78
    1ae6:	b0 e0       	ldi	r27, 0x00	; 0
    1ae8:	ee e4       	ldi	r30, 0x4E	; 78
    1aea:	f0 e0       	ldi	r31, 0x00	; 0
    1aec:	80 81       	ld	r24, Z
    1aee:	8e 7f       	andi	r24, 0xFE	; 254
    1af0:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, CS11);
    1af2:	ae e4       	ldi	r26, 0x4E	; 78
    1af4:	b0 e0       	ldi	r27, 0x00	; 0
    1af6:	ee e4       	ldi	r30, 0x4E	; 78
    1af8:	f0 e0       	ldi	r31, 0x00	; 0
    1afa:	80 81       	ld	r24, Z
    1afc:	8d 7f       	andi	r24, 0xFD	; 253
    1afe:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, CS12);
    1b00:	ae e4       	ldi	r26, 0x4E	; 78
    1b02:	b0 e0       	ldi	r27, 0x00	; 0
    1b04:	ee e4       	ldi	r30, 0x4E	; 78
    1b06:	f0 e0       	ldi	r31, 0x00	; 0
    1b08:	80 81       	ld	r24, Z
    1b0a:	8b 7f       	andi	r24, 0xFB	; 251
    1b0c:	8c 93       	st	X, r24
}
    1b0e:	cf 91       	pop	r28
    1b10:	df 91       	pop	r29
    1b12:	08 95       	ret

00001b14 <TMR0_voidSetDelay_ms_usingCTC>:

// Counter for tracking CTC events
volatile static u32 private_ctcCounter;

// Function to set a delay using CTC mode
void TMR0_voidSetDelay_ms_usingCTC(u16 copy_u16Delay_ms) {
    1b14:	df 93       	push	r29
    1b16:	cf 93       	push	r28
    1b18:	00 d0       	rcall	.+0      	; 0x1b1a <TMR0_voidSetDelay_ms_usingCTC+0x6>
    1b1a:	cd b7       	in	r28, 0x3d	; 61
    1b1c:	de b7       	in	r29, 0x3e	; 62
    1b1e:	9a 83       	std	Y+2, r25	; 0x02
    1b20:	89 83       	std	Y+1, r24	; 0x01
	private_ctcCounter = copy_u16Delay_ms * 8;

#elif TMR0_PRESCALER == TMR0_PRESCALER_64

	// Under the condition that the tick time is 4 microseconds, set OCR0 to 249
	OCR0 = 249;
    1b22:	ec e5       	ldi	r30, 0x5C	; 92
    1b24:	f0 e0       	ldi	r31, 0x00	; 0
    1b26:	89 ef       	ldi	r24, 0xF9	; 249
    1b28:	80 83       	st	Z, r24
	private_ctcCounter = copy_u16Delay_ms;
    1b2a:	89 81       	ldd	r24, Y+1	; 0x01
    1b2c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b2e:	cc 01       	movw	r24, r24
    1b30:	a0 e0       	ldi	r26, 0x00	; 0
    1b32:	b0 e0       	ldi	r27, 0x00	; 0
    1b34:	80 93 ff 01 	sts	0x01FF, r24
    1b38:	90 93 00 02 	sts	0x0200, r25
    1b3c:	a0 93 01 02 	sts	0x0201, r26
    1b40:	b0 93 02 02 	sts	0x0202, r27
	// Under the condition that the tick time is 4 microseconds, set OCR0 to 249
	OCR0 = 249;
	private_ctcCounter = copy_u16Delay_ms / 16;

#endif
}
    1b44:	0f 90       	pop	r0
    1b46:	0f 90       	pop	r0
    1b48:	cf 91       	pop	r28
    1b4a:	df 91       	pop	r29
    1b4c:	08 95       	ret

00001b4e <TMR0_voidSetDutyCycleForPWM>:

// Function to set the PWM duty cycle for Fast PWM and Phase Correct PWM
void TMR0_voidSetDutyCycleForPWM(u8 copy_u8DutyCycle) {
    1b4e:	df 93       	push	r29
    1b50:	cf 93       	push	r28
    1b52:	0f 92       	push	r0
    1b54:	cd b7       	in	r28, 0x3d	; 61
    1b56:	de b7       	in	r29, 0x3e	; 62
    1b58:	89 83       	std	Y+1, r24	; 0x01
#endif
	}

#elif TMR0_MODE == TMR0_PWM_PHASE_CORRECT

	if ((100 >= copy_u8DutyCycle)) {
    1b5a:	89 81       	ldd	r24, Y+1	; 0x01
    1b5c:	85 36       	cpi	r24, 0x65	; 101
    1b5e:	d0 f4       	brcc	.+52     	; 0x1b94 <TMR0_voidSetDutyCycleForPWM+0x46>

#if TMR0_PWM_MODE == TMR0_NONINVERTING
		OCR0 = (((u16) copy_u8DutyCycle * 255) / 100);
    1b60:	ec e5       	ldi	r30, 0x5C	; 92
    1b62:	f0 e0       	ldi	r31, 0x00	; 0
    1b64:	89 81       	ldd	r24, Y+1	; 0x01
    1b66:	48 2f       	mov	r20, r24
    1b68:	50 e0       	ldi	r21, 0x00	; 0
    1b6a:	ca 01       	movw	r24, r20
    1b6c:	9c 01       	movw	r18, r24
    1b6e:	22 0f       	add	r18, r18
    1b70:	33 1f       	adc	r19, r19
    1b72:	c9 01       	movw	r24, r18
    1b74:	96 95       	lsr	r25
    1b76:	98 2f       	mov	r25, r24
    1b78:	88 27       	eor	r24, r24
    1b7a:	97 95       	ror	r25
    1b7c:	87 95       	ror	r24
    1b7e:	82 1b       	sub	r24, r18
    1b80:	93 0b       	sbc	r25, r19
    1b82:	84 0f       	add	r24, r20
    1b84:	95 1f       	adc	r25, r21
    1b86:	24 e6       	ldi	r18, 0x64	; 100
    1b88:	30 e0       	ldi	r19, 0x00	; 0
    1b8a:	b9 01       	movw	r22, r18
    1b8c:	0e 94 2e 23 	call	0x465c	; 0x465c <__udivmodhi4>
    1b90:	cb 01       	movw	r24, r22
    1b92:	80 83       	st	Z, r24
		OCR0 = (((u16) copy_u8DutyCycle * 255) / 100);
#endif
	}

#endif
}
    1b94:	0f 90       	pop	r0
    1b96:	cf 91       	pop	r28
    1b98:	df 91       	pop	r29
    1b9a:	08 95       	ret

00001b9c <TMR0_voidInit>:

// Function to initialize Timer0 based on the selected mode
void TMR0_voidInit(void) {
    1b9c:	df 93       	push	r29
    1b9e:	cf 93       	push	r28
    1ba0:	cd b7       	in	r28, 0x3d	; 61
    1ba2:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR0, COM01);
#endif

#elif TMR0_MODE == TMR0_PWM_PHASE_CORRECT
	// Select Phase Correct PWM mode
	SET_BIT(TCCR0, WGM00);
    1ba4:	a3 e5       	ldi	r26, 0x53	; 83
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	e3 e5       	ldi	r30, 0x53	; 83
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	80 64       	ori	r24, 0x40	; 64
    1bb0:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, WGM01);
    1bb2:	a3 e5       	ldi	r26, 0x53	; 83
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	e3 e5       	ldi	r30, 0x53	; 83
    1bb8:	f0 e0       	ldi	r31, 0x00	; 0
    1bba:	80 81       	ld	r24, Z
    1bbc:	87 7f       	andi	r24, 0xF7	; 247
    1bbe:	8c 93       	st	X, r24
#if TMR0_PWM_MODE == TMR0_INVERTING
	SET_BIT(TCCR0, COM00);
	SET_BIT(TCCR0, COM01);

#elif TMR0_PWM_MODE == TMR0_NONINVERTING
	CLR_BIT(TCCR0, COM00);
    1bc0:	a3 e5       	ldi	r26, 0x53	; 83
    1bc2:	b0 e0       	ldi	r27, 0x00	; 0
    1bc4:	e3 e5       	ldi	r30, 0x53	; 83
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	80 81       	ld	r24, Z
    1bca:	8f 7e       	andi	r24, 0xEF	; 239
    1bcc:	8c 93       	st	X, r24
	SET_BIT(TCCR0, COM01);
    1bce:	a3 e5       	ldi	r26, 0x53	; 83
    1bd0:	b0 e0       	ldi	r27, 0x00	; 0
    1bd2:	e3 e5       	ldi	r30, 0x53	; 83
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	80 81       	ld	r24, Z
    1bd8:	80 62       	ori	r24, 0x20	; 32
    1bda:	8c 93       	st	X, r24
#endif

#endif
}
    1bdc:	cf 91       	pop	r28
    1bde:	df 91       	pop	r29
    1be0:	08 95       	ret

00001be2 <TMR0_voidStart>:

// Function to start Timer0 with the selected prescaler
void TMR0_voidStart(void) {
    1be2:	df 93       	push	r29
    1be4:	cf 93       	push	r28
    1be6:	cd b7       	in	r28, 0x3d	; 61
    1be8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR0, CS01);
	CLR_BIT(TCCR0, CS02);

#elif TMR0_PRESCALER == TMR0_PRESCALER_64
	// Select prescaler value = 64
	SET_BIT(TCCR0, CS00);
    1bea:	a3 e5       	ldi	r26, 0x53	; 83
    1bec:	b0 e0       	ldi	r27, 0x00	; 0
    1bee:	e3 e5       	ldi	r30, 0x53	; 83
    1bf0:	f0 e0       	ldi	r31, 0x00	; 0
    1bf2:	80 81       	ld	r24, Z
    1bf4:	81 60       	ori	r24, 0x01	; 1
    1bf6:	8c 93       	st	X, r24
	SET_BIT(TCCR0, CS01);
    1bf8:	a3 e5       	ldi	r26, 0x53	; 83
    1bfa:	b0 e0       	ldi	r27, 0x00	; 0
    1bfc:	e3 e5       	ldi	r30, 0x53	; 83
    1bfe:	f0 e0       	ldi	r31, 0x00	; 0
    1c00:	80 81       	ld	r24, Z
    1c02:	82 60       	ori	r24, 0x02	; 2
    1c04:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, CS02);
    1c06:	a3 e5       	ldi	r26, 0x53	; 83
    1c08:	b0 e0       	ldi	r27, 0x00	; 0
    1c0a:	e3 e5       	ldi	r30, 0x53	; 83
    1c0c:	f0 e0       	ldi	r31, 0x00	; 0
    1c0e:	80 81       	ld	r24, Z
    1c10:	8b 7f       	andi	r24, 0xFB	; 251
    1c12:	8c 93       	st	X, r24
	// Select prescaler value = 1024
	SET_BIT(TCCR0, CS00);
	CLR_BIT(TCCR0, CS01);
	SET_BIT(TCCR0, CS02);
#endif
}
    1c14:	cf 91       	pop	r28
    1c16:	df 91       	pop	r29
    1c18:	08 95       	ret

00001c1a <TMR0_voidStop>:

// Function to stop Timer0 by turning off all prescaler bits
void TMR0_voidStop(void) {
    1c1a:	df 93       	push	r29
    1c1c:	cf 93       	push	r28
    1c1e:	cd b7       	in	r28, 0x3d	; 61
    1c20:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0, CS00);
    1c22:	a3 e5       	ldi	r26, 0x53	; 83
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	e3 e5       	ldi	r30, 0x53	; 83
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	8e 7f       	andi	r24, 0xFE	; 254
    1c2e:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, CS01);
    1c30:	a3 e5       	ldi	r26, 0x53	; 83
    1c32:	b0 e0       	ldi	r27, 0x00	; 0
    1c34:	e3 e5       	ldi	r30, 0x53	; 83
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	80 81       	ld	r24, Z
    1c3a:	8d 7f       	andi	r24, 0xFD	; 253
    1c3c:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, CS02);
    1c3e:	a3 e5       	ldi	r26, 0x53	; 83
    1c40:	b0 e0       	ldi	r27, 0x00	; 0
    1c42:	e3 e5       	ldi	r30, 0x53	; 83
    1c44:	f0 e0       	ldi	r31, 0x00	; 0
    1c46:	80 81       	ld	r24, Z
    1c48:	8b 7f       	andi	r24, 0xFB	; 251
    1c4a:	8c 93       	st	X, r24
}
    1c4c:	cf 91       	pop	r28
    1c4e:	df 91       	pop	r29
    1c50:	08 95       	ret

00001c52 <TMR0_voidSetCallBackOVF>:

// Function to set the callback function for timer0 overflow
void TMR0_voidSetCallBackOVF(void (*ptrToFunc)(void)) {
    1c52:	df 93       	push	r29
    1c54:	cf 93       	push	r28
    1c56:	00 d0       	rcall	.+0      	; 0x1c58 <TMR0_voidSetCallBackOVF+0x6>
    1c58:	cd b7       	in	r28, 0x3d	; 61
    1c5a:	de b7       	in	r29, 0x3e	; 62
    1c5c:	9a 83       	std	Y+2, r25	; 0x02
    1c5e:	89 83       	std	Y+1, r24	; 0x01
	if (ptrToFunc != NULL)
    1c60:	89 81       	ldd	r24, Y+1	; 0x01
    1c62:	9a 81       	ldd	r25, Y+2	; 0x02
    1c64:	00 97       	sbiw	r24, 0x00	; 0
    1c66:	31 f0       	breq	.+12     	; 0x1c74 <TMR0_voidSetCallBackOVF+0x22>
		TMR0_privatePtrToCAllBackOVF = ptrToFunc;
    1c68:	89 81       	ldd	r24, Y+1	; 0x01
    1c6a:	9a 81       	ldd	r25, Y+2	; 0x02
    1c6c:	90 93 f6 01 	sts	0x01F6, r25
    1c70:	80 93 f5 01 	sts	0x01F5, r24
}
    1c74:	0f 90       	pop	r0
    1c76:	0f 90       	pop	r0
    1c78:	cf 91       	pop	r28
    1c7a:	df 91       	pop	r29
    1c7c:	08 95       	ret

00001c7e <TMR0_voidSetCallBackCTC>:

// Function to set the callback function for timer0 CTC
void TMR0_voidSetCallBackCTC(void (*ptrToFunc)(void)) {
    1c7e:	df 93       	push	r29
    1c80:	cf 93       	push	r28
    1c82:	00 d0       	rcall	.+0      	; 0x1c84 <TMR0_voidSetCallBackCTC+0x6>
    1c84:	cd b7       	in	r28, 0x3d	; 61
    1c86:	de b7       	in	r29, 0x3e	; 62
    1c88:	9a 83       	std	Y+2, r25	; 0x02
    1c8a:	89 83       	std	Y+1, r24	; 0x01
	if (ptrToFunc != NULL)
    1c8c:	89 81       	ldd	r24, Y+1	; 0x01
    1c8e:	9a 81       	ldd	r25, Y+2	; 0x02
    1c90:	00 97       	sbiw	r24, 0x00	; 0
    1c92:	31 f0       	breq	.+12     	; 0x1ca0 <TMR0_voidSetCallBackCTC+0x22>
		TMR0_privatePtrToCAllBackCTC = ptrToFunc;
    1c94:	89 81       	ldd	r24, Y+1	; 0x01
    1c96:	9a 81       	ldd	r25, Y+2	; 0x02
    1c98:	90 93 f8 01 	sts	0x01F8, r25
    1c9c:	80 93 f7 01 	sts	0x01F7, r24
}
    1ca0:	0f 90       	pop	r0
    1ca2:	0f 90       	pop	r0
    1ca4:	cf 91       	pop	r28
    1ca6:	df 91       	pop	r29
    1ca8:	08 95       	ret

00001caa <__vector_11>:
//////////////////////////////////***************ISR****************/////////////////////////////

// ISR for timer0 overflow
void __vector_11(void) __attribute__((signal));
void __vector_11(void)
{
    1caa:	1f 92       	push	r1
    1cac:	0f 92       	push	r0
    1cae:	0f b6       	in	r0, 0x3f	; 63
    1cb0:	0f 92       	push	r0
    1cb2:	11 24       	eor	r1, r1
    1cb4:	2f 93       	push	r18
    1cb6:	3f 93       	push	r19
    1cb8:	4f 93       	push	r20
    1cba:	5f 93       	push	r21
    1cbc:	6f 93       	push	r22
    1cbe:	7f 93       	push	r23
    1cc0:	8f 93       	push	r24
    1cc2:	9f 93       	push	r25
    1cc4:	af 93       	push	r26
    1cc6:	bf 93       	push	r27
    1cc8:	ef 93       	push	r30
    1cca:	ff 93       	push	r31
    1ccc:	df 93       	push	r29
    1cce:	cf 93       	push	r28
    1cd0:	cd b7       	in	r28, 0x3d	; 61
    1cd2:	de b7       	in	r29, 0x3e	; 62
	static u16 local_u16ovCounter = 0;
	local_u16ovCounter++;
    1cd4:	80 91 f9 01 	lds	r24, 0x01F9
    1cd8:	90 91 fa 01 	lds	r25, 0x01FA
    1cdc:	01 96       	adiw	r24, 0x01	; 1
    1cde:	90 93 fa 01 	sts	0x01FA, r25
    1ce2:	80 93 f9 01 	sts	0x01F9, r24

	if (TMR0_ovCount == local_u16ovCounter) {
    1ce6:	80 91 f9 01 	lds	r24, 0x01F9
    1cea:	90 91 fa 01 	lds	r25, 0x01FA
    1cee:	23 e0       	ldi	r18, 0x03	; 3
    1cf0:	81 3d       	cpi	r24, 0xD1	; 209
    1cf2:	92 07       	cpc	r25, r18
    1cf4:	99 f4       	brne	.+38     	; 0x1d1c <__vector_11+0x72>
		// Reload preload value
		TCNT0 = TMR0_PRELOAD_VALUE;
    1cf6:	e2 e5       	ldi	r30, 0x52	; 82
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	81 e7       	ldi	r24, 0x71	; 113
    1cfc:	80 83       	st	Z, r24
		// Clear the counter
		local_u16ovCounter = 0;
    1cfe:	10 92 fa 01 	sts	0x01FA, r1
    1d02:	10 92 f9 01 	sts	0x01F9, r1

		// Call the callback function if assigned
		if (TMR0_privatePtrToCAllBackOVF != NULL) {
    1d06:	80 91 f5 01 	lds	r24, 0x01F5
    1d0a:	90 91 f6 01 	lds	r25, 0x01F6
    1d0e:	00 97       	sbiw	r24, 0x00	; 0
    1d10:	29 f0       	breq	.+10     	; 0x1d1c <__vector_11+0x72>
			TMR0_privatePtrToCAllBackOVF();
    1d12:	e0 91 f5 01 	lds	r30, 0x01F5
    1d16:	f0 91 f6 01 	lds	r31, 0x01F6
    1d1a:	09 95       	icall
		}
	}
}
    1d1c:	cf 91       	pop	r28
    1d1e:	df 91       	pop	r29
    1d20:	ff 91       	pop	r31
    1d22:	ef 91       	pop	r30
    1d24:	bf 91       	pop	r27
    1d26:	af 91       	pop	r26
    1d28:	9f 91       	pop	r25
    1d2a:	8f 91       	pop	r24
    1d2c:	7f 91       	pop	r23
    1d2e:	6f 91       	pop	r22
    1d30:	5f 91       	pop	r21
    1d32:	4f 91       	pop	r20
    1d34:	3f 91       	pop	r19
    1d36:	2f 91       	pop	r18
    1d38:	0f 90       	pop	r0
    1d3a:	0f be       	out	0x3f, r0	; 63
    1d3c:	0f 90       	pop	r0
    1d3e:	1f 90       	pop	r1
    1d40:	18 95       	reti

00001d42 <__vector_10>:

// ISR for timer0 output compare match
void __vector_10(void) __attribute__((signal));
void __vector_10(void)
{
    1d42:	1f 92       	push	r1
    1d44:	0f 92       	push	r0
    1d46:	0f b6       	in	r0, 0x3f	; 63
    1d48:	0f 92       	push	r0
    1d4a:	11 24       	eor	r1, r1
    1d4c:	2f 93       	push	r18
    1d4e:	3f 93       	push	r19
    1d50:	4f 93       	push	r20
    1d52:	5f 93       	push	r21
    1d54:	6f 93       	push	r22
    1d56:	7f 93       	push	r23
    1d58:	8f 93       	push	r24
    1d5a:	9f 93       	push	r25
    1d5c:	af 93       	push	r26
    1d5e:	bf 93       	push	r27
    1d60:	ef 93       	push	r30
    1d62:	ff 93       	push	r31
    1d64:	df 93       	push	r29
    1d66:	cf 93       	push	r28
    1d68:	cd b7       	in	r28, 0x3d	; 61
    1d6a:	de b7       	in	r29, 0x3e	; 62
	static u32 local_u32CTCCounter = 0;
	local_u32CTCCounter++;
    1d6c:	80 91 fb 01 	lds	r24, 0x01FB
    1d70:	90 91 fc 01 	lds	r25, 0x01FC
    1d74:	a0 91 fd 01 	lds	r26, 0x01FD
    1d78:	b0 91 fe 01 	lds	r27, 0x01FE
    1d7c:	01 96       	adiw	r24, 0x01	; 1
    1d7e:	a1 1d       	adc	r26, r1
    1d80:	b1 1d       	adc	r27, r1
    1d82:	80 93 fb 01 	sts	0x01FB, r24
    1d86:	90 93 fc 01 	sts	0x01FC, r25
    1d8a:	a0 93 fd 01 	sts	0x01FD, r26
    1d8e:	b0 93 fe 01 	sts	0x01FE, r27

	if (private_ctcCounter == local_u32CTCCounter) {
    1d92:	20 91 ff 01 	lds	r18, 0x01FF
    1d96:	30 91 00 02 	lds	r19, 0x0200
    1d9a:	40 91 01 02 	lds	r20, 0x0201
    1d9e:	50 91 02 02 	lds	r21, 0x0202
    1da2:	80 91 fb 01 	lds	r24, 0x01FB
    1da6:	90 91 fc 01 	lds	r25, 0x01FC
    1daa:	a0 91 fd 01 	lds	r26, 0x01FD
    1dae:	b0 91 fe 01 	lds	r27, 0x01FE
    1db2:	28 17       	cp	r18, r24
    1db4:	39 07       	cpc	r19, r25
    1db6:	4a 07       	cpc	r20, r26
    1db8:	5b 07       	cpc	r21, r27
    1dba:	99 f4       	brne	.+38     	; 0x1de2 <__vector_10+0xa0>
		// Clear the counter
		local_u32CTCCounter = 0;
    1dbc:	10 92 fb 01 	sts	0x01FB, r1
    1dc0:	10 92 fc 01 	sts	0x01FC, r1
    1dc4:	10 92 fd 01 	sts	0x01FD, r1
    1dc8:	10 92 fe 01 	sts	0x01FE, r1
		// Call the callback function if assigned
		if (TMR0_privatePtrToCAllBackCTC != NULL) {
    1dcc:	80 91 f7 01 	lds	r24, 0x01F7
    1dd0:	90 91 f8 01 	lds	r25, 0x01F8
    1dd4:	00 97       	sbiw	r24, 0x00	; 0
    1dd6:	29 f0       	breq	.+10     	; 0x1de2 <__vector_10+0xa0>
			TMR0_privatePtrToCAllBackCTC();
    1dd8:	e0 91 f7 01 	lds	r30, 0x01F7
    1ddc:	f0 91 f8 01 	lds	r31, 0x01F8
    1de0:	09 95       	icall
		}
	}
}
    1de2:	cf 91       	pop	r28
    1de4:	df 91       	pop	r29
    1de6:	ff 91       	pop	r31
    1de8:	ef 91       	pop	r30
    1dea:	bf 91       	pop	r27
    1dec:	af 91       	pop	r26
    1dee:	9f 91       	pop	r25
    1df0:	8f 91       	pop	r24
    1df2:	7f 91       	pop	r23
    1df4:	6f 91       	pop	r22
    1df6:	5f 91       	pop	r21
    1df8:	4f 91       	pop	r20
    1dfa:	3f 91       	pop	r19
    1dfc:	2f 91       	pop	r18
    1dfe:	0f 90       	pop	r0
    1e00:	0f be       	out	0x3f, r0	; 63
    1e02:	0f 90       	pop	r0
    1e04:	1f 90       	pop	r1
    1e06:	18 95       	reti

00001e08 <TMR0_voidSetCompareMatchValue>:

// Function to set the output compare match value (OCR0) for CTC mode
void TMR0_voidSetCompareMatchValue(u8 copy_u8CompareValue) {
    1e08:	df 93       	push	r29
    1e0a:	cf 93       	push	r28
    1e0c:	0f 92       	push	r0
    1e0e:	cd b7       	in	r28, 0x3d	; 61
    1e10:	de b7       	in	r29, 0x3e	; 62
    1e12:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = copy_u8CompareValue;
    1e14:	ec e5       	ldi	r30, 0x5C	; 92
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	89 81       	ldd	r24, Y+1	; 0x01
    1e1a:	80 83       	st	Z, r24
}
    1e1c:	0f 90       	pop	r0
    1e1e:	cf 91       	pop	r28
    1e20:	df 91       	pop	r29
    1e22:	08 95       	ret

00001e24 <Port_Init>:
/*
 * function to intialize mcu ports based on the configurations set on  -->PORT_cnf.c
 * number of configurations NUM_OF_CNF and all r inside pin_cnf[NUM_OF_CNF]
 */

void Port_Init(const Port_ConfigType *pin_cfg) {
    1e24:	df 93       	push	r29
    1e26:	cf 93       	push	r28
    1e28:	00 d0       	rcall	.+0      	; 0x1e2a <Port_Init+0x6>
    1e2a:	00 d0       	rcall	.+0      	; 0x1e2c <Port_Init+0x8>
    1e2c:	00 d0       	rcall	.+0      	; 0x1e2e <Port_Init+0xa>
    1e2e:	cd b7       	in	r28, 0x3d	; 61
    1e30:	de b7       	in	r29, 0x3e	; 62
    1e32:	9c 83       	std	Y+4, r25	; 0x04
    1e34:	8b 83       	std	Y+3, r24	; 0x03

	int i = 0;
    1e36:	1a 82       	std	Y+2, r1	; 0x02
    1e38:	19 82       	std	Y+1, r1	; 0x01
	for (i = 0; i < 32; i++) {
    1e3a:	1a 82       	std	Y+2, r1	; 0x02
    1e3c:	19 82       	std	Y+1, r1	; 0x01
    1e3e:	ea c1       	rjmp	.+980    	; 0x2214 <Port_Init+0x3f0>

		if (pin_cfg[i].port == -1)
			break;

		switch (pin_cfg[i].port) {
    1e40:	29 81       	ldd	r18, Y+1	; 0x01
    1e42:	3a 81       	ldd	r19, Y+2	; 0x02
    1e44:	c9 01       	movw	r24, r18
    1e46:	88 0f       	add	r24, r24
    1e48:	99 1f       	adc	r25, r25
    1e4a:	28 0f       	add	r18, r24
    1e4c:	39 1f       	adc	r19, r25
    1e4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e50:	9c 81       	ldd	r25, Y+4	; 0x04
    1e52:	fc 01       	movw	r30, r24
    1e54:	e2 0f       	add	r30, r18
    1e56:	f3 1f       	adc	r31, r19
    1e58:	80 81       	ld	r24, Z
    1e5a:	28 2f       	mov	r18, r24
    1e5c:	30 e0       	ldi	r19, 0x00	; 0
    1e5e:	3e 83       	std	Y+6, r19	; 0x06
    1e60:	2d 83       	std	Y+5, r18	; 0x05
    1e62:	8d 81       	ldd	r24, Y+5	; 0x05
    1e64:	9e 81       	ldd	r25, Y+6	; 0x06
    1e66:	81 30       	cpi	r24, 0x01	; 1
    1e68:	91 05       	cpc	r25, r1
    1e6a:	09 f4       	brne	.+2      	; 0x1e6e <Port_Init+0x4a>
    1e6c:	85 c0       	rjmp	.+266    	; 0x1f78 <Port_Init+0x154>
    1e6e:	2d 81       	ldd	r18, Y+5	; 0x05
    1e70:	3e 81       	ldd	r19, Y+6	; 0x06
    1e72:	22 30       	cpi	r18, 0x02	; 2
    1e74:	31 05       	cpc	r19, r1
    1e76:	2c f4       	brge	.+10     	; 0x1e82 <Port_Init+0x5e>
    1e78:	8d 81       	ldd	r24, Y+5	; 0x05
    1e7a:	9e 81       	ldd	r25, Y+6	; 0x06
    1e7c:	00 97       	sbiw	r24, 0x00	; 0
    1e7e:	71 f0       	breq	.+28     	; 0x1e9c <Port_Init+0x78>
    1e80:	c4 c1       	rjmp	.+904    	; 0x220a <Port_Init+0x3e6>
    1e82:	2d 81       	ldd	r18, Y+5	; 0x05
    1e84:	3e 81       	ldd	r19, Y+6	; 0x06
    1e86:	22 30       	cpi	r18, 0x02	; 2
    1e88:	31 05       	cpc	r19, r1
    1e8a:	09 f4       	brne	.+2      	; 0x1e8e <Port_Init+0x6a>
    1e8c:	e3 c0       	rjmp	.+454    	; 0x2054 <Port_Init+0x230>
    1e8e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e90:	9e 81       	ldd	r25, Y+6	; 0x06
    1e92:	83 30       	cpi	r24, 0x03	; 3
    1e94:	91 05       	cpc	r25, r1
    1e96:	09 f4       	brne	.+2      	; 0x1e9a <Port_Init+0x76>
    1e98:	4b c1       	rjmp	.+662    	; 0x2130 <Port_Init+0x30c>
    1e9a:	b7 c1       	rjmp	.+878    	; 0x220a <Port_Init+0x3e6>

		case Dio_PORTA:
			if (pin_cfg[i].dir == PORT_PIN_OUT) {
    1e9c:	29 81       	ldd	r18, Y+1	; 0x01
    1e9e:	3a 81       	ldd	r19, Y+2	; 0x02
    1ea0:	c9 01       	movw	r24, r18
    1ea2:	88 0f       	add	r24, r24
    1ea4:	99 1f       	adc	r25, r25
    1ea6:	28 0f       	add	r18, r24
    1ea8:	39 1f       	adc	r19, r25
    1eaa:	8b 81       	ldd	r24, Y+3	; 0x03
    1eac:	9c 81       	ldd	r25, Y+4	; 0x04
    1eae:	fc 01       	movw	r30, r24
    1eb0:	e2 0f       	add	r30, r18
    1eb2:	f3 1f       	adc	r31, r19
    1eb4:	82 81       	ldd	r24, Z+2	; 0x02
    1eb6:	81 30       	cpi	r24, 0x01	; 1
    1eb8:	01 f5       	brne	.+64     	; 0x1efa <Port_Init+0xd6>
				SET_BIT(DDRA, pin_cfg[i].pin);
    1eba:	aa e3       	ldi	r26, 0x3A	; 58
    1ebc:	b0 e0       	ldi	r27, 0x00	; 0
    1ebe:	ea e3       	ldi	r30, 0x3A	; 58
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	80 81       	ld	r24, Z
    1ec4:	48 2f       	mov	r20, r24
    1ec6:	29 81       	ldd	r18, Y+1	; 0x01
    1ec8:	3a 81       	ldd	r19, Y+2	; 0x02
    1eca:	c9 01       	movw	r24, r18
    1ecc:	88 0f       	add	r24, r24
    1ece:	99 1f       	adc	r25, r25
    1ed0:	28 0f       	add	r18, r24
    1ed2:	39 1f       	adc	r19, r25
    1ed4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ed6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ed8:	fc 01       	movw	r30, r24
    1eda:	e2 0f       	add	r30, r18
    1edc:	f3 1f       	adc	r31, r19
    1ede:	81 81       	ldd	r24, Z+1	; 0x01
    1ee0:	28 2f       	mov	r18, r24
    1ee2:	30 e0       	ldi	r19, 0x00	; 0
    1ee4:	81 e0       	ldi	r24, 0x01	; 1
    1ee6:	90 e0       	ldi	r25, 0x00	; 0
    1ee8:	02 2e       	mov	r0, r18
    1eea:	02 c0       	rjmp	.+4      	; 0x1ef0 <Port_Init+0xcc>
    1eec:	88 0f       	add	r24, r24
    1eee:	99 1f       	adc	r25, r25
    1ef0:	0a 94       	dec	r0
    1ef2:	e2 f7       	brpl	.-8      	; 0x1eec <Port_Init+0xc8>
    1ef4:	84 2b       	or	r24, r20
    1ef6:	8c 93       	st	X, r24
    1ef8:	88 c1       	rjmp	.+784    	; 0x220a <Port_Init+0x3e6>
			} else {
				CLR_BIT(DDRA, pin_cfg[i].pin);
    1efa:	aa e3       	ldi	r26, 0x3A	; 58
    1efc:	b0 e0       	ldi	r27, 0x00	; 0
    1efe:	ea e3       	ldi	r30, 0x3A	; 58
    1f00:	f0 e0       	ldi	r31, 0x00	; 0
    1f02:	80 81       	ld	r24, Z
    1f04:	48 2f       	mov	r20, r24
    1f06:	29 81       	ldd	r18, Y+1	; 0x01
    1f08:	3a 81       	ldd	r19, Y+2	; 0x02
    1f0a:	c9 01       	movw	r24, r18
    1f0c:	88 0f       	add	r24, r24
    1f0e:	99 1f       	adc	r25, r25
    1f10:	28 0f       	add	r18, r24
    1f12:	39 1f       	adc	r19, r25
    1f14:	8b 81       	ldd	r24, Y+3	; 0x03
    1f16:	9c 81       	ldd	r25, Y+4	; 0x04
    1f18:	fc 01       	movw	r30, r24
    1f1a:	e2 0f       	add	r30, r18
    1f1c:	f3 1f       	adc	r31, r19
    1f1e:	81 81       	ldd	r24, Z+1	; 0x01
    1f20:	28 2f       	mov	r18, r24
    1f22:	30 e0       	ldi	r19, 0x00	; 0
    1f24:	81 e0       	ldi	r24, 0x01	; 1
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    1f28:	02 c0       	rjmp	.+4      	; 0x1f2e <Port_Init+0x10a>
    1f2a:	88 0f       	add	r24, r24
    1f2c:	99 1f       	adc	r25, r25
    1f2e:	2a 95       	dec	r18
    1f30:	e2 f7       	brpl	.-8      	; 0x1f2a <Port_Init+0x106>
    1f32:	80 95       	com	r24
    1f34:	84 23       	and	r24, r20
    1f36:	8c 93       	st	X, r24
				SET_BIT(PORTA, pin_cfg[i].pin);
    1f38:	ab e3       	ldi	r26, 0x3B	; 59
    1f3a:	b0 e0       	ldi	r27, 0x00	; 0
    1f3c:	eb e3       	ldi	r30, 0x3B	; 59
    1f3e:	f0 e0       	ldi	r31, 0x00	; 0
    1f40:	80 81       	ld	r24, Z
    1f42:	48 2f       	mov	r20, r24
    1f44:	29 81       	ldd	r18, Y+1	; 0x01
    1f46:	3a 81       	ldd	r19, Y+2	; 0x02
    1f48:	c9 01       	movw	r24, r18
    1f4a:	88 0f       	add	r24, r24
    1f4c:	99 1f       	adc	r25, r25
    1f4e:	28 0f       	add	r18, r24
    1f50:	39 1f       	adc	r19, r25
    1f52:	8b 81       	ldd	r24, Y+3	; 0x03
    1f54:	9c 81       	ldd	r25, Y+4	; 0x04
    1f56:	fc 01       	movw	r30, r24
    1f58:	e2 0f       	add	r30, r18
    1f5a:	f3 1f       	adc	r31, r19
    1f5c:	81 81       	ldd	r24, Z+1	; 0x01
    1f5e:	28 2f       	mov	r18, r24
    1f60:	30 e0       	ldi	r19, 0x00	; 0
    1f62:	81 e0       	ldi	r24, 0x01	; 1
    1f64:	90 e0       	ldi	r25, 0x00	; 0
    1f66:	02 2e       	mov	r0, r18
    1f68:	02 c0       	rjmp	.+4      	; 0x1f6e <Port_Init+0x14a>
    1f6a:	88 0f       	add	r24, r24
    1f6c:	99 1f       	adc	r25, r25
    1f6e:	0a 94       	dec	r0
    1f70:	e2 f7       	brpl	.-8      	; 0x1f6a <Port_Init+0x146>
    1f72:	84 2b       	or	r24, r20
    1f74:	8c 93       	st	X, r24
    1f76:	49 c1       	rjmp	.+658    	; 0x220a <Port_Init+0x3e6>
			}
			break;
		case Dio_PORTB:
			if (pin_cfg[i].dir == PORT_PIN_OUT) {
    1f78:	29 81       	ldd	r18, Y+1	; 0x01
    1f7a:	3a 81       	ldd	r19, Y+2	; 0x02
    1f7c:	c9 01       	movw	r24, r18
    1f7e:	88 0f       	add	r24, r24
    1f80:	99 1f       	adc	r25, r25
    1f82:	28 0f       	add	r18, r24
    1f84:	39 1f       	adc	r19, r25
    1f86:	8b 81       	ldd	r24, Y+3	; 0x03
    1f88:	9c 81       	ldd	r25, Y+4	; 0x04
    1f8a:	fc 01       	movw	r30, r24
    1f8c:	e2 0f       	add	r30, r18
    1f8e:	f3 1f       	adc	r31, r19
    1f90:	82 81       	ldd	r24, Z+2	; 0x02
    1f92:	81 30       	cpi	r24, 0x01	; 1
    1f94:	01 f5       	brne	.+64     	; 0x1fd6 <Port_Init+0x1b2>
				SET_BIT(DDRB, pin_cfg[i].pin);
    1f96:	a7 e3       	ldi	r26, 0x37	; 55
    1f98:	b0 e0       	ldi	r27, 0x00	; 0
    1f9a:	e7 e3       	ldi	r30, 0x37	; 55
    1f9c:	f0 e0       	ldi	r31, 0x00	; 0
    1f9e:	80 81       	ld	r24, Z
    1fa0:	48 2f       	mov	r20, r24
    1fa2:	29 81       	ldd	r18, Y+1	; 0x01
    1fa4:	3a 81       	ldd	r19, Y+2	; 0x02
    1fa6:	c9 01       	movw	r24, r18
    1fa8:	88 0f       	add	r24, r24
    1faa:	99 1f       	adc	r25, r25
    1fac:	28 0f       	add	r18, r24
    1fae:	39 1f       	adc	r19, r25
    1fb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fb2:	9c 81       	ldd	r25, Y+4	; 0x04
    1fb4:	fc 01       	movw	r30, r24
    1fb6:	e2 0f       	add	r30, r18
    1fb8:	f3 1f       	adc	r31, r19
    1fba:	81 81       	ldd	r24, Z+1	; 0x01
    1fbc:	28 2f       	mov	r18, r24
    1fbe:	30 e0       	ldi	r19, 0x00	; 0
    1fc0:	81 e0       	ldi	r24, 0x01	; 1
    1fc2:	90 e0       	ldi	r25, 0x00	; 0
    1fc4:	02 2e       	mov	r0, r18
    1fc6:	02 c0       	rjmp	.+4      	; 0x1fcc <Port_Init+0x1a8>
    1fc8:	88 0f       	add	r24, r24
    1fca:	99 1f       	adc	r25, r25
    1fcc:	0a 94       	dec	r0
    1fce:	e2 f7       	brpl	.-8      	; 0x1fc8 <Port_Init+0x1a4>
    1fd0:	84 2b       	or	r24, r20
    1fd2:	8c 93       	st	X, r24
    1fd4:	1a c1       	rjmp	.+564    	; 0x220a <Port_Init+0x3e6>
			} else {
				CLR_BIT(DDRB, pin_cfg[i].pin);
    1fd6:	a7 e3       	ldi	r26, 0x37	; 55
    1fd8:	b0 e0       	ldi	r27, 0x00	; 0
    1fda:	e7 e3       	ldi	r30, 0x37	; 55
    1fdc:	f0 e0       	ldi	r31, 0x00	; 0
    1fde:	80 81       	ld	r24, Z
    1fe0:	48 2f       	mov	r20, r24
    1fe2:	29 81       	ldd	r18, Y+1	; 0x01
    1fe4:	3a 81       	ldd	r19, Y+2	; 0x02
    1fe6:	c9 01       	movw	r24, r18
    1fe8:	88 0f       	add	r24, r24
    1fea:	99 1f       	adc	r25, r25
    1fec:	28 0f       	add	r18, r24
    1fee:	39 1f       	adc	r19, r25
    1ff0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ff4:	fc 01       	movw	r30, r24
    1ff6:	e2 0f       	add	r30, r18
    1ff8:	f3 1f       	adc	r31, r19
    1ffa:	81 81       	ldd	r24, Z+1	; 0x01
    1ffc:	28 2f       	mov	r18, r24
    1ffe:	30 e0       	ldi	r19, 0x00	; 0
    2000:	81 e0       	ldi	r24, 0x01	; 1
    2002:	90 e0       	ldi	r25, 0x00	; 0
    2004:	02 c0       	rjmp	.+4      	; 0x200a <Port_Init+0x1e6>
    2006:	88 0f       	add	r24, r24
    2008:	99 1f       	adc	r25, r25
    200a:	2a 95       	dec	r18
    200c:	e2 f7       	brpl	.-8      	; 0x2006 <Port_Init+0x1e2>
    200e:	80 95       	com	r24
    2010:	84 23       	and	r24, r20
    2012:	8c 93       	st	X, r24
				SET_BIT(PORTB, pin_cfg[i].pin);
    2014:	a8 e3       	ldi	r26, 0x38	; 56
    2016:	b0 e0       	ldi	r27, 0x00	; 0
    2018:	e8 e3       	ldi	r30, 0x38	; 56
    201a:	f0 e0       	ldi	r31, 0x00	; 0
    201c:	80 81       	ld	r24, Z
    201e:	48 2f       	mov	r20, r24
    2020:	29 81       	ldd	r18, Y+1	; 0x01
    2022:	3a 81       	ldd	r19, Y+2	; 0x02
    2024:	c9 01       	movw	r24, r18
    2026:	88 0f       	add	r24, r24
    2028:	99 1f       	adc	r25, r25
    202a:	28 0f       	add	r18, r24
    202c:	39 1f       	adc	r19, r25
    202e:	8b 81       	ldd	r24, Y+3	; 0x03
    2030:	9c 81       	ldd	r25, Y+4	; 0x04
    2032:	fc 01       	movw	r30, r24
    2034:	e2 0f       	add	r30, r18
    2036:	f3 1f       	adc	r31, r19
    2038:	81 81       	ldd	r24, Z+1	; 0x01
    203a:	28 2f       	mov	r18, r24
    203c:	30 e0       	ldi	r19, 0x00	; 0
    203e:	81 e0       	ldi	r24, 0x01	; 1
    2040:	90 e0       	ldi	r25, 0x00	; 0
    2042:	02 2e       	mov	r0, r18
    2044:	02 c0       	rjmp	.+4      	; 0x204a <Port_Init+0x226>
    2046:	88 0f       	add	r24, r24
    2048:	99 1f       	adc	r25, r25
    204a:	0a 94       	dec	r0
    204c:	e2 f7       	brpl	.-8      	; 0x2046 <Port_Init+0x222>
    204e:	84 2b       	or	r24, r20
    2050:	8c 93       	st	X, r24
    2052:	db c0       	rjmp	.+438    	; 0x220a <Port_Init+0x3e6>

			}

			break;
		case Dio_PORTC:
			if (pin_cfg[i].dir == PORT_PIN_OUT) {
    2054:	29 81       	ldd	r18, Y+1	; 0x01
    2056:	3a 81       	ldd	r19, Y+2	; 0x02
    2058:	c9 01       	movw	r24, r18
    205a:	88 0f       	add	r24, r24
    205c:	99 1f       	adc	r25, r25
    205e:	28 0f       	add	r18, r24
    2060:	39 1f       	adc	r19, r25
    2062:	8b 81       	ldd	r24, Y+3	; 0x03
    2064:	9c 81       	ldd	r25, Y+4	; 0x04
    2066:	fc 01       	movw	r30, r24
    2068:	e2 0f       	add	r30, r18
    206a:	f3 1f       	adc	r31, r19
    206c:	82 81       	ldd	r24, Z+2	; 0x02
    206e:	81 30       	cpi	r24, 0x01	; 1
    2070:	01 f5       	brne	.+64     	; 0x20b2 <Port_Init+0x28e>
				SET_BIT(DDRC, pin_cfg[i].pin);
    2072:	a4 e3       	ldi	r26, 0x34	; 52
    2074:	b0 e0       	ldi	r27, 0x00	; 0
    2076:	e4 e3       	ldi	r30, 0x34	; 52
    2078:	f0 e0       	ldi	r31, 0x00	; 0
    207a:	80 81       	ld	r24, Z
    207c:	48 2f       	mov	r20, r24
    207e:	29 81       	ldd	r18, Y+1	; 0x01
    2080:	3a 81       	ldd	r19, Y+2	; 0x02
    2082:	c9 01       	movw	r24, r18
    2084:	88 0f       	add	r24, r24
    2086:	99 1f       	adc	r25, r25
    2088:	28 0f       	add	r18, r24
    208a:	39 1f       	adc	r19, r25
    208c:	8b 81       	ldd	r24, Y+3	; 0x03
    208e:	9c 81       	ldd	r25, Y+4	; 0x04
    2090:	fc 01       	movw	r30, r24
    2092:	e2 0f       	add	r30, r18
    2094:	f3 1f       	adc	r31, r19
    2096:	81 81       	ldd	r24, Z+1	; 0x01
    2098:	28 2f       	mov	r18, r24
    209a:	30 e0       	ldi	r19, 0x00	; 0
    209c:	81 e0       	ldi	r24, 0x01	; 1
    209e:	90 e0       	ldi	r25, 0x00	; 0
    20a0:	02 2e       	mov	r0, r18
    20a2:	02 c0       	rjmp	.+4      	; 0x20a8 <Port_Init+0x284>
    20a4:	88 0f       	add	r24, r24
    20a6:	99 1f       	adc	r25, r25
    20a8:	0a 94       	dec	r0
    20aa:	e2 f7       	brpl	.-8      	; 0x20a4 <Port_Init+0x280>
    20ac:	84 2b       	or	r24, r20
    20ae:	8c 93       	st	X, r24
    20b0:	ac c0       	rjmp	.+344    	; 0x220a <Port_Init+0x3e6>
			} else {
				CLR_BIT(DDRC, pin_cfg[i].pin);
    20b2:	a4 e3       	ldi	r26, 0x34	; 52
    20b4:	b0 e0       	ldi	r27, 0x00	; 0
    20b6:	e4 e3       	ldi	r30, 0x34	; 52
    20b8:	f0 e0       	ldi	r31, 0x00	; 0
    20ba:	80 81       	ld	r24, Z
    20bc:	48 2f       	mov	r20, r24
    20be:	29 81       	ldd	r18, Y+1	; 0x01
    20c0:	3a 81       	ldd	r19, Y+2	; 0x02
    20c2:	c9 01       	movw	r24, r18
    20c4:	88 0f       	add	r24, r24
    20c6:	99 1f       	adc	r25, r25
    20c8:	28 0f       	add	r18, r24
    20ca:	39 1f       	adc	r19, r25
    20cc:	8b 81       	ldd	r24, Y+3	; 0x03
    20ce:	9c 81       	ldd	r25, Y+4	; 0x04
    20d0:	fc 01       	movw	r30, r24
    20d2:	e2 0f       	add	r30, r18
    20d4:	f3 1f       	adc	r31, r19
    20d6:	81 81       	ldd	r24, Z+1	; 0x01
    20d8:	28 2f       	mov	r18, r24
    20da:	30 e0       	ldi	r19, 0x00	; 0
    20dc:	81 e0       	ldi	r24, 0x01	; 1
    20de:	90 e0       	ldi	r25, 0x00	; 0
    20e0:	02 c0       	rjmp	.+4      	; 0x20e6 <Port_Init+0x2c2>
    20e2:	88 0f       	add	r24, r24
    20e4:	99 1f       	adc	r25, r25
    20e6:	2a 95       	dec	r18
    20e8:	e2 f7       	brpl	.-8      	; 0x20e2 <Port_Init+0x2be>
    20ea:	80 95       	com	r24
    20ec:	84 23       	and	r24, r20
    20ee:	8c 93       	st	X, r24
				SET_BIT(PORTC, pin_cfg[i].pin);
    20f0:	a5 e3       	ldi	r26, 0x35	; 53
    20f2:	b0 e0       	ldi	r27, 0x00	; 0
    20f4:	e5 e3       	ldi	r30, 0x35	; 53
    20f6:	f0 e0       	ldi	r31, 0x00	; 0
    20f8:	80 81       	ld	r24, Z
    20fa:	48 2f       	mov	r20, r24
    20fc:	29 81       	ldd	r18, Y+1	; 0x01
    20fe:	3a 81       	ldd	r19, Y+2	; 0x02
    2100:	c9 01       	movw	r24, r18
    2102:	88 0f       	add	r24, r24
    2104:	99 1f       	adc	r25, r25
    2106:	28 0f       	add	r18, r24
    2108:	39 1f       	adc	r19, r25
    210a:	8b 81       	ldd	r24, Y+3	; 0x03
    210c:	9c 81       	ldd	r25, Y+4	; 0x04
    210e:	fc 01       	movw	r30, r24
    2110:	e2 0f       	add	r30, r18
    2112:	f3 1f       	adc	r31, r19
    2114:	81 81       	ldd	r24, Z+1	; 0x01
    2116:	28 2f       	mov	r18, r24
    2118:	30 e0       	ldi	r19, 0x00	; 0
    211a:	81 e0       	ldi	r24, 0x01	; 1
    211c:	90 e0       	ldi	r25, 0x00	; 0
    211e:	02 2e       	mov	r0, r18
    2120:	02 c0       	rjmp	.+4      	; 0x2126 <Port_Init+0x302>
    2122:	88 0f       	add	r24, r24
    2124:	99 1f       	adc	r25, r25
    2126:	0a 94       	dec	r0
    2128:	e2 f7       	brpl	.-8      	; 0x2122 <Port_Init+0x2fe>
    212a:	84 2b       	or	r24, r20
    212c:	8c 93       	st	X, r24
    212e:	6d c0       	rjmp	.+218    	; 0x220a <Port_Init+0x3e6>

			}

			break;
		case Dio_PORTD:
			if (pin_cfg[i].dir == PORT_PIN_OUT) {
    2130:	29 81       	ldd	r18, Y+1	; 0x01
    2132:	3a 81       	ldd	r19, Y+2	; 0x02
    2134:	c9 01       	movw	r24, r18
    2136:	88 0f       	add	r24, r24
    2138:	99 1f       	adc	r25, r25
    213a:	28 0f       	add	r18, r24
    213c:	39 1f       	adc	r19, r25
    213e:	8b 81       	ldd	r24, Y+3	; 0x03
    2140:	9c 81       	ldd	r25, Y+4	; 0x04
    2142:	fc 01       	movw	r30, r24
    2144:	e2 0f       	add	r30, r18
    2146:	f3 1f       	adc	r31, r19
    2148:	82 81       	ldd	r24, Z+2	; 0x02
    214a:	81 30       	cpi	r24, 0x01	; 1
    214c:	01 f5       	brne	.+64     	; 0x218e <Port_Init+0x36a>
				SET_BIT(DDRD, pin_cfg[i].pin);
    214e:	a1 e3       	ldi	r26, 0x31	; 49
    2150:	b0 e0       	ldi	r27, 0x00	; 0
    2152:	e1 e3       	ldi	r30, 0x31	; 49
    2154:	f0 e0       	ldi	r31, 0x00	; 0
    2156:	80 81       	ld	r24, Z
    2158:	48 2f       	mov	r20, r24
    215a:	29 81       	ldd	r18, Y+1	; 0x01
    215c:	3a 81       	ldd	r19, Y+2	; 0x02
    215e:	c9 01       	movw	r24, r18
    2160:	88 0f       	add	r24, r24
    2162:	99 1f       	adc	r25, r25
    2164:	28 0f       	add	r18, r24
    2166:	39 1f       	adc	r19, r25
    2168:	8b 81       	ldd	r24, Y+3	; 0x03
    216a:	9c 81       	ldd	r25, Y+4	; 0x04
    216c:	fc 01       	movw	r30, r24
    216e:	e2 0f       	add	r30, r18
    2170:	f3 1f       	adc	r31, r19
    2172:	81 81       	ldd	r24, Z+1	; 0x01
    2174:	28 2f       	mov	r18, r24
    2176:	30 e0       	ldi	r19, 0x00	; 0
    2178:	81 e0       	ldi	r24, 0x01	; 1
    217a:	90 e0       	ldi	r25, 0x00	; 0
    217c:	02 2e       	mov	r0, r18
    217e:	02 c0       	rjmp	.+4      	; 0x2184 <Port_Init+0x360>
    2180:	88 0f       	add	r24, r24
    2182:	99 1f       	adc	r25, r25
    2184:	0a 94       	dec	r0
    2186:	e2 f7       	brpl	.-8      	; 0x2180 <Port_Init+0x35c>
    2188:	84 2b       	or	r24, r20
    218a:	8c 93       	st	X, r24
    218c:	3e c0       	rjmp	.+124    	; 0x220a <Port_Init+0x3e6>
			} else {
				CLR_BIT(DDRD, pin_cfg[i].pin);
    218e:	a1 e3       	ldi	r26, 0x31	; 49
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	e1 e3       	ldi	r30, 0x31	; 49
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	80 81       	ld	r24, Z
    2198:	48 2f       	mov	r20, r24
    219a:	29 81       	ldd	r18, Y+1	; 0x01
    219c:	3a 81       	ldd	r19, Y+2	; 0x02
    219e:	c9 01       	movw	r24, r18
    21a0:	88 0f       	add	r24, r24
    21a2:	99 1f       	adc	r25, r25
    21a4:	28 0f       	add	r18, r24
    21a6:	39 1f       	adc	r19, r25
    21a8:	8b 81       	ldd	r24, Y+3	; 0x03
    21aa:	9c 81       	ldd	r25, Y+4	; 0x04
    21ac:	fc 01       	movw	r30, r24
    21ae:	e2 0f       	add	r30, r18
    21b0:	f3 1f       	adc	r31, r19
    21b2:	81 81       	ldd	r24, Z+1	; 0x01
    21b4:	28 2f       	mov	r18, r24
    21b6:	30 e0       	ldi	r19, 0x00	; 0
    21b8:	81 e0       	ldi	r24, 0x01	; 1
    21ba:	90 e0       	ldi	r25, 0x00	; 0
    21bc:	02 c0       	rjmp	.+4      	; 0x21c2 <Port_Init+0x39e>
    21be:	88 0f       	add	r24, r24
    21c0:	99 1f       	adc	r25, r25
    21c2:	2a 95       	dec	r18
    21c4:	e2 f7       	brpl	.-8      	; 0x21be <Port_Init+0x39a>
    21c6:	80 95       	com	r24
    21c8:	84 23       	and	r24, r20
    21ca:	8c 93       	st	X, r24
				SET_BIT(PORTD, pin_cfg[i].pin);
    21cc:	a2 e3       	ldi	r26, 0x32	; 50
    21ce:	b0 e0       	ldi	r27, 0x00	; 0
    21d0:	e2 e3       	ldi	r30, 0x32	; 50
    21d2:	f0 e0       	ldi	r31, 0x00	; 0
    21d4:	80 81       	ld	r24, Z
    21d6:	48 2f       	mov	r20, r24
    21d8:	29 81       	ldd	r18, Y+1	; 0x01
    21da:	3a 81       	ldd	r19, Y+2	; 0x02
    21dc:	c9 01       	movw	r24, r18
    21de:	88 0f       	add	r24, r24
    21e0:	99 1f       	adc	r25, r25
    21e2:	28 0f       	add	r18, r24
    21e4:	39 1f       	adc	r19, r25
    21e6:	8b 81       	ldd	r24, Y+3	; 0x03
    21e8:	9c 81       	ldd	r25, Y+4	; 0x04
    21ea:	fc 01       	movw	r30, r24
    21ec:	e2 0f       	add	r30, r18
    21ee:	f3 1f       	adc	r31, r19
    21f0:	81 81       	ldd	r24, Z+1	; 0x01
    21f2:	28 2f       	mov	r18, r24
    21f4:	30 e0       	ldi	r19, 0x00	; 0
    21f6:	81 e0       	ldi	r24, 0x01	; 1
    21f8:	90 e0       	ldi	r25, 0x00	; 0
    21fa:	02 2e       	mov	r0, r18
    21fc:	02 c0       	rjmp	.+4      	; 0x2202 <Port_Init+0x3de>
    21fe:	88 0f       	add	r24, r24
    2200:	99 1f       	adc	r25, r25
    2202:	0a 94       	dec	r0
    2204:	e2 f7       	brpl	.-8      	; 0x21fe <Port_Init+0x3da>
    2206:	84 2b       	or	r24, r20
    2208:	8c 93       	st	X, r24
 */

void Port_Init(const Port_ConfigType *pin_cfg) {

	int i = 0;
	for (i = 0; i < 32; i++) {
    220a:	89 81       	ldd	r24, Y+1	; 0x01
    220c:	9a 81       	ldd	r25, Y+2	; 0x02
    220e:	01 96       	adiw	r24, 0x01	; 1
    2210:	9a 83       	std	Y+2, r25	; 0x02
    2212:	89 83       	std	Y+1, r24	; 0x01
    2214:	89 81       	ldd	r24, Y+1	; 0x01
    2216:	9a 81       	ldd	r25, Y+2	; 0x02
    2218:	80 32       	cpi	r24, 0x20	; 32
    221a:	91 05       	cpc	r25, r1
    221c:	0c f4       	brge	.+2      	; 0x2220 <Port_Init+0x3fc>
    221e:	10 ce       	rjmp	.-992    	; 0x1e40 <Port_Init+0x1c>
//
//	default:
//		break;
		}
	}
}
    2220:	26 96       	adiw	r28, 0x06	; 6
    2222:	0f b6       	in	r0, 0x3f	; 63
    2224:	f8 94       	cli
    2226:	de bf       	out	0x3e, r29	; 62
    2228:	0f be       	out	0x3f, r0	; 63
    222a:	cd bf       	out	0x3d, r28	; 61
    222c:	cf 91       	pop	r28
    222e:	df 91       	pop	r29
    2230:	08 95       	ret

00002232 <ICU_voidInit>:
#include "../../../utils/STD_TYPES.h"

volatile static u16 Private_u16OnPeriod;
volatile static u16 Private_u16OffPeriod;

void ICU_voidInit(void) {
    2232:	df 93       	push	r29
    2234:	cf 93       	push	r28
    2236:	cd b7       	in	r28, 0x3d	; 61
    2238:	de b7       	in	r29, 0x3e	; 62
//	Lcd_PutString("inside init");
	//select mode = Normal mode
	CLR_BIT(TCCR1A, WGM10);
    223a:	af e4       	ldi	r26, 0x4F	; 79
    223c:	b0 e0       	ldi	r27, 0x00	; 0
    223e:	ef e4       	ldi	r30, 0x4F	; 79
    2240:	f0 e0       	ldi	r31, 0x00	; 0
    2242:	80 81       	ld	r24, Z
    2244:	8e 7f       	andi	r24, 0xFE	; 254
    2246:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, WGM11);
    2248:	af e4       	ldi	r26, 0x4F	; 79
    224a:	b0 e0       	ldi	r27, 0x00	; 0
    224c:	ef e4       	ldi	r30, 0x4F	; 79
    224e:	f0 e0       	ldi	r31, 0x00	; 0
    2250:	80 81       	ld	r24, Z
    2252:	8d 7f       	andi	r24, 0xFD	; 253
    2254:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, WGM12);
    2256:	ae e4       	ldi	r26, 0x4E	; 78
    2258:	b0 e0       	ldi	r27, 0x00	; 0
    225a:	ee e4       	ldi	r30, 0x4E	; 78
    225c:	f0 e0       	ldi	r31, 0x00	; 0
    225e:	80 81       	ld	r24, Z
    2260:	87 7f       	andi	r24, 0xF7	; 247
    2262:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, WGM13);
    2264:	ae e4       	ldi	r26, 0x4E	; 78
    2266:	b0 e0       	ldi	r27, 0x00	; 0
    2268:	ee e4       	ldi	r30, 0x4E	; 78
    226a:	f0 e0       	ldi	r31, 0x00	; 0
    226c:	80 81       	ld	r24, Z
    226e:	8f 7e       	andi	r24, 0xEF	; 239
    2270:	8c 93       	st	X, r24
#if ICU_STARTING_EDGE == ICU_RISING_EDGE
	//select ICU Edge RISING edge
		SET_BIT(TCCR1B, ICES1);
#else if ICU_STARTING_EDGE == ICU_FALLING_EDGE
	//select ICU Edge falling edge
		CLR_BIT(TCCR1B, ICES1);
    2272:	ae e4       	ldi	r26, 0x4E	; 78
    2274:	b0 e0       	ldi	r27, 0x00	; 0
    2276:	ee e4       	ldi	r30, 0x4E	; 78
    2278:	f0 e0       	ldi	r31, 0x00	; 0
    227a:	80 81       	ld	r24, Z
    227c:	8f 7b       	andi	r24, 0xBF	; 191
    227e:	8c 93       	st	X, r24

	#endif

	//enable interrupt
	SET_BIT(TIMSK, TICIE1);
    2280:	a9 e5       	ldi	r26, 0x59	; 89
    2282:	b0 e0       	ldi	r27, 0x00	; 0
    2284:	e9 e5       	ldi	r30, 0x59	; 89
    2286:	f0 e0       	ldi	r31, 0x00	; 0
    2288:	80 81       	ld	r24, Z
    228a:	80 62       	ori	r24, 0x20	; 32
    228c:	8c 93       	st	X, r24

	//Select Prescaler Value = 64  void ICU_voidStart(void);

	SET_BIT(TCCR1B, CS10);
    228e:	ae e4       	ldi	r26, 0x4E	; 78
    2290:	b0 e0       	ldi	r27, 0x00	; 0
    2292:	ee e4       	ldi	r30, 0x4E	; 78
    2294:	f0 e0       	ldi	r31, 0x00	; 0
    2296:	80 81       	ld	r24, Z
    2298:	81 60       	ori	r24, 0x01	; 1
    229a:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, CS11);
    229c:	ae e4       	ldi	r26, 0x4E	; 78
    229e:	b0 e0       	ldi	r27, 0x00	; 0
    22a0:	ee e4       	ldi	r30, 0x4E	; 78
    22a2:	f0 e0       	ldi	r31, 0x00	; 0
    22a4:	80 81       	ld	r24, Z
    22a6:	82 60       	ori	r24, 0x02	; 2
    22a8:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, CS12);
    22aa:	ae e4       	ldi	r26, 0x4E	; 78
    22ac:	b0 e0       	ldi	r27, 0x00	; 0
    22ae:	ee e4       	ldi	r30, 0x4E	; 78
    22b0:	f0 e0       	ldi	r31, 0x00	; 0
    22b2:	80 81       	ld	r24, Z
    22b4:	8b 7f       	andi	r24, 0xFB	; 251
    22b6:	8c 93       	st	X, r24
}
    22b8:	cf 91       	pop	r28
    22ba:	df 91       	pop	r29
    22bc:	08 95       	ret

000022be <ICU_voidGetDutyCycle>:

void ICU_voidGetDutyCycle(u8* copy_pu8Duty) {
    22be:	ef 92       	push	r14
    22c0:	ff 92       	push	r15
    22c2:	0f 93       	push	r16
    22c4:	1f 93       	push	r17
    22c6:	df 93       	push	r29
    22c8:	cf 93       	push	r28
    22ca:	00 d0       	rcall	.+0      	; 0x22cc <ICU_voidGetDutyCycle+0xe>
    22cc:	cd b7       	in	r28, 0x3d	; 61
    22ce:	de b7       	in	r29, 0x3e	; 62
    22d0:	9a 83       	std	Y+2, r25	; 0x02
    22d2:	89 83       	std	Y+1, r24	; 0x01
	//Lcd_PutString("inside duty ");

	if (copy_pu8Duty != NULL) {
    22d4:	89 81       	ldd	r24, Y+1	; 0x01
    22d6:	9a 81       	ldd	r25, Y+2	; 0x02
    22d8:	00 97       	sbiw	r24, 0x00	; 0
    22da:	d9 f1       	breq	.+118    	; 0x2352 <ICU_voidGetDutyCycle+0x94>
		//Lcd_PutString("inside duty if ");
		Lcd_PutString("ONPeriod ");
    22dc:	80 e6       	ldi	r24, 0x60	; 96
    22de:	90 e0       	ldi	r25, 0x00	; 0
    22e0:	0e 94 62 22 	call	0x44c4	; 0x44c4 <Lcd_PutString>

		Lcd_PutInt(Private_u16OnPeriod);
    22e4:	80 91 07 02 	lds	r24, 0x0207
    22e8:	90 91 08 02 	lds	r25, 0x0208
    22ec:	0e 94 a1 1f 	call	0x3f42	; 0x3f42 <Lcd_PutInt>
		Lcd_PutString("OffPeriod ");
    22f0:	8a e6       	ldi	r24, 0x6A	; 106
    22f2:	90 e0       	ldi	r25, 0x00	; 0
    22f4:	0e 94 62 22 	call	0x44c4	; 0x44c4 <Lcd_PutString>

		Lcd_PutInt(Private_u16OffPeriod);
    22f8:	80 91 09 02 	lds	r24, 0x0209
    22fc:	90 91 0a 02 	lds	r25, 0x020A
    2300:	0e 94 a1 1f 	call	0x3f42	; 0x3f42 <Lcd_PutInt>

		*copy_pu8Duty = ((u32) Private_u16OnPeriod * 100) / (Private_u16OnPeriod + Private_u16OffPeriod);
    2304:	80 91 07 02 	lds	r24, 0x0207
    2308:	90 91 08 02 	lds	r25, 0x0208
    230c:	cc 01       	movw	r24, r24
    230e:	a0 e0       	ldi	r26, 0x00	; 0
    2310:	b0 e0       	ldi	r27, 0x00	; 0
    2312:	24 e6       	ldi	r18, 0x64	; 100
    2314:	30 e0       	ldi	r19, 0x00	; 0
    2316:	40 e0       	ldi	r20, 0x00	; 0
    2318:	50 e0       	ldi	r21, 0x00	; 0
    231a:	bc 01       	movw	r22, r24
    231c:	cd 01       	movw	r24, r26
    231e:	0e 94 0f 23 	call	0x461e	; 0x461e <__mulsi3>
    2322:	7b 01       	movw	r14, r22
    2324:	8c 01       	movw	r16, r24
    2326:	20 91 07 02 	lds	r18, 0x0207
    232a:	30 91 08 02 	lds	r19, 0x0208
    232e:	80 91 09 02 	lds	r24, 0x0209
    2332:	90 91 0a 02 	lds	r25, 0x020A
    2336:	82 0f       	add	r24, r18
    2338:	93 1f       	adc	r25, r19
    233a:	9c 01       	movw	r18, r24
    233c:	40 e0       	ldi	r20, 0x00	; 0
    233e:	50 e0       	ldi	r21, 0x00	; 0
    2340:	c8 01       	movw	r24, r16
    2342:	b7 01       	movw	r22, r14
    2344:	0e 94 42 23 	call	0x4684	; 0x4684 <__udivmodsi4>
    2348:	da 01       	movw	r26, r20
    234a:	c9 01       	movw	r24, r18
    234c:	e9 81       	ldd	r30, Y+1	; 0x01
    234e:	fa 81       	ldd	r31, Y+2	; 0x02
    2350:	80 83       	st	Z, r24
	}
}
    2352:	0f 90       	pop	r0
    2354:	0f 90       	pop	r0
    2356:	cf 91       	pop	r28
    2358:	df 91       	pop	r29
    235a:	1f 91       	pop	r17
    235c:	0f 91       	pop	r16
    235e:	ff 90       	pop	r15
    2360:	ef 90       	pop	r14
    2362:	08 95       	ret

00002364 <ICU_voidGetFrequency>:


void ICU_voidGetFrequency(u32* copy_pu32Frequency_hz) {
    2364:	df 93       	push	r29
    2366:	cf 93       	push	r28
    2368:	00 d0       	rcall	.+0      	; 0x236a <ICU_voidGetFrequency+0x6>
    236a:	cd b7       	in	r28, 0x3d	; 61
    236c:	de b7       	in	r29, 0x3e	; 62
    236e:	9a 83       	std	Y+2, r25	; 0x02
    2370:	89 83       	std	Y+1, r24	; 0x01
//	Lcd_PutString("inside freq ");
	if (copy_pu32Frequency_hz != NULL) {
    2372:	89 81       	ldd	r24, Y+1	; 0x01
    2374:	9a 81       	ldd	r25, Y+2	; 0x02
    2376:	00 97       	sbiw	r24, 0x00	; 0
    2378:	e9 f0       	breq	.+58     	; 0x23b4 <ICU_voidGetFrequency+0x50>
	//	Lcd_PutString("inside freq if ");
		*copy_pu32Frequency_hz = 1000000UL
    237a:	20 91 07 02 	lds	r18, 0x0207
    237e:	30 91 08 02 	lds	r19, 0x0208
    2382:	80 91 09 02 	lds	r24, 0x0209
    2386:	90 91 0a 02 	lds	r25, 0x020A
    238a:	82 0f       	add	r24, r18
    238c:	93 1f       	adc	r25, r19
    238e:	9c 01       	movw	r18, r24
    2390:	40 e0       	ldi	r20, 0x00	; 0
    2392:	50 e0       	ldi	r21, 0x00	; 0
    2394:	80 e4       	ldi	r24, 0x40	; 64
    2396:	92 e4       	ldi	r25, 0x42	; 66
    2398:	af e0       	ldi	r26, 0x0F	; 15
    239a:	b0 e0       	ldi	r27, 0x00	; 0
    239c:	bc 01       	movw	r22, r24
    239e:	cd 01       	movw	r24, r26
    23a0:	0e 94 42 23 	call	0x4684	; 0x4684 <__udivmodsi4>
    23a4:	da 01       	movw	r26, r20
    23a6:	c9 01       	movw	r24, r18
    23a8:	e9 81       	ldd	r30, Y+1	; 0x01
    23aa:	fa 81       	ldd	r31, Y+2	; 0x02
    23ac:	80 83       	st	Z, r24
    23ae:	91 83       	std	Z+1, r25	; 0x01
    23b0:	a2 83       	std	Z+2, r26	; 0x02
    23b2:	b3 83       	std	Z+3, r27	; 0x03
				/ (Private_u16OnPeriod + Private_u16OffPeriod);
	}
}
    23b4:	0f 90       	pop	r0
    23b6:	0f 90       	pop	r0
    23b8:	cf 91       	pop	r28
    23ba:	df 91       	pop	r29
    23bc:	08 95       	ret

000023be <__vector_6>:

// ISR for ICU
void __vector_6(void) __attribute__((signal));
void __vector_6(void)
{
    23be:	1f 92       	push	r1
    23c0:	0f 92       	push	r0
    23c2:	0f b6       	in	r0, 0x3f	; 63
    23c4:	0f 92       	push	r0
    23c6:	11 24       	eor	r1, r1
    23c8:	2f 93       	push	r18
    23ca:	3f 93       	push	r19
    23cc:	4f 93       	push	r20
    23ce:	5f 93       	push	r21
    23d0:	8f 93       	push	r24
    23d2:	9f 93       	push	r25
    23d4:	af 93       	push	r26
    23d6:	bf 93       	push	r27
    23d8:	ef 93       	push	r30
    23da:	ff 93       	push	r31
    23dc:	df 93       	push	r29
    23de:	cf 93       	push	r28
    23e0:	cd b7       	in	r28, 0x3d	; 61
    23e2:	de b7       	in	r29, 0x3e	; 62
	static u8 Local_u8EdgeFlag = ICU_STARTING_EDGE;
	static u16 Local_u16OldValue =0;
	static u16 Local_u16CounterValue =0;

	Local_u16CounterValue = ICR1;
    23e4:	e6 e4       	ldi	r30, 0x46	; 70
    23e6:	f0 e0       	ldi	r31, 0x00	; 0
    23e8:	80 81       	ld	r24, Z
    23ea:	91 81       	ldd	r25, Z+1	; 0x01
    23ec:	90 93 04 02 	sts	0x0204, r25
    23f0:	80 93 03 02 	sts	0x0203, r24

	if(Local_u8EdgeFlag ==ICU_RISING_EDGE)
    23f4:	80 91 e0 01 	lds	r24, 0x01E0
    23f8:	82 30       	cpi	r24, 0x02	; 2
    23fa:	f9 f4       	brne	.+62     	; 0x243a <__vector_6+0x7c>
	{
		Private_u16OffPeriod = (Local_u16CounterValue- Local_u16OldValue)*4;
    23fc:	20 91 03 02 	lds	r18, 0x0203
    2400:	30 91 04 02 	lds	r19, 0x0204
    2404:	80 91 05 02 	lds	r24, 0x0205
    2408:	90 91 06 02 	lds	r25, 0x0206
    240c:	a9 01       	movw	r20, r18
    240e:	48 1b       	sub	r20, r24
    2410:	59 0b       	sbc	r21, r25
    2412:	ca 01       	movw	r24, r20
    2414:	88 0f       	add	r24, r24
    2416:	99 1f       	adc	r25, r25
    2418:	88 0f       	add	r24, r24
    241a:	99 1f       	adc	r25, r25
    241c:	90 93 0a 02 	sts	0x020A, r25
    2420:	80 93 09 02 	sts	0x0209, r24

		Local_u8EdgeFlag =ICU_FALLING_EDGE;
    2424:	81 e0       	ldi	r24, 0x01	; 1
    2426:	80 93 e0 01 	sts	0x01E0, r24

		//selest icu edge
		CLR_BIT(TCCR1B,ICES1);
    242a:	ae e4       	ldi	r26, 0x4E	; 78
    242c:	b0 e0       	ldi	r27, 0x00	; 0
    242e:	ee e4       	ldi	r30, 0x4E	; 78
    2430:	f0 e0       	ldi	r31, 0x00	; 0
    2432:	80 81       	ld	r24, Z
    2434:	8f 7b       	andi	r24, 0xBF	; 191
    2436:	8c 93       	st	X, r24
    2438:	22 c0       	rjmp	.+68     	; 0x247e <__vector_6+0xc0>

	}
	else if (Local_u8EdgeFlag ==ICU_FALLING_EDGE)
    243a:	80 91 e0 01 	lds	r24, 0x01E0
    243e:	81 30       	cpi	r24, 0x01	; 1
    2440:	f1 f4       	brne	.+60     	; 0x247e <__vector_6+0xc0>
	{
		Private_u16OnPeriod = (Local_u16CounterValue- Local_u16OldValue)*4;
    2442:	20 91 03 02 	lds	r18, 0x0203
    2446:	30 91 04 02 	lds	r19, 0x0204
    244a:	80 91 05 02 	lds	r24, 0x0205
    244e:	90 91 06 02 	lds	r25, 0x0206
    2452:	a9 01       	movw	r20, r18
    2454:	48 1b       	sub	r20, r24
    2456:	59 0b       	sbc	r21, r25
    2458:	ca 01       	movw	r24, r20
    245a:	88 0f       	add	r24, r24
    245c:	99 1f       	adc	r25, r25
    245e:	88 0f       	add	r24, r24
    2460:	99 1f       	adc	r25, r25
    2462:	90 93 08 02 	sts	0x0208, r25
    2466:	80 93 07 02 	sts	0x0207, r24

		Local_u8EdgeFlag =ICU_RISING_EDGE;
    246a:	82 e0       	ldi	r24, 0x02	; 2
    246c:	80 93 e0 01 	sts	0x01E0, r24

		//selest icu edge
		SET_BIT(TCCR1B,ICES1);
    2470:	ae e4       	ldi	r26, 0x4E	; 78
    2472:	b0 e0       	ldi	r27, 0x00	; 0
    2474:	ee e4       	ldi	r30, 0x4E	; 78
    2476:	f0 e0       	ldi	r31, 0x00	; 0
    2478:	80 81       	ld	r24, Z
    247a:	80 64       	ori	r24, 0x40	; 64
    247c:	8c 93       	st	X, r24
	}
	Local_u16OldValue = ICR1;
    247e:	e6 e4       	ldi	r30, 0x46	; 70
    2480:	f0 e0       	ldi	r31, 0x00	; 0
    2482:	80 81       	ld	r24, Z
    2484:	91 81       	ldd	r25, Z+1	; 0x01
    2486:	90 93 06 02 	sts	0x0206, r25
    248a:	80 93 05 02 	sts	0x0205, r24
}
    248e:	cf 91       	pop	r28
    2490:	df 91       	pop	r29
    2492:	ff 91       	pop	r31
    2494:	ef 91       	pop	r30
    2496:	bf 91       	pop	r27
    2498:	af 91       	pop	r26
    249a:	9f 91       	pop	r25
    249c:	8f 91       	pop	r24
    249e:	5f 91       	pop	r21
    24a0:	4f 91       	pop	r20
    24a2:	3f 91       	pop	r19
    24a4:	2f 91       	pop	r18
    24a6:	0f 90       	pop	r0
    24a8:	0f be       	out	0x3f, r0	; 63
    24aa:	0f 90       	pop	r0
    24ac:	1f 90       	pop	r1
    24ae:	18 95       	reti

000024b0 <GI_voidEnable>:
#include "GI_register.h"
#include "../../utils/BIT_MATH.h"
#include "../../utils/STD_TYPES.h"

void GI_voidEnable(void)
{
    24b0:	df 93       	push	r29
    24b2:	cf 93       	push	r28
    24b4:	cd b7       	in	r28, 0x3d	; 61
    24b6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,GLE);
    24b8:	af e5       	ldi	r26, 0x5F	; 95
    24ba:	b0 e0       	ldi	r27, 0x00	; 0
    24bc:	ef e5       	ldi	r30, 0x5F	; 95
    24be:	f0 e0       	ldi	r31, 0x00	; 0
    24c0:	80 81       	ld	r24, Z
    24c2:	80 68       	ori	r24, 0x80	; 128
    24c4:	8c 93       	st	X, r24
}
    24c6:	cf 91       	pop	r28
    24c8:	df 91       	pop	r29
    24ca:	08 95       	ret

000024cc <GI_voidDisable>:

void GI_voidDisable(void)
{
    24cc:	df 93       	push	r29
    24ce:	cf 93       	push	r28
    24d0:	cd b7       	in	r28, 0x3d	; 61
    24d2:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,GLE);
    24d4:	af e5       	ldi	r26, 0x5F	; 95
    24d6:	b0 e0       	ldi	r27, 0x00	; 0
    24d8:	ef e5       	ldi	r30, 0x5F	; 95
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	80 81       	ld	r24, Z
    24de:	8f 77       	andi	r24, 0x7F	; 127
    24e0:	8c 93       	st	X, r24
}
    24e2:	cf 91       	pop	r28
    24e4:	df 91       	pop	r29
    24e6:	08 95       	ret

000024e8 <EXTI_voidInit>:
static void (*private_pCallBackINT0)(void) = NULL;
static void (*private_pCallBackINT1)(void) = NULL;
static void (*private_pCallBackINT2)(void) = NULL;

// Initialize external interrupt settings
void EXTI_voidInit(u8 copy_u8InterruptSource, u8 copy_u8SenseControl) {
    24e8:	df 93       	push	r29
    24ea:	cf 93       	push	r28
    24ec:	cd b7       	in	r28, 0x3d	; 61
    24ee:	de b7       	in	r29, 0x3e	; 62
    24f0:	28 97       	sbiw	r28, 0x08	; 8
    24f2:	0f b6       	in	r0, 0x3f	; 63
    24f4:	f8 94       	cli
    24f6:	de bf       	out	0x3e, r29	; 62
    24f8:	0f be       	out	0x3f, r0	; 63
    24fa:	cd bf       	out	0x3d, r28	; 61
    24fc:	89 83       	std	Y+1, r24	; 0x01
    24fe:	6a 83       	std	Y+2, r22	; 0x02
    switch (copy_u8InterruptSource) {
    2500:	89 81       	ldd	r24, Y+1	; 0x01
    2502:	28 2f       	mov	r18, r24
    2504:	30 e0       	ldi	r19, 0x00	; 0
    2506:	38 87       	std	Y+8, r19	; 0x08
    2508:	2f 83       	std	Y+7, r18	; 0x07
    250a:	8f 81       	ldd	r24, Y+7	; 0x07
    250c:	98 85       	ldd	r25, Y+8	; 0x08
    250e:	81 30       	cpi	r24, 0x01	; 1
    2510:	91 05       	cpc	r25, r1
    2512:	09 f4       	brne	.+2      	; 0x2516 <EXTI_voidInit+0x2e>
    2514:	5a c0       	rjmp	.+180    	; 0x25ca <EXTI_voidInit+0xe2>
    2516:	2f 81       	ldd	r18, Y+7	; 0x07
    2518:	38 85       	ldd	r19, Y+8	; 0x08
    251a:	22 30       	cpi	r18, 0x02	; 2
    251c:	31 05       	cpc	r19, r1
    251e:	09 f4       	brne	.+2      	; 0x2522 <EXTI_voidInit+0x3a>
    2520:	a3 c0       	rjmp	.+326    	; 0x2668 <EXTI_voidInit+0x180>
    2522:	8f 81       	ldd	r24, Y+7	; 0x07
    2524:	98 85       	ldd	r25, Y+8	; 0x08
    2526:	00 97       	sbiw	r24, 0x00	; 0
    2528:	09 f0       	breq	.+2      	; 0x252c <EXTI_voidInit+0x44>
    252a:	b3 c0       	rjmp	.+358    	; 0x2692 <EXTI_voidInit+0x1aa>
    case EXTI_INT0:
        switch (copy_u8SenseControl) {
    252c:	8a 81       	ldd	r24, Y+2	; 0x02
    252e:	28 2f       	mov	r18, r24
    2530:	30 e0       	ldi	r19, 0x00	; 0
    2532:	3e 83       	std	Y+6, r19	; 0x06
    2534:	2d 83       	std	Y+5, r18	; 0x05
    2536:	8d 81       	ldd	r24, Y+5	; 0x05
    2538:	9e 81       	ldd	r25, Y+6	; 0x06
    253a:	81 30       	cpi	r24, 0x01	; 1
    253c:	91 05       	cpc	r25, r1
    253e:	39 f1       	breq	.+78     	; 0x258e <EXTI_voidInit+0xa6>
    2540:	2d 81       	ldd	r18, Y+5	; 0x05
    2542:	3e 81       	ldd	r19, Y+6	; 0x06
    2544:	22 30       	cpi	r18, 0x02	; 2
    2546:	31 05       	cpc	r19, r1
    2548:	99 f0       	breq	.+38     	; 0x2570 <EXTI_voidInit+0x88>
    254a:	8d 81       	ldd	r24, Y+5	; 0x05
    254c:	9e 81       	ldd	r25, Y+6	; 0x06
    254e:	00 97       	sbiw	r24, 0x00	; 0
    2550:	69 f1       	breq	.+90     	; 0x25ac <EXTI_voidInit+0xc4>
        default:
        case EXTI_RISING_EDGE:
            SET_BIT(MCUCR, ISC00);
    2552:	a5 e5       	ldi	r26, 0x55	; 85
    2554:	b0 e0       	ldi	r27, 0x00	; 0
    2556:	e5 e5       	ldi	r30, 0x55	; 85
    2558:	f0 e0       	ldi	r31, 0x00	; 0
    255a:	80 81       	ld	r24, Z
    255c:	81 60       	ori	r24, 0x01	; 1
    255e:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC01);
    2560:	a5 e5       	ldi	r26, 0x55	; 85
    2562:	b0 e0       	ldi	r27, 0x00	; 0
    2564:	e5 e5       	ldi	r30, 0x55	; 85
    2566:	f0 e0       	ldi	r31, 0x00	; 0
    2568:	80 81       	ld	r24, Z
    256a:	82 60       	ori	r24, 0x02	; 2
    256c:	8c 93       	st	X, r24
    256e:	91 c0       	rjmp	.+290    	; 0x2692 <EXTI_voidInit+0x1aa>
            break;
        case EXTI_FALLING_EDGE:
            CLR_BIT(MCUCR, ISC00);
    2570:	a5 e5       	ldi	r26, 0x55	; 85
    2572:	b0 e0       	ldi	r27, 0x00	; 0
    2574:	e5 e5       	ldi	r30, 0x55	; 85
    2576:	f0 e0       	ldi	r31, 0x00	; 0
    2578:	80 81       	ld	r24, Z
    257a:	8e 7f       	andi	r24, 0xFE	; 254
    257c:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC01);
    257e:	a5 e5       	ldi	r26, 0x55	; 85
    2580:	b0 e0       	ldi	r27, 0x00	; 0
    2582:	e5 e5       	ldi	r30, 0x55	; 85
    2584:	f0 e0       	ldi	r31, 0x00	; 0
    2586:	80 81       	ld	r24, Z
    2588:	82 60       	ori	r24, 0x02	; 2
    258a:	8c 93       	st	X, r24
    258c:	82 c0       	rjmp	.+260    	; 0x2692 <EXTI_voidInit+0x1aa>
            break;
        case EXTI_ANY_LOGICAL_CHANGE:
            SET_BIT(MCUCR, ISC00);
    258e:	a5 e5       	ldi	r26, 0x55	; 85
    2590:	b0 e0       	ldi	r27, 0x00	; 0
    2592:	e5 e5       	ldi	r30, 0x55	; 85
    2594:	f0 e0       	ldi	r31, 0x00	; 0
    2596:	80 81       	ld	r24, Z
    2598:	81 60       	ori	r24, 0x01	; 1
    259a:	8c 93       	st	X, r24
            CLR_BIT(MCUCR, ISC01);
    259c:	a5 e5       	ldi	r26, 0x55	; 85
    259e:	b0 e0       	ldi	r27, 0x00	; 0
    25a0:	e5 e5       	ldi	r30, 0x55	; 85
    25a2:	f0 e0       	ldi	r31, 0x00	; 0
    25a4:	80 81       	ld	r24, Z
    25a6:	8d 7f       	andi	r24, 0xFD	; 253
    25a8:	8c 93       	st	X, r24
    25aa:	73 c0       	rjmp	.+230    	; 0x2692 <EXTI_voidInit+0x1aa>
            break;
        case EXTI_LOW_LEVEL:
            CLR_BIT(MCUCR, ISC00);
    25ac:	a5 e5       	ldi	r26, 0x55	; 85
    25ae:	b0 e0       	ldi	r27, 0x00	; 0
    25b0:	e5 e5       	ldi	r30, 0x55	; 85
    25b2:	f0 e0       	ldi	r31, 0x00	; 0
    25b4:	80 81       	ld	r24, Z
    25b6:	8e 7f       	andi	r24, 0xFE	; 254
    25b8:	8c 93       	st	X, r24
            CLR_BIT(MCUCR, ISC01);
    25ba:	a5 e5       	ldi	r26, 0x55	; 85
    25bc:	b0 e0       	ldi	r27, 0x00	; 0
    25be:	e5 e5       	ldi	r30, 0x55	; 85
    25c0:	f0 e0       	ldi	r31, 0x00	; 0
    25c2:	80 81       	ld	r24, Z
    25c4:	8d 7f       	andi	r24, 0xFD	; 253
    25c6:	8c 93       	st	X, r24
    25c8:	64 c0       	rjmp	.+200    	; 0x2692 <EXTI_voidInit+0x1aa>
            break;
        }
        break;

    case EXTI_INT1:
        switch (copy_u8SenseControl) {
    25ca:	8a 81       	ldd	r24, Y+2	; 0x02
    25cc:	28 2f       	mov	r18, r24
    25ce:	30 e0       	ldi	r19, 0x00	; 0
    25d0:	3c 83       	std	Y+4, r19	; 0x04
    25d2:	2b 83       	std	Y+3, r18	; 0x03
    25d4:	8b 81       	ldd	r24, Y+3	; 0x03
    25d6:	9c 81       	ldd	r25, Y+4	; 0x04
    25d8:	81 30       	cpi	r24, 0x01	; 1
    25da:	91 05       	cpc	r25, r1
    25dc:	39 f1       	breq	.+78     	; 0x262c <EXTI_voidInit+0x144>
    25de:	2b 81       	ldd	r18, Y+3	; 0x03
    25e0:	3c 81       	ldd	r19, Y+4	; 0x04
    25e2:	22 30       	cpi	r18, 0x02	; 2
    25e4:	31 05       	cpc	r19, r1
    25e6:	99 f0       	breq	.+38     	; 0x260e <EXTI_voidInit+0x126>
    25e8:	8b 81       	ldd	r24, Y+3	; 0x03
    25ea:	9c 81       	ldd	r25, Y+4	; 0x04
    25ec:	00 97       	sbiw	r24, 0x00	; 0
    25ee:	69 f1       	breq	.+90     	; 0x264a <EXTI_voidInit+0x162>
        default:
        case EXTI_RISING_EDGE:
            SET_BIT(MCUCR, ISC10);
    25f0:	a5 e5       	ldi	r26, 0x55	; 85
    25f2:	b0 e0       	ldi	r27, 0x00	; 0
    25f4:	e5 e5       	ldi	r30, 0x55	; 85
    25f6:	f0 e0       	ldi	r31, 0x00	; 0
    25f8:	80 81       	ld	r24, Z
    25fa:	84 60       	ori	r24, 0x04	; 4
    25fc:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC11);
    25fe:	a5 e5       	ldi	r26, 0x55	; 85
    2600:	b0 e0       	ldi	r27, 0x00	; 0
    2602:	e5 e5       	ldi	r30, 0x55	; 85
    2604:	f0 e0       	ldi	r31, 0x00	; 0
    2606:	80 81       	ld	r24, Z
    2608:	88 60       	ori	r24, 0x08	; 8
    260a:	8c 93       	st	X, r24
    260c:	42 c0       	rjmp	.+132    	; 0x2692 <EXTI_voidInit+0x1aa>
            break;
        case EXTI_FALLING_EDGE:
            CLR_BIT(MCUCR, ISC10);
    260e:	a5 e5       	ldi	r26, 0x55	; 85
    2610:	b0 e0       	ldi	r27, 0x00	; 0
    2612:	e5 e5       	ldi	r30, 0x55	; 85
    2614:	f0 e0       	ldi	r31, 0x00	; 0
    2616:	80 81       	ld	r24, Z
    2618:	8b 7f       	andi	r24, 0xFB	; 251
    261a:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC11);
    261c:	a5 e5       	ldi	r26, 0x55	; 85
    261e:	b0 e0       	ldi	r27, 0x00	; 0
    2620:	e5 e5       	ldi	r30, 0x55	; 85
    2622:	f0 e0       	ldi	r31, 0x00	; 0
    2624:	80 81       	ld	r24, Z
    2626:	88 60       	ori	r24, 0x08	; 8
    2628:	8c 93       	st	X, r24
    262a:	33 c0       	rjmp	.+102    	; 0x2692 <EXTI_voidInit+0x1aa>
            break;
        case EXTI_ANY_LOGICAL_CHANGE:
            SET_BIT(MCUCR, ISC10);
    262c:	a5 e5       	ldi	r26, 0x55	; 85
    262e:	b0 e0       	ldi	r27, 0x00	; 0
    2630:	e5 e5       	ldi	r30, 0x55	; 85
    2632:	f0 e0       	ldi	r31, 0x00	; 0
    2634:	80 81       	ld	r24, Z
    2636:	84 60       	ori	r24, 0x04	; 4
    2638:	8c 93       	st	X, r24
            CLR_BIT(MCUCR, ISC11);
    263a:	a5 e5       	ldi	r26, 0x55	; 85
    263c:	b0 e0       	ldi	r27, 0x00	; 0
    263e:	e5 e5       	ldi	r30, 0x55	; 85
    2640:	f0 e0       	ldi	r31, 0x00	; 0
    2642:	80 81       	ld	r24, Z
    2644:	87 7f       	andi	r24, 0xF7	; 247
    2646:	8c 93       	st	X, r24
    2648:	24 c0       	rjmp	.+72     	; 0x2692 <EXTI_voidInit+0x1aa>
            break;
        case EXTI_LOW_LEVEL:
            CLR_BIT(MCUCR, ISC10);
    264a:	a5 e5       	ldi	r26, 0x55	; 85
    264c:	b0 e0       	ldi	r27, 0x00	; 0
    264e:	e5 e5       	ldi	r30, 0x55	; 85
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	80 81       	ld	r24, Z
    2654:	8b 7f       	andi	r24, 0xFB	; 251
    2656:	8c 93       	st	X, r24
            CLR_BIT(MCUCR, ISC11);
    2658:	a5 e5       	ldi	r26, 0x55	; 85
    265a:	b0 e0       	ldi	r27, 0x00	; 0
    265c:	e5 e5       	ldi	r30, 0x55	; 85
    265e:	f0 e0       	ldi	r31, 0x00	; 0
    2660:	80 81       	ld	r24, Z
    2662:	87 7f       	andi	r24, 0xF7	; 247
    2664:	8c 93       	st	X, r24
    2666:	15 c0       	rjmp	.+42     	; 0x2692 <EXTI_voidInit+0x1aa>
            break;
        }
        break;

    case EXTI_INT2:
        switch (copy_u8SenseControl) {
    2668:	8a 81       	ldd	r24, Y+2	; 0x02
    266a:	88 2f       	mov	r24, r24
    266c:	90 e0       	ldi	r25, 0x00	; 0
    266e:	82 30       	cpi	r24, 0x02	; 2
    2670:	91 05       	cpc	r25, r1
    2672:	41 f0       	breq	.+16     	; 0x2684 <EXTI_voidInit+0x19c>
        default:
        case EXTI_RISING_EDGE:
            SET_BIT(MCUCSR, ISC2);
    2674:	a4 e5       	ldi	r26, 0x54	; 84
    2676:	b0 e0       	ldi	r27, 0x00	; 0
    2678:	e4 e5       	ldi	r30, 0x54	; 84
    267a:	f0 e0       	ldi	r31, 0x00	; 0
    267c:	80 81       	ld	r24, Z
    267e:	80 64       	ori	r24, 0x40	; 64
    2680:	8c 93       	st	X, r24
    2682:	07 c0       	rjmp	.+14     	; 0x2692 <EXTI_voidInit+0x1aa>
            break;
        case EXTI_FALLING_EDGE:
            CLR_BIT(MCUCSR, ISC2);
    2684:	a4 e5       	ldi	r26, 0x54	; 84
    2686:	b0 e0       	ldi	r27, 0x00	; 0
    2688:	e4 e5       	ldi	r30, 0x54	; 84
    268a:	f0 e0       	ldi	r31, 0x00	; 0
    268c:	80 81       	ld	r24, Z
    268e:	8f 7b       	andi	r24, 0xBF	; 191
    2690:	8c 93       	st	X, r24
            break;
        }
        break;
    }
}
    2692:	28 96       	adiw	r28, 0x08	; 8
    2694:	0f b6       	in	r0, 0x3f	; 63
    2696:	f8 94       	cli
    2698:	de bf       	out	0x3e, r29	; 62
    269a:	0f be       	out	0x3f, r0	; 63
    269c:	cd bf       	out	0x3d, r28	; 61
    269e:	cf 91       	pop	r28
    26a0:	df 91       	pop	r29
    26a2:	08 95       	ret

000026a4 <EXTI_voidEnable>:

// Enable the specified external interrupt
void EXTI_voidEnable(u8 copy_u8InterruptSource) {
    26a4:	df 93       	push	r29
    26a6:	cf 93       	push	r28
    26a8:	00 d0       	rcall	.+0      	; 0x26aa <EXTI_voidEnable+0x6>
    26aa:	0f 92       	push	r0
    26ac:	cd b7       	in	r28, 0x3d	; 61
    26ae:	de b7       	in	r29, 0x3e	; 62
    26b0:	89 83       	std	Y+1, r24	; 0x01
    switch (copy_u8InterruptSource) {
    26b2:	89 81       	ldd	r24, Y+1	; 0x01
    26b4:	28 2f       	mov	r18, r24
    26b6:	30 e0       	ldi	r19, 0x00	; 0
    26b8:	3b 83       	std	Y+3, r19	; 0x03
    26ba:	2a 83       	std	Y+2, r18	; 0x02
    26bc:	8a 81       	ldd	r24, Y+2	; 0x02
    26be:	9b 81       	ldd	r25, Y+3	; 0x03
    26c0:	81 30       	cpi	r24, 0x01	; 1
    26c2:	91 05       	cpc	r25, r1
    26c4:	89 f0       	breq	.+34     	; 0x26e8 <EXTI_voidEnable+0x44>
    26c6:	2a 81       	ldd	r18, Y+2	; 0x02
    26c8:	3b 81       	ldd	r19, Y+3	; 0x03
    26ca:	22 30       	cpi	r18, 0x02	; 2
    26cc:	31 05       	cpc	r19, r1
    26ce:	a1 f0       	breq	.+40     	; 0x26f8 <EXTI_voidEnable+0x54>
    26d0:	8a 81       	ldd	r24, Y+2	; 0x02
    26d2:	9b 81       	ldd	r25, Y+3	; 0x03
    26d4:	00 97       	sbiw	r24, 0x00	; 0
    26d6:	b9 f4       	brne	.+46     	; 0x2706 <EXTI_voidEnable+0x62>
    case EXTI_INT0:
        SET_BIT(GICR, INT0);
    26d8:	ab e5       	ldi	r26, 0x5B	; 91
    26da:	b0 e0       	ldi	r27, 0x00	; 0
    26dc:	eb e5       	ldi	r30, 0x5B	; 91
    26de:	f0 e0       	ldi	r31, 0x00	; 0
    26e0:	80 81       	ld	r24, Z
    26e2:	80 64       	ori	r24, 0x40	; 64
    26e4:	8c 93       	st	X, r24
    26e6:	0f c0       	rjmp	.+30     	; 0x2706 <EXTI_voidEnable+0x62>
        break;
    case EXTI_INT1:
        SET_BIT(GICR, INT1);
    26e8:	ab e5       	ldi	r26, 0x5B	; 91
    26ea:	b0 e0       	ldi	r27, 0x00	; 0
    26ec:	eb e5       	ldi	r30, 0x5B	; 91
    26ee:	f0 e0       	ldi	r31, 0x00	; 0
    26f0:	80 81       	ld	r24, Z
    26f2:	80 68       	ori	r24, 0x80	; 128
    26f4:	8c 93       	st	X, r24
    26f6:	07 c0       	rjmp	.+14     	; 0x2706 <EXTI_voidEnable+0x62>
        break;
    case EXTI_INT2:
        SET_BIT(GICR, INT2);
    26f8:	ab e5       	ldi	r26, 0x5B	; 91
    26fa:	b0 e0       	ldi	r27, 0x00	; 0
    26fc:	eb e5       	ldi	r30, 0x5B	; 91
    26fe:	f0 e0       	ldi	r31, 0x00	; 0
    2700:	80 81       	ld	r24, Z
    2702:	80 62       	ori	r24, 0x20	; 32
    2704:	8c 93       	st	X, r24
        break;
    }
}
    2706:	0f 90       	pop	r0
    2708:	0f 90       	pop	r0
    270a:	0f 90       	pop	r0
    270c:	cf 91       	pop	r28
    270e:	df 91       	pop	r29
    2710:	08 95       	ret

00002712 <EXTI_voidDisable>:

// Disable the specified external interrupt
void EXTI_voidDisable(u8 copy_u8InterruptSource) {
    2712:	df 93       	push	r29
    2714:	cf 93       	push	r28
    2716:	00 d0       	rcall	.+0      	; 0x2718 <EXTI_voidDisable+0x6>
    2718:	0f 92       	push	r0
    271a:	cd b7       	in	r28, 0x3d	; 61
    271c:	de b7       	in	r29, 0x3e	; 62
    271e:	89 83       	std	Y+1, r24	; 0x01
    switch (copy_u8InterruptSource) {
    2720:	89 81       	ldd	r24, Y+1	; 0x01
    2722:	28 2f       	mov	r18, r24
    2724:	30 e0       	ldi	r19, 0x00	; 0
    2726:	3b 83       	std	Y+3, r19	; 0x03
    2728:	2a 83       	std	Y+2, r18	; 0x02
    272a:	8a 81       	ldd	r24, Y+2	; 0x02
    272c:	9b 81       	ldd	r25, Y+3	; 0x03
    272e:	81 30       	cpi	r24, 0x01	; 1
    2730:	91 05       	cpc	r25, r1
    2732:	89 f0       	breq	.+34     	; 0x2756 <EXTI_voidDisable+0x44>
    2734:	2a 81       	ldd	r18, Y+2	; 0x02
    2736:	3b 81       	ldd	r19, Y+3	; 0x03
    2738:	22 30       	cpi	r18, 0x02	; 2
    273a:	31 05       	cpc	r19, r1
    273c:	a1 f0       	breq	.+40     	; 0x2766 <EXTI_voidDisable+0x54>
    273e:	8a 81       	ldd	r24, Y+2	; 0x02
    2740:	9b 81       	ldd	r25, Y+3	; 0x03
    2742:	00 97       	sbiw	r24, 0x00	; 0
    2744:	b9 f4       	brne	.+46     	; 0x2774 <EXTI_voidDisable+0x62>
    case EXTI_INT0:
        CLR_BIT(GICR, INT0);
    2746:	ab e5       	ldi	r26, 0x5B	; 91
    2748:	b0 e0       	ldi	r27, 0x00	; 0
    274a:	eb e5       	ldi	r30, 0x5B	; 91
    274c:	f0 e0       	ldi	r31, 0x00	; 0
    274e:	80 81       	ld	r24, Z
    2750:	8f 7b       	andi	r24, 0xBF	; 191
    2752:	8c 93       	st	X, r24
    2754:	0f c0       	rjmp	.+30     	; 0x2774 <EXTI_voidDisable+0x62>
        break;
    case EXTI_INT1:
        CLR_BIT(GICR, INT1);
    2756:	ab e5       	ldi	r26, 0x5B	; 91
    2758:	b0 e0       	ldi	r27, 0x00	; 0
    275a:	eb e5       	ldi	r30, 0x5B	; 91
    275c:	f0 e0       	ldi	r31, 0x00	; 0
    275e:	80 81       	ld	r24, Z
    2760:	8f 77       	andi	r24, 0x7F	; 127
    2762:	8c 93       	st	X, r24
    2764:	07 c0       	rjmp	.+14     	; 0x2774 <EXTI_voidDisable+0x62>
        break;
    case EXTI_INT2:
        CLR_BIT(GICR, INT2);
    2766:	ab e5       	ldi	r26, 0x5B	; 91
    2768:	b0 e0       	ldi	r27, 0x00	; 0
    276a:	eb e5       	ldi	r30, 0x5B	; 91
    276c:	f0 e0       	ldi	r31, 0x00	; 0
    276e:	80 81       	ld	r24, Z
    2770:	8f 7d       	andi	r24, 0xDF	; 223
    2772:	8c 93       	st	X, r24
        break;
    }
}
    2774:	0f 90       	pop	r0
    2776:	0f 90       	pop	r0
    2778:	0f 90       	pop	r0
    277a:	cf 91       	pop	r28
    277c:	df 91       	pop	r29
    277e:	08 95       	ret

00002780 <EXTRI_voidSetCallBackINT>:

// Set a callback function for the specified external interrupt
void EXTRI_voidSetCallBackINT(u8 EXTI_Int, void (*ptrToFunction)(void)) {
    2780:	df 93       	push	r29
    2782:	cf 93       	push	r28
    2784:	00 d0       	rcall	.+0      	; 0x2786 <EXTRI_voidSetCallBackINT+0x6>
    2786:	00 d0       	rcall	.+0      	; 0x2788 <EXTRI_voidSetCallBackINT+0x8>
    2788:	0f 92       	push	r0
    278a:	cd b7       	in	r28, 0x3d	; 61
    278c:	de b7       	in	r29, 0x3e	; 62
    278e:	89 83       	std	Y+1, r24	; 0x01
    2790:	7b 83       	std	Y+3, r23	; 0x03
    2792:	6a 83       	std	Y+2, r22	; 0x02
    if (ptrToFunction != NULL) {
    2794:	8a 81       	ldd	r24, Y+2	; 0x02
    2796:	9b 81       	ldd	r25, Y+3	; 0x03
    2798:	00 97       	sbiw	r24, 0x00	; 0
    279a:	39 f1       	breq	.+78     	; 0x27ea <EXTRI_voidSetCallBackINT+0x6a>
        switch (EXTI_Int) {
    279c:	89 81       	ldd	r24, Y+1	; 0x01
    279e:	28 2f       	mov	r18, r24
    27a0:	30 e0       	ldi	r19, 0x00	; 0
    27a2:	3d 83       	std	Y+5, r19	; 0x05
    27a4:	2c 83       	std	Y+4, r18	; 0x04
    27a6:	8c 81       	ldd	r24, Y+4	; 0x04
    27a8:	9d 81       	ldd	r25, Y+5	; 0x05
    27aa:	81 30       	cpi	r24, 0x01	; 1
    27ac:	91 05       	cpc	r25, r1
    27ae:	81 f0       	breq	.+32     	; 0x27d0 <EXTRI_voidSetCallBackINT+0x50>
    27b0:	2c 81       	ldd	r18, Y+4	; 0x04
    27b2:	3d 81       	ldd	r19, Y+5	; 0x05
    27b4:	22 30       	cpi	r18, 0x02	; 2
    27b6:	31 05       	cpc	r19, r1
    27b8:	91 f0       	breq	.+36     	; 0x27de <EXTRI_voidSetCallBackINT+0x5e>
    27ba:	8c 81       	ldd	r24, Y+4	; 0x04
    27bc:	9d 81       	ldd	r25, Y+5	; 0x05
    27be:	00 97       	sbiw	r24, 0x00	; 0
    27c0:	a1 f4       	brne	.+40     	; 0x27ea <EXTRI_voidSetCallBackINT+0x6a>
        case EXTI_INT0:
            private_pCallBackINT0 = ptrToFunction;
    27c2:	8a 81       	ldd	r24, Y+2	; 0x02
    27c4:	9b 81       	ldd	r25, Y+3	; 0x03
    27c6:	90 93 0c 02 	sts	0x020C, r25
    27ca:	80 93 0b 02 	sts	0x020B, r24
    27ce:	0d c0       	rjmp	.+26     	; 0x27ea <EXTRI_voidSetCallBackINT+0x6a>
            break;
        case EXTI_INT1:
            private_pCallBackINT1 = ptrToFunction;
    27d0:	8a 81       	ldd	r24, Y+2	; 0x02
    27d2:	9b 81       	ldd	r25, Y+3	; 0x03
    27d4:	90 93 0e 02 	sts	0x020E, r25
    27d8:	80 93 0d 02 	sts	0x020D, r24
    27dc:	06 c0       	rjmp	.+12     	; 0x27ea <EXTRI_voidSetCallBackINT+0x6a>
            break;
        case EXTI_INT2:
            private_pCallBackINT2 = ptrToFunction;
    27de:	8a 81       	ldd	r24, Y+2	; 0x02
    27e0:	9b 81       	ldd	r25, Y+3	; 0x03
    27e2:	90 93 10 02 	sts	0x0210, r25
    27e6:	80 93 0f 02 	sts	0x020F, r24
            break;
        default:
            break;
        }
    }
}
    27ea:	0f 90       	pop	r0
    27ec:	0f 90       	pop	r0
    27ee:	0f 90       	pop	r0
    27f0:	0f 90       	pop	r0
    27f2:	0f 90       	pop	r0
    27f4:	cf 91       	pop	r28
    27f6:	df 91       	pop	r29
    27f8:	08 95       	ret

000027fa <__vector_1>:
 * ISR for external interrupts (0, 1, 2)
 ********************************************************************************************************/

// ISR for External Interrupt 0
void __vector_1(void) __attribute__((signal));
void __vector_1(void) {
    27fa:	1f 92       	push	r1
    27fc:	0f 92       	push	r0
    27fe:	0f b6       	in	r0, 0x3f	; 63
    2800:	0f 92       	push	r0
    2802:	11 24       	eor	r1, r1
    2804:	2f 93       	push	r18
    2806:	3f 93       	push	r19
    2808:	4f 93       	push	r20
    280a:	5f 93       	push	r21
    280c:	6f 93       	push	r22
    280e:	7f 93       	push	r23
    2810:	8f 93       	push	r24
    2812:	9f 93       	push	r25
    2814:	af 93       	push	r26
    2816:	bf 93       	push	r27
    2818:	ef 93       	push	r30
    281a:	ff 93       	push	r31
    281c:	df 93       	push	r29
    281e:	cf 93       	push	r28
    2820:	cd b7       	in	r28, 0x3d	; 61
    2822:	de b7       	in	r29, 0x3e	; 62
    // Execute INT0 callback function
    if (private_pCallBackINT0 != NULL) {
    2824:	80 91 0b 02 	lds	r24, 0x020B
    2828:	90 91 0c 02 	lds	r25, 0x020C
    282c:	00 97       	sbiw	r24, 0x00	; 0
    282e:	29 f0       	breq	.+10     	; 0x283a <__vector_1+0x40>
        private_pCallBackINT0();
    2830:	e0 91 0b 02 	lds	r30, 0x020B
    2834:	f0 91 0c 02 	lds	r31, 0x020C
    2838:	09 95       	icall
    }
}
    283a:	cf 91       	pop	r28
    283c:	df 91       	pop	r29
    283e:	ff 91       	pop	r31
    2840:	ef 91       	pop	r30
    2842:	bf 91       	pop	r27
    2844:	af 91       	pop	r26
    2846:	9f 91       	pop	r25
    2848:	8f 91       	pop	r24
    284a:	7f 91       	pop	r23
    284c:	6f 91       	pop	r22
    284e:	5f 91       	pop	r21
    2850:	4f 91       	pop	r20
    2852:	3f 91       	pop	r19
    2854:	2f 91       	pop	r18
    2856:	0f 90       	pop	r0
    2858:	0f be       	out	0x3f, r0	; 63
    285a:	0f 90       	pop	r0
    285c:	1f 90       	pop	r1
    285e:	18 95       	reti

00002860 <__vector_2>:

// ISR for External Interrupt 1
void __vector_2(void) __attribute__((signal));
void __vector_2(void) {
    2860:	1f 92       	push	r1
    2862:	0f 92       	push	r0
    2864:	0f b6       	in	r0, 0x3f	; 63
    2866:	0f 92       	push	r0
    2868:	11 24       	eor	r1, r1
    286a:	2f 93       	push	r18
    286c:	3f 93       	push	r19
    286e:	4f 93       	push	r20
    2870:	5f 93       	push	r21
    2872:	6f 93       	push	r22
    2874:	7f 93       	push	r23
    2876:	8f 93       	push	r24
    2878:	9f 93       	push	r25
    287a:	af 93       	push	r26
    287c:	bf 93       	push	r27
    287e:	ef 93       	push	r30
    2880:	ff 93       	push	r31
    2882:	df 93       	push	r29
    2884:	cf 93       	push	r28
    2886:	cd b7       	in	r28, 0x3d	; 61
    2888:	de b7       	in	r29, 0x3e	; 62
    // Execute INT1 callback function
    if (private_pCallBackINT1 != NULL) {
    288a:	80 91 0d 02 	lds	r24, 0x020D
    288e:	90 91 0e 02 	lds	r25, 0x020E
    2892:	00 97       	sbiw	r24, 0x00	; 0
    2894:	29 f0       	breq	.+10     	; 0x28a0 <__vector_2+0x40>
        private_pCallBackINT1();
    2896:	e0 91 0d 02 	lds	r30, 0x020D
    289a:	f0 91 0e 02 	lds	r31, 0x020E
    289e:	09 95       	icall
    }
}
    28a0:	cf 91       	pop	r28
    28a2:	df 91       	pop	r29
    28a4:	ff 91       	pop	r31
    28a6:	ef 91       	pop	r30
    28a8:	bf 91       	pop	r27
    28aa:	af 91       	pop	r26
    28ac:	9f 91       	pop	r25
    28ae:	8f 91       	pop	r24
    28b0:	7f 91       	pop	r23
    28b2:	6f 91       	pop	r22
    28b4:	5f 91       	pop	r21
    28b6:	4f 91       	pop	r20
    28b8:	3f 91       	pop	r19
    28ba:	2f 91       	pop	r18
    28bc:	0f 90       	pop	r0
    28be:	0f be       	out	0x3f, r0	; 63
    28c0:	0f 90       	pop	r0
    28c2:	1f 90       	pop	r1
    28c4:	18 95       	reti

000028c6 <__vector_3>:

// ISR for External Interrupt 2
void __vector_3(void) __attribute__((signal));
void __vector_3(void) {
    28c6:	1f 92       	push	r1
    28c8:	0f 92       	push	r0
    28ca:	0f b6       	in	r0, 0x3f	; 63
    28cc:	0f 92       	push	r0
    28ce:	11 24       	eor	r1, r1
    28d0:	2f 93       	push	r18
    28d2:	3f 93       	push	r19
    28d4:	4f 93       	push	r20
    28d6:	5f 93       	push	r21
    28d8:	6f 93       	push	r22
    28da:	7f 93       	push	r23
    28dc:	8f 93       	push	r24
    28de:	9f 93       	push	r25
    28e0:	af 93       	push	r26
    28e2:	bf 93       	push	r27
    28e4:	ef 93       	push	r30
    28e6:	ff 93       	push	r31
    28e8:	df 93       	push	r29
    28ea:	cf 93       	push	r28
    28ec:	cd b7       	in	r28, 0x3d	; 61
    28ee:	de b7       	in	r29, 0x3e	; 62
    // Execute INT2 callback function
    if (private_pCallBackINT2 != NULL) {
    28f0:	80 91 0f 02 	lds	r24, 0x020F
    28f4:	90 91 10 02 	lds	r25, 0x0210
    28f8:	00 97       	sbiw	r24, 0x00	; 0
    28fa:	29 f0       	breq	.+10     	; 0x2906 <__vector_3+0x40>
        private_pCallBackINT2();
    28fc:	e0 91 0f 02 	lds	r30, 0x020F
    2900:	f0 91 10 02 	lds	r31, 0x0210
    2904:	09 95       	icall
    }
}
    2906:	cf 91       	pop	r28
    2908:	df 91       	pop	r29
    290a:	ff 91       	pop	r31
    290c:	ef 91       	pop	r30
    290e:	bf 91       	pop	r27
    2910:	af 91       	pop	r26
    2912:	9f 91       	pop	r25
    2914:	8f 91       	pop	r24
    2916:	7f 91       	pop	r23
    2918:	6f 91       	pop	r22
    291a:	5f 91       	pop	r21
    291c:	4f 91       	pop	r20
    291e:	3f 91       	pop	r19
    2920:	2f 91       	pop	r18
    2922:	0f 90       	pop	r0
    2924:	0f be       	out	0x3f, r0	; 63
    2926:	0f 90       	pop	r0
    2928:	1f 90       	pop	r1
    292a:	18 95       	reti

0000292c <Dio_WriteChannel>:
#include "DIO_interface.h"

/*
 function to write an output chaneel */

void Dio_WriteChannel(unsigned char ChannelId, unsigned char Level) {
    292c:	df 93       	push	r29
    292e:	cf 93       	push	r28
    2930:	00 d0       	rcall	.+0      	; 0x2932 <Dio_WriteChannel+0x6>
    2932:	00 d0       	rcall	.+0      	; 0x2934 <Dio_WriteChannel+0x8>
    2934:	0f 92       	push	r0
    2936:	cd b7       	in	r28, 0x3d	; 61
    2938:	de b7       	in	r29, 0x3e	; 62
    293a:	8a 83       	std	Y+2, r24	; 0x02
    293c:	6b 83       	std	Y+3, r22	; 0x03

	unsigned char port = ChannelId / 8;
    293e:	8a 81       	ldd	r24, Y+2	; 0x02
    2940:	86 95       	lsr	r24
    2942:	86 95       	lsr	r24
    2944:	86 95       	lsr	r24
    2946:	89 83       	std	Y+1, r24	; 0x01
	switch (port) {
    2948:	89 81       	ldd	r24, Y+1	; 0x01
    294a:	28 2f       	mov	r18, r24
    294c:	30 e0       	ldi	r19, 0x00	; 0
    294e:	3d 83       	std	Y+5, r19	; 0x05
    2950:	2c 83       	std	Y+4, r18	; 0x04
    2952:	8c 81       	ldd	r24, Y+4	; 0x04
    2954:	9d 81       	ldd	r25, Y+5	; 0x05
    2956:	81 30       	cpi	r24, 0x01	; 1
    2958:	91 05       	cpc	r25, r1
    295a:	09 f4       	brne	.+2      	; 0x295e <Dio_WriteChannel+0x32>
    295c:	43 c0       	rjmp	.+134    	; 0x29e4 <Dio_WriteChannel+0xb8>
    295e:	2c 81       	ldd	r18, Y+4	; 0x04
    2960:	3d 81       	ldd	r19, Y+5	; 0x05
    2962:	22 30       	cpi	r18, 0x02	; 2
    2964:	31 05       	cpc	r19, r1
    2966:	2c f4       	brge	.+10     	; 0x2972 <Dio_WriteChannel+0x46>
    2968:	8c 81       	ldd	r24, Y+4	; 0x04
    296a:	9d 81       	ldd	r25, Y+5	; 0x05
    296c:	00 97       	sbiw	r24, 0x00	; 0
    296e:	71 f0       	breq	.+28     	; 0x298c <Dio_WriteChannel+0x60>
    2970:	ce c0       	rjmp	.+412    	; 0x2b0e <Dio_WriteChannel+0x1e2>
    2972:	2c 81       	ldd	r18, Y+4	; 0x04
    2974:	3d 81       	ldd	r19, Y+5	; 0x05
    2976:	22 30       	cpi	r18, 0x02	; 2
    2978:	31 05       	cpc	r19, r1
    297a:	09 f4       	brne	.+2      	; 0x297e <Dio_WriteChannel+0x52>
    297c:	65 c0       	rjmp	.+202    	; 0x2a48 <Dio_WriteChannel+0x11c>
    297e:	8c 81       	ldd	r24, Y+4	; 0x04
    2980:	9d 81       	ldd	r25, Y+5	; 0x05
    2982:	83 30       	cpi	r24, 0x03	; 3
    2984:	91 05       	cpc	r25, r1
    2986:	09 f4       	brne	.+2      	; 0x298a <Dio_WriteChannel+0x5e>
    2988:	91 c0       	rjmp	.+290    	; 0x2aac <Dio_WriteChannel+0x180>
    298a:	c1 c0       	rjmp	.+386    	; 0x2b0e <Dio_WriteChannel+0x1e2>
	case Dio_PORTA:
		if (Level == STD_HIGH) {
    298c:	8b 81       	ldd	r24, Y+3	; 0x03
    298e:	81 30       	cpi	r24, 0x01	; 1
    2990:	a1 f4       	brne	.+40     	; 0x29ba <Dio_WriteChannel+0x8e>
			SET_BIT(PORTA, ChannelId);
    2992:	ab e3       	ldi	r26, 0x3B	; 59
    2994:	b0 e0       	ldi	r27, 0x00	; 0
    2996:	eb e3       	ldi	r30, 0x3B	; 59
    2998:	f0 e0       	ldi	r31, 0x00	; 0
    299a:	80 81       	ld	r24, Z
    299c:	48 2f       	mov	r20, r24
    299e:	8a 81       	ldd	r24, Y+2	; 0x02
    29a0:	28 2f       	mov	r18, r24
    29a2:	30 e0       	ldi	r19, 0x00	; 0
    29a4:	81 e0       	ldi	r24, 0x01	; 1
    29a6:	90 e0       	ldi	r25, 0x00	; 0
    29a8:	02 2e       	mov	r0, r18
    29aa:	02 c0       	rjmp	.+4      	; 0x29b0 <Dio_WriteChannel+0x84>
    29ac:	88 0f       	add	r24, r24
    29ae:	99 1f       	adc	r25, r25
    29b0:	0a 94       	dec	r0
    29b2:	e2 f7       	brpl	.-8      	; 0x29ac <Dio_WriteChannel+0x80>
    29b4:	84 2b       	or	r24, r20
    29b6:	8c 93       	st	X, r24
    29b8:	aa c0       	rjmp	.+340    	; 0x2b0e <Dio_WriteChannel+0x1e2>
		} else {
			CLR_BIT(PORTA, ChannelId);
    29ba:	ab e3       	ldi	r26, 0x3B	; 59
    29bc:	b0 e0       	ldi	r27, 0x00	; 0
    29be:	eb e3       	ldi	r30, 0x3B	; 59
    29c0:	f0 e0       	ldi	r31, 0x00	; 0
    29c2:	80 81       	ld	r24, Z
    29c4:	48 2f       	mov	r20, r24
    29c6:	8a 81       	ldd	r24, Y+2	; 0x02
    29c8:	28 2f       	mov	r18, r24
    29ca:	30 e0       	ldi	r19, 0x00	; 0
    29cc:	81 e0       	ldi	r24, 0x01	; 1
    29ce:	90 e0       	ldi	r25, 0x00	; 0
    29d0:	02 2e       	mov	r0, r18
    29d2:	02 c0       	rjmp	.+4      	; 0x29d8 <Dio_WriteChannel+0xac>
    29d4:	88 0f       	add	r24, r24
    29d6:	99 1f       	adc	r25, r25
    29d8:	0a 94       	dec	r0
    29da:	e2 f7       	brpl	.-8      	; 0x29d4 <Dio_WriteChannel+0xa8>
    29dc:	80 95       	com	r24
    29de:	84 23       	and	r24, r20
    29e0:	8c 93       	st	X, r24
    29e2:	95 c0       	rjmp	.+298    	; 0x2b0e <Dio_WriteChannel+0x1e2>
		}
		break;
	case Dio_PORTB:
		if (Level == STD_HIGH) {
    29e4:	8b 81       	ldd	r24, Y+3	; 0x03
    29e6:	81 30       	cpi	r24, 0x01	; 1
    29e8:	b9 f4       	brne	.+46     	; 0x2a18 <Dio_WriteChannel+0xec>
			SET_BIT(PORTB, ChannelId % 8);
    29ea:	a8 e3       	ldi	r26, 0x38	; 56
    29ec:	b0 e0       	ldi	r27, 0x00	; 0
    29ee:	e8 e3       	ldi	r30, 0x38	; 56
    29f0:	f0 e0       	ldi	r31, 0x00	; 0
    29f2:	80 81       	ld	r24, Z
    29f4:	48 2f       	mov	r20, r24
    29f6:	8a 81       	ldd	r24, Y+2	; 0x02
    29f8:	88 2f       	mov	r24, r24
    29fa:	90 e0       	ldi	r25, 0x00	; 0
    29fc:	9c 01       	movw	r18, r24
    29fe:	27 70       	andi	r18, 0x07	; 7
    2a00:	30 70       	andi	r19, 0x00	; 0
    2a02:	81 e0       	ldi	r24, 0x01	; 1
    2a04:	90 e0       	ldi	r25, 0x00	; 0
    2a06:	02 2e       	mov	r0, r18
    2a08:	02 c0       	rjmp	.+4      	; 0x2a0e <Dio_WriteChannel+0xe2>
    2a0a:	88 0f       	add	r24, r24
    2a0c:	99 1f       	adc	r25, r25
    2a0e:	0a 94       	dec	r0
    2a10:	e2 f7       	brpl	.-8      	; 0x2a0a <Dio_WriteChannel+0xde>
    2a12:	84 2b       	or	r24, r20
    2a14:	8c 93       	st	X, r24
    2a16:	7b c0       	rjmp	.+246    	; 0x2b0e <Dio_WriteChannel+0x1e2>
		} else {
			CLR_BIT(PORTB, ChannelId % 8);
    2a18:	a8 e3       	ldi	r26, 0x38	; 56
    2a1a:	b0 e0       	ldi	r27, 0x00	; 0
    2a1c:	e8 e3       	ldi	r30, 0x38	; 56
    2a1e:	f0 e0       	ldi	r31, 0x00	; 0
    2a20:	80 81       	ld	r24, Z
    2a22:	48 2f       	mov	r20, r24
    2a24:	8a 81       	ldd	r24, Y+2	; 0x02
    2a26:	88 2f       	mov	r24, r24
    2a28:	90 e0       	ldi	r25, 0x00	; 0
    2a2a:	9c 01       	movw	r18, r24
    2a2c:	27 70       	andi	r18, 0x07	; 7
    2a2e:	30 70       	andi	r19, 0x00	; 0
    2a30:	81 e0       	ldi	r24, 0x01	; 1
    2a32:	90 e0       	ldi	r25, 0x00	; 0
    2a34:	02 2e       	mov	r0, r18
    2a36:	02 c0       	rjmp	.+4      	; 0x2a3c <Dio_WriteChannel+0x110>
    2a38:	88 0f       	add	r24, r24
    2a3a:	99 1f       	adc	r25, r25
    2a3c:	0a 94       	dec	r0
    2a3e:	e2 f7       	brpl	.-8      	; 0x2a38 <Dio_WriteChannel+0x10c>
    2a40:	80 95       	com	r24
    2a42:	84 23       	and	r24, r20
    2a44:	8c 93       	st	X, r24
    2a46:	63 c0       	rjmp	.+198    	; 0x2b0e <Dio_WriteChannel+0x1e2>
		}
		break;
	case Dio_PORTC:
		if (Level == STD_HIGH) {
    2a48:	8b 81       	ldd	r24, Y+3	; 0x03
    2a4a:	81 30       	cpi	r24, 0x01	; 1
    2a4c:	b9 f4       	brne	.+46     	; 0x2a7c <Dio_WriteChannel+0x150>
			SET_BIT(PORTC, ChannelId % 8);
    2a4e:	a5 e3       	ldi	r26, 0x35	; 53
    2a50:	b0 e0       	ldi	r27, 0x00	; 0
    2a52:	e5 e3       	ldi	r30, 0x35	; 53
    2a54:	f0 e0       	ldi	r31, 0x00	; 0
    2a56:	80 81       	ld	r24, Z
    2a58:	48 2f       	mov	r20, r24
    2a5a:	8a 81       	ldd	r24, Y+2	; 0x02
    2a5c:	88 2f       	mov	r24, r24
    2a5e:	90 e0       	ldi	r25, 0x00	; 0
    2a60:	9c 01       	movw	r18, r24
    2a62:	27 70       	andi	r18, 0x07	; 7
    2a64:	30 70       	andi	r19, 0x00	; 0
    2a66:	81 e0       	ldi	r24, 0x01	; 1
    2a68:	90 e0       	ldi	r25, 0x00	; 0
    2a6a:	02 2e       	mov	r0, r18
    2a6c:	02 c0       	rjmp	.+4      	; 0x2a72 <Dio_WriteChannel+0x146>
    2a6e:	88 0f       	add	r24, r24
    2a70:	99 1f       	adc	r25, r25
    2a72:	0a 94       	dec	r0
    2a74:	e2 f7       	brpl	.-8      	; 0x2a6e <Dio_WriteChannel+0x142>
    2a76:	84 2b       	or	r24, r20
    2a78:	8c 93       	st	X, r24
    2a7a:	49 c0       	rjmp	.+146    	; 0x2b0e <Dio_WriteChannel+0x1e2>
		} else {
			CLR_BIT(PORTC, ChannelId % 8);
    2a7c:	a5 e3       	ldi	r26, 0x35	; 53
    2a7e:	b0 e0       	ldi	r27, 0x00	; 0
    2a80:	e5 e3       	ldi	r30, 0x35	; 53
    2a82:	f0 e0       	ldi	r31, 0x00	; 0
    2a84:	80 81       	ld	r24, Z
    2a86:	48 2f       	mov	r20, r24
    2a88:	8a 81       	ldd	r24, Y+2	; 0x02
    2a8a:	88 2f       	mov	r24, r24
    2a8c:	90 e0       	ldi	r25, 0x00	; 0
    2a8e:	9c 01       	movw	r18, r24
    2a90:	27 70       	andi	r18, 0x07	; 7
    2a92:	30 70       	andi	r19, 0x00	; 0
    2a94:	81 e0       	ldi	r24, 0x01	; 1
    2a96:	90 e0       	ldi	r25, 0x00	; 0
    2a98:	02 2e       	mov	r0, r18
    2a9a:	02 c0       	rjmp	.+4      	; 0x2aa0 <Dio_WriteChannel+0x174>
    2a9c:	88 0f       	add	r24, r24
    2a9e:	99 1f       	adc	r25, r25
    2aa0:	0a 94       	dec	r0
    2aa2:	e2 f7       	brpl	.-8      	; 0x2a9c <Dio_WriteChannel+0x170>
    2aa4:	80 95       	com	r24
    2aa6:	84 23       	and	r24, r20
    2aa8:	8c 93       	st	X, r24
    2aaa:	31 c0       	rjmp	.+98     	; 0x2b0e <Dio_WriteChannel+0x1e2>
		}
		break;
	case Dio_PORTD:
		if (Level == STD_HIGH) {
    2aac:	8b 81       	ldd	r24, Y+3	; 0x03
    2aae:	81 30       	cpi	r24, 0x01	; 1
    2ab0:	b9 f4       	brne	.+46     	; 0x2ae0 <Dio_WriteChannel+0x1b4>
			SET_BIT(PORTD, ChannelId % 8);
    2ab2:	a2 e3       	ldi	r26, 0x32	; 50
    2ab4:	b0 e0       	ldi	r27, 0x00	; 0
    2ab6:	e2 e3       	ldi	r30, 0x32	; 50
    2ab8:	f0 e0       	ldi	r31, 0x00	; 0
    2aba:	80 81       	ld	r24, Z
    2abc:	48 2f       	mov	r20, r24
    2abe:	8a 81       	ldd	r24, Y+2	; 0x02
    2ac0:	88 2f       	mov	r24, r24
    2ac2:	90 e0       	ldi	r25, 0x00	; 0
    2ac4:	9c 01       	movw	r18, r24
    2ac6:	27 70       	andi	r18, 0x07	; 7
    2ac8:	30 70       	andi	r19, 0x00	; 0
    2aca:	81 e0       	ldi	r24, 0x01	; 1
    2acc:	90 e0       	ldi	r25, 0x00	; 0
    2ace:	02 2e       	mov	r0, r18
    2ad0:	02 c0       	rjmp	.+4      	; 0x2ad6 <Dio_WriteChannel+0x1aa>
    2ad2:	88 0f       	add	r24, r24
    2ad4:	99 1f       	adc	r25, r25
    2ad6:	0a 94       	dec	r0
    2ad8:	e2 f7       	brpl	.-8      	; 0x2ad2 <Dio_WriteChannel+0x1a6>
    2ada:	84 2b       	or	r24, r20
    2adc:	8c 93       	st	X, r24
    2ade:	17 c0       	rjmp	.+46     	; 0x2b0e <Dio_WriteChannel+0x1e2>
		} else {
			CLR_BIT(PORTD, ChannelId % 8);
    2ae0:	a2 e3       	ldi	r26, 0x32	; 50
    2ae2:	b0 e0       	ldi	r27, 0x00	; 0
    2ae4:	e2 e3       	ldi	r30, 0x32	; 50
    2ae6:	f0 e0       	ldi	r31, 0x00	; 0
    2ae8:	80 81       	ld	r24, Z
    2aea:	48 2f       	mov	r20, r24
    2aec:	8a 81       	ldd	r24, Y+2	; 0x02
    2aee:	88 2f       	mov	r24, r24
    2af0:	90 e0       	ldi	r25, 0x00	; 0
    2af2:	9c 01       	movw	r18, r24
    2af4:	27 70       	andi	r18, 0x07	; 7
    2af6:	30 70       	andi	r19, 0x00	; 0
    2af8:	81 e0       	ldi	r24, 0x01	; 1
    2afa:	90 e0       	ldi	r25, 0x00	; 0
    2afc:	02 2e       	mov	r0, r18
    2afe:	02 c0       	rjmp	.+4      	; 0x2b04 <Dio_WriteChannel+0x1d8>
    2b00:	88 0f       	add	r24, r24
    2b02:	99 1f       	adc	r25, r25
    2b04:	0a 94       	dec	r0
    2b06:	e2 f7       	brpl	.-8      	; 0x2b00 <Dio_WriteChannel+0x1d4>
    2b08:	80 95       	com	r24
    2b0a:	84 23       	and	r24, r20
    2b0c:	8c 93       	st	X, r24
		}
		break;
	}
}
    2b0e:	0f 90       	pop	r0
    2b10:	0f 90       	pop	r0
    2b12:	0f 90       	pop	r0
    2b14:	0f 90       	pop	r0
    2b16:	0f 90       	pop	r0
    2b18:	cf 91       	pop	r28
    2b1a:	df 91       	pop	r29
    2b1c:	08 95       	ret

00002b1e <Dio_ReadChannel>:

/*
 function to read from an  input channel
 */
Dio_LevelType Dio_ReadChannel(Dio_ChannelType ChannelId) {
    2b1e:	df 93       	push	r29
    2b20:	cf 93       	push	r28
    2b22:	00 d0       	rcall	.+0      	; 0x2b24 <Dio_ReadChannel+0x6>
    2b24:	00 d0       	rcall	.+0      	; 0x2b26 <Dio_ReadChannel+0x8>
    2b26:	0f 92       	push	r0
    2b28:	cd b7       	in	r28, 0x3d	; 61
    2b2a:	de b7       	in	r29, 0x3e	; 62
    2b2c:	8b 83       	std	Y+3, r24	; 0x03
	unsigned char port = ChannelId / 8;
    2b2e:	8b 81       	ldd	r24, Y+3	; 0x03
    2b30:	86 95       	lsr	r24
    2b32:	86 95       	lsr	r24
    2b34:	86 95       	lsr	r24
    2b36:	8a 83       	std	Y+2, r24	; 0x02
	Dio_LevelType level;

	switch (port) {
    2b38:	8a 81       	ldd	r24, Y+2	; 0x02
    2b3a:	28 2f       	mov	r18, r24
    2b3c:	30 e0       	ldi	r19, 0x00	; 0
    2b3e:	3d 83       	std	Y+5, r19	; 0x05
    2b40:	2c 83       	std	Y+4, r18	; 0x04
    2b42:	4c 81       	ldd	r20, Y+4	; 0x04
    2b44:	5d 81       	ldd	r21, Y+5	; 0x05
    2b46:	41 30       	cpi	r20, 0x01	; 1
    2b48:	51 05       	cpc	r21, r1
    2b4a:	49 f1       	breq	.+82     	; 0x2b9e <Dio_ReadChannel+0x80>
    2b4c:	8c 81       	ldd	r24, Y+4	; 0x04
    2b4e:	9d 81       	ldd	r25, Y+5	; 0x05
    2b50:	82 30       	cpi	r24, 0x02	; 2
    2b52:	91 05       	cpc	r25, r1
    2b54:	34 f4       	brge	.+12     	; 0x2b62 <Dio_ReadChannel+0x44>
    2b56:	2c 81       	ldd	r18, Y+4	; 0x04
    2b58:	3d 81       	ldd	r19, Y+5	; 0x05
    2b5a:	21 15       	cp	r18, r1
    2b5c:	31 05       	cpc	r19, r1
    2b5e:	69 f0       	breq	.+26     	; 0x2b7a <Dio_ReadChannel+0x5c>
    2b60:	59 c0       	rjmp	.+178    	; 0x2c14 <Dio_ReadChannel+0xf6>
    2b62:	4c 81       	ldd	r20, Y+4	; 0x04
    2b64:	5d 81       	ldd	r21, Y+5	; 0x05
    2b66:	42 30       	cpi	r20, 0x02	; 2
    2b68:	51 05       	cpc	r21, r1
    2b6a:	69 f1       	breq	.+90     	; 0x2bc6 <Dio_ReadChannel+0xa8>
    2b6c:	8c 81       	ldd	r24, Y+4	; 0x04
    2b6e:	9d 81       	ldd	r25, Y+5	; 0x05
    2b70:	83 30       	cpi	r24, 0x03	; 3
    2b72:	91 05       	cpc	r25, r1
    2b74:	09 f4       	brne	.+2      	; 0x2b78 <Dio_ReadChannel+0x5a>
    2b76:	3b c0       	rjmp	.+118    	; 0x2bee <Dio_ReadChannel+0xd0>
    2b78:	4d c0       	rjmp	.+154    	; 0x2c14 <Dio_ReadChannel+0xf6>
	case Dio_PORTA:
		level = GET_BIT(PINA, ChannelId);
    2b7a:	e9 e3       	ldi	r30, 0x39	; 57
    2b7c:	f0 e0       	ldi	r31, 0x00	; 0
    2b7e:	80 81       	ld	r24, Z
    2b80:	28 2f       	mov	r18, r24
    2b82:	30 e0       	ldi	r19, 0x00	; 0
    2b84:	8b 81       	ldd	r24, Y+3	; 0x03
    2b86:	88 2f       	mov	r24, r24
    2b88:	90 e0       	ldi	r25, 0x00	; 0
    2b8a:	a9 01       	movw	r20, r18
    2b8c:	02 c0       	rjmp	.+4      	; 0x2b92 <Dio_ReadChannel+0x74>
    2b8e:	55 95       	asr	r21
    2b90:	47 95       	ror	r20
    2b92:	8a 95       	dec	r24
    2b94:	e2 f7       	brpl	.-8      	; 0x2b8e <Dio_ReadChannel+0x70>
    2b96:	ca 01       	movw	r24, r20
    2b98:	81 70       	andi	r24, 0x01	; 1
    2b9a:	89 83       	std	Y+1, r24	; 0x01
    2b9c:	3b c0       	rjmp	.+118    	; 0x2c14 <Dio_ReadChannel+0xf6>
		break;
	case Dio_PORTB:
		level = GET_BIT(PINB, ChannelId % 8);
    2b9e:	e6 e3       	ldi	r30, 0x36	; 54
    2ba0:	f0 e0       	ldi	r31, 0x00	; 0
    2ba2:	80 81       	ld	r24, Z
    2ba4:	28 2f       	mov	r18, r24
    2ba6:	30 e0       	ldi	r19, 0x00	; 0
    2ba8:	8b 81       	ldd	r24, Y+3	; 0x03
    2baa:	88 2f       	mov	r24, r24
    2bac:	90 e0       	ldi	r25, 0x00	; 0
    2bae:	87 70       	andi	r24, 0x07	; 7
    2bb0:	90 70       	andi	r25, 0x00	; 0
    2bb2:	a9 01       	movw	r20, r18
    2bb4:	02 c0       	rjmp	.+4      	; 0x2bba <Dio_ReadChannel+0x9c>
    2bb6:	55 95       	asr	r21
    2bb8:	47 95       	ror	r20
    2bba:	8a 95       	dec	r24
    2bbc:	e2 f7       	brpl	.-8      	; 0x2bb6 <Dio_ReadChannel+0x98>
    2bbe:	ca 01       	movw	r24, r20
    2bc0:	81 70       	andi	r24, 0x01	; 1
    2bc2:	89 83       	std	Y+1, r24	; 0x01
    2bc4:	27 c0       	rjmp	.+78     	; 0x2c14 <Dio_ReadChannel+0xf6>
		break;
	case Dio_PORTC:
		level = GET_BIT(PINC, ChannelId % 8);
    2bc6:	e3 e3       	ldi	r30, 0x33	; 51
    2bc8:	f0 e0       	ldi	r31, 0x00	; 0
    2bca:	80 81       	ld	r24, Z
    2bcc:	28 2f       	mov	r18, r24
    2bce:	30 e0       	ldi	r19, 0x00	; 0
    2bd0:	8b 81       	ldd	r24, Y+3	; 0x03
    2bd2:	88 2f       	mov	r24, r24
    2bd4:	90 e0       	ldi	r25, 0x00	; 0
    2bd6:	87 70       	andi	r24, 0x07	; 7
    2bd8:	90 70       	andi	r25, 0x00	; 0
    2bda:	a9 01       	movw	r20, r18
    2bdc:	02 c0       	rjmp	.+4      	; 0x2be2 <Dio_ReadChannel+0xc4>
    2bde:	55 95       	asr	r21
    2be0:	47 95       	ror	r20
    2be2:	8a 95       	dec	r24
    2be4:	e2 f7       	brpl	.-8      	; 0x2bde <Dio_ReadChannel+0xc0>
    2be6:	ca 01       	movw	r24, r20
    2be8:	81 70       	andi	r24, 0x01	; 1
    2bea:	89 83       	std	Y+1, r24	; 0x01
    2bec:	13 c0       	rjmp	.+38     	; 0x2c14 <Dio_ReadChannel+0xf6>
		break;
	case Dio_PORTD:
		level = GET_BIT(PIND, ChannelId % 8);
    2bee:	e0 e3       	ldi	r30, 0x30	; 48
    2bf0:	f0 e0       	ldi	r31, 0x00	; 0
    2bf2:	80 81       	ld	r24, Z
    2bf4:	28 2f       	mov	r18, r24
    2bf6:	30 e0       	ldi	r19, 0x00	; 0
    2bf8:	8b 81       	ldd	r24, Y+3	; 0x03
    2bfa:	88 2f       	mov	r24, r24
    2bfc:	90 e0       	ldi	r25, 0x00	; 0
    2bfe:	87 70       	andi	r24, 0x07	; 7
    2c00:	90 70       	andi	r25, 0x00	; 0
    2c02:	a9 01       	movw	r20, r18
    2c04:	02 c0       	rjmp	.+4      	; 0x2c0a <Dio_ReadChannel+0xec>
    2c06:	55 95       	asr	r21
    2c08:	47 95       	ror	r20
    2c0a:	8a 95       	dec	r24
    2c0c:	e2 f7       	brpl	.-8      	; 0x2c06 <Dio_ReadChannel+0xe8>
    2c0e:	ca 01       	movw	r24, r20
    2c10:	81 70       	andi	r24, 0x01	; 1
    2c12:	89 83       	std	Y+1, r24	; 0x01
		break;
	default:
		break;
	}

	return level;
    2c14:	89 81       	ldd	r24, Y+1	; 0x01
}
    2c16:	0f 90       	pop	r0
    2c18:	0f 90       	pop	r0
    2c1a:	0f 90       	pop	r0
    2c1c:	0f 90       	pop	r0
    2c1e:	0f 90       	pop	r0
    2c20:	cf 91       	pop	r28
    2c22:	df 91       	pop	r29
    2c24:	08 95       	ret

00002c26 <Dio_FlipChannel>:
/*
 * function to toggle the state of a certain channel n get its value after toggeling
 */
Dio_LevelType Dio_FlipChannel(Dio_ChannelType ChannelId) {
    2c26:	df 93       	push	r29
    2c28:	cf 93       	push	r28
    2c2a:	00 d0       	rcall	.+0      	; 0x2c2c <Dio_FlipChannel+0x6>
    2c2c:	00 d0       	rcall	.+0      	; 0x2c2e <Dio_FlipChannel+0x8>
    2c2e:	cd b7       	in	r28, 0x3d	; 61
    2c30:	de b7       	in	r29, 0x3e	; 62
    2c32:	8a 83       	std	Y+2, r24	; 0x02

	Dio_LevelType level;
	switch (ChannelId / 8) {
    2c34:	8a 81       	ldd	r24, Y+2	; 0x02
    2c36:	86 95       	lsr	r24
    2c38:	86 95       	lsr	r24
    2c3a:	86 95       	lsr	r24
    2c3c:	28 2f       	mov	r18, r24
    2c3e:	30 e0       	ldi	r19, 0x00	; 0
    2c40:	3c 83       	std	Y+4, r19	; 0x04
    2c42:	2b 83       	std	Y+3, r18	; 0x03
    2c44:	4b 81       	ldd	r20, Y+3	; 0x03
    2c46:	5c 81       	ldd	r21, Y+4	; 0x04
    2c48:	41 30       	cpi	r20, 0x01	; 1
    2c4a:	51 05       	cpc	r21, r1
    2c4c:	09 f4       	brne	.+2      	; 0x2c50 <Dio_FlipChannel+0x2a>
    2c4e:	3c c0       	rjmp	.+120    	; 0x2cc8 <Dio_FlipChannel+0xa2>
    2c50:	8b 81       	ldd	r24, Y+3	; 0x03
    2c52:	9c 81       	ldd	r25, Y+4	; 0x04
    2c54:	82 30       	cpi	r24, 0x02	; 2
    2c56:	91 05       	cpc	r25, r1
    2c58:	34 f4       	brge	.+12     	; 0x2c66 <Dio_FlipChannel+0x40>
    2c5a:	2b 81       	ldd	r18, Y+3	; 0x03
    2c5c:	3c 81       	ldd	r19, Y+4	; 0x04
    2c5e:	21 15       	cp	r18, r1
    2c60:	31 05       	cpc	r19, r1
    2c62:	71 f0       	breq	.+28     	; 0x2c80 <Dio_FlipChannel+0x5a>
    2c64:	ab c0       	rjmp	.+342    	; 0x2dbc <Dio_FlipChannel+0x196>
    2c66:	4b 81       	ldd	r20, Y+3	; 0x03
    2c68:	5c 81       	ldd	r21, Y+4	; 0x04
    2c6a:	42 30       	cpi	r20, 0x02	; 2
    2c6c:	51 05       	cpc	r21, r1
    2c6e:	09 f4       	brne	.+2      	; 0x2c72 <Dio_FlipChannel+0x4c>
    2c70:	54 c0       	rjmp	.+168    	; 0x2d1a <Dio_FlipChannel+0xf4>
    2c72:	8b 81       	ldd	r24, Y+3	; 0x03
    2c74:	9c 81       	ldd	r25, Y+4	; 0x04
    2c76:	83 30       	cpi	r24, 0x03	; 3
    2c78:	91 05       	cpc	r25, r1
    2c7a:	09 f4       	brne	.+2      	; 0x2c7e <Dio_FlipChannel+0x58>
    2c7c:	77 c0       	rjmp	.+238    	; 0x2d6c <Dio_FlipChannel+0x146>
    2c7e:	9e c0       	rjmp	.+316    	; 0x2dbc <Dio_FlipChannel+0x196>
	case Dio_PORTA:
		TOG_BIT(PORTA, ChannelId);
    2c80:	ab e3       	ldi	r26, 0x3B	; 59
    2c82:	b0 e0       	ldi	r27, 0x00	; 0
    2c84:	eb e3       	ldi	r30, 0x3B	; 59
    2c86:	f0 e0       	ldi	r31, 0x00	; 0
    2c88:	80 81       	ld	r24, Z
    2c8a:	48 2f       	mov	r20, r24
    2c8c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c8e:	28 2f       	mov	r18, r24
    2c90:	30 e0       	ldi	r19, 0x00	; 0
    2c92:	81 e0       	ldi	r24, 0x01	; 1
    2c94:	90 e0       	ldi	r25, 0x00	; 0
    2c96:	02 c0       	rjmp	.+4      	; 0x2c9c <Dio_FlipChannel+0x76>
    2c98:	88 0f       	add	r24, r24
    2c9a:	99 1f       	adc	r25, r25
    2c9c:	2a 95       	dec	r18
    2c9e:	e2 f7       	brpl	.-8      	; 0x2c98 <Dio_FlipChannel+0x72>
    2ca0:	84 27       	eor	r24, r20
    2ca2:	8c 93       	st	X, r24
		level = GET_BIT(PORTA, ChannelId);
    2ca4:	eb e3       	ldi	r30, 0x3B	; 59
    2ca6:	f0 e0       	ldi	r31, 0x00	; 0
    2ca8:	80 81       	ld	r24, Z
    2caa:	28 2f       	mov	r18, r24
    2cac:	30 e0       	ldi	r19, 0x00	; 0
    2cae:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb0:	88 2f       	mov	r24, r24
    2cb2:	90 e0       	ldi	r25, 0x00	; 0
    2cb4:	a9 01       	movw	r20, r18
    2cb6:	02 c0       	rjmp	.+4      	; 0x2cbc <Dio_FlipChannel+0x96>
    2cb8:	55 95       	asr	r21
    2cba:	47 95       	ror	r20
    2cbc:	8a 95       	dec	r24
    2cbe:	e2 f7       	brpl	.-8      	; 0x2cb8 <Dio_FlipChannel+0x92>
    2cc0:	ca 01       	movw	r24, r20
    2cc2:	81 70       	andi	r24, 0x01	; 1
    2cc4:	89 83       	std	Y+1, r24	; 0x01
    2cc6:	7a c0       	rjmp	.+244    	; 0x2dbc <Dio_FlipChannel+0x196>
		break;
	case Dio_PORTB:
		TOG_BIT(PORTB, ChannelId % 8);
    2cc8:	a8 e3       	ldi	r26, 0x38	; 56
    2cca:	b0 e0       	ldi	r27, 0x00	; 0
    2ccc:	e8 e3       	ldi	r30, 0x38	; 56
    2cce:	f0 e0       	ldi	r31, 0x00	; 0
    2cd0:	80 81       	ld	r24, Z
    2cd2:	48 2f       	mov	r20, r24
    2cd4:	8a 81       	ldd	r24, Y+2	; 0x02
    2cd6:	88 2f       	mov	r24, r24
    2cd8:	90 e0       	ldi	r25, 0x00	; 0
    2cda:	9c 01       	movw	r18, r24
    2cdc:	27 70       	andi	r18, 0x07	; 7
    2cde:	30 70       	andi	r19, 0x00	; 0
    2ce0:	81 e0       	ldi	r24, 0x01	; 1
    2ce2:	90 e0       	ldi	r25, 0x00	; 0
    2ce4:	02 c0       	rjmp	.+4      	; 0x2cea <Dio_FlipChannel+0xc4>
    2ce6:	88 0f       	add	r24, r24
    2ce8:	99 1f       	adc	r25, r25
    2cea:	2a 95       	dec	r18
    2cec:	e2 f7       	brpl	.-8      	; 0x2ce6 <Dio_FlipChannel+0xc0>
    2cee:	84 27       	eor	r24, r20
    2cf0:	8c 93       	st	X, r24
		level = GET_BIT(PORTB, ChannelId % 8);
    2cf2:	e8 e3       	ldi	r30, 0x38	; 56
    2cf4:	f0 e0       	ldi	r31, 0x00	; 0
    2cf6:	80 81       	ld	r24, Z
    2cf8:	28 2f       	mov	r18, r24
    2cfa:	30 e0       	ldi	r19, 0x00	; 0
    2cfc:	8a 81       	ldd	r24, Y+2	; 0x02
    2cfe:	88 2f       	mov	r24, r24
    2d00:	90 e0       	ldi	r25, 0x00	; 0
    2d02:	87 70       	andi	r24, 0x07	; 7
    2d04:	90 70       	andi	r25, 0x00	; 0
    2d06:	a9 01       	movw	r20, r18
    2d08:	02 c0       	rjmp	.+4      	; 0x2d0e <Dio_FlipChannel+0xe8>
    2d0a:	55 95       	asr	r21
    2d0c:	47 95       	ror	r20
    2d0e:	8a 95       	dec	r24
    2d10:	e2 f7       	brpl	.-8      	; 0x2d0a <Dio_FlipChannel+0xe4>
    2d12:	ca 01       	movw	r24, r20
    2d14:	81 70       	andi	r24, 0x01	; 1
    2d16:	89 83       	std	Y+1, r24	; 0x01
    2d18:	51 c0       	rjmp	.+162    	; 0x2dbc <Dio_FlipChannel+0x196>
		break;
	case Dio_PORTC:
		TOG_BIT(PORTC, ChannelId % 8);
    2d1a:	a5 e3       	ldi	r26, 0x35	; 53
    2d1c:	b0 e0       	ldi	r27, 0x00	; 0
    2d1e:	e5 e3       	ldi	r30, 0x35	; 53
    2d20:	f0 e0       	ldi	r31, 0x00	; 0
    2d22:	80 81       	ld	r24, Z
    2d24:	48 2f       	mov	r20, r24
    2d26:	8a 81       	ldd	r24, Y+2	; 0x02
    2d28:	88 2f       	mov	r24, r24
    2d2a:	90 e0       	ldi	r25, 0x00	; 0
    2d2c:	9c 01       	movw	r18, r24
    2d2e:	27 70       	andi	r18, 0x07	; 7
    2d30:	30 70       	andi	r19, 0x00	; 0
    2d32:	81 e0       	ldi	r24, 0x01	; 1
    2d34:	90 e0       	ldi	r25, 0x00	; 0
    2d36:	02 c0       	rjmp	.+4      	; 0x2d3c <Dio_FlipChannel+0x116>
    2d38:	88 0f       	add	r24, r24
    2d3a:	99 1f       	adc	r25, r25
    2d3c:	2a 95       	dec	r18
    2d3e:	e2 f7       	brpl	.-8      	; 0x2d38 <Dio_FlipChannel+0x112>
    2d40:	84 27       	eor	r24, r20
    2d42:	8c 93       	st	X, r24
		level = GET_BIT(PORTC, ChannelId % 8);
    2d44:	e5 e3       	ldi	r30, 0x35	; 53
    2d46:	f0 e0       	ldi	r31, 0x00	; 0
    2d48:	80 81       	ld	r24, Z
    2d4a:	28 2f       	mov	r18, r24
    2d4c:	30 e0       	ldi	r19, 0x00	; 0
    2d4e:	8a 81       	ldd	r24, Y+2	; 0x02
    2d50:	88 2f       	mov	r24, r24
    2d52:	90 e0       	ldi	r25, 0x00	; 0
    2d54:	87 70       	andi	r24, 0x07	; 7
    2d56:	90 70       	andi	r25, 0x00	; 0
    2d58:	a9 01       	movw	r20, r18
    2d5a:	02 c0       	rjmp	.+4      	; 0x2d60 <Dio_FlipChannel+0x13a>
    2d5c:	55 95       	asr	r21
    2d5e:	47 95       	ror	r20
    2d60:	8a 95       	dec	r24
    2d62:	e2 f7       	brpl	.-8      	; 0x2d5c <Dio_FlipChannel+0x136>
    2d64:	ca 01       	movw	r24, r20
    2d66:	81 70       	andi	r24, 0x01	; 1
    2d68:	89 83       	std	Y+1, r24	; 0x01
    2d6a:	28 c0       	rjmp	.+80     	; 0x2dbc <Dio_FlipChannel+0x196>
		break;
	case Dio_PORTD:
		TOG_BIT(PORTD, ChannelId % 8);
    2d6c:	a2 e3       	ldi	r26, 0x32	; 50
    2d6e:	b0 e0       	ldi	r27, 0x00	; 0
    2d70:	e2 e3       	ldi	r30, 0x32	; 50
    2d72:	f0 e0       	ldi	r31, 0x00	; 0
    2d74:	80 81       	ld	r24, Z
    2d76:	48 2f       	mov	r20, r24
    2d78:	8a 81       	ldd	r24, Y+2	; 0x02
    2d7a:	88 2f       	mov	r24, r24
    2d7c:	90 e0       	ldi	r25, 0x00	; 0
    2d7e:	9c 01       	movw	r18, r24
    2d80:	27 70       	andi	r18, 0x07	; 7
    2d82:	30 70       	andi	r19, 0x00	; 0
    2d84:	81 e0       	ldi	r24, 0x01	; 1
    2d86:	90 e0       	ldi	r25, 0x00	; 0
    2d88:	02 c0       	rjmp	.+4      	; 0x2d8e <Dio_FlipChannel+0x168>
    2d8a:	88 0f       	add	r24, r24
    2d8c:	99 1f       	adc	r25, r25
    2d8e:	2a 95       	dec	r18
    2d90:	e2 f7       	brpl	.-8      	; 0x2d8a <Dio_FlipChannel+0x164>
    2d92:	84 27       	eor	r24, r20
    2d94:	8c 93       	st	X, r24
		level = GET_BIT(PORTD, ChannelId % 8);
    2d96:	e2 e3       	ldi	r30, 0x32	; 50
    2d98:	f0 e0       	ldi	r31, 0x00	; 0
    2d9a:	80 81       	ld	r24, Z
    2d9c:	28 2f       	mov	r18, r24
    2d9e:	30 e0       	ldi	r19, 0x00	; 0
    2da0:	8a 81       	ldd	r24, Y+2	; 0x02
    2da2:	88 2f       	mov	r24, r24
    2da4:	90 e0       	ldi	r25, 0x00	; 0
    2da6:	87 70       	andi	r24, 0x07	; 7
    2da8:	90 70       	andi	r25, 0x00	; 0
    2daa:	a9 01       	movw	r20, r18
    2dac:	02 c0       	rjmp	.+4      	; 0x2db2 <Dio_FlipChannel+0x18c>
    2dae:	55 95       	asr	r21
    2db0:	47 95       	ror	r20
    2db2:	8a 95       	dec	r24
    2db4:	e2 f7       	brpl	.-8      	; 0x2dae <Dio_FlipChannel+0x188>
    2db6:	ca 01       	movw	r24, r20
    2db8:	81 70       	andi	r24, 0x01	; 1
    2dba:	89 83       	std	Y+1, r24	; 0x01
		break;
	default:
		break;
	}

	return level;
    2dbc:	89 81       	ldd	r24, Y+1	; 0x01
}
    2dbe:	0f 90       	pop	r0
    2dc0:	0f 90       	pop	r0
    2dc2:	0f 90       	pop	r0
    2dc4:	0f 90       	pop	r0
    2dc6:	cf 91       	pop	r28
    2dc8:	df 91       	pop	r29
    2dca:	08 95       	ret

00002dcc <Dio_WritePort>:
/*
 * function to wright full port
 */
void Dio_WritePort(Dio_PortType Portx,u8 data){
    2dcc:	df 93       	push	r29
    2dce:	cf 93       	push	r28
    2dd0:	00 d0       	rcall	.+0      	; 0x2dd2 <Dio_WritePort+0x6>
    2dd2:	00 d0       	rcall	.+0      	; 0x2dd4 <Dio_WritePort+0x8>
    2dd4:	cd b7       	in	r28, 0x3d	; 61
    2dd6:	de b7       	in	r29, 0x3e	; 62
    2dd8:	89 83       	std	Y+1, r24	; 0x01
    2dda:	6a 83       	std	Y+2, r22	; 0x02

	switch(Portx){
    2ddc:	89 81       	ldd	r24, Y+1	; 0x01
    2dde:	28 2f       	mov	r18, r24
    2de0:	30 e0       	ldi	r19, 0x00	; 0
    2de2:	3c 83       	std	Y+4, r19	; 0x04
    2de4:	2b 83       	std	Y+3, r18	; 0x03
    2de6:	8b 81       	ldd	r24, Y+3	; 0x03
    2de8:	9c 81       	ldd	r25, Y+4	; 0x04
    2dea:	81 30       	cpi	r24, 0x01	; 1
    2dec:	91 05       	cpc	r25, r1
    2dee:	d1 f0       	breq	.+52     	; 0x2e24 <Dio_WritePort+0x58>
    2df0:	2b 81       	ldd	r18, Y+3	; 0x03
    2df2:	3c 81       	ldd	r19, Y+4	; 0x04
    2df4:	22 30       	cpi	r18, 0x02	; 2
    2df6:	31 05       	cpc	r19, r1
    2df8:	2c f4       	brge	.+10     	; 0x2e04 <Dio_WritePort+0x38>
    2dfa:	8b 81       	ldd	r24, Y+3	; 0x03
    2dfc:	9c 81       	ldd	r25, Y+4	; 0x04
    2dfe:	00 97       	sbiw	r24, 0x00	; 0
    2e00:	61 f0       	breq	.+24     	; 0x2e1a <Dio_WritePort+0x4e>
    2e02:	1e c0       	rjmp	.+60     	; 0x2e40 <Dio_WritePort+0x74>
    2e04:	2b 81       	ldd	r18, Y+3	; 0x03
    2e06:	3c 81       	ldd	r19, Y+4	; 0x04
    2e08:	22 30       	cpi	r18, 0x02	; 2
    2e0a:	31 05       	cpc	r19, r1
    2e0c:	81 f0       	breq	.+32     	; 0x2e2e <Dio_WritePort+0x62>
    2e0e:	8b 81       	ldd	r24, Y+3	; 0x03
    2e10:	9c 81       	ldd	r25, Y+4	; 0x04
    2e12:	83 30       	cpi	r24, 0x03	; 3
    2e14:	91 05       	cpc	r25, r1
    2e16:	81 f0       	breq	.+32     	; 0x2e38 <Dio_WritePort+0x6c>
    2e18:	13 c0       	rjmp	.+38     	; 0x2e40 <Dio_WritePort+0x74>
		case Dio_PORTA:
			PORTA = data;
    2e1a:	eb e3       	ldi	r30, 0x3B	; 59
    2e1c:	f0 e0       	ldi	r31, 0x00	; 0
    2e1e:	8a 81       	ldd	r24, Y+2	; 0x02
    2e20:	80 83       	st	Z, r24
    2e22:	0e c0       	rjmp	.+28     	; 0x2e40 <Dio_WritePort+0x74>
		break;
		case Dio_PORTB:
			PORTB = data;
    2e24:	e8 e3       	ldi	r30, 0x38	; 56
    2e26:	f0 e0       	ldi	r31, 0x00	; 0
    2e28:	8a 81       	ldd	r24, Y+2	; 0x02
    2e2a:	80 83       	st	Z, r24
    2e2c:	09 c0       	rjmp	.+18     	; 0x2e40 <Dio_WritePort+0x74>
		break;
		case Dio_PORTC:
			PORTC = data;
    2e2e:	e5 e3       	ldi	r30, 0x35	; 53
    2e30:	f0 e0       	ldi	r31, 0x00	; 0
    2e32:	8a 81       	ldd	r24, Y+2	; 0x02
    2e34:	80 83       	st	Z, r24
    2e36:	04 c0       	rjmp	.+8      	; 0x2e40 <Dio_WritePort+0x74>
		break;
		case Dio_PORTD:
			PORTD = data;
    2e38:	e2 e3       	ldi	r30, 0x32	; 50
    2e3a:	f0 e0       	ldi	r31, 0x00	; 0
    2e3c:	8a 81       	ldd	r24, Y+2	; 0x02
    2e3e:	80 83       	st	Z, r24
		break;
	}
}
    2e40:	0f 90       	pop	r0
    2e42:	0f 90       	pop	r0
    2e44:	0f 90       	pop	r0
    2e46:	0f 90       	pop	r0
    2e48:	cf 91       	pop	r28
    2e4a:	df 91       	pop	r29
    2e4c:	08 95       	ret

00002e4e <Lcd_SendCMD>:
 *      Author: AhmedAbogabl
 */

#include "LCD.h"

void Lcd_SendCMD(u8 cmd) {
    2e4e:	0f 93       	push	r16
    2e50:	1f 93       	push	r17
    2e52:	df 93       	push	r29
    2e54:	cf 93       	push	r28
    2e56:	cd b7       	in	r28, 0x3d	; 61
    2e58:	de b7       	in	r29, 0x3e	; 62
    2e5a:	c1 56       	subi	r28, 0x61	; 97
    2e5c:	d0 40       	sbci	r29, 0x00	; 0
    2e5e:	0f b6       	in	r0, 0x3f	; 63
    2e60:	f8 94       	cli
    2e62:	de bf       	out	0x3e, r29	; 62
    2e64:	0f be       	out	0x3f, r0	; 63
    2e66:	cd bf       	out	0x3d, r28	; 61
    2e68:	fe 01       	movw	r30, r28
    2e6a:	ef 59       	subi	r30, 0x9F	; 159
    2e6c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e6e:	80 83       	st	Z, r24
	// Set RS to command mode
	Dio_WriteChannel(LCD_RS, STD_LOW);
    2e70:	83 e0       	ldi	r24, 0x03	; 3
    2e72:	60 e0       	ldi	r22, 0x00	; 0
    2e74:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>

	// Send the high nibble
	Dio_WriteChannel(PB_0, GET_BIT(cmd, 4));
    2e78:	fe 01       	movw	r30, r28
    2e7a:	ef 59       	subi	r30, 0x9F	; 159
    2e7c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e7e:	80 81       	ld	r24, Z
    2e80:	82 95       	swap	r24
    2e82:	8f 70       	andi	r24, 0x0F	; 15
    2e84:	98 2f       	mov	r25, r24
    2e86:	91 70       	andi	r25, 0x01	; 1
    2e88:	88 e0       	ldi	r24, 0x08	; 8
    2e8a:	69 2f       	mov	r22, r25
    2e8c:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_1, GET_BIT(cmd, 5));
    2e90:	fe 01       	movw	r30, r28
    2e92:	ef 59       	subi	r30, 0x9F	; 159
    2e94:	ff 4f       	sbci	r31, 0xFF	; 255
    2e96:	80 81       	ld	r24, Z
    2e98:	82 95       	swap	r24
    2e9a:	86 95       	lsr	r24
    2e9c:	87 70       	andi	r24, 0x07	; 7
    2e9e:	98 2f       	mov	r25, r24
    2ea0:	91 70       	andi	r25, 0x01	; 1
    2ea2:	89 e0       	ldi	r24, 0x09	; 9
    2ea4:	69 2f       	mov	r22, r25
    2ea6:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_2, GET_BIT(cmd, 6));
    2eaa:	fe 01       	movw	r30, r28
    2eac:	ef 59       	subi	r30, 0x9F	; 159
    2eae:	ff 4f       	sbci	r31, 0xFF	; 255
    2eb0:	80 81       	ld	r24, Z
    2eb2:	82 95       	swap	r24
    2eb4:	86 95       	lsr	r24
    2eb6:	86 95       	lsr	r24
    2eb8:	83 70       	andi	r24, 0x03	; 3
    2eba:	98 2f       	mov	r25, r24
    2ebc:	91 70       	andi	r25, 0x01	; 1
    2ebe:	8a e0       	ldi	r24, 0x0A	; 10
    2ec0:	69 2f       	mov	r22, r25
    2ec2:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_4, GET_BIT(cmd, 7));
    2ec6:	fe 01       	movw	r30, r28
    2ec8:	ef 59       	subi	r30, 0x9F	; 159
    2eca:	ff 4f       	sbci	r31, 0xFF	; 255
    2ecc:	80 81       	ld	r24, Z
    2ece:	98 2f       	mov	r25, r24
    2ed0:	99 1f       	adc	r25, r25
    2ed2:	99 27       	eor	r25, r25
    2ed4:	99 1f       	adc	r25, r25
    2ed6:	8c e0       	ldi	r24, 0x0C	; 12
    2ed8:	69 2f       	mov	r22, r25
    2eda:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>

	Dio_WriteChannel(LCD_EN, STD_HIGH);
    2ede:	82 e0       	ldi	r24, 0x02	; 2
    2ee0:	61 e0       	ldi	r22, 0x01	; 1
    2ee2:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
    2ee6:	fe 01       	movw	r30, r28
    2ee8:	e3 5a       	subi	r30, 0xA3	; 163
    2eea:	ff 4f       	sbci	r31, 0xFF	; 255
    2eec:	80 e0       	ldi	r24, 0x00	; 0
    2eee:	90 e0       	ldi	r25, 0x00	; 0
    2ef0:	a0 e8       	ldi	r26, 0x80	; 128
    2ef2:	bf e3       	ldi	r27, 0x3F	; 63
    2ef4:	80 83       	st	Z, r24
    2ef6:	91 83       	std	Z+1, r25	; 0x01
    2ef8:	a2 83       	std	Z+2, r26	; 0x02
    2efa:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2efc:	8e 01       	movw	r16, r28
    2efe:	07 5a       	subi	r16, 0xA7	; 167
    2f00:	1f 4f       	sbci	r17, 0xFF	; 255
    2f02:	fe 01       	movw	r30, r28
    2f04:	e3 5a       	subi	r30, 0xA3	; 163
    2f06:	ff 4f       	sbci	r31, 0xFF	; 255
    2f08:	60 81       	ld	r22, Z
    2f0a:	71 81       	ldd	r23, Z+1	; 0x01
    2f0c:	82 81       	ldd	r24, Z+2	; 0x02
    2f0e:	93 81       	ldd	r25, Z+3	; 0x03
    2f10:	2b ea       	ldi	r18, 0xAB	; 171
    2f12:	3a ea       	ldi	r19, 0xAA	; 170
    2f14:	4a ea       	ldi	r20, 0xAA	; 170
    2f16:	50 e4       	ldi	r21, 0x40	; 64
    2f18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f1c:	dc 01       	movw	r26, r24
    2f1e:	cb 01       	movw	r24, r22
    2f20:	f8 01       	movw	r30, r16
    2f22:	80 83       	st	Z, r24
    2f24:	91 83       	std	Z+1, r25	; 0x01
    2f26:	a2 83       	std	Z+2, r26	; 0x02
    2f28:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2f2a:	fe 01       	movw	r30, r28
    2f2c:	e7 5a       	subi	r30, 0xA7	; 167
    2f2e:	ff 4f       	sbci	r31, 0xFF	; 255
    2f30:	60 81       	ld	r22, Z
    2f32:	71 81       	ldd	r23, Z+1	; 0x01
    2f34:	82 81       	ldd	r24, Z+2	; 0x02
    2f36:	93 81       	ldd	r25, Z+3	; 0x03
    2f38:	20 e0       	ldi	r18, 0x00	; 0
    2f3a:	30 e0       	ldi	r19, 0x00	; 0
    2f3c:	40 e8       	ldi	r20, 0x80	; 128
    2f3e:	5f e3       	ldi	r21, 0x3F	; 63
    2f40:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    2f44:	88 23       	and	r24, r24
    2f46:	34 f4       	brge	.+12     	; 0x2f54 <Lcd_SendCMD+0x106>
		__ticks = 1;
    2f48:	fe 01       	movw	r30, r28
    2f4a:	e8 5a       	subi	r30, 0xA8	; 168
    2f4c:	ff 4f       	sbci	r31, 0xFF	; 255
    2f4e:	81 e0       	ldi	r24, 0x01	; 1
    2f50:	80 83       	st	Z, r24
    2f52:	e0 c0       	rjmp	.+448    	; 0x3114 <Lcd_SendCMD+0x2c6>
	else if (__tmp > 255)
    2f54:	fe 01       	movw	r30, r28
    2f56:	e7 5a       	subi	r30, 0xA7	; 167
    2f58:	ff 4f       	sbci	r31, 0xFF	; 255
    2f5a:	60 81       	ld	r22, Z
    2f5c:	71 81       	ldd	r23, Z+1	; 0x01
    2f5e:	82 81       	ldd	r24, Z+2	; 0x02
    2f60:	93 81       	ldd	r25, Z+3	; 0x03
    2f62:	20 e0       	ldi	r18, 0x00	; 0
    2f64:	30 e0       	ldi	r19, 0x00	; 0
    2f66:	4f e7       	ldi	r20, 0x7F	; 127
    2f68:	53 e4       	ldi	r21, 0x43	; 67
    2f6a:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    2f6e:	18 16       	cp	r1, r24
    2f70:	0c f0       	brlt	.+2      	; 0x2f74 <Lcd_SendCMD+0x126>
    2f72:	c0 c0       	rjmp	.+384    	; 0x30f4 <Lcd_SendCMD+0x2a6>
	{
		_delay_ms(__us / 1000.0);
    2f74:	fe 01       	movw	r30, r28
    2f76:	e3 5a       	subi	r30, 0xA3	; 163
    2f78:	ff 4f       	sbci	r31, 0xFF	; 255
    2f7a:	60 81       	ld	r22, Z
    2f7c:	71 81       	ldd	r23, Z+1	; 0x01
    2f7e:	82 81       	ldd	r24, Z+2	; 0x02
    2f80:	93 81       	ldd	r25, Z+3	; 0x03
    2f82:	20 e0       	ldi	r18, 0x00	; 0
    2f84:	30 e0       	ldi	r19, 0x00	; 0
    2f86:	4a e7       	ldi	r20, 0x7A	; 122
    2f88:	54 e4       	ldi	r21, 0x44	; 68
    2f8a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2f8e:	dc 01       	movw	r26, r24
    2f90:	cb 01       	movw	r24, r22
    2f92:	fe 01       	movw	r30, r28
    2f94:	ec 5a       	subi	r30, 0xAC	; 172
    2f96:	ff 4f       	sbci	r31, 0xFF	; 255
    2f98:	80 83       	st	Z, r24
    2f9a:	91 83       	std	Z+1, r25	; 0x01
    2f9c:	a2 83       	std	Z+2, r26	; 0x02
    2f9e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2fa0:	8e 01       	movw	r16, r28
    2fa2:	00 5b       	subi	r16, 0xB0	; 176
    2fa4:	1f 4f       	sbci	r17, 0xFF	; 255
    2fa6:	fe 01       	movw	r30, r28
    2fa8:	ec 5a       	subi	r30, 0xAC	; 172
    2faa:	ff 4f       	sbci	r31, 0xFF	; 255
    2fac:	60 81       	ld	r22, Z
    2fae:	71 81       	ldd	r23, Z+1	; 0x01
    2fb0:	82 81       	ldd	r24, Z+2	; 0x02
    2fb2:	93 81       	ldd	r25, Z+3	; 0x03
    2fb4:	20 e0       	ldi	r18, 0x00	; 0
    2fb6:	30 e0       	ldi	r19, 0x00	; 0
    2fb8:	4a e7       	ldi	r20, 0x7A	; 122
    2fba:	55 e4       	ldi	r21, 0x45	; 69
    2fbc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fc0:	dc 01       	movw	r26, r24
    2fc2:	cb 01       	movw	r24, r22
    2fc4:	f8 01       	movw	r30, r16
    2fc6:	80 83       	st	Z, r24
    2fc8:	91 83       	std	Z+1, r25	; 0x01
    2fca:	a2 83       	std	Z+2, r26	; 0x02
    2fcc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2fce:	fe 01       	movw	r30, r28
    2fd0:	e0 5b       	subi	r30, 0xB0	; 176
    2fd2:	ff 4f       	sbci	r31, 0xFF	; 255
    2fd4:	60 81       	ld	r22, Z
    2fd6:	71 81       	ldd	r23, Z+1	; 0x01
    2fd8:	82 81       	ldd	r24, Z+2	; 0x02
    2fda:	93 81       	ldd	r25, Z+3	; 0x03
    2fdc:	20 e0       	ldi	r18, 0x00	; 0
    2fde:	30 e0       	ldi	r19, 0x00	; 0
    2fe0:	40 e8       	ldi	r20, 0x80	; 128
    2fe2:	5f e3       	ldi	r21, 0x3F	; 63
    2fe4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    2fe8:	88 23       	and	r24, r24
    2fea:	44 f4       	brge	.+16     	; 0x2ffc <Lcd_SendCMD+0x1ae>
		__ticks = 1;
    2fec:	fe 01       	movw	r30, r28
    2fee:	e2 5b       	subi	r30, 0xB2	; 178
    2ff0:	ff 4f       	sbci	r31, 0xFF	; 255
    2ff2:	81 e0       	ldi	r24, 0x01	; 1
    2ff4:	90 e0       	ldi	r25, 0x00	; 0
    2ff6:	91 83       	std	Z+1, r25	; 0x01
    2ff8:	80 83       	st	Z, r24
    2ffa:	64 c0       	rjmp	.+200    	; 0x30c4 <Lcd_SendCMD+0x276>
	else if (__tmp > 65535)
    2ffc:	fe 01       	movw	r30, r28
    2ffe:	e0 5b       	subi	r30, 0xB0	; 176
    3000:	ff 4f       	sbci	r31, 0xFF	; 255
    3002:	60 81       	ld	r22, Z
    3004:	71 81       	ldd	r23, Z+1	; 0x01
    3006:	82 81       	ldd	r24, Z+2	; 0x02
    3008:	93 81       	ldd	r25, Z+3	; 0x03
    300a:	20 e0       	ldi	r18, 0x00	; 0
    300c:	3f ef       	ldi	r19, 0xFF	; 255
    300e:	4f e7       	ldi	r20, 0x7F	; 127
    3010:	57 e4       	ldi	r21, 0x47	; 71
    3012:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3016:	18 16       	cp	r1, r24
    3018:	0c f0       	brlt	.+2      	; 0x301c <Lcd_SendCMD+0x1ce>
    301a:	43 c0       	rjmp	.+134    	; 0x30a2 <Lcd_SendCMD+0x254>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    301c:	fe 01       	movw	r30, r28
    301e:	ec 5a       	subi	r30, 0xAC	; 172
    3020:	ff 4f       	sbci	r31, 0xFF	; 255
    3022:	60 81       	ld	r22, Z
    3024:	71 81       	ldd	r23, Z+1	; 0x01
    3026:	82 81       	ldd	r24, Z+2	; 0x02
    3028:	93 81       	ldd	r25, Z+3	; 0x03
    302a:	20 e0       	ldi	r18, 0x00	; 0
    302c:	30 e0       	ldi	r19, 0x00	; 0
    302e:	40 e2       	ldi	r20, 0x20	; 32
    3030:	51 e4       	ldi	r21, 0x41	; 65
    3032:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3036:	dc 01       	movw	r26, r24
    3038:	cb 01       	movw	r24, r22
    303a:	8e 01       	movw	r16, r28
    303c:	02 5b       	subi	r16, 0xB2	; 178
    303e:	1f 4f       	sbci	r17, 0xFF	; 255
    3040:	bc 01       	movw	r22, r24
    3042:	cd 01       	movw	r24, r26
    3044:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3048:	dc 01       	movw	r26, r24
    304a:	cb 01       	movw	r24, r22
    304c:	f8 01       	movw	r30, r16
    304e:	91 83       	std	Z+1, r25	; 0x01
    3050:	80 83       	st	Z, r24
    3052:	1f c0       	rjmp	.+62     	; 0x3092 <Lcd_SendCMD+0x244>
    3054:	fe 01       	movw	r30, r28
    3056:	e4 5b       	subi	r30, 0xB4	; 180
    3058:	ff 4f       	sbci	r31, 0xFF	; 255
    305a:	80 e9       	ldi	r24, 0x90	; 144
    305c:	91 e0       	ldi	r25, 0x01	; 1
    305e:	91 83       	std	Z+1, r25	; 0x01
    3060:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3062:	fe 01       	movw	r30, r28
    3064:	e4 5b       	subi	r30, 0xB4	; 180
    3066:	ff 4f       	sbci	r31, 0xFF	; 255
    3068:	80 81       	ld	r24, Z
    306a:	91 81       	ldd	r25, Z+1	; 0x01
    306c:	01 97       	sbiw	r24, 0x01	; 1
    306e:	f1 f7       	brne	.-4      	; 0x306c <Lcd_SendCMD+0x21e>
    3070:	fe 01       	movw	r30, r28
    3072:	e4 5b       	subi	r30, 0xB4	; 180
    3074:	ff 4f       	sbci	r31, 0xFF	; 255
    3076:	91 83       	std	Z+1, r25	; 0x01
    3078:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    307a:	de 01       	movw	r26, r28
    307c:	a2 5b       	subi	r26, 0xB2	; 178
    307e:	bf 4f       	sbci	r27, 0xFF	; 255
    3080:	fe 01       	movw	r30, r28
    3082:	e2 5b       	subi	r30, 0xB2	; 178
    3084:	ff 4f       	sbci	r31, 0xFF	; 255
    3086:	80 81       	ld	r24, Z
    3088:	91 81       	ldd	r25, Z+1	; 0x01
    308a:	01 97       	sbiw	r24, 0x01	; 1
    308c:	11 96       	adiw	r26, 0x01	; 1
    308e:	9c 93       	st	X, r25
    3090:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3092:	fe 01       	movw	r30, r28
    3094:	e2 5b       	subi	r30, 0xB2	; 178
    3096:	ff 4f       	sbci	r31, 0xFF	; 255
    3098:	80 81       	ld	r24, Z
    309a:	91 81       	ldd	r25, Z+1	; 0x01
    309c:	00 97       	sbiw	r24, 0x00	; 0
    309e:	d1 f6       	brne	.-76     	; 0x3054 <Lcd_SendCMD+0x206>
    30a0:	4b c0       	rjmp	.+150    	; 0x3138 <Lcd_SendCMD+0x2ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    30a2:	8e 01       	movw	r16, r28
    30a4:	02 5b       	subi	r16, 0xB2	; 178
    30a6:	1f 4f       	sbci	r17, 0xFF	; 255
    30a8:	fe 01       	movw	r30, r28
    30aa:	e0 5b       	subi	r30, 0xB0	; 176
    30ac:	ff 4f       	sbci	r31, 0xFF	; 255
    30ae:	60 81       	ld	r22, Z
    30b0:	71 81       	ldd	r23, Z+1	; 0x01
    30b2:	82 81       	ldd	r24, Z+2	; 0x02
    30b4:	93 81       	ldd	r25, Z+3	; 0x03
    30b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30ba:	dc 01       	movw	r26, r24
    30bc:	cb 01       	movw	r24, r22
    30be:	f8 01       	movw	r30, r16
    30c0:	91 83       	std	Z+1, r25	; 0x01
    30c2:	80 83       	st	Z, r24
    30c4:	de 01       	movw	r26, r28
    30c6:	a6 5b       	subi	r26, 0xB6	; 182
    30c8:	bf 4f       	sbci	r27, 0xFF	; 255
    30ca:	fe 01       	movw	r30, r28
    30cc:	e2 5b       	subi	r30, 0xB2	; 178
    30ce:	ff 4f       	sbci	r31, 0xFF	; 255
    30d0:	80 81       	ld	r24, Z
    30d2:	91 81       	ldd	r25, Z+1	; 0x01
    30d4:	11 96       	adiw	r26, 0x01	; 1
    30d6:	9c 93       	st	X, r25
    30d8:	8e 93       	st	-X, r24
    30da:	fe 01       	movw	r30, r28
    30dc:	e6 5b       	subi	r30, 0xB6	; 182
    30de:	ff 4f       	sbci	r31, 0xFF	; 255
    30e0:	80 81       	ld	r24, Z
    30e2:	91 81       	ldd	r25, Z+1	; 0x01
    30e4:	01 97       	sbiw	r24, 0x01	; 1
    30e6:	f1 f7       	brne	.-4      	; 0x30e4 <Lcd_SendCMD+0x296>
    30e8:	fe 01       	movw	r30, r28
    30ea:	e6 5b       	subi	r30, 0xB6	; 182
    30ec:	ff 4f       	sbci	r31, 0xFF	; 255
    30ee:	91 83       	std	Z+1, r25	; 0x01
    30f0:	80 83       	st	Z, r24
    30f2:	22 c0       	rjmp	.+68     	; 0x3138 <Lcd_SendCMD+0x2ea>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    30f4:	8e 01       	movw	r16, r28
    30f6:	08 5a       	subi	r16, 0xA8	; 168
    30f8:	1f 4f       	sbci	r17, 0xFF	; 255
    30fa:	fe 01       	movw	r30, r28
    30fc:	e7 5a       	subi	r30, 0xA7	; 167
    30fe:	ff 4f       	sbci	r31, 0xFF	; 255
    3100:	60 81       	ld	r22, Z
    3102:	71 81       	ldd	r23, Z+1	; 0x01
    3104:	82 81       	ldd	r24, Z+2	; 0x02
    3106:	93 81       	ldd	r25, Z+3	; 0x03
    3108:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    310c:	dc 01       	movw	r26, r24
    310e:	cb 01       	movw	r24, r22
    3110:	f8 01       	movw	r30, r16
    3112:	80 83       	st	Z, r24
    3114:	de 01       	movw	r26, r28
    3116:	a7 5b       	subi	r26, 0xB7	; 183
    3118:	bf 4f       	sbci	r27, 0xFF	; 255
    311a:	fe 01       	movw	r30, r28
    311c:	e8 5a       	subi	r30, 0xA8	; 168
    311e:	ff 4f       	sbci	r31, 0xFF	; 255
    3120:	80 81       	ld	r24, Z
    3122:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3124:	fe 01       	movw	r30, r28
    3126:	e7 5b       	subi	r30, 0xB7	; 183
    3128:	ff 4f       	sbci	r31, 0xFF	; 255
    312a:	80 81       	ld	r24, Z
    312c:	8a 95       	dec	r24
    312e:	f1 f7       	brne	.-4      	; 0x312c <Lcd_SendCMD+0x2de>
    3130:	fe 01       	movw	r30, r28
    3132:	e7 5b       	subi	r30, 0xB7	; 183
    3134:	ff 4f       	sbci	r31, 0xFF	; 255
    3136:	80 83       	st	Z, r24
	_delay_us(1);
	Dio_WriteChannel(LCD_EN, STD_LOW);
    3138:	82 e0       	ldi	r24, 0x02	; 2
    313a:	60 e0       	ldi	r22, 0x00	; 0
    313c:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
    3140:	fe 01       	movw	r30, r28
    3142:	eb 5b       	subi	r30, 0xBB	; 187
    3144:	ff 4f       	sbci	r31, 0xFF	; 255
    3146:	80 e0       	ldi	r24, 0x00	; 0
    3148:	90 e0       	ldi	r25, 0x00	; 0
    314a:	a0 e8       	ldi	r26, 0x80	; 128
    314c:	bf e3       	ldi	r27, 0x3F	; 63
    314e:	80 83       	st	Z, r24
    3150:	91 83       	std	Z+1, r25	; 0x01
    3152:	a2 83       	std	Z+2, r26	; 0x02
    3154:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3156:	8e 01       	movw	r16, r28
    3158:	0f 5b       	subi	r16, 0xBF	; 191
    315a:	1f 4f       	sbci	r17, 0xFF	; 255
    315c:	fe 01       	movw	r30, r28
    315e:	eb 5b       	subi	r30, 0xBB	; 187
    3160:	ff 4f       	sbci	r31, 0xFF	; 255
    3162:	60 81       	ld	r22, Z
    3164:	71 81       	ldd	r23, Z+1	; 0x01
    3166:	82 81       	ldd	r24, Z+2	; 0x02
    3168:	93 81       	ldd	r25, Z+3	; 0x03
    316a:	2b ea       	ldi	r18, 0xAB	; 171
    316c:	3a ea       	ldi	r19, 0xAA	; 170
    316e:	4a ea       	ldi	r20, 0xAA	; 170
    3170:	50 e4       	ldi	r21, 0x40	; 64
    3172:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3176:	dc 01       	movw	r26, r24
    3178:	cb 01       	movw	r24, r22
    317a:	f8 01       	movw	r30, r16
    317c:	80 83       	st	Z, r24
    317e:	91 83       	std	Z+1, r25	; 0x01
    3180:	a2 83       	std	Z+2, r26	; 0x02
    3182:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3184:	fe 01       	movw	r30, r28
    3186:	ef 5b       	subi	r30, 0xBF	; 191
    3188:	ff 4f       	sbci	r31, 0xFF	; 255
    318a:	60 81       	ld	r22, Z
    318c:	71 81       	ldd	r23, Z+1	; 0x01
    318e:	82 81       	ldd	r24, Z+2	; 0x02
    3190:	93 81       	ldd	r25, Z+3	; 0x03
    3192:	20 e0       	ldi	r18, 0x00	; 0
    3194:	30 e0       	ldi	r19, 0x00	; 0
    3196:	40 e8       	ldi	r20, 0x80	; 128
    3198:	5f e3       	ldi	r21, 0x3F	; 63
    319a:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    319e:	88 23       	and	r24, r24
    31a0:	34 f4       	brge	.+12     	; 0x31ae <Lcd_SendCMD+0x360>
		__ticks = 1;
    31a2:	81 e0       	ldi	r24, 0x01	; 1
    31a4:	fe 01       	movw	r30, r28
    31a6:	e0 5c       	subi	r30, 0xC0	; 192
    31a8:	ff 4f       	sbci	r31, 0xFF	; 255
    31aa:	80 83       	st	Z, r24
    31ac:	9d c0       	rjmp	.+314    	; 0x32e8 <Lcd_SendCMD+0x49a>
	else if (__tmp > 255)
    31ae:	fe 01       	movw	r30, r28
    31b0:	ef 5b       	subi	r30, 0xBF	; 191
    31b2:	ff 4f       	sbci	r31, 0xFF	; 255
    31b4:	60 81       	ld	r22, Z
    31b6:	71 81       	ldd	r23, Z+1	; 0x01
    31b8:	82 81       	ldd	r24, Z+2	; 0x02
    31ba:	93 81       	ldd	r25, Z+3	; 0x03
    31bc:	20 e0       	ldi	r18, 0x00	; 0
    31be:	30 e0       	ldi	r19, 0x00	; 0
    31c0:	4f e7       	ldi	r20, 0x7F	; 127
    31c2:	53 e4       	ldi	r21, 0x43	; 67
    31c4:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    31c8:	18 16       	cp	r1, r24
    31ca:	0c f0       	brlt	.+2      	; 0x31ce <Lcd_SendCMD+0x380>
    31cc:	7e c0       	rjmp	.+252    	; 0x32ca <Lcd_SendCMD+0x47c>
	{
		_delay_ms(__us / 1000.0);
    31ce:	fe 01       	movw	r30, r28
    31d0:	eb 5b       	subi	r30, 0xBB	; 187
    31d2:	ff 4f       	sbci	r31, 0xFF	; 255
    31d4:	60 81       	ld	r22, Z
    31d6:	71 81       	ldd	r23, Z+1	; 0x01
    31d8:	82 81       	ldd	r24, Z+2	; 0x02
    31da:	93 81       	ldd	r25, Z+3	; 0x03
    31dc:	20 e0       	ldi	r18, 0x00	; 0
    31de:	30 e0       	ldi	r19, 0x00	; 0
    31e0:	4a e7       	ldi	r20, 0x7A	; 122
    31e2:	54 e4       	ldi	r21, 0x44	; 68
    31e4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    31e8:	dc 01       	movw	r26, r24
    31ea:	cb 01       	movw	r24, r22
    31ec:	8c af       	std	Y+60, r24	; 0x3c
    31ee:	9d af       	std	Y+61, r25	; 0x3d
    31f0:	ae af       	std	Y+62, r26	; 0x3e
    31f2:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31f4:	6c ad       	ldd	r22, Y+60	; 0x3c
    31f6:	7d ad       	ldd	r23, Y+61	; 0x3d
    31f8:	8e ad       	ldd	r24, Y+62	; 0x3e
    31fa:	9f ad       	ldd	r25, Y+63	; 0x3f
    31fc:	20 e0       	ldi	r18, 0x00	; 0
    31fe:	30 e0       	ldi	r19, 0x00	; 0
    3200:	4a e7       	ldi	r20, 0x7A	; 122
    3202:	55 e4       	ldi	r21, 0x45	; 69
    3204:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3208:	dc 01       	movw	r26, r24
    320a:	cb 01       	movw	r24, r22
    320c:	88 af       	std	Y+56, r24	; 0x38
    320e:	99 af       	std	Y+57, r25	; 0x39
    3210:	aa af       	std	Y+58, r26	; 0x3a
    3212:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    3214:	68 ad       	ldd	r22, Y+56	; 0x38
    3216:	79 ad       	ldd	r23, Y+57	; 0x39
    3218:	8a ad       	ldd	r24, Y+58	; 0x3a
    321a:	9b ad       	ldd	r25, Y+59	; 0x3b
    321c:	20 e0       	ldi	r18, 0x00	; 0
    321e:	30 e0       	ldi	r19, 0x00	; 0
    3220:	40 e8       	ldi	r20, 0x80	; 128
    3222:	5f e3       	ldi	r21, 0x3F	; 63
    3224:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3228:	88 23       	and	r24, r24
    322a:	2c f4       	brge	.+10     	; 0x3236 <Lcd_SendCMD+0x3e8>
		__ticks = 1;
    322c:	81 e0       	ldi	r24, 0x01	; 1
    322e:	90 e0       	ldi	r25, 0x00	; 0
    3230:	9f ab       	std	Y+55, r25	; 0x37
    3232:	8e ab       	std	Y+54, r24	; 0x36
    3234:	3f c0       	rjmp	.+126    	; 0x32b4 <Lcd_SendCMD+0x466>
	else if (__tmp > 65535)
    3236:	68 ad       	ldd	r22, Y+56	; 0x38
    3238:	79 ad       	ldd	r23, Y+57	; 0x39
    323a:	8a ad       	ldd	r24, Y+58	; 0x3a
    323c:	9b ad       	ldd	r25, Y+59	; 0x3b
    323e:	20 e0       	ldi	r18, 0x00	; 0
    3240:	3f ef       	ldi	r19, 0xFF	; 255
    3242:	4f e7       	ldi	r20, 0x7F	; 127
    3244:	57 e4       	ldi	r21, 0x47	; 71
    3246:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    324a:	18 16       	cp	r1, r24
    324c:	4c f5       	brge	.+82     	; 0x32a0 <Lcd_SendCMD+0x452>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    324e:	6c ad       	ldd	r22, Y+60	; 0x3c
    3250:	7d ad       	ldd	r23, Y+61	; 0x3d
    3252:	8e ad       	ldd	r24, Y+62	; 0x3e
    3254:	9f ad       	ldd	r25, Y+63	; 0x3f
    3256:	20 e0       	ldi	r18, 0x00	; 0
    3258:	30 e0       	ldi	r19, 0x00	; 0
    325a:	40 e2       	ldi	r20, 0x20	; 32
    325c:	51 e4       	ldi	r21, 0x41	; 65
    325e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3262:	dc 01       	movw	r26, r24
    3264:	cb 01       	movw	r24, r22
    3266:	bc 01       	movw	r22, r24
    3268:	cd 01       	movw	r24, r26
    326a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    326e:	dc 01       	movw	r26, r24
    3270:	cb 01       	movw	r24, r22
    3272:	9f ab       	std	Y+55, r25	; 0x37
    3274:	8e ab       	std	Y+54, r24	; 0x36
    3276:	0f c0       	rjmp	.+30     	; 0x3296 <Lcd_SendCMD+0x448>
    3278:	80 e9       	ldi	r24, 0x90	; 144
    327a:	91 e0       	ldi	r25, 0x01	; 1
    327c:	9d ab       	std	Y+53, r25	; 0x35
    327e:	8c ab       	std	Y+52, r24	; 0x34
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3280:	8c a9       	ldd	r24, Y+52	; 0x34
    3282:	9d a9       	ldd	r25, Y+53	; 0x35
    3284:	01 97       	sbiw	r24, 0x01	; 1
    3286:	f1 f7       	brne	.-4      	; 0x3284 <Lcd_SendCMD+0x436>
    3288:	9d ab       	std	Y+53, r25	; 0x35
    328a:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    328c:	8e a9       	ldd	r24, Y+54	; 0x36
    328e:	9f a9       	ldd	r25, Y+55	; 0x37
    3290:	01 97       	sbiw	r24, 0x01	; 1
    3292:	9f ab       	std	Y+55, r25	; 0x37
    3294:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3296:	8e a9       	ldd	r24, Y+54	; 0x36
    3298:	9f a9       	ldd	r25, Y+55	; 0x37
    329a:	00 97       	sbiw	r24, 0x00	; 0
    329c:	69 f7       	brne	.-38     	; 0x3278 <Lcd_SendCMD+0x42a>
    329e:	2d c0       	rjmp	.+90     	; 0x32fa <Lcd_SendCMD+0x4ac>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32a0:	68 ad       	ldd	r22, Y+56	; 0x38
    32a2:	79 ad       	ldd	r23, Y+57	; 0x39
    32a4:	8a ad       	ldd	r24, Y+58	; 0x3a
    32a6:	9b ad       	ldd	r25, Y+59	; 0x3b
    32a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32ac:	dc 01       	movw	r26, r24
    32ae:	cb 01       	movw	r24, r22
    32b0:	9f ab       	std	Y+55, r25	; 0x37
    32b2:	8e ab       	std	Y+54, r24	; 0x36
    32b4:	8e a9       	ldd	r24, Y+54	; 0x36
    32b6:	9f a9       	ldd	r25, Y+55	; 0x37
    32b8:	9b ab       	std	Y+51, r25	; 0x33
    32ba:	8a ab       	std	Y+50, r24	; 0x32
    32bc:	8a a9       	ldd	r24, Y+50	; 0x32
    32be:	9b a9       	ldd	r25, Y+51	; 0x33
    32c0:	01 97       	sbiw	r24, 0x01	; 1
    32c2:	f1 f7       	brne	.-4      	; 0x32c0 <Lcd_SendCMD+0x472>
    32c4:	9b ab       	std	Y+51, r25	; 0x33
    32c6:	8a ab       	std	Y+50, r24	; 0x32
    32c8:	18 c0       	rjmp	.+48     	; 0x32fa <Lcd_SendCMD+0x4ac>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    32ca:	fe 01       	movw	r30, r28
    32cc:	ef 5b       	subi	r30, 0xBF	; 191
    32ce:	ff 4f       	sbci	r31, 0xFF	; 255
    32d0:	60 81       	ld	r22, Z
    32d2:	71 81       	ldd	r23, Z+1	; 0x01
    32d4:	82 81       	ldd	r24, Z+2	; 0x02
    32d6:	93 81       	ldd	r25, Z+3	; 0x03
    32d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32dc:	dc 01       	movw	r26, r24
    32de:	cb 01       	movw	r24, r22
    32e0:	fe 01       	movw	r30, r28
    32e2:	e0 5c       	subi	r30, 0xC0	; 192
    32e4:	ff 4f       	sbci	r31, 0xFF	; 255
    32e6:	80 83       	st	Z, r24
    32e8:	fe 01       	movw	r30, r28
    32ea:	e0 5c       	subi	r30, 0xC0	; 192
    32ec:	ff 4f       	sbci	r31, 0xFF	; 255
    32ee:	80 81       	ld	r24, Z
    32f0:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    32f2:	89 a9       	ldd	r24, Y+49	; 0x31
    32f4:	8a 95       	dec	r24
    32f6:	f1 f7       	brne	.-4      	; 0x32f4 <Lcd_SendCMD+0x4a6>
    32f8:	89 ab       	std	Y+49, r24	; 0x31
	_delay_us(1);

	// Send the low nibble
	Dio_WriteChannel(PB_0, GET_BIT(cmd, 0));
    32fa:	fe 01       	movw	r30, r28
    32fc:	ef 59       	subi	r30, 0x9F	; 159
    32fe:	ff 4f       	sbci	r31, 0xFF	; 255
    3300:	80 81       	ld	r24, Z
    3302:	98 2f       	mov	r25, r24
    3304:	91 70       	andi	r25, 0x01	; 1
    3306:	88 e0       	ldi	r24, 0x08	; 8
    3308:	69 2f       	mov	r22, r25
    330a:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_1, GET_BIT(cmd, 1));
    330e:	fe 01       	movw	r30, r28
    3310:	ef 59       	subi	r30, 0x9F	; 159
    3312:	ff 4f       	sbci	r31, 0xFF	; 255
    3314:	80 81       	ld	r24, Z
    3316:	86 95       	lsr	r24
    3318:	98 2f       	mov	r25, r24
    331a:	91 70       	andi	r25, 0x01	; 1
    331c:	89 e0       	ldi	r24, 0x09	; 9
    331e:	69 2f       	mov	r22, r25
    3320:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_2, GET_BIT(cmd, 2));
    3324:	fe 01       	movw	r30, r28
    3326:	ef 59       	subi	r30, 0x9F	; 159
    3328:	ff 4f       	sbci	r31, 0xFF	; 255
    332a:	80 81       	ld	r24, Z
    332c:	86 95       	lsr	r24
    332e:	86 95       	lsr	r24
    3330:	98 2f       	mov	r25, r24
    3332:	91 70       	andi	r25, 0x01	; 1
    3334:	8a e0       	ldi	r24, 0x0A	; 10
    3336:	69 2f       	mov	r22, r25
    3338:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_4, GET_BIT(cmd, 3));
    333c:	fe 01       	movw	r30, r28
    333e:	ef 59       	subi	r30, 0x9F	; 159
    3340:	ff 4f       	sbci	r31, 0xFF	; 255
    3342:	80 81       	ld	r24, Z
    3344:	86 95       	lsr	r24
    3346:	86 95       	lsr	r24
    3348:	86 95       	lsr	r24
    334a:	98 2f       	mov	r25, r24
    334c:	91 70       	andi	r25, 0x01	; 1
    334e:	8c e0       	ldi	r24, 0x0C	; 12
    3350:	69 2f       	mov	r22, r25
    3352:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>

	Dio_WriteChannel(LCD_EN, STD_HIGH);
    3356:	82 e0       	ldi	r24, 0x02	; 2
    3358:	61 e0       	ldi	r22, 0x01	; 1
    335a:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
    335e:	80 e0       	ldi	r24, 0x00	; 0
    3360:	90 e0       	ldi	r25, 0x00	; 0
    3362:	a0 e8       	ldi	r26, 0x80	; 128
    3364:	bf e3       	ldi	r27, 0x3F	; 63
    3366:	8d a7       	std	Y+45, r24	; 0x2d
    3368:	9e a7       	std	Y+46, r25	; 0x2e
    336a:	af a7       	std	Y+47, r26	; 0x2f
    336c:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    336e:	6d a5       	ldd	r22, Y+45	; 0x2d
    3370:	7e a5       	ldd	r23, Y+46	; 0x2e
    3372:	8f a5       	ldd	r24, Y+47	; 0x2f
    3374:	98 a9       	ldd	r25, Y+48	; 0x30
    3376:	2b ea       	ldi	r18, 0xAB	; 171
    3378:	3a ea       	ldi	r19, 0xAA	; 170
    337a:	4a ea       	ldi	r20, 0xAA	; 170
    337c:	50 e4       	ldi	r21, 0x40	; 64
    337e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3382:	dc 01       	movw	r26, r24
    3384:	cb 01       	movw	r24, r22
    3386:	89 a7       	std	Y+41, r24	; 0x29
    3388:	9a a7       	std	Y+42, r25	; 0x2a
    338a:	ab a7       	std	Y+43, r26	; 0x2b
    338c:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    338e:	69 a5       	ldd	r22, Y+41	; 0x29
    3390:	7a a5       	ldd	r23, Y+42	; 0x2a
    3392:	8b a5       	ldd	r24, Y+43	; 0x2b
    3394:	9c a5       	ldd	r25, Y+44	; 0x2c
    3396:	20 e0       	ldi	r18, 0x00	; 0
    3398:	30 e0       	ldi	r19, 0x00	; 0
    339a:	40 e8       	ldi	r20, 0x80	; 128
    339c:	5f e3       	ldi	r21, 0x3F	; 63
    339e:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    33a2:	88 23       	and	r24, r24
    33a4:	1c f4       	brge	.+6      	; 0x33ac <Lcd_SendCMD+0x55e>
		__ticks = 1;
    33a6:	81 e0       	ldi	r24, 0x01	; 1
    33a8:	88 a7       	std	Y+40, r24	; 0x28
    33aa:	91 c0       	rjmp	.+290    	; 0x34ce <Lcd_SendCMD+0x680>
	else if (__tmp > 255)
    33ac:	69 a5       	ldd	r22, Y+41	; 0x29
    33ae:	7a a5       	ldd	r23, Y+42	; 0x2a
    33b0:	8b a5       	ldd	r24, Y+43	; 0x2b
    33b2:	9c a5       	ldd	r25, Y+44	; 0x2c
    33b4:	20 e0       	ldi	r18, 0x00	; 0
    33b6:	30 e0       	ldi	r19, 0x00	; 0
    33b8:	4f e7       	ldi	r20, 0x7F	; 127
    33ba:	53 e4       	ldi	r21, 0x43	; 67
    33bc:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    33c0:	18 16       	cp	r1, r24
    33c2:	0c f0       	brlt	.+2      	; 0x33c6 <Lcd_SendCMD+0x578>
    33c4:	7b c0       	rjmp	.+246    	; 0x34bc <Lcd_SendCMD+0x66e>
	{
		_delay_ms(__us / 1000.0);
    33c6:	6d a5       	ldd	r22, Y+45	; 0x2d
    33c8:	7e a5       	ldd	r23, Y+46	; 0x2e
    33ca:	8f a5       	ldd	r24, Y+47	; 0x2f
    33cc:	98 a9       	ldd	r25, Y+48	; 0x30
    33ce:	20 e0       	ldi	r18, 0x00	; 0
    33d0:	30 e0       	ldi	r19, 0x00	; 0
    33d2:	4a e7       	ldi	r20, 0x7A	; 122
    33d4:	54 e4       	ldi	r21, 0x44	; 68
    33d6:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    33da:	dc 01       	movw	r26, r24
    33dc:	cb 01       	movw	r24, r22
    33de:	8c a3       	std	Y+36, r24	; 0x24
    33e0:	9d a3       	std	Y+37, r25	; 0x25
    33e2:	ae a3       	std	Y+38, r26	; 0x26
    33e4:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    33e6:	6c a1       	ldd	r22, Y+36	; 0x24
    33e8:	7d a1       	ldd	r23, Y+37	; 0x25
    33ea:	8e a1       	ldd	r24, Y+38	; 0x26
    33ec:	9f a1       	ldd	r25, Y+39	; 0x27
    33ee:	20 e0       	ldi	r18, 0x00	; 0
    33f0:	30 e0       	ldi	r19, 0x00	; 0
    33f2:	4a e7       	ldi	r20, 0x7A	; 122
    33f4:	55 e4       	ldi	r21, 0x45	; 69
    33f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33fa:	dc 01       	movw	r26, r24
    33fc:	cb 01       	movw	r24, r22
    33fe:	88 a3       	std	Y+32, r24	; 0x20
    3400:	99 a3       	std	Y+33, r25	; 0x21
    3402:	aa a3       	std	Y+34, r26	; 0x22
    3404:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    3406:	68 a1       	ldd	r22, Y+32	; 0x20
    3408:	79 a1       	ldd	r23, Y+33	; 0x21
    340a:	8a a1       	ldd	r24, Y+34	; 0x22
    340c:	9b a1       	ldd	r25, Y+35	; 0x23
    340e:	20 e0       	ldi	r18, 0x00	; 0
    3410:	30 e0       	ldi	r19, 0x00	; 0
    3412:	40 e8       	ldi	r20, 0x80	; 128
    3414:	5f e3       	ldi	r21, 0x3F	; 63
    3416:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    341a:	88 23       	and	r24, r24
    341c:	2c f4       	brge	.+10     	; 0x3428 <Lcd_SendCMD+0x5da>
		__ticks = 1;
    341e:	81 e0       	ldi	r24, 0x01	; 1
    3420:	90 e0       	ldi	r25, 0x00	; 0
    3422:	9f 8f       	std	Y+31, r25	; 0x1f
    3424:	8e 8f       	std	Y+30, r24	; 0x1e
    3426:	3f c0       	rjmp	.+126    	; 0x34a6 <Lcd_SendCMD+0x658>
	else if (__tmp > 65535)
    3428:	68 a1       	ldd	r22, Y+32	; 0x20
    342a:	79 a1       	ldd	r23, Y+33	; 0x21
    342c:	8a a1       	ldd	r24, Y+34	; 0x22
    342e:	9b a1       	ldd	r25, Y+35	; 0x23
    3430:	20 e0       	ldi	r18, 0x00	; 0
    3432:	3f ef       	ldi	r19, 0xFF	; 255
    3434:	4f e7       	ldi	r20, 0x7F	; 127
    3436:	57 e4       	ldi	r21, 0x47	; 71
    3438:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    343c:	18 16       	cp	r1, r24
    343e:	4c f5       	brge	.+82     	; 0x3492 <Lcd_SendCMD+0x644>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3440:	6c a1       	ldd	r22, Y+36	; 0x24
    3442:	7d a1       	ldd	r23, Y+37	; 0x25
    3444:	8e a1       	ldd	r24, Y+38	; 0x26
    3446:	9f a1       	ldd	r25, Y+39	; 0x27
    3448:	20 e0       	ldi	r18, 0x00	; 0
    344a:	30 e0       	ldi	r19, 0x00	; 0
    344c:	40 e2       	ldi	r20, 0x20	; 32
    344e:	51 e4       	ldi	r21, 0x41	; 65
    3450:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3454:	dc 01       	movw	r26, r24
    3456:	cb 01       	movw	r24, r22
    3458:	bc 01       	movw	r22, r24
    345a:	cd 01       	movw	r24, r26
    345c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3460:	dc 01       	movw	r26, r24
    3462:	cb 01       	movw	r24, r22
    3464:	9f 8f       	std	Y+31, r25	; 0x1f
    3466:	8e 8f       	std	Y+30, r24	; 0x1e
    3468:	0f c0       	rjmp	.+30     	; 0x3488 <Lcd_SendCMD+0x63a>
    346a:	80 e9       	ldi	r24, 0x90	; 144
    346c:	91 e0       	ldi	r25, 0x01	; 1
    346e:	9d 8f       	std	Y+29, r25	; 0x1d
    3470:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3472:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3474:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3476:	01 97       	sbiw	r24, 0x01	; 1
    3478:	f1 f7       	brne	.-4      	; 0x3476 <Lcd_SendCMD+0x628>
    347a:	9d 8f       	std	Y+29, r25	; 0x1d
    347c:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    347e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3480:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3482:	01 97       	sbiw	r24, 0x01	; 1
    3484:	9f 8f       	std	Y+31, r25	; 0x1f
    3486:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3488:	8e 8d       	ldd	r24, Y+30	; 0x1e
    348a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    348c:	00 97       	sbiw	r24, 0x00	; 0
    348e:	69 f7       	brne	.-38     	; 0x346a <Lcd_SendCMD+0x61c>
    3490:	24 c0       	rjmp	.+72     	; 0x34da <Lcd_SendCMD+0x68c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3492:	68 a1       	ldd	r22, Y+32	; 0x20
    3494:	79 a1       	ldd	r23, Y+33	; 0x21
    3496:	8a a1       	ldd	r24, Y+34	; 0x22
    3498:	9b a1       	ldd	r25, Y+35	; 0x23
    349a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    349e:	dc 01       	movw	r26, r24
    34a0:	cb 01       	movw	r24, r22
    34a2:	9f 8f       	std	Y+31, r25	; 0x1f
    34a4:	8e 8f       	std	Y+30, r24	; 0x1e
    34a6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    34a8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    34aa:	9b 8f       	std	Y+27, r25	; 0x1b
    34ac:	8a 8f       	std	Y+26, r24	; 0x1a
    34ae:	8a 8d       	ldd	r24, Y+26	; 0x1a
    34b0:	9b 8d       	ldd	r25, Y+27	; 0x1b
    34b2:	01 97       	sbiw	r24, 0x01	; 1
    34b4:	f1 f7       	brne	.-4      	; 0x34b2 <Lcd_SendCMD+0x664>
    34b6:	9b 8f       	std	Y+27, r25	; 0x1b
    34b8:	8a 8f       	std	Y+26, r24	; 0x1a
    34ba:	0f c0       	rjmp	.+30     	; 0x34da <Lcd_SendCMD+0x68c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    34bc:	69 a5       	ldd	r22, Y+41	; 0x29
    34be:	7a a5       	ldd	r23, Y+42	; 0x2a
    34c0:	8b a5       	ldd	r24, Y+43	; 0x2b
    34c2:	9c a5       	ldd	r25, Y+44	; 0x2c
    34c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34c8:	dc 01       	movw	r26, r24
    34ca:	cb 01       	movw	r24, r22
    34cc:	88 a7       	std	Y+40, r24	; 0x28
    34ce:	88 a5       	ldd	r24, Y+40	; 0x28
    34d0:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    34d2:	89 8d       	ldd	r24, Y+25	; 0x19
    34d4:	8a 95       	dec	r24
    34d6:	f1 f7       	brne	.-4      	; 0x34d4 <Lcd_SendCMD+0x686>
    34d8:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(1);
	Dio_WriteChannel(LCD_EN, STD_LOW);
    34da:	82 e0       	ldi	r24, 0x02	; 2
    34dc:	60 e0       	ldi	r22, 0x00	; 0
    34de:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
    34e2:	80 e0       	ldi	r24, 0x00	; 0
    34e4:	90 e0       	ldi	r25, 0x00	; 0
    34e6:	a0 e8       	ldi	r26, 0x80	; 128
    34e8:	bf e3       	ldi	r27, 0x3F	; 63
    34ea:	8d 8b       	std	Y+21, r24	; 0x15
    34ec:	9e 8b       	std	Y+22, r25	; 0x16
    34ee:	af 8b       	std	Y+23, r26	; 0x17
    34f0:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    34f2:	6d 89       	ldd	r22, Y+21	; 0x15
    34f4:	7e 89       	ldd	r23, Y+22	; 0x16
    34f6:	8f 89       	ldd	r24, Y+23	; 0x17
    34f8:	98 8d       	ldd	r25, Y+24	; 0x18
    34fa:	2b ea       	ldi	r18, 0xAB	; 171
    34fc:	3a ea       	ldi	r19, 0xAA	; 170
    34fe:	4a ea       	ldi	r20, 0xAA	; 170
    3500:	50 e4       	ldi	r21, 0x40	; 64
    3502:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3506:	dc 01       	movw	r26, r24
    3508:	cb 01       	movw	r24, r22
    350a:	89 8b       	std	Y+17, r24	; 0x11
    350c:	9a 8b       	std	Y+18, r25	; 0x12
    350e:	ab 8b       	std	Y+19, r26	; 0x13
    3510:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    3512:	69 89       	ldd	r22, Y+17	; 0x11
    3514:	7a 89       	ldd	r23, Y+18	; 0x12
    3516:	8b 89       	ldd	r24, Y+19	; 0x13
    3518:	9c 89       	ldd	r25, Y+20	; 0x14
    351a:	20 e0       	ldi	r18, 0x00	; 0
    351c:	30 e0       	ldi	r19, 0x00	; 0
    351e:	40 e8       	ldi	r20, 0x80	; 128
    3520:	5f e3       	ldi	r21, 0x3F	; 63
    3522:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3526:	88 23       	and	r24, r24
    3528:	1c f4       	brge	.+6      	; 0x3530 <Lcd_SendCMD+0x6e2>
		__ticks = 1;
    352a:	81 e0       	ldi	r24, 0x01	; 1
    352c:	88 8b       	std	Y+16, r24	; 0x10
    352e:	91 c0       	rjmp	.+290    	; 0x3652 <Lcd_SendCMD+0x804>
	else if (__tmp > 255)
    3530:	69 89       	ldd	r22, Y+17	; 0x11
    3532:	7a 89       	ldd	r23, Y+18	; 0x12
    3534:	8b 89       	ldd	r24, Y+19	; 0x13
    3536:	9c 89       	ldd	r25, Y+20	; 0x14
    3538:	20 e0       	ldi	r18, 0x00	; 0
    353a:	30 e0       	ldi	r19, 0x00	; 0
    353c:	4f e7       	ldi	r20, 0x7F	; 127
    353e:	53 e4       	ldi	r21, 0x43	; 67
    3540:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3544:	18 16       	cp	r1, r24
    3546:	0c f0       	brlt	.+2      	; 0x354a <Lcd_SendCMD+0x6fc>
    3548:	7b c0       	rjmp	.+246    	; 0x3640 <Lcd_SendCMD+0x7f2>
	{
		_delay_ms(__us / 1000.0);
    354a:	6d 89       	ldd	r22, Y+21	; 0x15
    354c:	7e 89       	ldd	r23, Y+22	; 0x16
    354e:	8f 89       	ldd	r24, Y+23	; 0x17
    3550:	98 8d       	ldd	r25, Y+24	; 0x18
    3552:	20 e0       	ldi	r18, 0x00	; 0
    3554:	30 e0       	ldi	r19, 0x00	; 0
    3556:	4a e7       	ldi	r20, 0x7A	; 122
    3558:	54 e4       	ldi	r21, 0x44	; 68
    355a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    355e:	dc 01       	movw	r26, r24
    3560:	cb 01       	movw	r24, r22
    3562:	8c 87       	std	Y+12, r24	; 0x0c
    3564:	9d 87       	std	Y+13, r25	; 0x0d
    3566:	ae 87       	std	Y+14, r26	; 0x0e
    3568:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    356a:	6c 85       	ldd	r22, Y+12	; 0x0c
    356c:	7d 85       	ldd	r23, Y+13	; 0x0d
    356e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3570:	9f 85       	ldd	r25, Y+15	; 0x0f
    3572:	20 e0       	ldi	r18, 0x00	; 0
    3574:	30 e0       	ldi	r19, 0x00	; 0
    3576:	4a e7       	ldi	r20, 0x7A	; 122
    3578:	55 e4       	ldi	r21, 0x45	; 69
    357a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    357e:	dc 01       	movw	r26, r24
    3580:	cb 01       	movw	r24, r22
    3582:	88 87       	std	Y+8, r24	; 0x08
    3584:	99 87       	std	Y+9, r25	; 0x09
    3586:	aa 87       	std	Y+10, r26	; 0x0a
    3588:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    358a:	68 85       	ldd	r22, Y+8	; 0x08
    358c:	79 85       	ldd	r23, Y+9	; 0x09
    358e:	8a 85       	ldd	r24, Y+10	; 0x0a
    3590:	9b 85       	ldd	r25, Y+11	; 0x0b
    3592:	20 e0       	ldi	r18, 0x00	; 0
    3594:	30 e0       	ldi	r19, 0x00	; 0
    3596:	40 e8       	ldi	r20, 0x80	; 128
    3598:	5f e3       	ldi	r21, 0x3F	; 63
    359a:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    359e:	88 23       	and	r24, r24
    35a0:	2c f4       	brge	.+10     	; 0x35ac <Lcd_SendCMD+0x75e>
		__ticks = 1;
    35a2:	81 e0       	ldi	r24, 0x01	; 1
    35a4:	90 e0       	ldi	r25, 0x00	; 0
    35a6:	9f 83       	std	Y+7, r25	; 0x07
    35a8:	8e 83       	std	Y+6, r24	; 0x06
    35aa:	3f c0       	rjmp	.+126    	; 0x362a <Lcd_SendCMD+0x7dc>
	else if (__tmp > 65535)
    35ac:	68 85       	ldd	r22, Y+8	; 0x08
    35ae:	79 85       	ldd	r23, Y+9	; 0x09
    35b0:	8a 85       	ldd	r24, Y+10	; 0x0a
    35b2:	9b 85       	ldd	r25, Y+11	; 0x0b
    35b4:	20 e0       	ldi	r18, 0x00	; 0
    35b6:	3f ef       	ldi	r19, 0xFF	; 255
    35b8:	4f e7       	ldi	r20, 0x7F	; 127
    35ba:	57 e4       	ldi	r21, 0x47	; 71
    35bc:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    35c0:	18 16       	cp	r1, r24
    35c2:	4c f5       	brge	.+82     	; 0x3616 <Lcd_SendCMD+0x7c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35c4:	6c 85       	ldd	r22, Y+12	; 0x0c
    35c6:	7d 85       	ldd	r23, Y+13	; 0x0d
    35c8:	8e 85       	ldd	r24, Y+14	; 0x0e
    35ca:	9f 85       	ldd	r25, Y+15	; 0x0f
    35cc:	20 e0       	ldi	r18, 0x00	; 0
    35ce:	30 e0       	ldi	r19, 0x00	; 0
    35d0:	40 e2       	ldi	r20, 0x20	; 32
    35d2:	51 e4       	ldi	r21, 0x41	; 65
    35d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35d8:	dc 01       	movw	r26, r24
    35da:	cb 01       	movw	r24, r22
    35dc:	bc 01       	movw	r22, r24
    35de:	cd 01       	movw	r24, r26
    35e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35e4:	dc 01       	movw	r26, r24
    35e6:	cb 01       	movw	r24, r22
    35e8:	9f 83       	std	Y+7, r25	; 0x07
    35ea:	8e 83       	std	Y+6, r24	; 0x06
    35ec:	0f c0       	rjmp	.+30     	; 0x360c <Lcd_SendCMD+0x7be>
    35ee:	80 e9       	ldi	r24, 0x90	; 144
    35f0:	91 e0       	ldi	r25, 0x01	; 1
    35f2:	9d 83       	std	Y+5, r25	; 0x05
    35f4:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    35f6:	8c 81       	ldd	r24, Y+4	; 0x04
    35f8:	9d 81       	ldd	r25, Y+5	; 0x05
    35fa:	01 97       	sbiw	r24, 0x01	; 1
    35fc:	f1 f7       	brne	.-4      	; 0x35fa <Lcd_SendCMD+0x7ac>
    35fe:	9d 83       	std	Y+5, r25	; 0x05
    3600:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3602:	8e 81       	ldd	r24, Y+6	; 0x06
    3604:	9f 81       	ldd	r25, Y+7	; 0x07
    3606:	01 97       	sbiw	r24, 0x01	; 1
    3608:	9f 83       	std	Y+7, r25	; 0x07
    360a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    360c:	8e 81       	ldd	r24, Y+6	; 0x06
    360e:	9f 81       	ldd	r25, Y+7	; 0x07
    3610:	00 97       	sbiw	r24, 0x00	; 0
    3612:	69 f7       	brne	.-38     	; 0x35ee <Lcd_SendCMD+0x7a0>
    3614:	24 c0       	rjmp	.+72     	; 0x365e <Lcd_SendCMD+0x810>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3616:	68 85       	ldd	r22, Y+8	; 0x08
    3618:	79 85       	ldd	r23, Y+9	; 0x09
    361a:	8a 85       	ldd	r24, Y+10	; 0x0a
    361c:	9b 85       	ldd	r25, Y+11	; 0x0b
    361e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3622:	dc 01       	movw	r26, r24
    3624:	cb 01       	movw	r24, r22
    3626:	9f 83       	std	Y+7, r25	; 0x07
    3628:	8e 83       	std	Y+6, r24	; 0x06
    362a:	8e 81       	ldd	r24, Y+6	; 0x06
    362c:	9f 81       	ldd	r25, Y+7	; 0x07
    362e:	9b 83       	std	Y+3, r25	; 0x03
    3630:	8a 83       	std	Y+2, r24	; 0x02
    3632:	8a 81       	ldd	r24, Y+2	; 0x02
    3634:	9b 81       	ldd	r25, Y+3	; 0x03
    3636:	01 97       	sbiw	r24, 0x01	; 1
    3638:	f1 f7       	brne	.-4      	; 0x3636 <Lcd_SendCMD+0x7e8>
    363a:	9b 83       	std	Y+3, r25	; 0x03
    363c:	8a 83       	std	Y+2, r24	; 0x02
    363e:	0f c0       	rjmp	.+30     	; 0x365e <Lcd_SendCMD+0x810>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3640:	69 89       	ldd	r22, Y+17	; 0x11
    3642:	7a 89       	ldd	r23, Y+18	; 0x12
    3644:	8b 89       	ldd	r24, Y+19	; 0x13
    3646:	9c 89       	ldd	r25, Y+20	; 0x14
    3648:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    364c:	dc 01       	movw	r26, r24
    364e:	cb 01       	movw	r24, r22
    3650:	88 8b       	std	Y+16, r24	; 0x10
    3652:	88 89       	ldd	r24, Y+16	; 0x10
    3654:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3656:	89 81       	ldd	r24, Y+1	; 0x01
    3658:	8a 95       	dec	r24
    365a:	f1 f7       	brne	.-4      	; 0x3658 <Lcd_SendCMD+0x80a>
    365c:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(1);  // Wait for the command to execute
}
    365e:	cf 59       	subi	r28, 0x9F	; 159
    3660:	df 4f       	sbci	r29, 0xFF	; 255
    3662:	0f b6       	in	r0, 0x3f	; 63
    3664:	f8 94       	cli
    3666:	de bf       	out	0x3e, r29	; 62
    3668:	0f be       	out	0x3f, r0	; 63
    366a:	cd bf       	out	0x3d, r28	; 61
    366c:	cf 91       	pop	r28
    366e:	df 91       	pop	r29
    3670:	1f 91       	pop	r17
    3672:	0f 91       	pop	r16
    3674:	08 95       	ret

00003676 <Lcd_SendData>:

void Lcd_SendData(u8 data) {
    3676:	0f 93       	push	r16
    3678:	1f 93       	push	r17
    367a:	df 93       	push	r29
    367c:	cf 93       	push	r28
    367e:	cd b7       	in	r28, 0x3d	; 61
    3680:	de b7       	in	r29, 0x3e	; 62
    3682:	c1 56       	subi	r28, 0x61	; 97
    3684:	d0 40       	sbci	r29, 0x00	; 0
    3686:	0f b6       	in	r0, 0x3f	; 63
    3688:	f8 94       	cli
    368a:	de bf       	out	0x3e, r29	; 62
    368c:	0f be       	out	0x3f, r0	; 63
    368e:	cd bf       	out	0x3d, r28	; 61
    3690:	fe 01       	movw	r30, r28
    3692:	ef 59       	subi	r30, 0x9F	; 159
    3694:	ff 4f       	sbci	r31, 0xFF	; 255
    3696:	80 83       	st	Z, r24

	// Set RS to data mode
//	SET_BIT(PORTA, LCD_RS);
	Dio_WriteChannel(LCD_RS, STD_HIGH);
    3698:	83 e0       	ldi	r24, 0x03	; 3
    369a:	61 e0       	ldi	r22, 0x01	; 1
    369c:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	// Send the high nibble

	Dio_WriteChannel(PB_0, GET_BIT(data, 4));
    36a0:	fe 01       	movw	r30, r28
    36a2:	ef 59       	subi	r30, 0x9F	; 159
    36a4:	ff 4f       	sbci	r31, 0xFF	; 255
    36a6:	80 81       	ld	r24, Z
    36a8:	82 95       	swap	r24
    36aa:	8f 70       	andi	r24, 0x0F	; 15
    36ac:	98 2f       	mov	r25, r24
    36ae:	91 70       	andi	r25, 0x01	; 1
    36b0:	88 e0       	ldi	r24, 0x08	; 8
    36b2:	69 2f       	mov	r22, r25
    36b4:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_1, GET_BIT(data, 5));
    36b8:	fe 01       	movw	r30, r28
    36ba:	ef 59       	subi	r30, 0x9F	; 159
    36bc:	ff 4f       	sbci	r31, 0xFF	; 255
    36be:	80 81       	ld	r24, Z
    36c0:	82 95       	swap	r24
    36c2:	86 95       	lsr	r24
    36c4:	87 70       	andi	r24, 0x07	; 7
    36c6:	98 2f       	mov	r25, r24
    36c8:	91 70       	andi	r25, 0x01	; 1
    36ca:	89 e0       	ldi	r24, 0x09	; 9
    36cc:	69 2f       	mov	r22, r25
    36ce:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_2, GET_BIT(data, 6));
    36d2:	fe 01       	movw	r30, r28
    36d4:	ef 59       	subi	r30, 0x9F	; 159
    36d6:	ff 4f       	sbci	r31, 0xFF	; 255
    36d8:	80 81       	ld	r24, Z
    36da:	82 95       	swap	r24
    36dc:	86 95       	lsr	r24
    36de:	86 95       	lsr	r24
    36e0:	83 70       	andi	r24, 0x03	; 3
    36e2:	98 2f       	mov	r25, r24
    36e4:	91 70       	andi	r25, 0x01	; 1
    36e6:	8a e0       	ldi	r24, 0x0A	; 10
    36e8:	69 2f       	mov	r22, r25
    36ea:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_4, GET_BIT(data, 7));
    36ee:	fe 01       	movw	r30, r28
    36f0:	ef 59       	subi	r30, 0x9F	; 159
    36f2:	ff 4f       	sbci	r31, 0xFF	; 255
    36f4:	80 81       	ld	r24, Z
    36f6:	98 2f       	mov	r25, r24
    36f8:	99 1f       	adc	r25, r25
    36fa:	99 27       	eor	r25, r25
    36fc:	99 1f       	adc	r25, r25
    36fe:	8c e0       	ldi	r24, 0x0C	; 12
    3700:	69 2f       	mov	r22, r25
    3702:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(LCD_EN, STD_HIGH);
    3706:	82 e0       	ldi	r24, 0x02	; 2
    3708:	61 e0       	ldi	r22, 0x01	; 1
    370a:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
    370e:	fe 01       	movw	r30, r28
    3710:	e3 5a       	subi	r30, 0xA3	; 163
    3712:	ff 4f       	sbci	r31, 0xFF	; 255
    3714:	80 e0       	ldi	r24, 0x00	; 0
    3716:	90 e0       	ldi	r25, 0x00	; 0
    3718:	a0 e8       	ldi	r26, 0x80	; 128
    371a:	bf e3       	ldi	r27, 0x3F	; 63
    371c:	80 83       	st	Z, r24
    371e:	91 83       	std	Z+1, r25	; 0x01
    3720:	a2 83       	std	Z+2, r26	; 0x02
    3722:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3724:	8e 01       	movw	r16, r28
    3726:	07 5a       	subi	r16, 0xA7	; 167
    3728:	1f 4f       	sbci	r17, 0xFF	; 255
    372a:	fe 01       	movw	r30, r28
    372c:	e3 5a       	subi	r30, 0xA3	; 163
    372e:	ff 4f       	sbci	r31, 0xFF	; 255
    3730:	60 81       	ld	r22, Z
    3732:	71 81       	ldd	r23, Z+1	; 0x01
    3734:	82 81       	ldd	r24, Z+2	; 0x02
    3736:	93 81       	ldd	r25, Z+3	; 0x03
    3738:	2b ea       	ldi	r18, 0xAB	; 171
    373a:	3a ea       	ldi	r19, 0xAA	; 170
    373c:	4a ea       	ldi	r20, 0xAA	; 170
    373e:	50 e4       	ldi	r21, 0x40	; 64
    3740:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3744:	dc 01       	movw	r26, r24
    3746:	cb 01       	movw	r24, r22
    3748:	f8 01       	movw	r30, r16
    374a:	80 83       	st	Z, r24
    374c:	91 83       	std	Z+1, r25	; 0x01
    374e:	a2 83       	std	Z+2, r26	; 0x02
    3750:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3752:	fe 01       	movw	r30, r28
    3754:	e7 5a       	subi	r30, 0xA7	; 167
    3756:	ff 4f       	sbci	r31, 0xFF	; 255
    3758:	60 81       	ld	r22, Z
    375a:	71 81       	ldd	r23, Z+1	; 0x01
    375c:	82 81       	ldd	r24, Z+2	; 0x02
    375e:	93 81       	ldd	r25, Z+3	; 0x03
    3760:	20 e0       	ldi	r18, 0x00	; 0
    3762:	30 e0       	ldi	r19, 0x00	; 0
    3764:	40 e8       	ldi	r20, 0x80	; 128
    3766:	5f e3       	ldi	r21, 0x3F	; 63
    3768:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    376c:	88 23       	and	r24, r24
    376e:	34 f4       	brge	.+12     	; 0x377c <Lcd_SendData+0x106>
		__ticks = 1;
    3770:	fe 01       	movw	r30, r28
    3772:	e8 5a       	subi	r30, 0xA8	; 168
    3774:	ff 4f       	sbci	r31, 0xFF	; 255
    3776:	81 e0       	ldi	r24, 0x01	; 1
    3778:	80 83       	st	Z, r24
    377a:	e0 c0       	rjmp	.+448    	; 0x393c <Lcd_SendData+0x2c6>
	else if (__tmp > 255)
    377c:	fe 01       	movw	r30, r28
    377e:	e7 5a       	subi	r30, 0xA7	; 167
    3780:	ff 4f       	sbci	r31, 0xFF	; 255
    3782:	60 81       	ld	r22, Z
    3784:	71 81       	ldd	r23, Z+1	; 0x01
    3786:	82 81       	ldd	r24, Z+2	; 0x02
    3788:	93 81       	ldd	r25, Z+3	; 0x03
    378a:	20 e0       	ldi	r18, 0x00	; 0
    378c:	30 e0       	ldi	r19, 0x00	; 0
    378e:	4f e7       	ldi	r20, 0x7F	; 127
    3790:	53 e4       	ldi	r21, 0x43	; 67
    3792:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3796:	18 16       	cp	r1, r24
    3798:	0c f0       	brlt	.+2      	; 0x379c <Lcd_SendData+0x126>
    379a:	c0 c0       	rjmp	.+384    	; 0x391c <Lcd_SendData+0x2a6>
	{
		_delay_ms(__us / 1000.0);
    379c:	fe 01       	movw	r30, r28
    379e:	e3 5a       	subi	r30, 0xA3	; 163
    37a0:	ff 4f       	sbci	r31, 0xFF	; 255
    37a2:	60 81       	ld	r22, Z
    37a4:	71 81       	ldd	r23, Z+1	; 0x01
    37a6:	82 81       	ldd	r24, Z+2	; 0x02
    37a8:	93 81       	ldd	r25, Z+3	; 0x03
    37aa:	20 e0       	ldi	r18, 0x00	; 0
    37ac:	30 e0       	ldi	r19, 0x00	; 0
    37ae:	4a e7       	ldi	r20, 0x7A	; 122
    37b0:	54 e4       	ldi	r21, 0x44	; 68
    37b2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    37b6:	dc 01       	movw	r26, r24
    37b8:	cb 01       	movw	r24, r22
    37ba:	fe 01       	movw	r30, r28
    37bc:	ec 5a       	subi	r30, 0xAC	; 172
    37be:	ff 4f       	sbci	r31, 0xFF	; 255
    37c0:	80 83       	st	Z, r24
    37c2:	91 83       	std	Z+1, r25	; 0x01
    37c4:	a2 83       	std	Z+2, r26	; 0x02
    37c6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    37c8:	8e 01       	movw	r16, r28
    37ca:	00 5b       	subi	r16, 0xB0	; 176
    37cc:	1f 4f       	sbci	r17, 0xFF	; 255
    37ce:	fe 01       	movw	r30, r28
    37d0:	ec 5a       	subi	r30, 0xAC	; 172
    37d2:	ff 4f       	sbci	r31, 0xFF	; 255
    37d4:	60 81       	ld	r22, Z
    37d6:	71 81       	ldd	r23, Z+1	; 0x01
    37d8:	82 81       	ldd	r24, Z+2	; 0x02
    37da:	93 81       	ldd	r25, Z+3	; 0x03
    37dc:	20 e0       	ldi	r18, 0x00	; 0
    37de:	30 e0       	ldi	r19, 0x00	; 0
    37e0:	4a e7       	ldi	r20, 0x7A	; 122
    37e2:	55 e4       	ldi	r21, 0x45	; 69
    37e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37e8:	dc 01       	movw	r26, r24
    37ea:	cb 01       	movw	r24, r22
    37ec:	f8 01       	movw	r30, r16
    37ee:	80 83       	st	Z, r24
    37f0:	91 83       	std	Z+1, r25	; 0x01
    37f2:	a2 83       	std	Z+2, r26	; 0x02
    37f4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    37f6:	fe 01       	movw	r30, r28
    37f8:	e0 5b       	subi	r30, 0xB0	; 176
    37fa:	ff 4f       	sbci	r31, 0xFF	; 255
    37fc:	60 81       	ld	r22, Z
    37fe:	71 81       	ldd	r23, Z+1	; 0x01
    3800:	82 81       	ldd	r24, Z+2	; 0x02
    3802:	93 81       	ldd	r25, Z+3	; 0x03
    3804:	20 e0       	ldi	r18, 0x00	; 0
    3806:	30 e0       	ldi	r19, 0x00	; 0
    3808:	40 e8       	ldi	r20, 0x80	; 128
    380a:	5f e3       	ldi	r21, 0x3F	; 63
    380c:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3810:	88 23       	and	r24, r24
    3812:	44 f4       	brge	.+16     	; 0x3824 <Lcd_SendData+0x1ae>
		__ticks = 1;
    3814:	fe 01       	movw	r30, r28
    3816:	e2 5b       	subi	r30, 0xB2	; 178
    3818:	ff 4f       	sbci	r31, 0xFF	; 255
    381a:	81 e0       	ldi	r24, 0x01	; 1
    381c:	90 e0       	ldi	r25, 0x00	; 0
    381e:	91 83       	std	Z+1, r25	; 0x01
    3820:	80 83       	st	Z, r24
    3822:	64 c0       	rjmp	.+200    	; 0x38ec <Lcd_SendData+0x276>
	else if (__tmp > 65535)
    3824:	fe 01       	movw	r30, r28
    3826:	e0 5b       	subi	r30, 0xB0	; 176
    3828:	ff 4f       	sbci	r31, 0xFF	; 255
    382a:	60 81       	ld	r22, Z
    382c:	71 81       	ldd	r23, Z+1	; 0x01
    382e:	82 81       	ldd	r24, Z+2	; 0x02
    3830:	93 81       	ldd	r25, Z+3	; 0x03
    3832:	20 e0       	ldi	r18, 0x00	; 0
    3834:	3f ef       	ldi	r19, 0xFF	; 255
    3836:	4f e7       	ldi	r20, 0x7F	; 127
    3838:	57 e4       	ldi	r21, 0x47	; 71
    383a:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    383e:	18 16       	cp	r1, r24
    3840:	0c f0       	brlt	.+2      	; 0x3844 <Lcd_SendData+0x1ce>
    3842:	43 c0       	rjmp	.+134    	; 0x38ca <Lcd_SendData+0x254>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3844:	fe 01       	movw	r30, r28
    3846:	ec 5a       	subi	r30, 0xAC	; 172
    3848:	ff 4f       	sbci	r31, 0xFF	; 255
    384a:	60 81       	ld	r22, Z
    384c:	71 81       	ldd	r23, Z+1	; 0x01
    384e:	82 81       	ldd	r24, Z+2	; 0x02
    3850:	93 81       	ldd	r25, Z+3	; 0x03
    3852:	20 e0       	ldi	r18, 0x00	; 0
    3854:	30 e0       	ldi	r19, 0x00	; 0
    3856:	40 e2       	ldi	r20, 0x20	; 32
    3858:	51 e4       	ldi	r21, 0x41	; 65
    385a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    385e:	dc 01       	movw	r26, r24
    3860:	cb 01       	movw	r24, r22
    3862:	8e 01       	movw	r16, r28
    3864:	02 5b       	subi	r16, 0xB2	; 178
    3866:	1f 4f       	sbci	r17, 0xFF	; 255
    3868:	bc 01       	movw	r22, r24
    386a:	cd 01       	movw	r24, r26
    386c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3870:	dc 01       	movw	r26, r24
    3872:	cb 01       	movw	r24, r22
    3874:	f8 01       	movw	r30, r16
    3876:	91 83       	std	Z+1, r25	; 0x01
    3878:	80 83       	st	Z, r24
    387a:	1f c0       	rjmp	.+62     	; 0x38ba <Lcd_SendData+0x244>
    387c:	fe 01       	movw	r30, r28
    387e:	e4 5b       	subi	r30, 0xB4	; 180
    3880:	ff 4f       	sbci	r31, 0xFF	; 255
    3882:	80 e9       	ldi	r24, 0x90	; 144
    3884:	91 e0       	ldi	r25, 0x01	; 1
    3886:	91 83       	std	Z+1, r25	; 0x01
    3888:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    388a:	fe 01       	movw	r30, r28
    388c:	e4 5b       	subi	r30, 0xB4	; 180
    388e:	ff 4f       	sbci	r31, 0xFF	; 255
    3890:	80 81       	ld	r24, Z
    3892:	91 81       	ldd	r25, Z+1	; 0x01
    3894:	01 97       	sbiw	r24, 0x01	; 1
    3896:	f1 f7       	brne	.-4      	; 0x3894 <Lcd_SendData+0x21e>
    3898:	fe 01       	movw	r30, r28
    389a:	e4 5b       	subi	r30, 0xB4	; 180
    389c:	ff 4f       	sbci	r31, 0xFF	; 255
    389e:	91 83       	std	Z+1, r25	; 0x01
    38a0:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38a2:	de 01       	movw	r26, r28
    38a4:	a2 5b       	subi	r26, 0xB2	; 178
    38a6:	bf 4f       	sbci	r27, 0xFF	; 255
    38a8:	fe 01       	movw	r30, r28
    38aa:	e2 5b       	subi	r30, 0xB2	; 178
    38ac:	ff 4f       	sbci	r31, 0xFF	; 255
    38ae:	80 81       	ld	r24, Z
    38b0:	91 81       	ldd	r25, Z+1	; 0x01
    38b2:	01 97       	sbiw	r24, 0x01	; 1
    38b4:	11 96       	adiw	r26, 0x01	; 1
    38b6:	9c 93       	st	X, r25
    38b8:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38ba:	fe 01       	movw	r30, r28
    38bc:	e2 5b       	subi	r30, 0xB2	; 178
    38be:	ff 4f       	sbci	r31, 0xFF	; 255
    38c0:	80 81       	ld	r24, Z
    38c2:	91 81       	ldd	r25, Z+1	; 0x01
    38c4:	00 97       	sbiw	r24, 0x00	; 0
    38c6:	d1 f6       	brne	.-76     	; 0x387c <Lcd_SendData+0x206>
    38c8:	4b c0       	rjmp	.+150    	; 0x3960 <Lcd_SendData+0x2ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38ca:	8e 01       	movw	r16, r28
    38cc:	02 5b       	subi	r16, 0xB2	; 178
    38ce:	1f 4f       	sbci	r17, 0xFF	; 255
    38d0:	fe 01       	movw	r30, r28
    38d2:	e0 5b       	subi	r30, 0xB0	; 176
    38d4:	ff 4f       	sbci	r31, 0xFF	; 255
    38d6:	60 81       	ld	r22, Z
    38d8:	71 81       	ldd	r23, Z+1	; 0x01
    38da:	82 81       	ldd	r24, Z+2	; 0x02
    38dc:	93 81       	ldd	r25, Z+3	; 0x03
    38de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38e2:	dc 01       	movw	r26, r24
    38e4:	cb 01       	movw	r24, r22
    38e6:	f8 01       	movw	r30, r16
    38e8:	91 83       	std	Z+1, r25	; 0x01
    38ea:	80 83       	st	Z, r24
    38ec:	de 01       	movw	r26, r28
    38ee:	a6 5b       	subi	r26, 0xB6	; 182
    38f0:	bf 4f       	sbci	r27, 0xFF	; 255
    38f2:	fe 01       	movw	r30, r28
    38f4:	e2 5b       	subi	r30, 0xB2	; 178
    38f6:	ff 4f       	sbci	r31, 0xFF	; 255
    38f8:	80 81       	ld	r24, Z
    38fa:	91 81       	ldd	r25, Z+1	; 0x01
    38fc:	11 96       	adiw	r26, 0x01	; 1
    38fe:	9c 93       	st	X, r25
    3900:	8e 93       	st	-X, r24
    3902:	fe 01       	movw	r30, r28
    3904:	e6 5b       	subi	r30, 0xB6	; 182
    3906:	ff 4f       	sbci	r31, 0xFF	; 255
    3908:	80 81       	ld	r24, Z
    390a:	91 81       	ldd	r25, Z+1	; 0x01
    390c:	01 97       	sbiw	r24, 0x01	; 1
    390e:	f1 f7       	brne	.-4      	; 0x390c <Lcd_SendData+0x296>
    3910:	fe 01       	movw	r30, r28
    3912:	e6 5b       	subi	r30, 0xB6	; 182
    3914:	ff 4f       	sbci	r31, 0xFF	; 255
    3916:	91 83       	std	Z+1, r25	; 0x01
    3918:	80 83       	st	Z, r24
    391a:	22 c0       	rjmp	.+68     	; 0x3960 <Lcd_SendData+0x2ea>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    391c:	8e 01       	movw	r16, r28
    391e:	08 5a       	subi	r16, 0xA8	; 168
    3920:	1f 4f       	sbci	r17, 0xFF	; 255
    3922:	fe 01       	movw	r30, r28
    3924:	e7 5a       	subi	r30, 0xA7	; 167
    3926:	ff 4f       	sbci	r31, 0xFF	; 255
    3928:	60 81       	ld	r22, Z
    392a:	71 81       	ldd	r23, Z+1	; 0x01
    392c:	82 81       	ldd	r24, Z+2	; 0x02
    392e:	93 81       	ldd	r25, Z+3	; 0x03
    3930:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3934:	dc 01       	movw	r26, r24
    3936:	cb 01       	movw	r24, r22
    3938:	f8 01       	movw	r30, r16
    393a:	80 83       	st	Z, r24
    393c:	de 01       	movw	r26, r28
    393e:	a7 5b       	subi	r26, 0xB7	; 183
    3940:	bf 4f       	sbci	r27, 0xFF	; 255
    3942:	fe 01       	movw	r30, r28
    3944:	e8 5a       	subi	r30, 0xA8	; 168
    3946:	ff 4f       	sbci	r31, 0xFF	; 255
    3948:	80 81       	ld	r24, Z
    394a:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    394c:	fe 01       	movw	r30, r28
    394e:	e7 5b       	subi	r30, 0xB7	; 183
    3950:	ff 4f       	sbci	r31, 0xFF	; 255
    3952:	80 81       	ld	r24, Z
    3954:	8a 95       	dec	r24
    3956:	f1 f7       	brne	.-4      	; 0x3954 <Lcd_SendData+0x2de>
    3958:	fe 01       	movw	r30, r28
    395a:	e7 5b       	subi	r30, 0xB7	; 183
    395c:	ff 4f       	sbci	r31, 0xFF	; 255
    395e:	80 83       	st	Z, r24
	_delay_us(1);
	Dio_WriteChannel(LCD_EN, STD_LOW);
    3960:	82 e0       	ldi	r24, 0x02	; 2
    3962:	60 e0       	ldi	r22, 0x00	; 0
    3964:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
    3968:	fe 01       	movw	r30, r28
    396a:	eb 5b       	subi	r30, 0xBB	; 187
    396c:	ff 4f       	sbci	r31, 0xFF	; 255
    396e:	80 e0       	ldi	r24, 0x00	; 0
    3970:	90 e0       	ldi	r25, 0x00	; 0
    3972:	a0 e8       	ldi	r26, 0x80	; 128
    3974:	bf e3       	ldi	r27, 0x3F	; 63
    3976:	80 83       	st	Z, r24
    3978:	91 83       	std	Z+1, r25	; 0x01
    397a:	a2 83       	std	Z+2, r26	; 0x02
    397c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    397e:	8e 01       	movw	r16, r28
    3980:	0f 5b       	subi	r16, 0xBF	; 191
    3982:	1f 4f       	sbci	r17, 0xFF	; 255
    3984:	fe 01       	movw	r30, r28
    3986:	eb 5b       	subi	r30, 0xBB	; 187
    3988:	ff 4f       	sbci	r31, 0xFF	; 255
    398a:	60 81       	ld	r22, Z
    398c:	71 81       	ldd	r23, Z+1	; 0x01
    398e:	82 81       	ldd	r24, Z+2	; 0x02
    3990:	93 81       	ldd	r25, Z+3	; 0x03
    3992:	2b ea       	ldi	r18, 0xAB	; 171
    3994:	3a ea       	ldi	r19, 0xAA	; 170
    3996:	4a ea       	ldi	r20, 0xAA	; 170
    3998:	50 e4       	ldi	r21, 0x40	; 64
    399a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    399e:	dc 01       	movw	r26, r24
    39a0:	cb 01       	movw	r24, r22
    39a2:	f8 01       	movw	r30, r16
    39a4:	80 83       	st	Z, r24
    39a6:	91 83       	std	Z+1, r25	; 0x01
    39a8:	a2 83       	std	Z+2, r26	; 0x02
    39aa:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    39ac:	fe 01       	movw	r30, r28
    39ae:	ef 5b       	subi	r30, 0xBF	; 191
    39b0:	ff 4f       	sbci	r31, 0xFF	; 255
    39b2:	60 81       	ld	r22, Z
    39b4:	71 81       	ldd	r23, Z+1	; 0x01
    39b6:	82 81       	ldd	r24, Z+2	; 0x02
    39b8:	93 81       	ldd	r25, Z+3	; 0x03
    39ba:	20 e0       	ldi	r18, 0x00	; 0
    39bc:	30 e0       	ldi	r19, 0x00	; 0
    39be:	40 e8       	ldi	r20, 0x80	; 128
    39c0:	5f e3       	ldi	r21, 0x3F	; 63
    39c2:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    39c6:	88 23       	and	r24, r24
    39c8:	34 f4       	brge	.+12     	; 0x39d6 <Lcd_SendData+0x360>
		__ticks = 1;
    39ca:	81 e0       	ldi	r24, 0x01	; 1
    39cc:	fe 01       	movw	r30, r28
    39ce:	e0 5c       	subi	r30, 0xC0	; 192
    39d0:	ff 4f       	sbci	r31, 0xFF	; 255
    39d2:	80 83       	st	Z, r24
    39d4:	9d c0       	rjmp	.+314    	; 0x3b10 <Lcd_SendData+0x49a>
	else if (__tmp > 255)
    39d6:	fe 01       	movw	r30, r28
    39d8:	ef 5b       	subi	r30, 0xBF	; 191
    39da:	ff 4f       	sbci	r31, 0xFF	; 255
    39dc:	60 81       	ld	r22, Z
    39de:	71 81       	ldd	r23, Z+1	; 0x01
    39e0:	82 81       	ldd	r24, Z+2	; 0x02
    39e2:	93 81       	ldd	r25, Z+3	; 0x03
    39e4:	20 e0       	ldi	r18, 0x00	; 0
    39e6:	30 e0       	ldi	r19, 0x00	; 0
    39e8:	4f e7       	ldi	r20, 0x7F	; 127
    39ea:	53 e4       	ldi	r21, 0x43	; 67
    39ec:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    39f0:	18 16       	cp	r1, r24
    39f2:	0c f0       	brlt	.+2      	; 0x39f6 <Lcd_SendData+0x380>
    39f4:	7e c0       	rjmp	.+252    	; 0x3af2 <Lcd_SendData+0x47c>
	{
		_delay_ms(__us / 1000.0);
    39f6:	fe 01       	movw	r30, r28
    39f8:	eb 5b       	subi	r30, 0xBB	; 187
    39fa:	ff 4f       	sbci	r31, 0xFF	; 255
    39fc:	60 81       	ld	r22, Z
    39fe:	71 81       	ldd	r23, Z+1	; 0x01
    3a00:	82 81       	ldd	r24, Z+2	; 0x02
    3a02:	93 81       	ldd	r25, Z+3	; 0x03
    3a04:	20 e0       	ldi	r18, 0x00	; 0
    3a06:	30 e0       	ldi	r19, 0x00	; 0
    3a08:	4a e7       	ldi	r20, 0x7A	; 122
    3a0a:	54 e4       	ldi	r21, 0x44	; 68
    3a0c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3a10:	dc 01       	movw	r26, r24
    3a12:	cb 01       	movw	r24, r22
    3a14:	8c af       	std	Y+60, r24	; 0x3c
    3a16:	9d af       	std	Y+61, r25	; 0x3d
    3a18:	ae af       	std	Y+62, r26	; 0x3e
    3a1a:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a1c:	6c ad       	ldd	r22, Y+60	; 0x3c
    3a1e:	7d ad       	ldd	r23, Y+61	; 0x3d
    3a20:	8e ad       	ldd	r24, Y+62	; 0x3e
    3a22:	9f ad       	ldd	r25, Y+63	; 0x3f
    3a24:	20 e0       	ldi	r18, 0x00	; 0
    3a26:	30 e0       	ldi	r19, 0x00	; 0
    3a28:	4a e7       	ldi	r20, 0x7A	; 122
    3a2a:	55 e4       	ldi	r21, 0x45	; 69
    3a2c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a30:	dc 01       	movw	r26, r24
    3a32:	cb 01       	movw	r24, r22
    3a34:	88 af       	std	Y+56, r24	; 0x38
    3a36:	99 af       	std	Y+57, r25	; 0x39
    3a38:	aa af       	std	Y+58, r26	; 0x3a
    3a3a:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    3a3c:	68 ad       	ldd	r22, Y+56	; 0x38
    3a3e:	79 ad       	ldd	r23, Y+57	; 0x39
    3a40:	8a ad       	ldd	r24, Y+58	; 0x3a
    3a42:	9b ad       	ldd	r25, Y+59	; 0x3b
    3a44:	20 e0       	ldi	r18, 0x00	; 0
    3a46:	30 e0       	ldi	r19, 0x00	; 0
    3a48:	40 e8       	ldi	r20, 0x80	; 128
    3a4a:	5f e3       	ldi	r21, 0x3F	; 63
    3a4c:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3a50:	88 23       	and	r24, r24
    3a52:	2c f4       	brge	.+10     	; 0x3a5e <Lcd_SendData+0x3e8>
		__ticks = 1;
    3a54:	81 e0       	ldi	r24, 0x01	; 1
    3a56:	90 e0       	ldi	r25, 0x00	; 0
    3a58:	9f ab       	std	Y+55, r25	; 0x37
    3a5a:	8e ab       	std	Y+54, r24	; 0x36
    3a5c:	3f c0       	rjmp	.+126    	; 0x3adc <Lcd_SendData+0x466>
	else if (__tmp > 65535)
    3a5e:	68 ad       	ldd	r22, Y+56	; 0x38
    3a60:	79 ad       	ldd	r23, Y+57	; 0x39
    3a62:	8a ad       	ldd	r24, Y+58	; 0x3a
    3a64:	9b ad       	ldd	r25, Y+59	; 0x3b
    3a66:	20 e0       	ldi	r18, 0x00	; 0
    3a68:	3f ef       	ldi	r19, 0xFF	; 255
    3a6a:	4f e7       	ldi	r20, 0x7F	; 127
    3a6c:	57 e4       	ldi	r21, 0x47	; 71
    3a6e:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3a72:	18 16       	cp	r1, r24
    3a74:	4c f5       	brge	.+82     	; 0x3ac8 <Lcd_SendData+0x452>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3a76:	6c ad       	ldd	r22, Y+60	; 0x3c
    3a78:	7d ad       	ldd	r23, Y+61	; 0x3d
    3a7a:	8e ad       	ldd	r24, Y+62	; 0x3e
    3a7c:	9f ad       	ldd	r25, Y+63	; 0x3f
    3a7e:	20 e0       	ldi	r18, 0x00	; 0
    3a80:	30 e0       	ldi	r19, 0x00	; 0
    3a82:	40 e2       	ldi	r20, 0x20	; 32
    3a84:	51 e4       	ldi	r21, 0x41	; 65
    3a86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a8a:	dc 01       	movw	r26, r24
    3a8c:	cb 01       	movw	r24, r22
    3a8e:	bc 01       	movw	r22, r24
    3a90:	cd 01       	movw	r24, r26
    3a92:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a96:	dc 01       	movw	r26, r24
    3a98:	cb 01       	movw	r24, r22
    3a9a:	9f ab       	std	Y+55, r25	; 0x37
    3a9c:	8e ab       	std	Y+54, r24	; 0x36
    3a9e:	0f c0       	rjmp	.+30     	; 0x3abe <Lcd_SendData+0x448>
    3aa0:	80 e9       	ldi	r24, 0x90	; 144
    3aa2:	91 e0       	ldi	r25, 0x01	; 1
    3aa4:	9d ab       	std	Y+53, r25	; 0x35
    3aa6:	8c ab       	std	Y+52, r24	; 0x34
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3aa8:	8c a9       	ldd	r24, Y+52	; 0x34
    3aaa:	9d a9       	ldd	r25, Y+53	; 0x35
    3aac:	01 97       	sbiw	r24, 0x01	; 1
    3aae:	f1 f7       	brne	.-4      	; 0x3aac <Lcd_SendData+0x436>
    3ab0:	9d ab       	std	Y+53, r25	; 0x35
    3ab2:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ab4:	8e a9       	ldd	r24, Y+54	; 0x36
    3ab6:	9f a9       	ldd	r25, Y+55	; 0x37
    3ab8:	01 97       	sbiw	r24, 0x01	; 1
    3aba:	9f ab       	std	Y+55, r25	; 0x37
    3abc:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3abe:	8e a9       	ldd	r24, Y+54	; 0x36
    3ac0:	9f a9       	ldd	r25, Y+55	; 0x37
    3ac2:	00 97       	sbiw	r24, 0x00	; 0
    3ac4:	69 f7       	brne	.-38     	; 0x3aa0 <Lcd_SendData+0x42a>
    3ac6:	2d c0       	rjmp	.+90     	; 0x3b22 <Lcd_SendData+0x4ac>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3ac8:	68 ad       	ldd	r22, Y+56	; 0x38
    3aca:	79 ad       	ldd	r23, Y+57	; 0x39
    3acc:	8a ad       	ldd	r24, Y+58	; 0x3a
    3ace:	9b ad       	ldd	r25, Y+59	; 0x3b
    3ad0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ad4:	dc 01       	movw	r26, r24
    3ad6:	cb 01       	movw	r24, r22
    3ad8:	9f ab       	std	Y+55, r25	; 0x37
    3ada:	8e ab       	std	Y+54, r24	; 0x36
    3adc:	8e a9       	ldd	r24, Y+54	; 0x36
    3ade:	9f a9       	ldd	r25, Y+55	; 0x37
    3ae0:	9b ab       	std	Y+51, r25	; 0x33
    3ae2:	8a ab       	std	Y+50, r24	; 0x32
    3ae4:	8a a9       	ldd	r24, Y+50	; 0x32
    3ae6:	9b a9       	ldd	r25, Y+51	; 0x33
    3ae8:	01 97       	sbiw	r24, 0x01	; 1
    3aea:	f1 f7       	brne	.-4      	; 0x3ae8 <Lcd_SendData+0x472>
    3aec:	9b ab       	std	Y+51, r25	; 0x33
    3aee:	8a ab       	std	Y+50, r24	; 0x32
    3af0:	18 c0       	rjmp	.+48     	; 0x3b22 <Lcd_SendData+0x4ac>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3af2:	fe 01       	movw	r30, r28
    3af4:	ef 5b       	subi	r30, 0xBF	; 191
    3af6:	ff 4f       	sbci	r31, 0xFF	; 255
    3af8:	60 81       	ld	r22, Z
    3afa:	71 81       	ldd	r23, Z+1	; 0x01
    3afc:	82 81       	ldd	r24, Z+2	; 0x02
    3afe:	93 81       	ldd	r25, Z+3	; 0x03
    3b00:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b04:	dc 01       	movw	r26, r24
    3b06:	cb 01       	movw	r24, r22
    3b08:	fe 01       	movw	r30, r28
    3b0a:	e0 5c       	subi	r30, 0xC0	; 192
    3b0c:	ff 4f       	sbci	r31, 0xFF	; 255
    3b0e:	80 83       	st	Z, r24
    3b10:	fe 01       	movw	r30, r28
    3b12:	e0 5c       	subi	r30, 0xC0	; 192
    3b14:	ff 4f       	sbci	r31, 0xFF	; 255
    3b16:	80 81       	ld	r24, Z
    3b18:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3b1a:	89 a9       	ldd	r24, Y+49	; 0x31
    3b1c:	8a 95       	dec	r24
    3b1e:	f1 f7       	brne	.-4      	; 0x3b1c <Lcd_SendData+0x4a6>
    3b20:	89 ab       	std	Y+49, r24	; 0x31
	_delay_us(1);
	// Send the low nibble
	Dio_WriteChannel(PB_0, GET_BIT(data, 0));
    3b22:	fe 01       	movw	r30, r28
    3b24:	ef 59       	subi	r30, 0x9F	; 159
    3b26:	ff 4f       	sbci	r31, 0xFF	; 255
    3b28:	80 81       	ld	r24, Z
    3b2a:	98 2f       	mov	r25, r24
    3b2c:	91 70       	andi	r25, 0x01	; 1
    3b2e:	88 e0       	ldi	r24, 0x08	; 8
    3b30:	69 2f       	mov	r22, r25
    3b32:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_1, GET_BIT(data, 1));
    3b36:	fe 01       	movw	r30, r28
    3b38:	ef 59       	subi	r30, 0x9F	; 159
    3b3a:	ff 4f       	sbci	r31, 0xFF	; 255
    3b3c:	80 81       	ld	r24, Z
    3b3e:	86 95       	lsr	r24
    3b40:	98 2f       	mov	r25, r24
    3b42:	91 70       	andi	r25, 0x01	; 1
    3b44:	89 e0       	ldi	r24, 0x09	; 9
    3b46:	69 2f       	mov	r22, r25
    3b48:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_2, GET_BIT(data, 2));
    3b4c:	fe 01       	movw	r30, r28
    3b4e:	ef 59       	subi	r30, 0x9F	; 159
    3b50:	ff 4f       	sbci	r31, 0xFF	; 255
    3b52:	80 81       	ld	r24, Z
    3b54:	86 95       	lsr	r24
    3b56:	86 95       	lsr	r24
    3b58:	98 2f       	mov	r25, r24
    3b5a:	91 70       	andi	r25, 0x01	; 1
    3b5c:	8a e0       	ldi	r24, 0x0A	; 10
    3b5e:	69 2f       	mov	r22, r25
    3b60:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
	Dio_WriteChannel(PB_4, GET_BIT(data, 3));
    3b64:	fe 01       	movw	r30, r28
    3b66:	ef 59       	subi	r30, 0x9F	; 159
    3b68:	ff 4f       	sbci	r31, 0xFF	; 255
    3b6a:	80 81       	ld	r24, Z
    3b6c:	86 95       	lsr	r24
    3b6e:	86 95       	lsr	r24
    3b70:	86 95       	lsr	r24
    3b72:	98 2f       	mov	r25, r24
    3b74:	91 70       	andi	r25, 0x01	; 1
    3b76:	8c e0       	ldi	r24, 0x0C	; 12
    3b78:	69 2f       	mov	r22, r25
    3b7a:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>

	Dio_WriteChannel(LCD_EN, STD_HIGH);
    3b7e:	82 e0       	ldi	r24, 0x02	; 2
    3b80:	61 e0       	ldi	r22, 0x01	; 1
    3b82:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
    3b86:	80 e0       	ldi	r24, 0x00	; 0
    3b88:	90 e0       	ldi	r25, 0x00	; 0
    3b8a:	a0 e8       	ldi	r26, 0x80	; 128
    3b8c:	bf e3       	ldi	r27, 0x3F	; 63
    3b8e:	8d a7       	std	Y+45, r24	; 0x2d
    3b90:	9e a7       	std	Y+46, r25	; 0x2e
    3b92:	af a7       	std	Y+47, r26	; 0x2f
    3b94:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3b96:	6d a5       	ldd	r22, Y+45	; 0x2d
    3b98:	7e a5       	ldd	r23, Y+46	; 0x2e
    3b9a:	8f a5       	ldd	r24, Y+47	; 0x2f
    3b9c:	98 a9       	ldd	r25, Y+48	; 0x30
    3b9e:	2b ea       	ldi	r18, 0xAB	; 171
    3ba0:	3a ea       	ldi	r19, 0xAA	; 170
    3ba2:	4a ea       	ldi	r20, 0xAA	; 170
    3ba4:	50 e4       	ldi	r21, 0x40	; 64
    3ba6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3baa:	dc 01       	movw	r26, r24
    3bac:	cb 01       	movw	r24, r22
    3bae:	89 a7       	std	Y+41, r24	; 0x29
    3bb0:	9a a7       	std	Y+42, r25	; 0x2a
    3bb2:	ab a7       	std	Y+43, r26	; 0x2b
    3bb4:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    3bb6:	69 a5       	ldd	r22, Y+41	; 0x29
    3bb8:	7a a5       	ldd	r23, Y+42	; 0x2a
    3bba:	8b a5       	ldd	r24, Y+43	; 0x2b
    3bbc:	9c a5       	ldd	r25, Y+44	; 0x2c
    3bbe:	20 e0       	ldi	r18, 0x00	; 0
    3bc0:	30 e0       	ldi	r19, 0x00	; 0
    3bc2:	40 e8       	ldi	r20, 0x80	; 128
    3bc4:	5f e3       	ldi	r21, 0x3F	; 63
    3bc6:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3bca:	88 23       	and	r24, r24
    3bcc:	1c f4       	brge	.+6      	; 0x3bd4 <Lcd_SendData+0x55e>
		__ticks = 1;
    3bce:	81 e0       	ldi	r24, 0x01	; 1
    3bd0:	88 a7       	std	Y+40, r24	; 0x28
    3bd2:	91 c0       	rjmp	.+290    	; 0x3cf6 <Lcd_SendData+0x680>
	else if (__tmp > 255)
    3bd4:	69 a5       	ldd	r22, Y+41	; 0x29
    3bd6:	7a a5       	ldd	r23, Y+42	; 0x2a
    3bd8:	8b a5       	ldd	r24, Y+43	; 0x2b
    3bda:	9c a5       	ldd	r25, Y+44	; 0x2c
    3bdc:	20 e0       	ldi	r18, 0x00	; 0
    3bde:	30 e0       	ldi	r19, 0x00	; 0
    3be0:	4f e7       	ldi	r20, 0x7F	; 127
    3be2:	53 e4       	ldi	r21, 0x43	; 67
    3be4:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3be8:	18 16       	cp	r1, r24
    3bea:	0c f0       	brlt	.+2      	; 0x3bee <Lcd_SendData+0x578>
    3bec:	7b c0       	rjmp	.+246    	; 0x3ce4 <Lcd_SendData+0x66e>
	{
		_delay_ms(__us / 1000.0);
    3bee:	6d a5       	ldd	r22, Y+45	; 0x2d
    3bf0:	7e a5       	ldd	r23, Y+46	; 0x2e
    3bf2:	8f a5       	ldd	r24, Y+47	; 0x2f
    3bf4:	98 a9       	ldd	r25, Y+48	; 0x30
    3bf6:	20 e0       	ldi	r18, 0x00	; 0
    3bf8:	30 e0       	ldi	r19, 0x00	; 0
    3bfa:	4a e7       	ldi	r20, 0x7A	; 122
    3bfc:	54 e4       	ldi	r21, 0x44	; 68
    3bfe:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3c02:	dc 01       	movw	r26, r24
    3c04:	cb 01       	movw	r24, r22
    3c06:	8c a3       	std	Y+36, r24	; 0x24
    3c08:	9d a3       	std	Y+37, r25	; 0x25
    3c0a:	ae a3       	std	Y+38, r26	; 0x26
    3c0c:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c0e:	6c a1       	ldd	r22, Y+36	; 0x24
    3c10:	7d a1       	ldd	r23, Y+37	; 0x25
    3c12:	8e a1       	ldd	r24, Y+38	; 0x26
    3c14:	9f a1       	ldd	r25, Y+39	; 0x27
    3c16:	20 e0       	ldi	r18, 0x00	; 0
    3c18:	30 e0       	ldi	r19, 0x00	; 0
    3c1a:	4a e7       	ldi	r20, 0x7A	; 122
    3c1c:	55 e4       	ldi	r21, 0x45	; 69
    3c1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c22:	dc 01       	movw	r26, r24
    3c24:	cb 01       	movw	r24, r22
    3c26:	88 a3       	std	Y+32, r24	; 0x20
    3c28:	99 a3       	std	Y+33, r25	; 0x21
    3c2a:	aa a3       	std	Y+34, r26	; 0x22
    3c2c:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    3c2e:	68 a1       	ldd	r22, Y+32	; 0x20
    3c30:	79 a1       	ldd	r23, Y+33	; 0x21
    3c32:	8a a1       	ldd	r24, Y+34	; 0x22
    3c34:	9b a1       	ldd	r25, Y+35	; 0x23
    3c36:	20 e0       	ldi	r18, 0x00	; 0
    3c38:	30 e0       	ldi	r19, 0x00	; 0
    3c3a:	40 e8       	ldi	r20, 0x80	; 128
    3c3c:	5f e3       	ldi	r21, 0x3F	; 63
    3c3e:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3c42:	88 23       	and	r24, r24
    3c44:	2c f4       	brge	.+10     	; 0x3c50 <Lcd_SendData+0x5da>
		__ticks = 1;
    3c46:	81 e0       	ldi	r24, 0x01	; 1
    3c48:	90 e0       	ldi	r25, 0x00	; 0
    3c4a:	9f 8f       	std	Y+31, r25	; 0x1f
    3c4c:	8e 8f       	std	Y+30, r24	; 0x1e
    3c4e:	3f c0       	rjmp	.+126    	; 0x3cce <Lcd_SendData+0x658>
	else if (__tmp > 65535)
    3c50:	68 a1       	ldd	r22, Y+32	; 0x20
    3c52:	79 a1       	ldd	r23, Y+33	; 0x21
    3c54:	8a a1       	ldd	r24, Y+34	; 0x22
    3c56:	9b a1       	ldd	r25, Y+35	; 0x23
    3c58:	20 e0       	ldi	r18, 0x00	; 0
    3c5a:	3f ef       	ldi	r19, 0xFF	; 255
    3c5c:	4f e7       	ldi	r20, 0x7F	; 127
    3c5e:	57 e4       	ldi	r21, 0x47	; 71
    3c60:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3c64:	18 16       	cp	r1, r24
    3c66:	4c f5       	brge	.+82     	; 0x3cba <Lcd_SendData+0x644>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c68:	6c a1       	ldd	r22, Y+36	; 0x24
    3c6a:	7d a1       	ldd	r23, Y+37	; 0x25
    3c6c:	8e a1       	ldd	r24, Y+38	; 0x26
    3c6e:	9f a1       	ldd	r25, Y+39	; 0x27
    3c70:	20 e0       	ldi	r18, 0x00	; 0
    3c72:	30 e0       	ldi	r19, 0x00	; 0
    3c74:	40 e2       	ldi	r20, 0x20	; 32
    3c76:	51 e4       	ldi	r21, 0x41	; 65
    3c78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c7c:	dc 01       	movw	r26, r24
    3c7e:	cb 01       	movw	r24, r22
    3c80:	bc 01       	movw	r22, r24
    3c82:	cd 01       	movw	r24, r26
    3c84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c88:	dc 01       	movw	r26, r24
    3c8a:	cb 01       	movw	r24, r22
    3c8c:	9f 8f       	std	Y+31, r25	; 0x1f
    3c8e:	8e 8f       	std	Y+30, r24	; 0x1e
    3c90:	0f c0       	rjmp	.+30     	; 0x3cb0 <Lcd_SendData+0x63a>
    3c92:	80 e9       	ldi	r24, 0x90	; 144
    3c94:	91 e0       	ldi	r25, 0x01	; 1
    3c96:	9d 8f       	std	Y+29, r25	; 0x1d
    3c98:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3c9a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3c9c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3c9e:	01 97       	sbiw	r24, 0x01	; 1
    3ca0:	f1 f7       	brne	.-4      	; 0x3c9e <Lcd_SendData+0x628>
    3ca2:	9d 8f       	std	Y+29, r25	; 0x1d
    3ca4:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ca6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3ca8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3caa:	01 97       	sbiw	r24, 0x01	; 1
    3cac:	9f 8f       	std	Y+31, r25	; 0x1f
    3cae:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3cb0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3cb2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3cb4:	00 97       	sbiw	r24, 0x00	; 0
    3cb6:	69 f7       	brne	.-38     	; 0x3c92 <Lcd_SendData+0x61c>
    3cb8:	24 c0       	rjmp	.+72     	; 0x3d02 <Lcd_SendData+0x68c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3cba:	68 a1       	ldd	r22, Y+32	; 0x20
    3cbc:	79 a1       	ldd	r23, Y+33	; 0x21
    3cbe:	8a a1       	ldd	r24, Y+34	; 0x22
    3cc0:	9b a1       	ldd	r25, Y+35	; 0x23
    3cc2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cc6:	dc 01       	movw	r26, r24
    3cc8:	cb 01       	movw	r24, r22
    3cca:	9f 8f       	std	Y+31, r25	; 0x1f
    3ccc:	8e 8f       	std	Y+30, r24	; 0x1e
    3cce:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3cd0:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3cd2:	9b 8f       	std	Y+27, r25	; 0x1b
    3cd4:	8a 8f       	std	Y+26, r24	; 0x1a
    3cd6:	8a 8d       	ldd	r24, Y+26	; 0x1a
    3cd8:	9b 8d       	ldd	r25, Y+27	; 0x1b
    3cda:	01 97       	sbiw	r24, 0x01	; 1
    3cdc:	f1 f7       	brne	.-4      	; 0x3cda <Lcd_SendData+0x664>
    3cde:	9b 8f       	std	Y+27, r25	; 0x1b
    3ce0:	8a 8f       	std	Y+26, r24	; 0x1a
    3ce2:	0f c0       	rjmp	.+30     	; 0x3d02 <Lcd_SendData+0x68c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3ce4:	69 a5       	ldd	r22, Y+41	; 0x29
    3ce6:	7a a5       	ldd	r23, Y+42	; 0x2a
    3ce8:	8b a5       	ldd	r24, Y+43	; 0x2b
    3cea:	9c a5       	ldd	r25, Y+44	; 0x2c
    3cec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cf0:	dc 01       	movw	r26, r24
    3cf2:	cb 01       	movw	r24, r22
    3cf4:	88 a7       	std	Y+40, r24	; 0x28
    3cf6:	88 a5       	ldd	r24, Y+40	; 0x28
    3cf8:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3cfa:	89 8d       	ldd	r24, Y+25	; 0x19
    3cfc:	8a 95       	dec	r24
    3cfe:	f1 f7       	brne	.-4      	; 0x3cfc <Lcd_SendData+0x686>
    3d00:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(1);
	Dio_WriteChannel(LCD_EN, STD_LOW);
    3d02:	82 e0       	ldi	r24, 0x02	; 2
    3d04:	60 e0       	ldi	r22, 0x00	; 0
    3d06:	0e 94 96 14 	call	0x292c	; 0x292c <Dio_WriteChannel>
    3d0a:	80 e0       	ldi	r24, 0x00	; 0
    3d0c:	90 e0       	ldi	r25, 0x00	; 0
    3d0e:	a0 e2       	ldi	r26, 0x20	; 32
    3d10:	b1 e4       	ldi	r27, 0x41	; 65
    3d12:	8d 8b       	std	Y+21, r24	; 0x15
    3d14:	9e 8b       	std	Y+22, r25	; 0x16
    3d16:	af 8b       	std	Y+23, r26	; 0x17
    3d18:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3d1a:	6d 89       	ldd	r22, Y+21	; 0x15
    3d1c:	7e 89       	ldd	r23, Y+22	; 0x16
    3d1e:	8f 89       	ldd	r24, Y+23	; 0x17
    3d20:	98 8d       	ldd	r25, Y+24	; 0x18
    3d22:	2b ea       	ldi	r18, 0xAB	; 171
    3d24:	3a ea       	ldi	r19, 0xAA	; 170
    3d26:	4a ea       	ldi	r20, 0xAA	; 170
    3d28:	50 e4       	ldi	r21, 0x40	; 64
    3d2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d2e:	dc 01       	movw	r26, r24
    3d30:	cb 01       	movw	r24, r22
    3d32:	89 8b       	std	Y+17, r24	; 0x11
    3d34:	9a 8b       	std	Y+18, r25	; 0x12
    3d36:	ab 8b       	std	Y+19, r26	; 0x13
    3d38:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    3d3a:	69 89       	ldd	r22, Y+17	; 0x11
    3d3c:	7a 89       	ldd	r23, Y+18	; 0x12
    3d3e:	8b 89       	ldd	r24, Y+19	; 0x13
    3d40:	9c 89       	ldd	r25, Y+20	; 0x14
    3d42:	20 e0       	ldi	r18, 0x00	; 0
    3d44:	30 e0       	ldi	r19, 0x00	; 0
    3d46:	40 e8       	ldi	r20, 0x80	; 128
    3d48:	5f e3       	ldi	r21, 0x3F	; 63
    3d4a:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3d4e:	88 23       	and	r24, r24
    3d50:	1c f4       	brge	.+6      	; 0x3d58 <Lcd_SendData+0x6e2>
		__ticks = 1;
    3d52:	81 e0       	ldi	r24, 0x01	; 1
    3d54:	88 8b       	std	Y+16, r24	; 0x10
    3d56:	91 c0       	rjmp	.+290    	; 0x3e7a <Lcd_SendData+0x804>
	else if (__tmp > 255)
    3d58:	69 89       	ldd	r22, Y+17	; 0x11
    3d5a:	7a 89       	ldd	r23, Y+18	; 0x12
    3d5c:	8b 89       	ldd	r24, Y+19	; 0x13
    3d5e:	9c 89       	ldd	r25, Y+20	; 0x14
    3d60:	20 e0       	ldi	r18, 0x00	; 0
    3d62:	30 e0       	ldi	r19, 0x00	; 0
    3d64:	4f e7       	ldi	r20, 0x7F	; 127
    3d66:	53 e4       	ldi	r21, 0x43	; 67
    3d68:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3d6c:	18 16       	cp	r1, r24
    3d6e:	0c f0       	brlt	.+2      	; 0x3d72 <Lcd_SendData+0x6fc>
    3d70:	7b c0       	rjmp	.+246    	; 0x3e68 <Lcd_SendData+0x7f2>
	{
		_delay_ms(__us / 1000.0);
    3d72:	6d 89       	ldd	r22, Y+21	; 0x15
    3d74:	7e 89       	ldd	r23, Y+22	; 0x16
    3d76:	8f 89       	ldd	r24, Y+23	; 0x17
    3d78:	98 8d       	ldd	r25, Y+24	; 0x18
    3d7a:	20 e0       	ldi	r18, 0x00	; 0
    3d7c:	30 e0       	ldi	r19, 0x00	; 0
    3d7e:	4a e7       	ldi	r20, 0x7A	; 122
    3d80:	54 e4       	ldi	r21, 0x44	; 68
    3d82:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3d86:	dc 01       	movw	r26, r24
    3d88:	cb 01       	movw	r24, r22
    3d8a:	8c 87       	std	Y+12, r24	; 0x0c
    3d8c:	9d 87       	std	Y+13, r25	; 0x0d
    3d8e:	ae 87       	std	Y+14, r26	; 0x0e
    3d90:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3d92:	6c 85       	ldd	r22, Y+12	; 0x0c
    3d94:	7d 85       	ldd	r23, Y+13	; 0x0d
    3d96:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d98:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d9a:	20 e0       	ldi	r18, 0x00	; 0
    3d9c:	30 e0       	ldi	r19, 0x00	; 0
    3d9e:	4a e7       	ldi	r20, 0x7A	; 122
    3da0:	55 e4       	ldi	r21, 0x45	; 69
    3da2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3da6:	dc 01       	movw	r26, r24
    3da8:	cb 01       	movw	r24, r22
    3daa:	88 87       	std	Y+8, r24	; 0x08
    3dac:	99 87       	std	Y+9, r25	; 0x09
    3dae:	aa 87       	std	Y+10, r26	; 0x0a
    3db0:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    3db2:	68 85       	ldd	r22, Y+8	; 0x08
    3db4:	79 85       	ldd	r23, Y+9	; 0x09
    3db6:	8a 85       	ldd	r24, Y+10	; 0x0a
    3db8:	9b 85       	ldd	r25, Y+11	; 0x0b
    3dba:	20 e0       	ldi	r18, 0x00	; 0
    3dbc:	30 e0       	ldi	r19, 0x00	; 0
    3dbe:	40 e8       	ldi	r20, 0x80	; 128
    3dc0:	5f e3       	ldi	r21, 0x3F	; 63
    3dc2:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    3dc6:	88 23       	and	r24, r24
    3dc8:	2c f4       	brge	.+10     	; 0x3dd4 <Lcd_SendData+0x75e>
		__ticks = 1;
    3dca:	81 e0       	ldi	r24, 0x01	; 1
    3dcc:	90 e0       	ldi	r25, 0x00	; 0
    3dce:	9f 83       	std	Y+7, r25	; 0x07
    3dd0:	8e 83       	std	Y+6, r24	; 0x06
    3dd2:	3f c0       	rjmp	.+126    	; 0x3e52 <Lcd_SendData+0x7dc>
	else if (__tmp > 65535)
    3dd4:	68 85       	ldd	r22, Y+8	; 0x08
    3dd6:	79 85       	ldd	r23, Y+9	; 0x09
    3dd8:	8a 85       	ldd	r24, Y+10	; 0x0a
    3dda:	9b 85       	ldd	r25, Y+11	; 0x0b
    3ddc:	20 e0       	ldi	r18, 0x00	; 0
    3dde:	3f ef       	ldi	r19, 0xFF	; 255
    3de0:	4f e7       	ldi	r20, 0x7F	; 127
    3de2:	57 e4       	ldi	r21, 0x47	; 71
    3de4:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    3de8:	18 16       	cp	r1, r24
    3dea:	4c f5       	brge	.+82     	; 0x3e3e <Lcd_SendData+0x7c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3dec:	6c 85       	ldd	r22, Y+12	; 0x0c
    3dee:	7d 85       	ldd	r23, Y+13	; 0x0d
    3df0:	8e 85       	ldd	r24, Y+14	; 0x0e
    3df2:	9f 85       	ldd	r25, Y+15	; 0x0f
    3df4:	20 e0       	ldi	r18, 0x00	; 0
    3df6:	30 e0       	ldi	r19, 0x00	; 0
    3df8:	40 e2       	ldi	r20, 0x20	; 32
    3dfa:	51 e4       	ldi	r21, 0x41	; 65
    3dfc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e00:	dc 01       	movw	r26, r24
    3e02:	cb 01       	movw	r24, r22
    3e04:	bc 01       	movw	r22, r24
    3e06:	cd 01       	movw	r24, r26
    3e08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e0c:	dc 01       	movw	r26, r24
    3e0e:	cb 01       	movw	r24, r22
    3e10:	9f 83       	std	Y+7, r25	; 0x07
    3e12:	8e 83       	std	Y+6, r24	; 0x06
    3e14:	0f c0       	rjmp	.+30     	; 0x3e34 <Lcd_SendData+0x7be>
    3e16:	80 e9       	ldi	r24, 0x90	; 144
    3e18:	91 e0       	ldi	r25, 0x01	; 1
    3e1a:	9d 83       	std	Y+5, r25	; 0x05
    3e1c:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3e1e:	8c 81       	ldd	r24, Y+4	; 0x04
    3e20:	9d 81       	ldd	r25, Y+5	; 0x05
    3e22:	01 97       	sbiw	r24, 0x01	; 1
    3e24:	f1 f7       	brne	.-4      	; 0x3e22 <Lcd_SendData+0x7ac>
    3e26:	9d 83       	std	Y+5, r25	; 0x05
    3e28:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e2a:	8e 81       	ldd	r24, Y+6	; 0x06
    3e2c:	9f 81       	ldd	r25, Y+7	; 0x07
    3e2e:	01 97       	sbiw	r24, 0x01	; 1
    3e30:	9f 83       	std	Y+7, r25	; 0x07
    3e32:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e34:	8e 81       	ldd	r24, Y+6	; 0x06
    3e36:	9f 81       	ldd	r25, Y+7	; 0x07
    3e38:	00 97       	sbiw	r24, 0x00	; 0
    3e3a:	69 f7       	brne	.-38     	; 0x3e16 <Lcd_SendData+0x7a0>
    3e3c:	24 c0       	rjmp	.+72     	; 0x3e86 <Lcd_SendData+0x810>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e3e:	68 85       	ldd	r22, Y+8	; 0x08
    3e40:	79 85       	ldd	r23, Y+9	; 0x09
    3e42:	8a 85       	ldd	r24, Y+10	; 0x0a
    3e44:	9b 85       	ldd	r25, Y+11	; 0x0b
    3e46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e4a:	dc 01       	movw	r26, r24
    3e4c:	cb 01       	movw	r24, r22
    3e4e:	9f 83       	std	Y+7, r25	; 0x07
    3e50:	8e 83       	std	Y+6, r24	; 0x06
    3e52:	8e 81       	ldd	r24, Y+6	; 0x06
    3e54:	9f 81       	ldd	r25, Y+7	; 0x07
    3e56:	9b 83       	std	Y+3, r25	; 0x03
    3e58:	8a 83       	std	Y+2, r24	; 0x02
    3e5a:	8a 81       	ldd	r24, Y+2	; 0x02
    3e5c:	9b 81       	ldd	r25, Y+3	; 0x03
    3e5e:	01 97       	sbiw	r24, 0x01	; 1
    3e60:	f1 f7       	brne	.-4      	; 0x3e5e <Lcd_SendData+0x7e8>
    3e62:	9b 83       	std	Y+3, r25	; 0x03
    3e64:	8a 83       	std	Y+2, r24	; 0x02
    3e66:	0f c0       	rjmp	.+30     	; 0x3e86 <Lcd_SendData+0x810>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3e68:	69 89       	ldd	r22, Y+17	; 0x11
    3e6a:	7a 89       	ldd	r23, Y+18	; 0x12
    3e6c:	8b 89       	ldd	r24, Y+19	; 0x13
    3e6e:	9c 89       	ldd	r25, Y+20	; 0x14
    3e70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e74:	dc 01       	movw	r26, r24
    3e76:	cb 01       	movw	r24, r22
    3e78:	88 8b       	std	Y+16, r24	; 0x10
    3e7a:	88 89       	ldd	r24, Y+16	; 0x10
    3e7c:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3e7e:	89 81       	ldd	r24, Y+1	; 0x01
    3e80:	8a 95       	dec	r24
    3e82:	f1 f7       	brne	.-4      	; 0x3e80 <Lcd_SendData+0x80a>
    3e84:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(10);  // Wait for the data to be displayed
}
    3e86:	cf 59       	subi	r28, 0x9F	; 159
    3e88:	df 4f       	sbci	r29, 0xFF	; 255
    3e8a:	0f b6       	in	r0, 0x3f	; 63
    3e8c:	f8 94       	cli
    3e8e:	de bf       	out	0x3e, r29	; 62
    3e90:	0f be       	out	0x3f, r0	; 63
    3e92:	cd bf       	out	0x3d, r28	; 61
    3e94:	cf 91       	pop	r28
    3e96:	df 91       	pop	r29
    3e98:	1f 91       	pop	r17
    3e9a:	0f 91       	pop	r16
    3e9c:	08 95       	ret

00003e9e <Lcd_GoTo>:

void Lcd_GoTo(u8 row,u8 col){
    3e9e:	df 93       	push	r29
    3ea0:	cf 93       	push	r28
    3ea2:	00 d0       	rcall	.+0      	; 0x3ea4 <Lcd_GoTo+0x6>
    3ea4:	00 d0       	rcall	.+0      	; 0x3ea6 <Lcd_GoTo+0x8>
    3ea6:	cd b7       	in	r28, 0x3d	; 61
    3ea8:	de b7       	in	r29, 0x3e	; 62
    3eaa:	89 83       	std	Y+1, r24	; 0x01
    3eac:	6a 83       	std	Y+2, r22	; 0x02
	col--;
    3eae:	8a 81       	ldd	r24, Y+2	; 0x02
    3eb0:	81 50       	subi	r24, 0x01	; 1
    3eb2:	8a 83       	std	Y+2, r24	; 0x02
	switch (row){
    3eb4:	89 81       	ldd	r24, Y+1	; 0x01
    3eb6:	28 2f       	mov	r18, r24
    3eb8:	30 e0       	ldi	r19, 0x00	; 0
    3eba:	3c 83       	std	Y+4, r19	; 0x04
    3ebc:	2b 83       	std	Y+3, r18	; 0x03
    3ebe:	8b 81       	ldd	r24, Y+3	; 0x03
    3ec0:	9c 81       	ldd	r25, Y+4	; 0x04
    3ec2:	82 30       	cpi	r24, 0x02	; 2
    3ec4:	91 05       	cpc	r25, r1
    3ec6:	d9 f0       	breq	.+54     	; 0x3efe <Lcd_GoTo+0x60>
    3ec8:	2b 81       	ldd	r18, Y+3	; 0x03
    3eca:	3c 81       	ldd	r19, Y+4	; 0x04
    3ecc:	23 30       	cpi	r18, 0x03	; 3
    3ece:	31 05       	cpc	r19, r1
    3ed0:	34 f4       	brge	.+12     	; 0x3ede <Lcd_GoTo+0x40>
    3ed2:	8b 81       	ldd	r24, Y+3	; 0x03
    3ed4:	9c 81       	ldd	r25, Y+4	; 0x04
    3ed6:	81 30       	cpi	r24, 0x01	; 1
    3ed8:	91 05       	cpc	r25, r1
    3eda:	61 f0       	breq	.+24     	; 0x3ef4 <Lcd_GoTo+0x56>
    3edc:	1e c0       	rjmp	.+60     	; 0x3f1a <Lcd_GoTo+0x7c>
    3ede:	2b 81       	ldd	r18, Y+3	; 0x03
    3ee0:	3c 81       	ldd	r19, Y+4	; 0x04
    3ee2:	23 30       	cpi	r18, 0x03	; 3
    3ee4:	31 05       	cpc	r19, r1
    3ee6:	81 f0       	breq	.+32     	; 0x3f08 <Lcd_GoTo+0x6a>
    3ee8:	8b 81       	ldd	r24, Y+3	; 0x03
    3eea:	9c 81       	ldd	r25, Y+4	; 0x04
    3eec:	84 30       	cpi	r24, 0x04	; 4
    3eee:	91 05       	cpc	r25, r1
    3ef0:	81 f0       	breq	.+32     	; 0x3f12 <Lcd_GoTo+0x74>
    3ef2:	13 c0       	rjmp	.+38     	; 0x3f1a <Lcd_GoTo+0x7c>
	        case ROW1:
	        	Lcd_SendCMD(0x80+col);
    3ef4:	8a 81       	ldd	r24, Y+2	; 0x02
    3ef6:	80 58       	subi	r24, 0x80	; 128
    3ef8:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
    3efc:	0e c0       	rjmp	.+28     	; 0x3f1a <Lcd_GoTo+0x7c>
	        break;
	        case ROW2:
	        	Lcd_SendCMD(0xC0+col);
    3efe:	8a 81       	ldd	r24, Y+2	; 0x02
    3f00:	80 54       	subi	r24, 0x40	; 64
    3f02:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
    3f06:	09 c0       	rjmp	.+18     	; 0x3f1a <Lcd_GoTo+0x7c>
	        break;
	        case ROW3:
	        	Lcd_SendCMD(0x94+col);
    3f08:	8a 81       	ldd	r24, Y+2	; 0x02
    3f0a:	8c 56       	subi	r24, 0x6C	; 108
    3f0c:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
    3f10:	04 c0       	rjmp	.+8      	; 0x3f1a <Lcd_GoTo+0x7c>
	        break;
	        case ROW4:
	        	Lcd_SendCMD(0xD4+col);
    3f12:	8a 81       	ldd	r24, Y+2	; 0x02
    3f14:	8c 52       	subi	r24, 0x2C	; 44
    3f16:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
	        break;
	        default:break;

	    }
}
    3f1a:	0f 90       	pop	r0
    3f1c:	0f 90       	pop	r0
    3f1e:	0f 90       	pop	r0
    3f20:	0f 90       	pop	r0
    3f22:	cf 91       	pop	r28
    3f24:	df 91       	pop	r29
    3f26:	08 95       	ret

00003f28 <Lcd_PutChar>:

void Lcd_PutChar (u8 character)
{
    3f28:	df 93       	push	r29
    3f2a:	cf 93       	push	r28
    3f2c:	0f 92       	push	r0
    3f2e:	cd b7       	in	r28, 0x3d	; 61
    3f30:	de b7       	in	r29, 0x3e	; 62
    3f32:	89 83       	std	Y+1, r24	; 0x01
	Lcd_SendData(character);
    3f34:	89 81       	ldd	r24, Y+1	; 0x01
    3f36:	0e 94 3b 1b 	call	0x3676	; 0x3676 <Lcd_SendData>
}
    3f3a:	0f 90       	pop	r0
    3f3c:	cf 91       	pop	r28
    3f3e:	df 91       	pop	r29
    3f40:	08 95       	ret

00003f42 <Lcd_PutInt>:

void Lcd_PutInt(u32 Number)
{
    3f42:	df 93       	push	r29
    3f44:	cf 93       	push	r28
    3f46:	00 d0       	rcall	.+0      	; 0x3f48 <Lcd_PutInt+0x6>
    3f48:	00 d0       	rcall	.+0      	; 0x3f4a <Lcd_PutInt+0x8>
    3f4a:	cd b7       	in	r28, 0x3d	; 61
    3f4c:	de b7       	in	r29, 0x3e	; 62
    3f4e:	69 83       	std	Y+1, r22	; 0x01
    3f50:	7a 83       	std	Y+2, r23	; 0x02
    3f52:	8b 83       	std	Y+3, r24	; 0x03
    3f54:	9c 83       	std	Y+4, r25	; 0x04

	if(Number == 0 )
    3f56:	89 81       	ldd	r24, Y+1	; 0x01
    3f58:	9a 81       	ldd	r25, Y+2	; 0x02
    3f5a:	ab 81       	ldd	r26, Y+3	; 0x03
    3f5c:	bc 81       	ldd	r27, Y+4	; 0x04
    3f5e:	00 97       	sbiw	r24, 0x00	; 0
    3f60:	a1 05       	cpc	r26, r1
    3f62:	b1 05       	cpc	r27, r1
    3f64:	19 f1       	breq	.+70     	; 0x3fac <Lcd_PutInt+0x6a>
		return ;
	else
		Lcd_PutInt(Number/10);
    3f66:	89 81       	ldd	r24, Y+1	; 0x01
    3f68:	9a 81       	ldd	r25, Y+2	; 0x02
    3f6a:	ab 81       	ldd	r26, Y+3	; 0x03
    3f6c:	bc 81       	ldd	r27, Y+4	; 0x04
    3f6e:	2a e0       	ldi	r18, 0x0A	; 10
    3f70:	30 e0       	ldi	r19, 0x00	; 0
    3f72:	40 e0       	ldi	r20, 0x00	; 0
    3f74:	50 e0       	ldi	r21, 0x00	; 0
    3f76:	bc 01       	movw	r22, r24
    3f78:	cd 01       	movw	r24, r26
    3f7a:	0e 94 42 23 	call	0x4684	; 0x4684 <__udivmodsi4>
    3f7e:	da 01       	movw	r26, r20
    3f80:	c9 01       	movw	r24, r18
    3f82:	bc 01       	movw	r22, r24
    3f84:	cd 01       	movw	r24, r26
    3f86:	0e 94 a1 1f 	call	0x3f42	; 0x3f42 <Lcd_PutInt>
	///if(Number<255)
	 Lcd_SendData((Number%10)+0x30);
    3f8a:	89 81       	ldd	r24, Y+1	; 0x01
    3f8c:	9a 81       	ldd	r25, Y+2	; 0x02
    3f8e:	ab 81       	ldd	r26, Y+3	; 0x03
    3f90:	bc 81       	ldd	r27, Y+4	; 0x04
    3f92:	2a e0       	ldi	r18, 0x0A	; 10
    3f94:	30 e0       	ldi	r19, 0x00	; 0
    3f96:	40 e0       	ldi	r20, 0x00	; 0
    3f98:	50 e0       	ldi	r21, 0x00	; 0
    3f9a:	bc 01       	movw	r22, r24
    3f9c:	cd 01       	movw	r24, r26
    3f9e:	0e 94 42 23 	call	0x4684	; 0x4684 <__udivmodsi4>
    3fa2:	dc 01       	movw	r26, r24
    3fa4:	cb 01       	movw	r24, r22
    3fa6:	80 5d       	subi	r24, 0xD0	; 208
    3fa8:	0e 94 3b 1b 	call	0x3676	; 0x3676 <Lcd_SendData>
}
    3fac:	0f 90       	pop	r0
    3fae:	0f 90       	pop	r0
    3fb0:	0f 90       	pop	r0
    3fb2:	0f 90       	pop	r0
    3fb4:	cf 91       	pop	r28
    3fb6:	df 91       	pop	r29
    3fb8:	08 95       	ret

00003fba <Lcd_Init>:

void Lcd_Init(void) {
    3fba:	0f 93       	push	r16
    3fbc:	1f 93       	push	r17
    3fbe:	df 93       	push	r29
    3fc0:	cf 93       	push	r28
    3fc2:	cd b7       	in	r28, 0x3d	; 61
    3fc4:	de b7       	in	r29, 0x3e	; 62
    3fc6:	c6 54       	subi	r28, 0x46	; 70
    3fc8:	d0 40       	sbci	r29, 0x00	; 0
    3fca:	0f b6       	in	r0, 0x3f	; 63
    3fcc:	f8 94       	cli
    3fce:	de bf       	out	0x3e, r29	; 62
    3fd0:	0f be       	out	0x3f, r0	; 63
    3fd2:	cd bf       	out	0x3d, r28	; 61
    3fd4:	fe 01       	movw	r30, r28
    3fd6:	ed 5b       	subi	r30, 0xBD	; 189
    3fd8:	ff 4f       	sbci	r31, 0xFF	; 255
    3fda:	80 e0       	ldi	r24, 0x00	; 0
    3fdc:	90 e0       	ldi	r25, 0x00	; 0
    3fde:	a8 e4       	ldi	r26, 0x48	; 72
    3fe0:	b2 e4       	ldi	r27, 0x42	; 66
    3fe2:	80 83       	st	Z, r24
    3fe4:	91 83       	std	Z+1, r25	; 0x01
    3fe6:	a2 83       	std	Z+2, r26	; 0x02
    3fe8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3fea:	8e 01       	movw	r16, r28
    3fec:	01 5c       	subi	r16, 0xC1	; 193
    3fee:	1f 4f       	sbci	r17, 0xFF	; 255
    3ff0:	fe 01       	movw	r30, r28
    3ff2:	ed 5b       	subi	r30, 0xBD	; 189
    3ff4:	ff 4f       	sbci	r31, 0xFF	; 255
    3ff6:	60 81       	ld	r22, Z
    3ff8:	71 81       	ldd	r23, Z+1	; 0x01
    3ffa:	82 81       	ldd	r24, Z+2	; 0x02
    3ffc:	93 81       	ldd	r25, Z+3	; 0x03
    3ffe:	20 e0       	ldi	r18, 0x00	; 0
    4000:	30 e0       	ldi	r19, 0x00	; 0
    4002:	4a e7       	ldi	r20, 0x7A	; 122
    4004:	55 e4       	ldi	r21, 0x45	; 69
    4006:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    400a:	dc 01       	movw	r26, r24
    400c:	cb 01       	movw	r24, r22
    400e:	f8 01       	movw	r30, r16
    4010:	80 83       	st	Z, r24
    4012:	91 83       	std	Z+1, r25	; 0x01
    4014:	a2 83       	std	Z+2, r26	; 0x02
    4016:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4018:	fe 01       	movw	r30, r28
    401a:	ff 96       	adiw	r30, 0x3f	; 63
    401c:	60 81       	ld	r22, Z
    401e:	71 81       	ldd	r23, Z+1	; 0x01
    4020:	82 81       	ldd	r24, Z+2	; 0x02
    4022:	93 81       	ldd	r25, Z+3	; 0x03
    4024:	20 e0       	ldi	r18, 0x00	; 0
    4026:	30 e0       	ldi	r19, 0x00	; 0
    4028:	40 e8       	ldi	r20, 0x80	; 128
    402a:	5f e3       	ldi	r21, 0x3F	; 63
    402c:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    4030:	88 23       	and	r24, r24
    4032:	2c f4       	brge	.+10     	; 0x403e <Lcd_Init+0x84>
		__ticks = 1;
    4034:	81 e0       	ldi	r24, 0x01	; 1
    4036:	90 e0       	ldi	r25, 0x00	; 0
    4038:	9e af       	std	Y+62, r25	; 0x3e
    403a:	8d af       	std	Y+61, r24	; 0x3d
    403c:	46 c0       	rjmp	.+140    	; 0x40ca <Lcd_Init+0x110>
	else if (__tmp > 65535)
    403e:	fe 01       	movw	r30, r28
    4040:	ff 96       	adiw	r30, 0x3f	; 63
    4042:	60 81       	ld	r22, Z
    4044:	71 81       	ldd	r23, Z+1	; 0x01
    4046:	82 81       	ldd	r24, Z+2	; 0x02
    4048:	93 81       	ldd	r25, Z+3	; 0x03
    404a:	20 e0       	ldi	r18, 0x00	; 0
    404c:	3f ef       	ldi	r19, 0xFF	; 255
    404e:	4f e7       	ldi	r20, 0x7F	; 127
    4050:	57 e4       	ldi	r21, 0x47	; 71
    4052:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    4056:	18 16       	cp	r1, r24
    4058:	64 f5       	brge	.+88     	; 0x40b2 <Lcd_Init+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    405a:	fe 01       	movw	r30, r28
    405c:	ed 5b       	subi	r30, 0xBD	; 189
    405e:	ff 4f       	sbci	r31, 0xFF	; 255
    4060:	60 81       	ld	r22, Z
    4062:	71 81       	ldd	r23, Z+1	; 0x01
    4064:	82 81       	ldd	r24, Z+2	; 0x02
    4066:	93 81       	ldd	r25, Z+3	; 0x03
    4068:	20 e0       	ldi	r18, 0x00	; 0
    406a:	30 e0       	ldi	r19, 0x00	; 0
    406c:	40 e2       	ldi	r20, 0x20	; 32
    406e:	51 e4       	ldi	r21, 0x41	; 65
    4070:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4074:	dc 01       	movw	r26, r24
    4076:	cb 01       	movw	r24, r22
    4078:	bc 01       	movw	r22, r24
    407a:	cd 01       	movw	r24, r26
    407c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4080:	dc 01       	movw	r26, r24
    4082:	cb 01       	movw	r24, r22
    4084:	9e af       	std	Y+62, r25	; 0x3e
    4086:	8d af       	std	Y+61, r24	; 0x3d
    4088:	0f c0       	rjmp	.+30     	; 0x40a8 <Lcd_Init+0xee>
    408a:	80 e9       	ldi	r24, 0x90	; 144
    408c:	91 e0       	ldi	r25, 0x01	; 1
    408e:	9c af       	std	Y+60, r25	; 0x3c
    4090:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4092:	8b ad       	ldd	r24, Y+59	; 0x3b
    4094:	9c ad       	ldd	r25, Y+60	; 0x3c
    4096:	01 97       	sbiw	r24, 0x01	; 1
    4098:	f1 f7       	brne	.-4      	; 0x4096 <Lcd_Init+0xdc>
    409a:	9c af       	std	Y+60, r25	; 0x3c
    409c:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    409e:	8d ad       	ldd	r24, Y+61	; 0x3d
    40a0:	9e ad       	ldd	r25, Y+62	; 0x3e
    40a2:	01 97       	sbiw	r24, 0x01	; 1
    40a4:	9e af       	std	Y+62, r25	; 0x3e
    40a6:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    40a8:	8d ad       	ldd	r24, Y+61	; 0x3d
    40aa:	9e ad       	ldd	r25, Y+62	; 0x3e
    40ac:	00 97       	sbiw	r24, 0x00	; 0
    40ae:	69 f7       	brne	.-38     	; 0x408a <Lcd_Init+0xd0>
    40b0:	16 c0       	rjmp	.+44     	; 0x40de <Lcd_Init+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    40b2:	fe 01       	movw	r30, r28
    40b4:	ff 96       	adiw	r30, 0x3f	; 63
    40b6:	60 81       	ld	r22, Z
    40b8:	71 81       	ldd	r23, Z+1	; 0x01
    40ba:	82 81       	ldd	r24, Z+2	; 0x02
    40bc:	93 81       	ldd	r25, Z+3	; 0x03
    40be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40c2:	dc 01       	movw	r26, r24
    40c4:	cb 01       	movw	r24, r22
    40c6:	9e af       	std	Y+62, r25	; 0x3e
    40c8:	8d af       	std	Y+61, r24	; 0x3d
    40ca:	8d ad       	ldd	r24, Y+61	; 0x3d
    40cc:	9e ad       	ldd	r25, Y+62	; 0x3e
    40ce:	9a af       	std	Y+58, r25	; 0x3a
    40d0:	89 af       	std	Y+57, r24	; 0x39
    40d2:	89 ad       	ldd	r24, Y+57	; 0x39
    40d4:	9a ad       	ldd	r25, Y+58	; 0x3a
    40d6:	01 97       	sbiw	r24, 0x01	; 1
    40d8:	f1 f7       	brne	.-4      	; 0x40d6 <Lcd_Init+0x11c>
    40da:	9a af       	std	Y+58, r25	; 0x3a
    40dc:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(50);
	Lcd_SendCMD(HOME);
    40de:	82 e0       	ldi	r24, 0x02	; 2
    40e0:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
	Lcd_SendCMD(FOUR_BIT);
    40e4:	88 e2       	ldi	r24, 0x28	; 40
    40e6:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
    40ea:	80 e0       	ldi	r24, 0x00	; 0
    40ec:	90 e0       	ldi	r25, 0x00	; 0
    40ee:	a0 e8       	ldi	r26, 0x80	; 128
    40f0:	bf e3       	ldi	r27, 0x3F	; 63
    40f2:	8d ab       	std	Y+53, r24	; 0x35
    40f4:	9e ab       	std	Y+54, r25	; 0x36
    40f6:	af ab       	std	Y+55, r26	; 0x37
    40f8:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    40fa:	6d a9       	ldd	r22, Y+53	; 0x35
    40fc:	7e a9       	ldd	r23, Y+54	; 0x36
    40fe:	8f a9       	ldd	r24, Y+55	; 0x37
    4100:	98 ad       	ldd	r25, Y+56	; 0x38
    4102:	20 e0       	ldi	r18, 0x00	; 0
    4104:	30 e0       	ldi	r19, 0x00	; 0
    4106:	4a e7       	ldi	r20, 0x7A	; 122
    4108:	55 e4       	ldi	r21, 0x45	; 69
    410a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    410e:	dc 01       	movw	r26, r24
    4110:	cb 01       	movw	r24, r22
    4112:	89 ab       	std	Y+49, r24	; 0x31
    4114:	9a ab       	std	Y+50, r25	; 0x32
    4116:	ab ab       	std	Y+51, r26	; 0x33
    4118:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    411a:	69 a9       	ldd	r22, Y+49	; 0x31
    411c:	7a a9       	ldd	r23, Y+50	; 0x32
    411e:	8b a9       	ldd	r24, Y+51	; 0x33
    4120:	9c a9       	ldd	r25, Y+52	; 0x34
    4122:	20 e0       	ldi	r18, 0x00	; 0
    4124:	30 e0       	ldi	r19, 0x00	; 0
    4126:	40 e8       	ldi	r20, 0x80	; 128
    4128:	5f e3       	ldi	r21, 0x3F	; 63
    412a:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    412e:	88 23       	and	r24, r24
    4130:	2c f4       	brge	.+10     	; 0x413c <Lcd_Init+0x182>
		__ticks = 1;
    4132:	81 e0       	ldi	r24, 0x01	; 1
    4134:	90 e0       	ldi	r25, 0x00	; 0
    4136:	98 ab       	std	Y+48, r25	; 0x30
    4138:	8f a7       	std	Y+47, r24	; 0x2f
    413a:	3f c0       	rjmp	.+126    	; 0x41ba <Lcd_Init+0x200>
	else if (__tmp > 65535)
    413c:	69 a9       	ldd	r22, Y+49	; 0x31
    413e:	7a a9       	ldd	r23, Y+50	; 0x32
    4140:	8b a9       	ldd	r24, Y+51	; 0x33
    4142:	9c a9       	ldd	r25, Y+52	; 0x34
    4144:	20 e0       	ldi	r18, 0x00	; 0
    4146:	3f ef       	ldi	r19, 0xFF	; 255
    4148:	4f e7       	ldi	r20, 0x7F	; 127
    414a:	57 e4       	ldi	r21, 0x47	; 71
    414c:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    4150:	18 16       	cp	r1, r24
    4152:	4c f5       	brge	.+82     	; 0x41a6 <Lcd_Init+0x1ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4154:	6d a9       	ldd	r22, Y+53	; 0x35
    4156:	7e a9       	ldd	r23, Y+54	; 0x36
    4158:	8f a9       	ldd	r24, Y+55	; 0x37
    415a:	98 ad       	ldd	r25, Y+56	; 0x38
    415c:	20 e0       	ldi	r18, 0x00	; 0
    415e:	30 e0       	ldi	r19, 0x00	; 0
    4160:	40 e2       	ldi	r20, 0x20	; 32
    4162:	51 e4       	ldi	r21, 0x41	; 65
    4164:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4168:	dc 01       	movw	r26, r24
    416a:	cb 01       	movw	r24, r22
    416c:	bc 01       	movw	r22, r24
    416e:	cd 01       	movw	r24, r26
    4170:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4174:	dc 01       	movw	r26, r24
    4176:	cb 01       	movw	r24, r22
    4178:	98 ab       	std	Y+48, r25	; 0x30
    417a:	8f a7       	std	Y+47, r24	; 0x2f
    417c:	0f c0       	rjmp	.+30     	; 0x419c <Lcd_Init+0x1e2>
    417e:	80 e9       	ldi	r24, 0x90	; 144
    4180:	91 e0       	ldi	r25, 0x01	; 1
    4182:	9e a7       	std	Y+46, r25	; 0x2e
    4184:	8d a7       	std	Y+45, r24	; 0x2d
    4186:	8d a5       	ldd	r24, Y+45	; 0x2d
    4188:	9e a5       	ldd	r25, Y+46	; 0x2e
    418a:	01 97       	sbiw	r24, 0x01	; 1
    418c:	f1 f7       	brne	.-4      	; 0x418a <Lcd_Init+0x1d0>
    418e:	9e a7       	std	Y+46, r25	; 0x2e
    4190:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4192:	8f a5       	ldd	r24, Y+47	; 0x2f
    4194:	98 a9       	ldd	r25, Y+48	; 0x30
    4196:	01 97       	sbiw	r24, 0x01	; 1
    4198:	98 ab       	std	Y+48, r25	; 0x30
    419a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    419c:	8f a5       	ldd	r24, Y+47	; 0x2f
    419e:	98 a9       	ldd	r25, Y+48	; 0x30
    41a0:	00 97       	sbiw	r24, 0x00	; 0
    41a2:	69 f7       	brne	.-38     	; 0x417e <Lcd_Init+0x1c4>
    41a4:	14 c0       	rjmp	.+40     	; 0x41ce <Lcd_Init+0x214>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    41a6:	69 a9       	ldd	r22, Y+49	; 0x31
    41a8:	7a a9       	ldd	r23, Y+50	; 0x32
    41aa:	8b a9       	ldd	r24, Y+51	; 0x33
    41ac:	9c a9       	ldd	r25, Y+52	; 0x34
    41ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41b2:	dc 01       	movw	r26, r24
    41b4:	cb 01       	movw	r24, r22
    41b6:	98 ab       	std	Y+48, r25	; 0x30
    41b8:	8f a7       	std	Y+47, r24	; 0x2f
    41ba:	8f a5       	ldd	r24, Y+47	; 0x2f
    41bc:	98 a9       	ldd	r25, Y+48	; 0x30
    41be:	9c a7       	std	Y+44, r25	; 0x2c
    41c0:	8b a7       	std	Y+43, r24	; 0x2b
    41c2:	8b a5       	ldd	r24, Y+43	; 0x2b
    41c4:	9c a5       	ldd	r25, Y+44	; 0x2c
    41c6:	01 97       	sbiw	r24, 0x01	; 1
    41c8:	f1 f7       	brne	.-4      	; 0x41c6 <Lcd_Init+0x20c>
    41ca:	9c a7       	std	Y+44, r25	; 0x2c
    41cc:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	Lcd_SendCMD(CURSER_ON);
    41ce:	8f e0       	ldi	r24, 0x0F	; 15
    41d0:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
    41d4:	80 e0       	ldi	r24, 0x00	; 0
    41d6:	90 e0       	ldi	r25, 0x00	; 0
    41d8:	a0 e8       	ldi	r26, 0x80	; 128
    41da:	bf e3       	ldi	r27, 0x3F	; 63
    41dc:	8f a3       	std	Y+39, r24	; 0x27
    41de:	98 a7       	std	Y+40, r25	; 0x28
    41e0:	a9 a7       	std	Y+41, r26	; 0x29
    41e2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    41e4:	6f a1       	ldd	r22, Y+39	; 0x27
    41e6:	78 a5       	ldd	r23, Y+40	; 0x28
    41e8:	89 a5       	ldd	r24, Y+41	; 0x29
    41ea:	9a a5       	ldd	r25, Y+42	; 0x2a
    41ec:	20 e0       	ldi	r18, 0x00	; 0
    41ee:	30 e0       	ldi	r19, 0x00	; 0
    41f0:	4a e7       	ldi	r20, 0x7A	; 122
    41f2:	55 e4       	ldi	r21, 0x45	; 69
    41f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41f8:	dc 01       	movw	r26, r24
    41fa:	cb 01       	movw	r24, r22
    41fc:	8b a3       	std	Y+35, r24	; 0x23
    41fe:	9c a3       	std	Y+36, r25	; 0x24
    4200:	ad a3       	std	Y+37, r26	; 0x25
    4202:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4204:	6b a1       	ldd	r22, Y+35	; 0x23
    4206:	7c a1       	ldd	r23, Y+36	; 0x24
    4208:	8d a1       	ldd	r24, Y+37	; 0x25
    420a:	9e a1       	ldd	r25, Y+38	; 0x26
    420c:	20 e0       	ldi	r18, 0x00	; 0
    420e:	30 e0       	ldi	r19, 0x00	; 0
    4210:	40 e8       	ldi	r20, 0x80	; 128
    4212:	5f e3       	ldi	r21, 0x3F	; 63
    4214:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    4218:	88 23       	and	r24, r24
    421a:	2c f4       	brge	.+10     	; 0x4226 <Lcd_Init+0x26c>
		__ticks = 1;
    421c:	81 e0       	ldi	r24, 0x01	; 1
    421e:	90 e0       	ldi	r25, 0x00	; 0
    4220:	9a a3       	std	Y+34, r25	; 0x22
    4222:	89 a3       	std	Y+33, r24	; 0x21
    4224:	3f c0       	rjmp	.+126    	; 0x42a4 <Lcd_Init+0x2ea>
	else if (__tmp > 65535)
    4226:	6b a1       	ldd	r22, Y+35	; 0x23
    4228:	7c a1       	ldd	r23, Y+36	; 0x24
    422a:	8d a1       	ldd	r24, Y+37	; 0x25
    422c:	9e a1       	ldd	r25, Y+38	; 0x26
    422e:	20 e0       	ldi	r18, 0x00	; 0
    4230:	3f ef       	ldi	r19, 0xFF	; 255
    4232:	4f e7       	ldi	r20, 0x7F	; 127
    4234:	57 e4       	ldi	r21, 0x47	; 71
    4236:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    423a:	18 16       	cp	r1, r24
    423c:	4c f5       	brge	.+82     	; 0x4290 <Lcd_Init+0x2d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    423e:	6f a1       	ldd	r22, Y+39	; 0x27
    4240:	78 a5       	ldd	r23, Y+40	; 0x28
    4242:	89 a5       	ldd	r24, Y+41	; 0x29
    4244:	9a a5       	ldd	r25, Y+42	; 0x2a
    4246:	20 e0       	ldi	r18, 0x00	; 0
    4248:	30 e0       	ldi	r19, 0x00	; 0
    424a:	40 e2       	ldi	r20, 0x20	; 32
    424c:	51 e4       	ldi	r21, 0x41	; 65
    424e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4252:	dc 01       	movw	r26, r24
    4254:	cb 01       	movw	r24, r22
    4256:	bc 01       	movw	r22, r24
    4258:	cd 01       	movw	r24, r26
    425a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    425e:	dc 01       	movw	r26, r24
    4260:	cb 01       	movw	r24, r22
    4262:	9a a3       	std	Y+34, r25	; 0x22
    4264:	89 a3       	std	Y+33, r24	; 0x21
    4266:	0f c0       	rjmp	.+30     	; 0x4286 <Lcd_Init+0x2cc>
    4268:	80 e9       	ldi	r24, 0x90	; 144
    426a:	91 e0       	ldi	r25, 0x01	; 1
    426c:	98 a3       	std	Y+32, r25	; 0x20
    426e:	8f 8f       	std	Y+31, r24	; 0x1f
    4270:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4272:	98 a1       	ldd	r25, Y+32	; 0x20
    4274:	01 97       	sbiw	r24, 0x01	; 1
    4276:	f1 f7       	brne	.-4      	; 0x4274 <Lcd_Init+0x2ba>
    4278:	98 a3       	std	Y+32, r25	; 0x20
    427a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    427c:	89 a1       	ldd	r24, Y+33	; 0x21
    427e:	9a a1       	ldd	r25, Y+34	; 0x22
    4280:	01 97       	sbiw	r24, 0x01	; 1
    4282:	9a a3       	std	Y+34, r25	; 0x22
    4284:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4286:	89 a1       	ldd	r24, Y+33	; 0x21
    4288:	9a a1       	ldd	r25, Y+34	; 0x22
    428a:	00 97       	sbiw	r24, 0x00	; 0
    428c:	69 f7       	brne	.-38     	; 0x4268 <Lcd_Init+0x2ae>
    428e:	14 c0       	rjmp	.+40     	; 0x42b8 <Lcd_Init+0x2fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4290:	6b a1       	ldd	r22, Y+35	; 0x23
    4292:	7c a1       	ldd	r23, Y+36	; 0x24
    4294:	8d a1       	ldd	r24, Y+37	; 0x25
    4296:	9e a1       	ldd	r25, Y+38	; 0x26
    4298:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    429c:	dc 01       	movw	r26, r24
    429e:	cb 01       	movw	r24, r22
    42a0:	9a a3       	std	Y+34, r25	; 0x22
    42a2:	89 a3       	std	Y+33, r24	; 0x21
    42a4:	89 a1       	ldd	r24, Y+33	; 0x21
    42a6:	9a a1       	ldd	r25, Y+34	; 0x22
    42a8:	9e 8f       	std	Y+30, r25	; 0x1e
    42aa:	8d 8f       	std	Y+29, r24	; 0x1d
    42ac:	8d 8d       	ldd	r24, Y+29	; 0x1d
    42ae:	9e 8d       	ldd	r25, Y+30	; 0x1e
    42b0:	01 97       	sbiw	r24, 0x01	; 1
    42b2:	f1 f7       	brne	.-4      	; 0x42b0 <Lcd_Init+0x2f6>
    42b4:	9e 8f       	std	Y+30, r25	; 0x1e
    42b6:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	Lcd_SendCMD(CLEAR);
    42b8:	81 e0       	ldi	r24, 0x01	; 1
    42ba:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
    42be:	80 e0       	ldi	r24, 0x00	; 0
    42c0:	90 e0       	ldi	r25, 0x00	; 0
    42c2:	a0 e8       	ldi	r26, 0x80	; 128
    42c4:	bf e3       	ldi	r27, 0x3F	; 63
    42c6:	89 8f       	std	Y+25, r24	; 0x19
    42c8:	9a 8f       	std	Y+26, r25	; 0x1a
    42ca:	ab 8f       	std	Y+27, r26	; 0x1b
    42cc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    42ce:	69 8d       	ldd	r22, Y+25	; 0x19
    42d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    42d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    42d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    42d6:	20 e0       	ldi	r18, 0x00	; 0
    42d8:	30 e0       	ldi	r19, 0x00	; 0
    42da:	4a e7       	ldi	r20, 0x7A	; 122
    42dc:	55 e4       	ldi	r21, 0x45	; 69
    42de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42e2:	dc 01       	movw	r26, r24
    42e4:	cb 01       	movw	r24, r22
    42e6:	8d 8b       	std	Y+21, r24	; 0x15
    42e8:	9e 8b       	std	Y+22, r25	; 0x16
    42ea:	af 8b       	std	Y+23, r26	; 0x17
    42ec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    42ee:	6d 89       	ldd	r22, Y+21	; 0x15
    42f0:	7e 89       	ldd	r23, Y+22	; 0x16
    42f2:	8f 89       	ldd	r24, Y+23	; 0x17
    42f4:	98 8d       	ldd	r25, Y+24	; 0x18
    42f6:	20 e0       	ldi	r18, 0x00	; 0
    42f8:	30 e0       	ldi	r19, 0x00	; 0
    42fa:	40 e8       	ldi	r20, 0x80	; 128
    42fc:	5f e3       	ldi	r21, 0x3F	; 63
    42fe:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    4302:	88 23       	and	r24, r24
    4304:	2c f4       	brge	.+10     	; 0x4310 <Lcd_Init+0x356>
		__ticks = 1;
    4306:	81 e0       	ldi	r24, 0x01	; 1
    4308:	90 e0       	ldi	r25, 0x00	; 0
    430a:	9c 8b       	std	Y+20, r25	; 0x14
    430c:	8b 8b       	std	Y+19, r24	; 0x13
    430e:	3f c0       	rjmp	.+126    	; 0x438e <Lcd_Init+0x3d4>
	else if (__tmp > 65535)
    4310:	6d 89       	ldd	r22, Y+21	; 0x15
    4312:	7e 89       	ldd	r23, Y+22	; 0x16
    4314:	8f 89       	ldd	r24, Y+23	; 0x17
    4316:	98 8d       	ldd	r25, Y+24	; 0x18
    4318:	20 e0       	ldi	r18, 0x00	; 0
    431a:	3f ef       	ldi	r19, 0xFF	; 255
    431c:	4f e7       	ldi	r20, 0x7F	; 127
    431e:	57 e4       	ldi	r21, 0x47	; 71
    4320:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    4324:	18 16       	cp	r1, r24
    4326:	4c f5       	brge	.+82     	; 0x437a <Lcd_Init+0x3c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4328:	69 8d       	ldd	r22, Y+25	; 0x19
    432a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    432c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    432e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4330:	20 e0       	ldi	r18, 0x00	; 0
    4332:	30 e0       	ldi	r19, 0x00	; 0
    4334:	40 e2       	ldi	r20, 0x20	; 32
    4336:	51 e4       	ldi	r21, 0x41	; 65
    4338:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    433c:	dc 01       	movw	r26, r24
    433e:	cb 01       	movw	r24, r22
    4340:	bc 01       	movw	r22, r24
    4342:	cd 01       	movw	r24, r26
    4344:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4348:	dc 01       	movw	r26, r24
    434a:	cb 01       	movw	r24, r22
    434c:	9c 8b       	std	Y+20, r25	; 0x14
    434e:	8b 8b       	std	Y+19, r24	; 0x13
    4350:	0f c0       	rjmp	.+30     	; 0x4370 <Lcd_Init+0x3b6>
    4352:	80 e9       	ldi	r24, 0x90	; 144
    4354:	91 e0       	ldi	r25, 0x01	; 1
    4356:	9a 8b       	std	Y+18, r25	; 0x12
    4358:	89 8b       	std	Y+17, r24	; 0x11
    435a:	89 89       	ldd	r24, Y+17	; 0x11
    435c:	9a 89       	ldd	r25, Y+18	; 0x12
    435e:	01 97       	sbiw	r24, 0x01	; 1
    4360:	f1 f7       	brne	.-4      	; 0x435e <Lcd_Init+0x3a4>
    4362:	9a 8b       	std	Y+18, r25	; 0x12
    4364:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4366:	8b 89       	ldd	r24, Y+19	; 0x13
    4368:	9c 89       	ldd	r25, Y+20	; 0x14
    436a:	01 97       	sbiw	r24, 0x01	; 1
    436c:	9c 8b       	std	Y+20, r25	; 0x14
    436e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4370:	8b 89       	ldd	r24, Y+19	; 0x13
    4372:	9c 89       	ldd	r25, Y+20	; 0x14
    4374:	00 97       	sbiw	r24, 0x00	; 0
    4376:	69 f7       	brne	.-38     	; 0x4352 <Lcd_Init+0x398>
    4378:	14 c0       	rjmp	.+40     	; 0x43a2 <Lcd_Init+0x3e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    437a:	6d 89       	ldd	r22, Y+21	; 0x15
    437c:	7e 89       	ldd	r23, Y+22	; 0x16
    437e:	8f 89       	ldd	r24, Y+23	; 0x17
    4380:	98 8d       	ldd	r25, Y+24	; 0x18
    4382:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4386:	dc 01       	movw	r26, r24
    4388:	cb 01       	movw	r24, r22
    438a:	9c 8b       	std	Y+20, r25	; 0x14
    438c:	8b 8b       	std	Y+19, r24	; 0x13
    438e:	8b 89       	ldd	r24, Y+19	; 0x13
    4390:	9c 89       	ldd	r25, Y+20	; 0x14
    4392:	98 8b       	std	Y+16, r25	; 0x10
    4394:	8f 87       	std	Y+15, r24	; 0x0f
    4396:	8f 85       	ldd	r24, Y+15	; 0x0f
    4398:	98 89       	ldd	r25, Y+16	; 0x10
    439a:	01 97       	sbiw	r24, 0x01	; 1
    439c:	f1 f7       	brne	.-4      	; 0x439a <Lcd_Init+0x3e0>
    439e:	98 8b       	std	Y+16, r25	; 0x10
    43a0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	Lcd_SendCMD(MODE);
    43a2:	86 e0       	ldi	r24, 0x06	; 6
    43a4:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
    43a8:	80 e0       	ldi	r24, 0x00	; 0
    43aa:	90 e0       	ldi	r25, 0x00	; 0
    43ac:	a0 e8       	ldi	r26, 0x80	; 128
    43ae:	bf e3       	ldi	r27, 0x3F	; 63
    43b0:	8b 87       	std	Y+11, r24	; 0x0b
    43b2:	9c 87       	std	Y+12, r25	; 0x0c
    43b4:	ad 87       	std	Y+13, r26	; 0x0d
    43b6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    43b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    43ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    43bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    43be:	9e 85       	ldd	r25, Y+14	; 0x0e
    43c0:	20 e0       	ldi	r18, 0x00	; 0
    43c2:	30 e0       	ldi	r19, 0x00	; 0
    43c4:	4a e7       	ldi	r20, 0x7A	; 122
    43c6:	55 e4       	ldi	r21, 0x45	; 69
    43c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    43cc:	dc 01       	movw	r26, r24
    43ce:	cb 01       	movw	r24, r22
    43d0:	8f 83       	std	Y+7, r24	; 0x07
    43d2:	98 87       	std	Y+8, r25	; 0x08
    43d4:	a9 87       	std	Y+9, r26	; 0x09
    43d6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    43d8:	6f 81       	ldd	r22, Y+7	; 0x07
    43da:	78 85       	ldd	r23, Y+8	; 0x08
    43dc:	89 85       	ldd	r24, Y+9	; 0x09
    43de:	9a 85       	ldd	r25, Y+10	; 0x0a
    43e0:	20 e0       	ldi	r18, 0x00	; 0
    43e2:	30 e0       	ldi	r19, 0x00	; 0
    43e4:	40 e8       	ldi	r20, 0x80	; 128
    43e6:	5f e3       	ldi	r21, 0x3F	; 63
    43e8:	0e 94 55 04 	call	0x8aa	; 0x8aa <__ltsf2>
    43ec:	88 23       	and	r24, r24
    43ee:	2c f4       	brge	.+10     	; 0x43fa <Lcd_Init+0x440>
		__ticks = 1;
    43f0:	81 e0       	ldi	r24, 0x01	; 1
    43f2:	90 e0       	ldi	r25, 0x00	; 0
    43f4:	9e 83       	std	Y+6, r25	; 0x06
    43f6:	8d 83       	std	Y+5, r24	; 0x05
    43f8:	3f c0       	rjmp	.+126    	; 0x4478 <Lcd_Init+0x4be>
	else if (__tmp > 65535)
    43fa:	6f 81       	ldd	r22, Y+7	; 0x07
    43fc:	78 85       	ldd	r23, Y+8	; 0x08
    43fe:	89 85       	ldd	r24, Y+9	; 0x09
    4400:	9a 85       	ldd	r25, Y+10	; 0x0a
    4402:	20 e0       	ldi	r18, 0x00	; 0
    4404:	3f ef       	ldi	r19, 0xFF	; 255
    4406:	4f e7       	ldi	r20, 0x7F	; 127
    4408:	57 e4       	ldi	r21, 0x47	; 71
    440a:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gtsf2>
    440e:	18 16       	cp	r1, r24
    4410:	4c f5       	brge	.+82     	; 0x4464 <Lcd_Init+0x4aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4412:	6b 85       	ldd	r22, Y+11	; 0x0b
    4414:	7c 85       	ldd	r23, Y+12	; 0x0c
    4416:	8d 85       	ldd	r24, Y+13	; 0x0d
    4418:	9e 85       	ldd	r25, Y+14	; 0x0e
    441a:	20 e0       	ldi	r18, 0x00	; 0
    441c:	30 e0       	ldi	r19, 0x00	; 0
    441e:	40 e2       	ldi	r20, 0x20	; 32
    4420:	51 e4       	ldi	r21, 0x41	; 65
    4422:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4426:	dc 01       	movw	r26, r24
    4428:	cb 01       	movw	r24, r22
    442a:	bc 01       	movw	r22, r24
    442c:	cd 01       	movw	r24, r26
    442e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4432:	dc 01       	movw	r26, r24
    4434:	cb 01       	movw	r24, r22
    4436:	9e 83       	std	Y+6, r25	; 0x06
    4438:	8d 83       	std	Y+5, r24	; 0x05
    443a:	0f c0       	rjmp	.+30     	; 0x445a <Lcd_Init+0x4a0>
    443c:	80 e9       	ldi	r24, 0x90	; 144
    443e:	91 e0       	ldi	r25, 0x01	; 1
    4440:	9c 83       	std	Y+4, r25	; 0x04
    4442:	8b 83       	std	Y+3, r24	; 0x03
    4444:	8b 81       	ldd	r24, Y+3	; 0x03
    4446:	9c 81       	ldd	r25, Y+4	; 0x04
    4448:	01 97       	sbiw	r24, 0x01	; 1
    444a:	f1 f7       	brne	.-4      	; 0x4448 <Lcd_Init+0x48e>
    444c:	9c 83       	std	Y+4, r25	; 0x04
    444e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4450:	8d 81       	ldd	r24, Y+5	; 0x05
    4452:	9e 81       	ldd	r25, Y+6	; 0x06
    4454:	01 97       	sbiw	r24, 0x01	; 1
    4456:	9e 83       	std	Y+6, r25	; 0x06
    4458:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    445a:	8d 81       	ldd	r24, Y+5	; 0x05
    445c:	9e 81       	ldd	r25, Y+6	; 0x06
    445e:	00 97       	sbiw	r24, 0x00	; 0
    4460:	69 f7       	brne	.-38     	; 0x443c <Lcd_Init+0x482>
    4462:	14 c0       	rjmp	.+40     	; 0x448c <Lcd_Init+0x4d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4464:	6f 81       	ldd	r22, Y+7	; 0x07
    4466:	78 85       	ldd	r23, Y+8	; 0x08
    4468:	89 85       	ldd	r24, Y+9	; 0x09
    446a:	9a 85       	ldd	r25, Y+10	; 0x0a
    446c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4470:	dc 01       	movw	r26, r24
    4472:	cb 01       	movw	r24, r22
    4474:	9e 83       	std	Y+6, r25	; 0x06
    4476:	8d 83       	std	Y+5, r24	; 0x05
    4478:	8d 81       	ldd	r24, Y+5	; 0x05
    447a:	9e 81       	ldd	r25, Y+6	; 0x06
    447c:	9a 83       	std	Y+2, r25	; 0x02
    447e:	89 83       	std	Y+1, r24	; 0x01
    4480:	89 81       	ldd	r24, Y+1	; 0x01
    4482:	9a 81       	ldd	r25, Y+2	; 0x02
    4484:	01 97       	sbiw	r24, 0x01	; 1
    4486:	f1 f7       	brne	.-4      	; 0x4484 <Lcd_Init+0x4ca>
    4488:	9a 83       	std	Y+2, r25	; 0x02
    448a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	Lcd_SendCMD(LCD_DISPLAY_ON_UNDER_LINE_CURSOR_OFF_BLOCK_CURSOR_OFF);
    448c:	8c e0       	ldi	r24, 0x0C	; 12
    448e:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
	Lcd_SendCMD(SET_DDRAM_ADDR);
    4492:	80 e8       	ldi	r24, 0x80	; 128
    4494:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
}
    4498:	ca 5b       	subi	r28, 0xBA	; 186
    449a:	df 4f       	sbci	r29, 0xFF	; 255
    449c:	0f b6       	in	r0, 0x3f	; 63
    449e:	f8 94       	cli
    44a0:	de bf       	out	0x3e, r29	; 62
    44a2:	0f be       	out	0x3f, r0	; 63
    44a4:	cd bf       	out	0x3d, r28	; 61
    44a6:	cf 91       	pop	r28
    44a8:	df 91       	pop	r29
    44aa:	1f 91       	pop	r17
    44ac:	0f 91       	pop	r16
    44ae:	08 95       	ret

000044b0 <Lcd_Clear>:
void Lcd_Clear(void){
    44b0:	df 93       	push	r29
    44b2:	cf 93       	push	r28
    44b4:	cd b7       	in	r28, 0x3d	; 61
    44b6:	de b7       	in	r29, 0x3e	; 62
Lcd_SendCMD(CLEAR);
    44b8:	81 e0       	ldi	r24, 0x01	; 1
    44ba:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <Lcd_SendCMD>
}
    44be:	cf 91       	pop	r28
    44c0:	df 91       	pop	r29
    44c2:	08 95       	ret

000044c4 <Lcd_PutString>:


void Lcd_PutString (u8* str)
{
    44c4:	df 93       	push	r29
    44c6:	cf 93       	push	r28
    44c8:	00 d0       	rcall	.+0      	; 0x44ca <Lcd_PutString+0x6>
    44ca:	cd b7       	in	r28, 0x3d	; 61
    44cc:	de b7       	in	r29, 0x3e	; 62
    44ce:	9a 83       	std	Y+2, r25	; 0x02
    44d0:	89 83       	std	Y+1, r24	; 0x01
    44d2:	0a c0       	rjmp	.+20     	; 0x44e8 <Lcd_PutString+0x24>
	 while (*str !='\0'){
		Lcd_PutChar(*str);
    44d4:	e9 81       	ldd	r30, Y+1	; 0x01
    44d6:	fa 81       	ldd	r31, Y+2	; 0x02
    44d8:	80 81       	ld	r24, Z
    44da:	0e 94 94 1f 	call	0x3f28	; 0x3f28 <Lcd_PutChar>
		str++;
    44de:	89 81       	ldd	r24, Y+1	; 0x01
    44e0:	9a 81       	ldd	r25, Y+2	; 0x02
    44e2:	01 96       	adiw	r24, 0x01	; 1
    44e4:	9a 83       	std	Y+2, r25	; 0x02
    44e6:	89 83       	std	Y+1, r24	; 0x01
}


void Lcd_PutString (u8* str)
{
	 while (*str !='\0'){
    44e8:	e9 81       	ldd	r30, Y+1	; 0x01
    44ea:	fa 81       	ldd	r31, Y+2	; 0x02
    44ec:	80 81       	ld	r24, Z
    44ee:	88 23       	and	r24, r24
    44f0:	89 f7       	brne	.-30     	; 0x44d4 <Lcd_PutString+0x10>
		Lcd_PutChar(*str);
		str++;
		}
}
    44f2:	0f 90       	pop	r0
    44f4:	0f 90       	pop	r0
    44f6:	cf 91       	pop	r28
    44f8:	df 91       	pop	r29
    44fa:	08 95       	ret

000044fc <lcd4_disply_char_at_X_Y>:

void lcd4_disply_char_at_X_Y (u8 data, u8 row, u8 col)
{
    44fc:	df 93       	push	r29
    44fe:	cf 93       	push	r28
    4500:	00 d0       	rcall	.+0      	; 0x4502 <lcd4_disply_char_at_X_Y+0x6>
    4502:	0f 92       	push	r0
    4504:	cd b7       	in	r28, 0x3d	; 61
    4506:	de b7       	in	r29, 0x3e	; 62
    4508:	89 83       	std	Y+1, r24	; 0x01
    450a:	6a 83       	std	Y+2, r22	; 0x02
    450c:	4b 83       	std	Y+3, r20	; 0x03
	Lcd_GoTo(row, col);
    450e:	8a 81       	ldd	r24, Y+2	; 0x02
    4510:	6b 81       	ldd	r22, Y+3	; 0x03
    4512:	0e 94 4f 1f 	call	0x3e9e	; 0x3e9e <Lcd_GoTo>
	Lcd_SendData(data);
    4516:	89 81       	ldd	r24, Y+1	; 0x01
    4518:	0e 94 3b 1b 	call	0x3676	; 0x3676 <Lcd_SendData>
}
    451c:	0f 90       	pop	r0
    451e:	0f 90       	pop	r0
    4520:	0f 90       	pop	r0
    4522:	cf 91       	pop	r28
    4524:	df 91       	pop	r29
    4526:	08 95       	ret

00004528 <Lcd_PutString_x_Y>:


void Lcd_PutString_x_Y(u8* data, u8 row, u8 col)
{
    4528:	df 93       	push	r29
    452a:	cf 93       	push	r28
    452c:	00 d0       	rcall	.+0      	; 0x452e <Lcd_PutString_x_Y+0x6>
    452e:	00 d0       	rcall	.+0      	; 0x4530 <Lcd_PutString_x_Y+0x8>
    4530:	cd b7       	in	r28, 0x3d	; 61
    4532:	de b7       	in	r29, 0x3e	; 62
    4534:	9a 83       	std	Y+2, r25	; 0x02
    4536:	89 83       	std	Y+1, r24	; 0x01
    4538:	6b 83       	std	Y+3, r22	; 0x03
    453a:	4c 83       	std	Y+4, r20	; 0x04
	Lcd_GoTo(row, col);
    453c:	8b 81       	ldd	r24, Y+3	; 0x03
    453e:	6c 81       	ldd	r22, Y+4	; 0x04
    4540:	0e 94 4f 1f 	call	0x3e9e	; 0x3e9e <Lcd_GoTo>
	Lcd_PutString(data);
    4544:	89 81       	ldd	r24, Y+1	; 0x01
    4546:	9a 81       	ldd	r25, Y+2	; 0x02
    4548:	0e 94 62 22 	call	0x44c4	; 0x44c4 <Lcd_PutString>
}
    454c:	0f 90       	pop	r0
    454e:	0f 90       	pop	r0
    4550:	0f 90       	pop	r0
    4552:	0f 90       	pop	r0
    4554:	cf 91       	pop	r28
    4556:	df 91       	pop	r29
    4558:	08 95       	ret

0000455a <LED4>:
#include "avr/delay.h"
#include "OS/OS_interface.h"


void LED4(void)
{
    455a:	df 93       	push	r29
    455c:	cf 93       	push	r28
    455e:	cd b7       	in	r28, 0x3d	; 61
    4560:	de b7       	in	r29, 0x3e	; 62
	Dio_FlipChannel(PA_4);
    4562:	84 e0       	ldi	r24, 0x04	; 4
    4564:	0e 94 13 16 	call	0x2c26	; 0x2c26 <Dio_FlipChannel>
}
    4568:	cf 91       	pop	r28
    456a:	df 91       	pop	r29
    456c:	08 95       	ret

0000456e <LED5>:

void LED5(void)
{
    456e:	df 93       	push	r29
    4570:	cf 93       	push	r28
    4572:	cd b7       	in	r28, 0x3d	; 61
    4574:	de b7       	in	r29, 0x3e	; 62
	Dio_FlipChannel(PA_5);
    4576:	85 e0       	ldi	r24, 0x05	; 5
    4578:	0e 94 13 16 	call	0x2c26	; 0x2c26 <Dio_FlipChannel>
}
    457c:	cf 91       	pop	r28
    457e:	df 91       	pop	r29
    4580:	08 95       	ret

00004582 <LED6>:


void LED6(void)
{
    4582:	df 93       	push	r29
    4584:	cf 93       	push	r28
    4586:	cd b7       	in	r28, 0x3d	; 61
    4588:	de b7       	in	r29, 0x3e	; 62
	Dio_FlipChannel(PA_6);
    458a:	86 e0       	ldi	r24, 0x06	; 6
    458c:	0e 94 13 16 	call	0x2c26	; 0x2c26 <Dio_FlipChannel>
}
    4590:	cf 91       	pop	r28
    4592:	df 91       	pop	r29
    4594:	08 95       	ret

00004596 <LED7>:

void LED7(void)
{
    4596:	df 93       	push	r29
    4598:	cf 93       	push	r28
    459a:	cd b7       	in	r28, 0x3d	; 61
    459c:	de b7       	in	r29, 0x3e	; 62
	Dio_FlipChannel(PA_7);
    459e:	87 e0       	ldi	r24, 0x07	; 7
    45a0:	0e 94 13 16 	call	0x2c26	; 0x2c26 <Dio_FlipChannel>
}
    45a4:	cf 91       	pop	r28
    45a6:	df 91       	pop	r29
    45a8:	08 95       	ret

000045aa <HW_Init>:

void HW_Init(void)
{
    45aa:	df 93       	push	r29
    45ac:	cf 93       	push	r28
    45ae:	cd b7       	in	r28, 0x3d	; 61
    45b0:	de b7       	in	r29, 0x3e	; 62
Port_Init(pin_cfg);
    45b2:	8d e7       	ldi	r24, 0x7D	; 125
    45b4:	91 e0       	ldi	r25, 0x01	; 1
    45b6:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <Port_Init>
GI_voidEnable();
    45ba:	0e 94 58 12 	call	0x24b0	; 0x24b0 <GI_voidEnable>
}
    45be:	cf 91       	pop	r28
    45c0:	df 91       	pop	r29
    45c2:	08 95       	ret

000045c4 <main>:

int main() {
    45c4:	df 93       	push	r29
    45c6:	cf 93       	push	r28
    45c8:	cd b7       	in	r28, 0x3d	; 61
    45ca:	de b7       	in	r29, 0x3e	; 62
HW_Init();
    45cc:	0e 94 d5 22 	call	0x45aa	; 0x45aa <HW_Init>

	OS_voidCreateTask(0,200,0,LED4);
    45d0:	2d ea       	ldi	r18, 0xAD	; 173
    45d2:	32 e2       	ldi	r19, 0x22	; 34
    45d4:	80 e0       	ldi	r24, 0x00	; 0
    45d6:	68 ec       	ldi	r22, 0xC8	; 200
    45d8:	70 e0       	ldi	r23, 0x00	; 0
    45da:	40 e0       	ldi	r20, 0x00	; 0
    45dc:	50 e0       	ldi	r21, 0x00	; 0
    45de:	0e 94 47 08 	call	0x108e	; 0x108e <OS_voidCreateTask>
	OS_voidCreateTask(0,200,0,LED5);
    45e2:	27 eb       	ldi	r18, 0xB7	; 183
    45e4:	32 e2       	ldi	r19, 0x22	; 34
    45e6:	80 e0       	ldi	r24, 0x00	; 0
    45e8:	68 ec       	ldi	r22, 0xC8	; 200
    45ea:	70 e0       	ldi	r23, 0x00	; 0
    45ec:	40 e0       	ldi	r20, 0x00	; 0
    45ee:	50 e0       	ldi	r21, 0x00	; 0
    45f0:	0e 94 47 08 	call	0x108e	; 0x108e <OS_voidCreateTask>
	OS_voidCreateTask(1,200,50,LED6);
    45f4:	21 ec       	ldi	r18, 0xC1	; 193
    45f6:	32 e2       	ldi	r19, 0x22	; 34
    45f8:	81 e0       	ldi	r24, 0x01	; 1
    45fa:	68 ec       	ldi	r22, 0xC8	; 200
    45fc:	70 e0       	ldi	r23, 0x00	; 0
    45fe:	42 e3       	ldi	r20, 0x32	; 50
    4600:	50 e0       	ldi	r21, 0x00	; 0
    4602:	0e 94 47 08 	call	0x108e	; 0x108e <OS_voidCreateTask>
	OS_voidCreateTask(1,200,50,LED7);
    4606:	2b ec       	ldi	r18, 0xCB	; 203
    4608:	32 e2       	ldi	r19, 0x22	; 34
    460a:	81 e0       	ldi	r24, 0x01	; 1
    460c:	68 ec       	ldi	r22, 0xC8	; 200
    460e:	70 e0       	ldi	r23, 0x00	; 0
    4610:	42 e3       	ldi	r20, 0x32	; 50
    4612:	50 e0       	ldi	r21, 0x00	; 0
    4614:	0e 94 47 08 	call	0x108e	; 0x108e <OS_voidCreateTask>
	OS_voidStartScheduler();
    4618:	0e 94 b5 09 	call	0x136a	; 0x136a <OS_voidStartScheduler>
    461c:	ff cf       	rjmp	.-2      	; 0x461c <main+0x58>

0000461e <__mulsi3>:
    461e:	62 9f       	mul	r22, r18
    4620:	d0 01       	movw	r26, r0
    4622:	73 9f       	mul	r23, r19
    4624:	f0 01       	movw	r30, r0
    4626:	82 9f       	mul	r24, r18
    4628:	e0 0d       	add	r30, r0
    462a:	f1 1d       	adc	r31, r1
    462c:	64 9f       	mul	r22, r20
    462e:	e0 0d       	add	r30, r0
    4630:	f1 1d       	adc	r31, r1
    4632:	92 9f       	mul	r25, r18
    4634:	f0 0d       	add	r31, r0
    4636:	83 9f       	mul	r24, r19
    4638:	f0 0d       	add	r31, r0
    463a:	74 9f       	mul	r23, r20
    463c:	f0 0d       	add	r31, r0
    463e:	65 9f       	mul	r22, r21
    4640:	f0 0d       	add	r31, r0
    4642:	99 27       	eor	r25, r25
    4644:	72 9f       	mul	r23, r18
    4646:	b0 0d       	add	r27, r0
    4648:	e1 1d       	adc	r30, r1
    464a:	f9 1f       	adc	r31, r25
    464c:	63 9f       	mul	r22, r19
    464e:	b0 0d       	add	r27, r0
    4650:	e1 1d       	adc	r30, r1
    4652:	f9 1f       	adc	r31, r25
    4654:	bd 01       	movw	r22, r26
    4656:	cf 01       	movw	r24, r30
    4658:	11 24       	eor	r1, r1
    465a:	08 95       	ret

0000465c <__udivmodhi4>:
    465c:	aa 1b       	sub	r26, r26
    465e:	bb 1b       	sub	r27, r27
    4660:	51 e1       	ldi	r21, 0x11	; 17
    4662:	07 c0       	rjmp	.+14     	; 0x4672 <__udivmodhi4_ep>

00004664 <__udivmodhi4_loop>:
    4664:	aa 1f       	adc	r26, r26
    4666:	bb 1f       	adc	r27, r27
    4668:	a6 17       	cp	r26, r22
    466a:	b7 07       	cpc	r27, r23
    466c:	10 f0       	brcs	.+4      	; 0x4672 <__udivmodhi4_ep>
    466e:	a6 1b       	sub	r26, r22
    4670:	b7 0b       	sbc	r27, r23

00004672 <__udivmodhi4_ep>:
    4672:	88 1f       	adc	r24, r24
    4674:	99 1f       	adc	r25, r25
    4676:	5a 95       	dec	r21
    4678:	a9 f7       	brne	.-22     	; 0x4664 <__udivmodhi4_loop>
    467a:	80 95       	com	r24
    467c:	90 95       	com	r25
    467e:	bc 01       	movw	r22, r24
    4680:	cd 01       	movw	r24, r26
    4682:	08 95       	ret

00004684 <__udivmodsi4>:
    4684:	a1 e2       	ldi	r26, 0x21	; 33
    4686:	1a 2e       	mov	r1, r26
    4688:	aa 1b       	sub	r26, r26
    468a:	bb 1b       	sub	r27, r27
    468c:	fd 01       	movw	r30, r26
    468e:	0d c0       	rjmp	.+26     	; 0x46aa <__udivmodsi4_ep>

00004690 <__udivmodsi4_loop>:
    4690:	aa 1f       	adc	r26, r26
    4692:	bb 1f       	adc	r27, r27
    4694:	ee 1f       	adc	r30, r30
    4696:	ff 1f       	adc	r31, r31
    4698:	a2 17       	cp	r26, r18
    469a:	b3 07       	cpc	r27, r19
    469c:	e4 07       	cpc	r30, r20
    469e:	f5 07       	cpc	r31, r21
    46a0:	20 f0       	brcs	.+8      	; 0x46aa <__udivmodsi4_ep>
    46a2:	a2 1b       	sub	r26, r18
    46a4:	b3 0b       	sbc	r27, r19
    46a6:	e4 0b       	sbc	r30, r20
    46a8:	f5 0b       	sbc	r31, r21

000046aa <__udivmodsi4_ep>:
    46aa:	66 1f       	adc	r22, r22
    46ac:	77 1f       	adc	r23, r23
    46ae:	88 1f       	adc	r24, r24
    46b0:	99 1f       	adc	r25, r25
    46b2:	1a 94       	dec	r1
    46b4:	69 f7       	brne	.-38     	; 0x4690 <__udivmodsi4_loop>
    46b6:	60 95       	com	r22
    46b8:	70 95       	com	r23
    46ba:	80 95       	com	r24
    46bc:	90 95       	com	r25
    46be:	9b 01       	movw	r18, r22
    46c0:	ac 01       	movw	r20, r24
    46c2:	bd 01       	movw	r22, r26
    46c4:	cf 01       	movw	r24, r30
    46c6:	08 95       	ret

000046c8 <__prologue_saves__>:
    46c8:	2f 92       	push	r2
    46ca:	3f 92       	push	r3
    46cc:	4f 92       	push	r4
    46ce:	5f 92       	push	r5
    46d0:	6f 92       	push	r6
    46d2:	7f 92       	push	r7
    46d4:	8f 92       	push	r8
    46d6:	9f 92       	push	r9
    46d8:	af 92       	push	r10
    46da:	bf 92       	push	r11
    46dc:	cf 92       	push	r12
    46de:	df 92       	push	r13
    46e0:	ef 92       	push	r14
    46e2:	ff 92       	push	r15
    46e4:	0f 93       	push	r16
    46e6:	1f 93       	push	r17
    46e8:	cf 93       	push	r28
    46ea:	df 93       	push	r29
    46ec:	cd b7       	in	r28, 0x3d	; 61
    46ee:	de b7       	in	r29, 0x3e	; 62
    46f0:	ca 1b       	sub	r28, r26
    46f2:	db 0b       	sbc	r29, r27
    46f4:	0f b6       	in	r0, 0x3f	; 63
    46f6:	f8 94       	cli
    46f8:	de bf       	out	0x3e, r29	; 62
    46fa:	0f be       	out	0x3f, r0	; 63
    46fc:	cd bf       	out	0x3d, r28	; 61
    46fe:	09 94       	ijmp

00004700 <__epilogue_restores__>:
    4700:	2a 88       	ldd	r2, Y+18	; 0x12
    4702:	39 88       	ldd	r3, Y+17	; 0x11
    4704:	48 88       	ldd	r4, Y+16	; 0x10
    4706:	5f 84       	ldd	r5, Y+15	; 0x0f
    4708:	6e 84       	ldd	r6, Y+14	; 0x0e
    470a:	7d 84       	ldd	r7, Y+13	; 0x0d
    470c:	8c 84       	ldd	r8, Y+12	; 0x0c
    470e:	9b 84       	ldd	r9, Y+11	; 0x0b
    4710:	aa 84       	ldd	r10, Y+10	; 0x0a
    4712:	b9 84       	ldd	r11, Y+9	; 0x09
    4714:	c8 84       	ldd	r12, Y+8	; 0x08
    4716:	df 80       	ldd	r13, Y+7	; 0x07
    4718:	ee 80       	ldd	r14, Y+6	; 0x06
    471a:	fd 80       	ldd	r15, Y+5	; 0x05
    471c:	0c 81       	ldd	r16, Y+4	; 0x04
    471e:	1b 81       	ldd	r17, Y+3	; 0x03
    4720:	aa 81       	ldd	r26, Y+2	; 0x02
    4722:	b9 81       	ldd	r27, Y+1	; 0x01
    4724:	ce 0f       	add	r28, r30
    4726:	d1 1d       	adc	r29, r1
    4728:	0f b6       	in	r0, 0x3f	; 63
    472a:	f8 94       	cli
    472c:	de bf       	out	0x3e, r29	; 62
    472e:	0f be       	out	0x3f, r0	; 63
    4730:	cd bf       	out	0x3d, r28	; 61
    4732:	ed 01       	movw	r28, r26
    4734:	08 95       	ret

00004736 <_exit>:
    4736:	f8 94       	cli

00004738 <__stop_program>:
    4738:	ff cf       	rjmp	.-2      	; 0x4738 <__stop_program>
