vendor_name = ModelSim
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/int32add.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/int32mult.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_int32add.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_int32mult.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/int32dualportRAM.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_int32dualportRAM.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/eqSolver.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/testbench_eqSolver.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex1.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex2.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex3.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex4.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/ex4_cse.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/test_ex4.vhd
source_file = 1, e:/intelquartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/intelquartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/intelquartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/intelquartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/COMP-764---HLS/Assignment/VHDLCircuits/db/assignment1.cbx.xml
design_name = ex4
instance = comp, \q[0]~output\, q[0]~output, ex4, 1
instance = comp, \q[1]~output\, q[1]~output, ex4, 1
instance = comp, \q[2]~output\, q[2]~output, ex4, 1
instance = comp, \q[3]~output\, q[3]~output, ex4, 1
instance = comp, \q[4]~output\, q[4]~output, ex4, 1
instance = comp, \q[5]~output\, q[5]~output, ex4, 1
instance = comp, \q[6]~output\, q[6]~output, ex4, 1
instance = comp, \q[7]~output\, q[7]~output, ex4, 1
instance = comp, \q[8]~output\, q[8]~output, ex4, 1
instance = comp, \q[9]~output\, q[9]~output, ex4, 1
instance = comp, \q[10]~output\, q[10]~output, ex4, 1
instance = comp, \q[11]~output\, q[11]~output, ex4, 1
instance = comp, \q[12]~output\, q[12]~output, ex4, 1
instance = comp, \q[13]~output\, q[13]~output, ex4, 1
instance = comp, \q[14]~output\, q[14]~output, ex4, 1
instance = comp, \q[15]~output\, q[15]~output, ex4, 1
instance = comp, \q[16]~output\, q[16]~output, ex4, 1
instance = comp, \q[17]~output\, q[17]~output, ex4, 1
instance = comp, \q[18]~output\, q[18]~output, ex4, 1
instance = comp, \q[19]~output\, q[19]~output, ex4, 1
instance = comp, \q[20]~output\, q[20]~output, ex4, 1
instance = comp, \q[21]~output\, q[21]~output, ex4, 1
instance = comp, \q[22]~output\, q[22]~output, ex4, 1
instance = comp, \q[23]~output\, q[23]~output, ex4, 1
instance = comp, \q[24]~output\, q[24]~output, ex4, 1
instance = comp, \q[25]~output\, q[25]~output, ex4, 1
instance = comp, \q[26]~output\, q[26]~output, ex4, 1
instance = comp, \q[27]~output\, q[27]~output, ex4, 1
instance = comp, \q[28]~output\, q[28]~output, ex4, 1
instance = comp, \q[29]~output\, q[29]~output, ex4, 1
instance = comp, \q[30]~output\, q[30]~output, ex4, 1
instance = comp, \q[31]~output\, q[31]~output, ex4, 1
instance = comp, \clk_f~input\, clk_f~input, ex4, 1
instance = comp, \clk_f~inputCLKENA0\, clk_f~inputCLKENA0, ex4, 1
instance = comp, \state[2]\, state[2], ex4, 1
instance = comp, \state[3]\, state[3], ex4, 1
instance = comp, \state~2\, state~2, ex4, 1
instance = comp, \state[2]~DUPLICATE\, state[2]~DUPLICATE, ex4, 1
instance = comp, \state[1]\, state[1], ex4, 1
instance = comp, \state~3\, state~3, ex4, 1
instance = comp, \state[3]~DUPLICATE\, state[3]~DUPLICATE, ex4, 1
instance = comp, \state~1\, state~1, ex4, 1
instance = comp, \state[1]~DUPLICATE\, state[1]~DUPLICATE, ex4, 1
instance = comp, \state~0\, state~0, ex4, 1
instance = comp, \state[0]\, state[0], ex4, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ex4, 1
