// Seed: 2320675643
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  logic id_5 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd5,
    parameter id_12 = 32'd39,
    parameter id_6  = 32'd54
) (
    input wand _id_0,
    output uwire id_1,
    input wor id_2,
    output tri0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    output tri0 _id_6,
    input supply1 id_7,
    output uwire id_8,
    output tri1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    input supply0 _id_12,
    output supply1 id_13,
    input wire id_14,
    output tri1 id_15,
    input wand id_16
);
  wire id_18;
  wire [-1 : ~  id_0] id_19;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20,
      id_19
  );
  logic [1 'b0 ?  -1  /  id_12 : id_6 : 1 'b0] id_21;
  ;
endmodule
