// Seed: 803619624
module module_0 (
    output tri id_0,
    output wand id_1,
    input supply0 id_2
);
  logic [7:0] id_4 = id_4[1<<1 : 1];
  tri0 id_5;
  assign module_1._id_4 = 0;
  assign id_5 = id_2 ? -1 : -1'h0;
endmodule
module module_1 #(
    parameter id_3 = 32'd15,
    parameter id_4 = 32'd6
) (
    output wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri   _id_3,
    input  wor   _id_4
);
  wire [id_3  .  id_3 : id_4] id_6;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1
  );
  wire [-1 : id_4] id_7;
  assign id_0 = 1;
endmodule
