
*** Running vivado
    with args -log design_3_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tengk/CG4002/mlpHLS/mlp_HLS/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.879 ; gain = 0.000
Command: synth_design -top design_3_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.504 ; gain = 72.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_wrapper' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_3' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_3_axi_bram_ctrl_0_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_axi_bram_ctrl_0_0' (1#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_3_axi_bram_ctrl_0_bram_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_axi_bram_ctrl_0_bram_0' (2#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_3_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:277]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_3_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:277]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'design_3_axi_bram_ctrl_0_bram_0' has 16 connections declared, but only 14 given [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:277]
INFO: [Synth 8-6157] synthesizing module 'design_3_axi_dma_0_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_axi_dma_0_0' (3#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_3_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:292]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_3_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:292]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_3_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:292]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_3_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:292]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_3_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:292]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_3_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:292]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_3_axi_dma_0_0' has 64 connections declared, but only 58 given [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:292]
INFO: [Synth 8-6157] synthesizing module 'design_3_axi_smc_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_axi_smc_0' (4#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_3_mlp_HLS_0_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_mlp_HLS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_mlp_HLS_0_0' (5#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_mlp_HLS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_3_ps8_0_axi_periph_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:697]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1DAICAY' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:1764]
INFO: [Synth 8-6157] synthesizing module 'design_3_auto_ds_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_auto_ds_0' (6#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_3_auto_pc_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_auto_pc_0' (7#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_3_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2111]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_3_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2111]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_3_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2111]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_3_auto_pc_0' has 56 connections declared, but only 53 given [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1DAICAY' (8#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:1764]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_QCGMJV' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2167]
INFO: [Synth 8-6157] synthesizing module 'design_3_auto_ds_1' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_auto_ds_1' (9#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_auto_ds_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_3_auto_ds_1' is unconnected for instance 'auto_ds' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2462]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'design_3_auto_ds_1' is unconnected for instance 'auto_ds' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2462]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_3_auto_ds_1' is unconnected for instance 'auto_ds' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2462]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'design_3_auto_ds_1' is unconnected for instance 'auto_ds' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2462]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'design_3_auto_ds_1' has 76 connections declared, but only 72 given [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2462]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_QCGMJV' (10#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2167]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_K54S5K' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2537]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_K54S5K' (11#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2537]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1AK17XL' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2823]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1AK17XL' (12#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:2823]
INFO: [Synth 8-6157] synthesizing module 'design_3_xbar_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_xbar_0' (13#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'design_3_xbar_0' is unconnected for instance 'xbar' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'design_3_xbar_0' is unconnected for instance 'xbar' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:1681]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_3_xbar_0' has 82 connections declared, but only 80 given [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:1681]
INFO: [Synth 8-6155] done synthesizing module 'design_3_ps8_0_axi_periph_0' (14#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:697]
INFO: [Synth 8-6157] synthesizing module 'design_3_rst_ps8_0_99M_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_rst_ps8_0_99M_0' (15#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_3_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:567]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_3_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:567]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_3_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:567]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_3_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:567]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_3_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:567]
INFO: [Synth 8-6157] synthesizing module 'design_3_zynq_ultra_ps_e_0_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_zynq_ultra_ps_e_0_0' (16#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/.Xil/Vivado-18296-Teng-Dell/realtime/design_3_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_3_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:574]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_3_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:574]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_3_zynq_ultra_ps_e_0_0' has 122 connections declared, but only 120 given [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:574]
INFO: [Synth 8-6155] done synthesizing module 'design_3' (17#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/synth/design_3.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_3_wrapper' (18#1) [C:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.090 ; gain = 133.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1470.098 ; gain = 147.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1470.098 ; gain = 147.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1470.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_axi_dma_0_0/design_3_axi_dma_0_0/design_3_axi_dma_0_0_in_context.xdc] for cell 'design_3_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_axi_dma_0_0/design_3_axi_dma_0_0/design_3_axi_dma_0_0_in_context.xdc] for cell 'design_3_i/axi_dma_0'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_mlp_HLS_0_0/design_3_mlp_HLS_0_0/design_3_mlp_HLS_0_0_in_context.xdc] for cell 'design_3_i/mlp_HLS_0'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_mlp_HLS_0_0/design_3_mlp_HLS_0_0/design_3_mlp_HLS_0_0_in_context.xdc] for cell 'design_3_i/mlp_HLS_0'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_zynq_ultra_ps_e_0_0/design_3_zynq_ultra_ps_e_0_0/design_3_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_3_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_zynq_ultra_ps_e_0_0/design_3_zynq_ultra_ps_e_0_0/design_3_zynq_ultra_ps_e_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_zynq_ultra_ps_e_0_0/design_3_zynq_ultra_ps_e_0_0/design_3_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_3_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_xbar_0/design_3_xbar_0/design_3_xbar_0_in_context.xdc] for cell 'design_3_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_xbar_0/design_3_xbar_0/design_3_xbar_0_in_context.xdc] for cell 'design_3_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_rst_ps8_0_99M_0/design_3_rst_ps8_0_99M_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_3_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_rst_ps8_0_99M_0/design_3_rst_ps8_0_99M_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_3_i/rst_ps8_0_99M'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_axi_smc_0/design_3_axi_smc_0/design_3_axi_smc_0_in_context.xdc] for cell 'design_3_i/axi_smc'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_axi_smc_0/design_3_axi_smc_0/design_3_axi_smc_0_in_context.xdc] for cell 'design_3_i/axi_smc'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_axi_bram_ctrl_0_0/design_3_axi_bram_ctrl_0_0/design_3_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_3_i/axi_bram_ctrl_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_axi_bram_ctrl_0_0/design_3_axi_bram_ctrl_0_0/design_3_axi_bram_ctrl_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_axi_bram_ctrl_0_0/design_3_axi_bram_ctrl_0_0/design_3_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_3_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_axi_bram_ctrl_0_bram_0/design_3_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_3_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_axi_bram_ctrl_0_bram_0/design_3_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_3_i/axi_bram_ctrl_0_bram'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_auto_ds_0/design_3_auto_ds_0/design_3_auto_ds_0_in_context.xdc] for cell 'design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_auto_ds_0/design_3_auto_ds_0/design_3_auto_ds_0_in_context.xdc] for cell 'design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_auto_pc_0/design_3_auto_pc_0/design_3_auto_pc_0_in_context.xdc] for cell 'design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_auto_pc_0/design_3_auto_pc_0/design_3_auto_pc_0_in_context.xdc] for cell 'design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_auto_ds_1/design_3_auto_ds_1/design_3_auto_ds_1_in_context.xdc] for cell 'design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_auto_ds_1/design_3_auto_ds_1/design_3_auto_ds_1_in_context.xdc] for cell 'design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1514.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1514.102 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_3_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1522.289 ; gain = 199.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1522.289 ; gain = 199.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/mlp_HLS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1522.289 ; gain = 199.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1522.289 ; gain = 199.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1522.289 ; gain = 199.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2176.789 ; gain = 854.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2177.012 ; gain = 854.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2197.504 ; gain = 874.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2202.305 ; gain = 879.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2202.305 ; gain = 879.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2202.305 ; gain = 879.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2202.305 ; gain = 879.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2202.305 ; gain = 879.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2202.305 ; gain = 879.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_3_xbar_0                 |         1|
|2     |design_3_auto_ds_0              |         1|
|3     |design_3_auto_pc_0              |         1|
|4     |design_3_auto_ds_1              |         1|
|5     |design_3_axi_bram_ctrl_0_0      |         1|
|6     |design_3_axi_bram_ctrl_0_bram_0 |         1|
|7     |design_3_axi_dma_0_0            |         1|
|8     |design_3_axi_smc_0              |         1|
|9     |design_3_mlp_HLS_0_0            |         1|
|10    |design_3_rst_ps8_0_99M_0        |         1|
|11    |design_3_zynq_ultra_ps_e_0_0    |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_3_auto_ds              |     2|
|3     |design_3_auto_pc              |     1|
|4     |design_3_axi_bram_ctrl_0      |     1|
|5     |design_3_axi_bram_ctrl_0_bram |     1|
|6     |design_3_axi_dma_0            |     1|
|7     |design_3_axi_smc              |     1|
|8     |design_3_mlp_HLS_0            |     1|
|9     |design_3_rst_ps8_0_99M        |     1|
|10    |design_3_xbar                 |     1|
|11    |design_3_zynq_ultra_ps_e_0    |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2202.305 ; gain = 879.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2202.305 ; gain = 827.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2202.305 ; gain = 879.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2202.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 2243.695 ; gain = 1218.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/tengk/mlp_HLS/mlp_HLS.runs/synth_1/design_3_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_wrapper_utilization_synth.rpt -pb design_3_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 23:09:23 2022...
