// Seed: 1001900267
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output wire id_2,
    output tri id_3,
    output tri1 id_4,
    input supply1 id_5
);
  wire id_7;
  assign module_1.id_0 = 0;
  logic [7:0] id_8;
  wire id_9;
  wire id_10 = id_7;
  assign id_4 = id_8[1] & "" || "";
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    output wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output wire id_10,
    input wor id_11
);
  timeprecision 1ps;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_6,
      id_5,
      id_10,
      id_9
  );
  wire id_14;
endmodule
