Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr  4 16:31:47 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.984        0.000                      0                  150        0.177        0.000                      0                  150        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           4.984        0.000                      0                  150        0.177        0.000                      0                  150        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        4.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 vgaPortDriver/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.086ns (25.712%)  route 3.138ns (74.288%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724     5.327    vgaPortDriver/CLK
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vgaPortDriver/y_counter_reg[5]/Q
                         net (fo=6, routed)           0.841     6.624    vgaPortDriver/y_counter_reg_n_0_[5]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.154     6.778 r  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.592     7.370    vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.327     7.697 f  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.057     8.754    vgaPortDriver/clockEdge25MHz/y_counter_reg[9]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.149     8.903 r  vgaPortDriver/clockEdge25MHz/out_charXPos[6]_i_1/O
                         net (fo=7, routed)           0.648     9.550    vgaPortDriver/clockEdge25MHz_n_0
    SLICE_X6Y95          FDRE                                         r  vgaPortDriver/out_charXPos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.603    15.026    vgaPortDriver/CLK
    SLICE_X6Y95          FDRE                                         r  vgaPortDriver/out_charXPos_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y95          FDRE (Setup_fdre_C_R)       -0.732    14.534    vgaPortDriver/out_charXPos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 vgaPortDriver/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.086ns (25.712%)  route 3.138ns (74.288%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724     5.327    vgaPortDriver/CLK
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vgaPortDriver/y_counter_reg[5]/Q
                         net (fo=6, routed)           0.841     6.624    vgaPortDriver/y_counter_reg_n_0_[5]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.154     6.778 r  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.592     7.370    vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.327     7.697 f  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.057     8.754    vgaPortDriver/clockEdge25MHz/y_counter_reg[9]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.149     8.903 r  vgaPortDriver/clockEdge25MHz/out_charXPos[6]_i_1/O
                         net (fo=7, routed)           0.648     9.550    vgaPortDriver/clockEdge25MHz_n_0
    SLICE_X6Y95          FDRE                                         r  vgaPortDriver/out_charXPos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.603    15.026    vgaPortDriver/CLK
    SLICE_X6Y95          FDRE                                         r  vgaPortDriver/out_charXPos_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y95          FDRE (Setup_fdre_C_R)       -0.732    14.534    vgaPortDriver/out_charXPos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 vgaPortDriver/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.086ns (25.712%)  route 3.138ns (74.288%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724     5.327    vgaPortDriver/CLK
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vgaPortDriver/y_counter_reg[5]/Q
                         net (fo=6, routed)           0.841     6.624    vgaPortDriver/y_counter_reg_n_0_[5]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.154     6.778 r  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.592     7.370    vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.327     7.697 f  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.057     8.754    vgaPortDriver/clockEdge25MHz/y_counter_reg[9]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.149     8.903 r  vgaPortDriver/clockEdge25MHz/out_charXPos[6]_i_1/O
                         net (fo=7, routed)           0.648     9.550    vgaPortDriver/clockEdge25MHz_n_0
    SLICE_X6Y95          FDRE                                         r  vgaPortDriver/out_charXPos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.603    15.026    vgaPortDriver/CLK
    SLICE_X6Y95          FDRE                                         r  vgaPortDriver/out_charXPos_reg[4]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y95          FDRE (Setup_fdre_C_R)       -0.732    14.534    vgaPortDriver/out_charXPos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 vgaPortDriver/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.086ns (25.712%)  route 3.138ns (74.288%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724     5.327    vgaPortDriver/CLK
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vgaPortDriver/y_counter_reg[5]/Q
                         net (fo=6, routed)           0.841     6.624    vgaPortDriver/y_counter_reg_n_0_[5]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.154     6.778 r  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.592     7.370    vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.327     7.697 f  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.057     8.754    vgaPortDriver/clockEdge25MHz/y_counter_reg[9]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.149     8.903 r  vgaPortDriver/clockEdge25MHz/out_charXPos[6]_i_1/O
                         net (fo=7, routed)           0.648     9.550    vgaPortDriver/clockEdge25MHz_n_0
    SLICE_X6Y95          FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.603    15.026    vgaPortDriver/CLK
    SLICE_X6Y95          FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y95          FDRE (Setup_fdre_C_R)       -0.732    14.534    vgaPortDriver/out_charXPos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 vgaPortDriver/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 1.086ns (26.599%)  route 2.997ns (73.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724     5.327    vgaPortDriver/CLK
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vgaPortDriver/y_counter_reg[5]/Q
                         net (fo=6, routed)           0.841     6.624    vgaPortDriver/y_counter_reg_n_0_[5]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.154     6.778 r  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.592     7.370    vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.327     7.697 f  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.057     8.754    vgaPortDriver/clockEdge25MHz/y_counter_reg[9]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.149     8.903 r  vgaPortDriver/clockEdge25MHz/out_charXPos[6]_i_1/O
                         net (fo=7, routed)           0.507     9.409    vgaPortDriver/clockEdge25MHz_n_0
    SLICE_X6Y96          FDRE                                         r  vgaPortDriver/out_charXPos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.603    15.026    vgaPortDriver/CLK
    SLICE_X6Y96          FDRE                                         r  vgaPortDriver/out_charXPos_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.732    14.534    vgaPortDriver/out_charXPos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 vgaPortDriver/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 1.086ns (26.599%)  route 2.997ns (73.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724     5.327    vgaPortDriver/CLK
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vgaPortDriver/y_counter_reg[5]/Q
                         net (fo=6, routed)           0.841     6.624    vgaPortDriver/y_counter_reg_n_0_[5]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.154     6.778 r  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.592     7.370    vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.327     7.697 f  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.057     8.754    vgaPortDriver/clockEdge25MHz/y_counter_reg[9]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.149     8.903 r  vgaPortDriver/clockEdge25MHz/out_charXPos[6]_i_1/O
                         net (fo=7, routed)           0.507     9.409    vgaPortDriver/clockEdge25MHz_n_0
    SLICE_X6Y96          FDRE                                         r  vgaPortDriver/out_charXPos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.603    15.026    vgaPortDriver/CLK
    SLICE_X6Y96          FDRE                                         r  vgaPortDriver/out_charXPos_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.732    14.534    vgaPortDriver/out_charXPos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 vgaPortDriver/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 1.086ns (26.599%)  route 2.997ns (73.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724     5.327    vgaPortDriver/CLK
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vgaPortDriver/y_counter_reg[5]/Q
                         net (fo=6, routed)           0.841     6.624    vgaPortDriver/y_counter_reg_n_0_[5]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.154     6.778 r  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.592     7.370    vgaPortDriver/out_vgaR_OBUF[3]_inst_i_14_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.327     7.697 f  vgaPortDriver/out_vgaR_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.057     8.754    vgaPortDriver/clockEdge25MHz/y_counter_reg[9]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.149     8.903 r  vgaPortDriver/clockEdge25MHz/out_charXPos[6]_i_1/O
                         net (fo=7, routed)           0.507     9.409    vgaPortDriver/clockEdge25MHz_n_0
    SLICE_X6Y96          FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.603    15.026    vgaPortDriver/CLK
    SLICE_X6Y96          FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.732    14.534    vgaPortDriver/out_charXPos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_charBasePos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charYPos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.324ns (30.882%)  route 2.963ns (69.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.726     5.329    vgaPortDriver/CLK
    SLICE_X1Y98          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  vgaPortDriver/x_charBasePos_reg[4]/Q
                         net (fo=6, routed)           0.681     6.466    vgaPortDriver/x_charBasePos_reg_n_0_[4]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.150     6.616 f  vgaPortDriver/x_charBasePos[10]_i_4/O
                         net (fo=4, routed)           0.586     7.202    vgaPortDriver/x_charBasePos[10]_i_4_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.358     7.560 f  vgaPortDriver/out_charXPos[6]_i_4/O
                         net (fo=2, routed)           1.109     8.668    vgaPortDriver/clockEdge25MHz/x_charBasePos_reg[9]
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.360     9.028 r  vgaPortDriver/clockEdge25MHz/out_charYPos[4]_i_1/O
                         net (fo=5, routed)           0.588     9.616    vgaPortDriver/clockEdge25MHz_n_3
    SLICE_X3Y96          FDRE                                         r  vgaPortDriver/out_charYPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.605    15.028    vgaPortDriver/CLK
    SLICE_X3Y96          FDRE                                         r  vgaPortDriver/out_charYPos_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_CE)      -0.407    14.860    vgaPortDriver/out_charYPos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_charBasePos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charYPos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.324ns (30.882%)  route 2.963ns (69.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.726     5.329    vgaPortDriver/CLK
    SLICE_X1Y98          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  vgaPortDriver/x_charBasePos_reg[4]/Q
                         net (fo=6, routed)           0.681     6.466    vgaPortDriver/x_charBasePos_reg_n_0_[4]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.150     6.616 f  vgaPortDriver/x_charBasePos[10]_i_4/O
                         net (fo=4, routed)           0.586     7.202    vgaPortDriver/x_charBasePos[10]_i_4_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.358     7.560 f  vgaPortDriver/out_charXPos[6]_i_4/O
                         net (fo=2, routed)           1.109     8.668    vgaPortDriver/clockEdge25MHz/x_charBasePos_reg[9]
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.360     9.028 r  vgaPortDriver/clockEdge25MHz/out_charYPos[4]_i_1/O
                         net (fo=5, routed)           0.588     9.616    vgaPortDriver/clockEdge25MHz_n_3
    SLICE_X3Y96          FDRE                                         r  vgaPortDriver/out_charYPos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.605    15.028    vgaPortDriver/CLK
    SLICE_X3Y96          FDRE                                         r  vgaPortDriver/out_charYPos_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_CE)      -0.407    14.860    vgaPortDriver/out_charYPos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_charBasePos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/out_charYPos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.324ns (30.882%)  route 2.963ns (69.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.726     5.329    vgaPortDriver/CLK
    SLICE_X1Y98          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  vgaPortDriver/x_charBasePos_reg[4]/Q
                         net (fo=6, routed)           0.681     6.466    vgaPortDriver/x_charBasePos_reg_n_0_[4]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.150     6.616 f  vgaPortDriver/x_charBasePos[10]_i_4/O
                         net (fo=4, routed)           0.586     7.202    vgaPortDriver/x_charBasePos[10]_i_4_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.358     7.560 f  vgaPortDriver/out_charXPos[6]_i_4/O
                         net (fo=2, routed)           1.109     8.668    vgaPortDriver/clockEdge25MHz/x_charBasePos_reg[9]
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.360     9.028 r  vgaPortDriver/clockEdge25MHz/out_charYPos[4]_i_1/O
                         net (fo=5, routed)           0.588     9.616    vgaPortDriver/clockEdge25MHz_n_3
    SLICE_X3Y96          FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.605    15.028    vgaPortDriver/CLK
    SLICE_X3Y96          FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_CE)      -0.407    14.860    vgaPortDriver/out_charYPos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    vgaPortDriver/CLK
    SLICE_X0Y99          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  vgaPortDriver/x_charBasePos_reg[7]/Q
                         net (fo=5, routed)           0.108     1.773    vgaPortDriver/x_charBasePos_reg_n_0_[7]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.048     1.821 r  vgaPortDriver/x_charBasePos[9]_i_1/O
                         net (fo=1, routed)           0.000     1.821    vgaPortDriver/x_charBasePos[9]
    SLICE_X1Y99          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.878     2.043    vgaPortDriver/CLK
    SLICE_X1Y99          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[9]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.107     1.644    vgaPortDriver/x_charBasePos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    vgaPortDriver/CLK
    SLICE_X0Y99          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  vgaPortDriver/x_charBasePos_reg[7]/Q
                         net (fo=5, routed)           0.108     1.773    vgaPortDriver/x_charBasePos_reg_n_0_[7]
    SLICE_X1Y99          LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  vgaPortDriver/x_charBasePos[10]_i_3/O
                         net (fo=1, routed)           0.000     1.818    vgaPortDriver/x_charBasePos[10]
    SLICE_X1Y99          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.878     2.043    vgaPortDriver/CLK
    SLICE_X1Y99          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[10]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091     1.628    vgaPortDriver/x_charBasePos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_pixelCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.324%)  route 0.328ns (58.676%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.517    vgaPortDriver/CLK
    SLICE_X4Y101         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           0.174     1.832    vgaPortDriver/clockEdge25MHz/Q[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.877 f  vgaPortDriver/clockEdge25MHz/y_counter[10]_i_1/O
                         net (fo=18, routed)          0.154     2.031    vgaPortDriver/clockEdge25MHz/y_counter_reg[0]
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.045     2.076 r  vgaPortDriver/clockEdge25MHz/x_pixelCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.076    vgaPortDriver/clockEdge25MHz_n_8
    SLICE_X4Y99          FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.875     2.040    vgaPortDriver/CLK
    SLICE_X4Y99          FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     1.886    vgaPortDriver/x_pixelCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.724%)  route 0.111ns (37.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    vgaPortDriver/CLK
    SLICE_X4Y99          FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  vgaPortDriver/x_pixelCounter_reg[0]/Q
                         net (fo=10, routed)          0.111     1.775    vgaPortDriver/x_pixelCounter_reg_n_0_[0]
    SLICE_X5Y99          LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  vgaPortDriver/x_charPixelPos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vgaPortDriver/p_0_in[2]
    SLICE_X5Y99          FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.875     2.040    vgaPortDriver/CLK
    SLICE_X5Y99          FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[2]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.092     1.628    vgaPortDriver/x_charPixelPos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.362%)  route 0.138ns (42.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    vgaPortDriver/CLK
    SLICE_X1Y98          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  vgaPortDriver/x_charBasePos_reg[4]/Q
                         net (fo=6, routed)           0.138     1.804    vgaPortDriver/x_charBasePos_reg_n_0_[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  vgaPortDriver/x_charBasePos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vgaPortDriver/x_charBasePos[8]
    SLICE_X1Y99          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.878     2.043    vgaPortDriver/CLK
    SLICE_X1Y99          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[8]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.092     1.632    vgaPortDriver/x_charBasePos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.147%)  route 0.171ns (47.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    vgaPortDriver/CLK
    SLICE_X1Y99          FDRE                                         r  vgaPortDriver/x_charBasePos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  vgaPortDriver/x_charBasePos_reg[3]/Q
                         net (fo=7, routed)           0.171     1.836    vgaPortDriver/x_charBasePos_reg_n_0_[3]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  vgaPortDriver/x_charPixelPos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    vgaPortDriver/p_0_in[3]
    SLICE_X2Y99          FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.878     2.043    vgaPortDriver/CLK
    SLICE_X2Y99          FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     1.661    vgaPortDriver/x_charPixelPos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_pixelCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.686%)  route 0.167ns (47.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    vgaPortDriver/CLK
    SLICE_X4Y99          FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  vgaPortDriver/x_pixelCounter_reg[2]/Q
                         net (fo=8, routed)           0.167     1.831    vgaPortDriver/x_pixelCounter_reg_n_0_[2]
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.045     1.876 r  vgaPortDriver/x_charPixelPos[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    vgaPortDriver/p_0_in[4]
    SLICE_X3Y99          FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.878     2.043    vgaPortDriver/CLK
    SLICE_X3Y99          FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[4]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091     1.654    vgaPortDriver/x_charPixelPos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.603     1.522    vgaPortDriver/CLK
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  vgaPortDriver/y_counter_reg[1]/Q
                         net (fo=9, routed)           0.098     1.748    vgaPortDriver/y_counter_reg_n_0_[1]
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.099     1.847 r  vgaPortDriver/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    vgaPortDriver/y_counter[5]
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.874     2.039    vgaPortDriver/CLK
    SLICE_X5Y96          FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.092     1.614    vgaPortDriver/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.484%)  route 0.155ns (45.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.599     1.518    vgaPortDriver/CLK
    SLICE_X3Y101         FDRE                                         r  vgaPortDriver/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vgaPortDriver/x_counter_reg[5]/Q
                         net (fo=11, routed)          0.155     1.815    vgaPortDriver/x_counter_reg_n_0_[5]
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  vgaPortDriver/x_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.860    vgaPortDriver/x_counter[8]
    SLICE_X3Y102         FDRE                                         r  vgaPortDriver/x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    vgaPortDriver/CLK
    SLICE_X3Y102         FDRE                                         r  vgaPortDriver/x_counter_reg[8]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.092     1.626    vgaPortDriver/x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.145%)  route 0.158ns (45.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    vgaPortDriver/CLK
    SLICE_X5Y98          FDRE                                         r  vgaPortDriver/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  vgaPortDriver/y_counter_reg[6]/Q
                         net (fo=8, routed)           0.158     1.822    vgaPortDriver/y_counter_reg_n_0_[6]
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  vgaPortDriver/y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.867    vgaPortDriver/y_counter[10]
    SLICE_X5Y97          FDRE                                         r  vgaPortDriver/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.875     2.040    vgaPortDriver/CLK
    SLICE_X5Y97          FDRE                                         r  vgaPortDriver/y_counter_reg[10]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.092     1.631    vgaPortDriver/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     globalVideoRam/out_bitmap_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     globalVideoRam/out_bitmap_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     globalVideoRam/out_bitmap_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     globalVideoRam/out_bitmap_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     globalVideoRam/out_bitmap_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     globalVideoRam/out_bitmap_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     globalVideoRam/out_bitmap_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     globalVideoRam/out_bitmap_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     globalVideoRam/out_bitmap_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     vgaPortDriver/out_charXPos_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     vgaPortDriver/out_charXPos_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     vgaPortDriver/out_charXPos_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     vgaPortDriver/out_charXPos_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     vgaPortDriver/out_charXPos_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     vgaPortDriver/out_charYPos_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     vgaPortDriver/out_charYPos_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     vgaPortDriver/out_charYPos_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     vgaPortDriver/out_charYPos_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     vgaPortDriver/out_charYPos_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     globalVideoRam/out_bitmap_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     globalVideoRam/out_bitmap_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     globalVideoRam/out_bitmap_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     globalVideoRam/out_bitmap_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     globalVideoRam/out_bitmap_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     globalVideoRam/out_bitmap_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     globalVideoRam/out_bitmap_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     globalVideoRam/out_bitmap_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     globalVideoRam/out_bitmap_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     globalVideoRam/out_bitmap_reg[32]/C



