
*** Running vivado
    with args -log pcileech_squirrel_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcileech_squirrel_top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source pcileech_squirrel_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.348 ; gain = 8.930 ; free physical = 7220 ; free virtual = 13409
Command: read_checkpoint -auto_incremental -incremental /home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/utils_1/imports/synth_1/pcileech_squirrel_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/utils_1/imports/synth_1/pcileech_squirrel_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pcileech_squirrel_top -part xc7a35tfgg484-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/ip/bram_pcie_cfgspace/bram_pcie_cfgspace.xci
/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/ip/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61435
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.945 ; gain = 404.715 ; free physical = 6171 ; free virtual = 12361
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'h100 truncated to fit in 8 bits [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_core_top.v:341]
INFO: [Synth 8-6157] synthesizing module 'pcileech_squirrel_top' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_squirrel_top.sv:13]
INFO: [Synth 8-6157] synthesizing module 'IfComToFifo' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:19]
INFO: [Synth 8-6155] done synthesizing module 'IfComToFifo' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:19]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeFifoCfg' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:199]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeFifoCfg' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:199]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeFifoTlp' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:220]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeFifoTlp' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:220]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeFifoCore' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:244]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeFifoCore' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:244]
INFO: [Synth 8-6157] synthesizing module 'IfShadow2Fifo' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:267]
INFO: [Synth 8-6155] done synthesizing module 'IfShadow2Fifo' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:267]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6157] synthesizing module 'pcileech_com' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_com.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fifo_64_64_clk2_comrx' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_64_64_clk2_comrx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_64_64_clk2_comrx' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_64_64_clk2_comrx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_32_32_clk1_comtx' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_32_32_clk1_comtx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_32_32_clk1_comtx' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_32_32_clk1_comtx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_256_32_clk2_comtx' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_256_32_clk2_comtx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_256_32_clk2_comtx' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_256_32_clk2_comtx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pcileech_ft601' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_ft601.sv:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_ft601.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_ft601' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_ft601.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_com' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_com.sv:15]
INFO: [Synth 8-6157] synthesizing module 'pcileech_fifo' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_fifo.sv:16]
	Parameter PARAM_DEVICE_ID bound to: 4 - type: integer 
	Parameter PARAM_VERSION_NUMBER_MAJOR bound to: 4 - type: integer 
	Parameter PARAM_VERSION_NUMBER_MINOR bound to: 13 - type: integer 
	Parameter PARAM_CUSTOM_VALUE bound to: -1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_34_34' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_34_34_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_34_34' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_34_34_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pcileech_mux' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_mux.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_mux' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_mux.sv:14]
INFO: [Synth 8-6157] synthesizing module 'fifo_64_64_clk1_fifocmd' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_64_64_clk1_fifocmd_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_64_64_clk1_fifocmd' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_64_64_clk1_fifocmd_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_fifo.sv:441]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_fifo' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_fifo.sv:16]
INFO: [Synth 8-6157] synthesizing module 'pcileech_pcie_a7' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeSignals' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:40]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeSignals' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:40]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeTlpRxTx' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:300]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeTlpRxTx' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:300]
INFO: [Synth 8-6157] synthesizing module 'IfPCIeTlpRxTx' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:300]
INFO: [Synth 8-6155] done synthesizing module 'IfPCIeTlpRxTx' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:300]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6157] synthesizing module 'pcileech_pcie_cfg_a7' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_cfg_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_64_64' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_64_64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_64_64' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_64_64_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_32_32_clk2' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_32_32_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_32_32_clk2' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_32_32_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_pcie_cfg_a7' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_cfg_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_src64' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_a7.sv:306]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_src64' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_a7.sv:306]
INFO: [Synth 8-6157] synthesizing module 'pcileech_pcie_tlp_a7' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_bar_controller' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:42]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_bar_rdengine' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:397]
INFO: [Synth 8-6157] synthesizing module 'fifo_74_74_clk1_bar_rd1' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_74_74_clk1_bar_rd1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_74_74_clk1_bar_rd1' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_74_74_clk1_bar_rd1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_134_134_clk1_bar_rdrsp' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_134_134_clk1_bar_rdrsp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_134_134_clk1_bar_rdrsp' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_134_134_clk1_bar_rdrsp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_bar_rdengine' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:397]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_bar_wrengine' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:257]
INFO: [Synth 8-6157] synthesizing module 'fifo_141_141_clk1_bar_wr' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_141_141_clk1_bar_wr_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_141_141_clk1_bar_wr' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_141_141_clk1_bar_wr_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:327]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_bar_wrengine' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:257]
INFO: [Synth 8-6157] synthesizing module 'pcileech_bar_impl_dvb_adapter' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:1033]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_bar_impl_dvb_adapter' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:1033]
INFO: [Synth 8-6157] synthesizing module 'pcileech_bar_impl_loopaddr' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:712]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_bar_impl_loopaddr' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:712]
INFO: [Synth 8-6157] synthesizing module 'pcileech_bar_impl_none' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:680]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_bar_impl_none' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:680]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_bar_controller' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:42]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_cfgspace_shadow' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_cfgspace_shadow.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fifo_49_49_clk2' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_49_49_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_49_49_clk2' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_49_49_clk2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pcileech_mem_wrap' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_cfgspace_shadow.sv:194]
INFO: [Synth 8-6157] synthesizing module 'bram_pcie_cfgspace' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/bram_pcie_cfgspace_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_pcie_cfgspace' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/bram_pcie_cfgspace_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'drom_pcie_cfgspace_writemask' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/drom_pcie_cfgspace_writemask_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'drom_pcie_cfgspace_writemask' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/drom_pcie_cfgspace_writemask_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_mem_wrap' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_cfgspace_shadow.sv:194]
INFO: [Synth 8-6157] synthesizing module 'pcileech_cfgspace_pcie_tx' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_cfgspace_shadow.sv:147]
INFO: [Synth 8-6157] synthesizing module 'fifo_129_129_clk1' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_129_129_clk1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_129_129_clk1' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_129_129_clk1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_cfgspace_pcie_tx' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_cfgspace_shadow.sv:147]
INFO: [Synth 8-6157] synthesizing module 'fifo_43_43_clk2' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_43_43_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_43_43_clk2' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_43_43_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_cfgspace_shadow' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_cfgspace_shadow.sv:15]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_filter' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_filter' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:158]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_dst_fifo' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:106]
INFO: [Synth 8-6157] synthesizing module 'fifo_134_134_clk2' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_134_134_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_134_134_clk2' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_134_134_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_dst_fifo' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:106]
INFO: [Synth 8-6157] synthesizing module 'IfAXIS128' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6155] done synthesizing module 'IfAXIS128' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:165]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_src_fifo' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:208]
INFO: [Synth 8-6157] synthesizing module 'fifo_1_1_clk2' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_1_1_clk2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_1_1_clk2' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_1_1_clk2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_134_134_clk2_rxfifo' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_134_134_clk2_rxfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_134_134_clk2_rxfifo' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/.Xil/Vivado-61348-jam-Precision-5510/realtime/fifo_134_134_clk2_rxfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_src_fifo' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:208]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_sink_mux1' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:296]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_sink_mux1' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:296]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_pcie_tlp_a7' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pcileech_tlps128_dst64' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_a7.sv:272]
INFO: [Synth 8-6155] done synthesizing module 'pcileech_tlps128_dst64' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_a7.sv:272]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie2_top' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie2_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_core_top' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_core_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_top' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_top' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_rx' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-226] default block is never used [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_rx_null_gen.v:252]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_rx' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_tx' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-226] default block is never used [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:572]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_tx' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx.v:69]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_top' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_7x' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_bram_top_7x' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:71]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:138]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 2 [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:138]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:139]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:139]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_brams_7x' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_brams_7x.v:64]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_bram_7x' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' [/tools/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' (0#1) [/tools/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_bram_7x' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_7x.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_brams_7x' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_brams_7x.v:64]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_brams_7x__parameterized0' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_brams_7x.v:64]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_bram_7x__parameterized0' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO__parameterized0' [/tools/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_bram_7x__parameterized0' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_7x.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_brams_7x__parameterized0' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_brams_7x.v:64]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_bram_top_7x' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_bram_top_7x.v:71]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:106677]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:106677]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_7x' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_pipe_misc' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_pipe_misc.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_pipe_misc' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_pipe_misc.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_pipe_lane' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_pipe_lane.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_pipe_lane' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_pipe_lane.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_top' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pcie_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_top' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gt_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:190]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_wrapper' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_wrapper.v:155]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_clock' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2012]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2012]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_clock' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_pipe_reset' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gtp_pipe_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_pipe_reset' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gtp_pipe_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_qpll_reset' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_qpll_reset.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_qpll_reset' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_qpll_reset.v:65]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_pipe_rate' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gtp_pipe_rate.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_pipe_rate' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gtp_pipe_rate.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_pipe_drp' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gtp_pipe_drp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_pipe_drp' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gtp_pipe_drp.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_eq' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_eq.v:66]
INFO: [Synth 8-226] default block is never used [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_eq.v:401]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_rxeq_scan' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_rxeq_scan.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_rxeq_scan' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_rxeq_scan.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_eq' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_eq.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_common' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gt_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_qpll_drp' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_qpll_drp.v:66]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_qpll_drp' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_qpll_drp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50886]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_qpll_wrapper' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_qpll_wrapper.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_common' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gt_common.v:55]
INFO: [Synth 8-226] default block is never used [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_user.v:353]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_user' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_user.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_sync' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_sync.v:71]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50184]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' (0#1) [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gtx_cpllpd_ovrd.v:54]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'pipe_debug_0' of module 'pcie_7x_0_pcie2_top' is unconnected for instance 'inst' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0.v:636]
WARNING: [Synth 8-7023] instance 'inst' of module 'pcie_7x_0_pcie2_top' has 295 connections declared, but only 294 given [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0.v:636]
WARNING: [Synth 8-7137] Register rd_rsp_ctx_reg in module pcileech_bar_impl_dvb_adapter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:1078]
WARNING: [Synth 8-7137] Register rd_rsp_valid_reg in module pcileech_bar_impl_dvb_adapter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:1079]
WARNING: [Synth 8-7137] Register rd_rsp_data_reg in module pcileech_bar_impl_dvb_adapter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_tlps128_bar_controller.sv:1081]
WARNING: [Synth 8-3848] Net tlps_filtered\.tready in module/entity pcileech_pcie_tlp_a7 does not have driver. [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:174]
WARNING: [Synth 8-3848] Net tlps_filtered\.has_data in module/entity pcileech_pcie_tlp_a7 does not have driver. [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:175]
WARNING: [Synth 8-3848] Net tlp_tx\.user in module/entity pcileech_tlps128_dst64 does not have driver. [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_a7.sv:275]
WARNING: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:420]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:654]
WARNING: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_axi_basic_tx_pipeline.v:527]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:134]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:143]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_gt_rx_valid_filter_7x.v:144]
WARNING: [Synth 8-6014] Unused sequential element pclk_sel_slave_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_clock.v:589]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_user.v:561]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[0].gt_rxrcvrdet_c_reg was removed.  [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_pipe_wrapper.v:1659]
WARNING: [Synth 8-3848] Net tlps_rx\.tready in module/entity pcileech_pcie_a7 does not have driver. [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:174]
WARNING: [Synth 8-3848] Net tlps_rx\.has_data in module/entity pcileech_pcie_a7 does not have driver. [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_header.svh:175]
WARNING: [Synth 8-3917] design pcileech_squirrel_top has port pcie_wake_n driven by constant 1
WARNING: [Synth 8-7129] Port GT_RXDISPERR[7] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[6] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[5] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[7] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[6] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[5] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDO[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GEN3 in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RX_CONVERGE in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GTREFCLK0 in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLPD in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLRESET in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDFELPMRESET in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDI[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_CLK in module pcie_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[0] in module pcie_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLLOCK_OUT[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTCLK_OUT[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTREFCLK_OUT[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLRESET[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_PCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXUSRCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_DCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK1_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK2_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_OOBCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_LOCK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLM_IN_RS in module pcie_7x_0_gt_rx_valid_filter_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_polarity in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_compliance in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[0] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[15] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[14] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[13] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[12] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[11] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[10] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[9] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[8] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[7] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[6] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[5] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[4] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[3] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[2] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[0] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_elec_idle in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[0] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_polarity in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_compliance in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[0] in module pcie_7x_0_gt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.883 ; gain = 600.652 ; free physical = 6026 ; free virtual = 12222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.789 ; gain = 609.559 ; free physical = 5991 ; free virtual = 12186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.789 ; gain = 609.559 ; free physical = 5991 ; free virtual = 12186
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2315.758 ; gain = 0.000 ; free physical = 5939 ; free virtual = 12135
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/bram_pcie_cfgspace/bram_pcie_cfgspace/bram_pcie_cfgspace_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/i_bram_pcie_cfgspace'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/bram_pcie_cfgspace/bram_pcie_cfgspace/bram_pcie_cfgspace_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/i_bram_pcie_cfgspace'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_43_43_clk2/fifo_43_43_clk2/fifo_43_43_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_43_43_clk2/fifo_43_43_clk2/fifo_43_43_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_49_49_clk2/fifo_49_49_clk2/fifo_49_49_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_49_49_clk2/fifo_49_49_clk2/fifo_49_49_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_64_64/fifo_64_64/fifo_64_64_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_64_64/fifo_64_64/fifo_64_64_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_34_34/fifo_34_34/fifo_34_34_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_loop_tx'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_34_34/fifo_34_34/fifo_34_34_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_loop_tx'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_34_34/fifo_34_34/fifo_34_34_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_cmd_tx'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_34_34/fifo_34_34/fifo_34_34_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_cmd_tx'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_134_134_clk1_bar_rdrsp/fifo_134_134_clk1_bar_rdrsp/fifo_134_134_clk1_bar_rdrsp_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_134_134_clk1_bar_rdrsp/fifo_134_134_clk1_bar_rdrsp/fifo_134_134_clk1_bar_rdrsp_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_1_1_clk2/fifo_1_1_clk2/fifo_1_1_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_1_1_clk2/fifo_1_1_clk2/fifo_1_1_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_32_32_clk2/fifo_32_32_clk2/fifo_32_32_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_32_32_clk2/fifo_32_32_clk2/fifo_32_32_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_134_134_clk2/fifo_134_134_clk2/fifo_134_134_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_134_134_clk2/fifo_134_134_clk2/fifo_134_134_clk2_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_64_64_clk1_fifocmd/fifo_64_64_clk1_fifocmd/fifo_64_64_clk1_fifocmd_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_cmd_rx'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_64_64_clk1_fifocmd/fifo_64_64_clk1_fifocmd/fifo_64_64_clk1_fifocmd_in_context.xdc] for cell 'i_pcileech_fifo/i_fifo_cmd_rx'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_256_32_clk2_comtx/fifo_256_32_clk2_comtx/fifo_256_32_clk2_comtx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_256_32_clk2_comtx'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_256_32_clk2_comtx/fifo_256_32_clk2_comtx/fifo_256_32_clk2_comtx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_256_32_clk2_comtx'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_32_32_clk1_comtx/fifo_32_32_clk1_comtx/fifo_32_32_clk1_comtx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_32_32_clk2_comtx'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_32_32_clk1_comtx/fifo_32_32_clk1_comtx/fifo_32_32_clk1_comtx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_32_32_clk2_comtx'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_129_129_clk1/fifo_129_129_clk1/fifo_129_129_clk1_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_cfgspace_pcie_tx/i_fifo_129_129_clk1'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_129_129_clk1/fifo_129_129_clk1/fifo_129_129_clk1_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_cfgspace_pcie_tx/i_fifo_129_129_clk1'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_134_134_clk2_rxfifo/fifo_134_134_clk2_rxfifo/fifo_134_134_clk2_rxfifo_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_134_134_clk2_rxfifo/fifo_134_134_clk2_rxfifo/fifo_134_134_clk2_rxfifo_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_64_64_clk2_comrx/fifo_64_64_clk2_comrx/fifo_64_64_clk2_comrx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_64_64_clk2_comrx'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_64_64_clk2_comrx/fifo_64_64_clk2_comrx/fifo_64_64_clk2_comrx_in_context.xdc] for cell 'i_pcileech_com/i_fifo_64_64_clk2_comrx'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_141_141_clk1_bar_wr/fifo_141_141_clk1_bar_wr/fifo_141_141_clk1_bar_wr_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/i_fifo_141_141_clk1_bar_wr'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_141_141_clk1_bar_wr/fifo_141_141_clk1_bar_wr/fifo_141_141_clk1_bar_wr_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/i_fifo_141_141_clk1_bar_wr'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/i_drom_pcie_cfgspace_writemask'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/i_drom_pcie_cfgspace_writemask'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_74_74_clk1_bar_rd1/fifo_74_74_clk1_bar_rd1/fifo_74_74_clk1_bar_rd1_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1'
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/fifo_74_74_clk1_bar_rd1/fifo_74_74_clk1_bar_rd1/fifo_74_74_clk1_bar_rd1_in_context.xdc] for cell 'i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1'
Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/constrs_1/imports/src/pcileech_squirrel.xdc]
Finished Parsing XDC File [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/constrs_1/imports/src/pcileech_squirrel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/constrs_1/imports/src/pcileech_squirrel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcileech_squirrel_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcileech_squirrel_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcileech_squirrel_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcileech_squirrel_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2455.539 ; gain = 0.000 ; free physical = 5911 ; free virtual = 12107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2455.574 ; gain = 0.000 ; free physical = 5912 ; free virtual = 12107
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2455.574 ; gain = 752.344 ; free physical = 6017 ; free virtual = 12213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 30    
	   2 Input   12 Bit       Adders := 3     
	   4 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 4     
	  12 Input    4 Bit       Adders := 1     
	   9 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 7     
	   3 Input    4 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 1     
	   5 Input    4 Bit       Adders := 1     
	   6 Input    4 Bit       Adders := 1     
	   7 Input    4 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              704 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              240 Bit    Registers := 1     
	              128 Bit    Registers := 7     
	               96 Bit    Registers := 2     
	               88 Bit    Registers := 3     
	               86 Bit    Registers := 3     
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 38    
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 39    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 291   
+---Muxes : 
	   2 Input  704 Bit        Muxes := 42    
	   5 Input  704 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  240 Bit        Muxes := 40    
	   4 Input  232 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 9     
	   2 Input   86 Bit        Muxes := 3     
	   3 Input   86 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   6 Input   64 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 246   
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 4     
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   7 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	  24 Input   18 Bit        Muxes := 1     
	   7 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 13    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 5     
	  10 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 14    
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   7 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 19    
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  15 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 260   
	   8 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 24    
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 392   
	   8 Input    1 Bit        Muxes := 15    
	   7 Input    1 Bit        Muxes := 23    
	   6 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pcileech_squirrel_top has port pcie_wake_n driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_mux/\dout_buf_data_reg[228] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_mux/dout_buf_data_reg[229]' (FDSE) to 'i_pcileech_mux/dout_buf_data_reg[230]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_mux/dout_buf_data_reg[230]' (FDSE) to 'i_pcileech_mux/dout_buf_data_reg[231]'
WARNING: [Synth 8-3936] Found unconnected internal register 'i_pcileech_tlps128_filter/tuser_reg' and it is trimmed from '9' to '1' bits. [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/src/pcileech_pcie_tlp_a7.sv:176]
INFO: [Synth 8-4471] merging register 'pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg' into 'pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllpd_reg' [/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.srcs/sources_1/imports/pcileech-wifi/pcie_7x/pcie_7x_0_qpll_reset.v:193]
INFO: [Synth 8-5544] ROM "pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[74]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[75]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[75] )
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg' (FDR) to 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[5]' (FDE) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_pcie_7x_0/inst/inst /\gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/mode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[24] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[24]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[25] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[25]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[26]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[27] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[27]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[28] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[28]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[29] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[29]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[30] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[30]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[31]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[16]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[17]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[18] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[18]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[19]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[20] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[20]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[21]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[22] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[22]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[23]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[12]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[13]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[14]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[15]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[0]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/interrupt_status_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/version_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pcileech_pcie_tlp_a7/\i_pcileech_tlps128_bar_controller/i_bar0/status_reg_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[6]' (FDE) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[3]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[4]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[24]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[25]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[26]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[27]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[28]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[29]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[30]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[31]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[16]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[17]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[18]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[19]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[20]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[21]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[22]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[23]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[12]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[13]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[14]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[15]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[0]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_data_reg[1]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[2]' (FDR) to 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[3]' (FDR) to 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[1]' (FDR) to 'i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[0]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[1]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[2]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[3]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[5]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[6]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[7]' (FDR) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_reg[1]' (FDRE) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[3]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[2]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[5]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[4]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[6]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.fsm_rx_reg[1]' (FD) to 'i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_fsm_disable.rxdlyen_reg'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[74]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[74]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[74]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_ctx_reg[74]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_ctx_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[74]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_addr_1_reg[1]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[75]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[75]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[75]'
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[7]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[6]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[5]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[4]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[3]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module pcie_7x_0_core_top.
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[5]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[81]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[0]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[76]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[4]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[80]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[3]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[2]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[78]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[1]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[77]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[6]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[82]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[7]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[83]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[8]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[84]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_total_dwlen_reg[9]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[85]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[69]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[70]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[70]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[71]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[71]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2_reg[72]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[69]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[70]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[70]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[71]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[71]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_out_data_reg[72]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[69]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[70]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[69]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[70]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[70]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[71]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[70]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[71]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[71]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data_reg[72]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[71]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_req_ctx_1_reg[72]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_ctx_reg[69]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_ctx_reg[71]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[69]' (FD) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar1/rd_rsp_ctx_reg[71]'
INFO: [Synth 8-3886] merging instance 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_ctx_reg[70]' (FDE) to 'i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_ctx_reg[71]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:34 . Memory (MB): peak = 2455.574 ; gain = 752.344 ; free physical = 246 ; free virtual = 6450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:39 . Memory (MB): peak = 2455.574 ; gain = 752.344 ; free physical = 301 ; free virtual = 6429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:43 . Memory (MB): peak = 2455.574 ; gain = 752.344 ; free physical = 241 ; free virtual = 6373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2484.547 ; gain = 781.316 ; free physical = 265 ; free virtual = 6283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][31]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][16]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][19]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][20]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][22]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][23]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][7]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:55 . Memory (MB): peak = 2493.453 ; gain = 790.223 ; free physical = 232 ; free virtual = 6259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:55 . Memory (MB): peak = 2493.453 ; gain = 790.223 ; free physical = 232 ; free virtual = 6259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:56 . Memory (MB): peak = 2493.453 ; gain = 790.223 ; free physical = 243 ; free virtual = 6270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:56 . Memory (MB): peak = 2493.453 ; gain = 790.223 ; free physical = 243 ; free virtual = 6270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 2493.453 ; gain = 790.223 ; free physical = 242 ; free virtual = 6269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 2493.453 ; gain = 790.223 ; free physical = 242 ; free virtual = 6269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcileech_squirrel_top | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|pcileech_squirrel_top | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|pcileech_squirrel_top | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[5]                                                                                                                            | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |fifo_64_64_clk2_comrx        |         1|
|2     |fifo_32_32_clk1_comtx        |         1|
|3     |fifo_256_32_clk2_comtx       |         1|
|4     |fifo_64_64_clk1_fifocmd      |         1|
|5     |fifo_34_34                   |         2|
|6     |fifo_64_64                   |         1|
|7     |fifo_32_32_clk2              |         1|
|8     |fifo_74_74_clk1_bar_rd1      |         1|
|9     |fifo_134_134_clk1_bar_rdrsp  |         1|
|10    |fifo_141_141_clk1_bar_wr     |         1|
|11    |fifo_49_49_clk2              |         1|
|12    |fifo_43_43_clk2              |         1|
|13    |fifo_129_129_clk1            |         1|
|14    |bram_pcie_cfgspace           |         1|
|15    |drom_pcie_cfgspace_writemask |         1|
|16    |fifo_134_134_clk2            |         1|
|17    |fifo_1_1_clk2                |         1|
|18    |fifo_134_134_clk2_rxfifo     |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |bram_pcie_cfgspace           |     1|
|2     |drom_pcie_cfgspace_writemask |     1|
|3     |fifo_129_129_clk1            |     1|
|4     |fifo_134_134_clk1_bar_rdrsp  |     1|
|5     |fifo_134_134_clk2            |     1|
|6     |fifo_134_134_clk2_rxfifo     |     1|
|7     |fifo_141_141_clk1_bar_wr     |     1|
|8     |fifo_1_1_clk2                |     1|
|9     |fifo_256_32_clk2_comtx       |     1|
|10    |fifo_32_32_clk1_comtx        |     1|
|11    |fifo_32_32_clk2              |     1|
|12    |fifo_34                      |     1|
|13    |fifo_34_34                   |     1|
|14    |fifo_43_43_clk2              |     1|
|15    |fifo_49_49_clk2              |     1|
|16    |fifo_64                      |     1|
|17    |fifo_64_64_clk1_fifocmd      |     1|
|18    |fifo_64_64_clk2_comrx        |     1|
|19    |fifo_74_74_clk1_bar_rd1      |     1|
|20    |BUFG                         |     6|
|21    |BUFGCTRL                     |     1|
|22    |CARRY4                       |   334|
|23    |GTPE2_CHANNEL                |     1|
|24    |GTPE2_COMMON                 |     1|
|25    |IBUFDS_GTE2                  |     1|
|26    |LUT1                         |   122|
|27    |LUT2                         |   946|
|28    |LUT3                         |  1063|
|29    |LUT4                         |  1927|
|30    |LUT5                         |  2730|
|31    |LUT6                         |  3623|
|32    |MMCME2_ADV                   |     1|
|33    |MUXF7                        |   121|
|34    |MUXF8                        |    33|
|35    |PCIE_2                       |     1|
|36    |RAMB36E1                     |     6|
|38    |SRL16E                       |     6|
|39    |SRLC32E                      |     7|
|40    |STARTUPE2                    |     1|
|41    |FDCE                         |   171|
|42    |FDPE                         |     2|
|43    |FDRE                         |  4558|
|44    |FDSE                         |   424|
|45    |IBUF                         |    10|
|46    |IOBUF                        |    32|
|47    |OBUF                         |     9|
|48    |OBUFT                        |     4|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 2493.453 ; gain = 790.223 ; free physical = 242 ; free virtual = 6269
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 103 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:56 . Memory (MB): peak = 2497.363 ; gain = 651.348 ; free physical = 6262 ; free virtual = 12290
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:02:01 . Memory (MB): peak = 2497.363 ; gain = 794.133 ; free physical = 6266 ; free virtual = 12284
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2497.363 ; gain = 0.000 ; free physical = 6265 ; free virtual = 12283
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.414 ; gain = 0.000 ; free physical = 6267 ; free virtual = 12285
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

Synth Design complete | Checksum: 6a7a5b6a
INFO: [Common 17-83] Releasing license: Synthesis
512 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:07 . Memory (MB): peak = 2547.449 ; gain = 1182.227 ; free physical = 6267 ; free virtual = 12285
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7932.375; main = 1811.706; forked = 6283.009
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 12845.789; main = 2547.418; forked = 10361.238
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2571.426 ; gain = 0.000 ; free physical = 6266 ; free virtual = 12285
INFO: [Common 17-1381] The checkpoint '/home/jam/Documents/1.Freelancer/inProgress/dddbridge/pcileech_squirrel_32bit.xpr/pcileech_squirrel/pcileech_squirrel.runs/synth_1/pcileech_squirrel_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pcileech_squirrel_top_utilization_synth.rpt -pb pcileech_squirrel_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 12:57:16 2024...
