<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='166' type='unsigned int llvm::SITargetLowering::getFusedOpcode(const llvm::SelectionDAG &amp; DAG, const llvm::SDNode * N0, const llvm::SDNode * N1) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8772' ll='8794' type='unsigned int llvm::SITargetLowering::getFusedOpcode(const llvm::SelectionDAG &amp; DAG, const llvm::SDNode * N0, const llvm::SDNode * N1) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8990' u='c' c='_ZNK4llvm16SITargetLowering18performFAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9002' u='c' c='_ZNK4llvm16SITargetLowering18performFAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9034' u='c' c='_ZNK4llvm16SITargetLowering18performFSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9049' u='c' c='_ZNK4llvm16SITargetLowering18performFSubCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
