VERILOG_SOURCES = $(PWD)/../SB_RAM512x8.v
TOPLEVEL= SB_RAM512x8
MODULE= ram_test
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
