module top
#(parameter param149 = (~({((+(7'h40)) & (|(8'haa)))} == (~{(8'hab)}))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h351):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire4;
  input wire signed [(5'h14):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(2'h3):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire0;
  wire signed [(4'h9):(1'h0)] wire148;
  wire [(3'h6):(1'h0)] wire147;
  wire [(5'h15):(1'h0)] wire102;
  wire [(4'hd):(1'h0)] wire100;
  wire [(4'hc):(1'h0)] wire24;
  wire signed [(2'h3):(1'h0)] wire23;
  wire [(4'hf):(1'h0)] wire22;
  wire signed [(4'hf):(1'h0)] wire20;
  wire signed [(4'hc):(1'h0)] wire19;
  wire [(4'h8):(1'h0)] wire18;
  wire signed [(5'h15):(1'h0)] wire17;
  wire [(4'he):(1'h0)] wire5;
  reg signed [(5'h11):(1'h0)] reg146 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg145 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg144 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg143 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg142 = (1'h0);
  reg signed [(4'he):(1'h0)] reg141 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg140 = (1'h0);
  reg [(2'h2):(1'h0)] reg139 = (1'h0);
  reg [(4'hf):(1'h0)] reg138 = (1'h0);
  reg signed [(4'he):(1'h0)] reg137 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg136 = (1'h0);
  reg [(5'h15):(1'h0)] reg135 = (1'h0);
  reg [(2'h2):(1'h0)] reg134 = (1'h0);
  reg [(4'h8):(1'h0)] reg133 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg132 = (1'h0);
  reg [(5'h12):(1'h0)] reg131 = (1'h0);
  reg [(3'h5):(1'h0)] reg130 = (1'h0);
  reg [(4'he):(1'h0)] reg129 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg128 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg127 = (1'h0);
  reg [(5'h12):(1'h0)] reg126 = (1'h0);
  reg [(4'ha):(1'h0)] reg125 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg124 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg123 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg122 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg121 = (1'h0);
  reg [(4'h9):(1'h0)] reg120 = (1'h0);
  reg [(2'h3):(1'h0)] reg119 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg118 = (1'h0);
  reg [(4'hb):(1'h0)] reg117 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg116 = (1'h0);
  reg [(4'ha):(1'h0)] reg115 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg114 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg113 = (1'h0);
  reg [(4'hc):(1'h0)] reg112 = (1'h0);
  reg [(4'ha):(1'h0)] reg111 = (1'h0);
  reg [(5'h13):(1'h0)] reg110 = (1'h0);
  reg [(3'h5):(1'h0)] reg109 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg108 = (1'h0);
  reg [(5'h14):(1'h0)] reg107 = (1'h0);
  reg [(5'h11):(1'h0)] reg106 = (1'h0);
  reg [(2'h3):(1'h0)] reg105 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg104 = (1'h0);
  reg [(5'h10):(1'h0)] reg103 = (1'h0);
  reg [(4'hc):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg16 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg15 = (1'h0);
  reg [(5'h14):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg13 = (1'h0);
  reg [(4'hf):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg10 = (1'h0);
  reg [(4'ha):(1'h0)] reg9 = (1'h0);
  reg [(3'h7):(1'h0)] reg8 = (1'h0);
  reg [(4'h8):(1'h0)] reg7 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg6 = (1'h0);
  assign y = {wire148,
                 wire147,
                 wire102,
                 wire100,
                 wire24,
                 wire23,
                 wire22,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire5,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg21,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 (1'h0)};
  assign wire5 = (!(^~((!$signed(wire0)) * wire2[(1'h0):(1'h0)])));
  always
    @(posedge clk) begin
      reg6 <= {$unsigned((wire1 ? wire5 : wire1[(1'h0):(1'h0)])),
          wire5[(4'hb):(4'h9)]};
      if ((~|{$signed($unsigned((wire1 >> reg6))), wire5}))
        begin
          reg7 <= ((wire5[(3'h6):(2'h3)] ?
              ($signed($unsigned(wire5)) ?
                  wire2 : ((wire5 ?
                      wire5 : reg6) && wire4)) : $signed(($signed(wire4) ?
                  $unsigned((8'ha3)) : (~wire4)))) > wire0);
          reg8 <= (!(wire0 << {$signed(wire0), (reg6 ~^ $unsigned((8'h9d)))}));
          reg9 <= wire0;
          if (wire1[(2'h2):(2'h2)])
            begin
              reg10 <= reg8[(2'h3):(1'h0)];
              reg11 <= ((~($signed((wire0 * reg8)) != reg7)) + $signed(reg6[(4'hf):(3'h7)]));
            end
          else
            begin
              reg10 <= $unsigned(wire5[(3'h7):(1'h1)]);
              reg11 <= (~|(8'hb8));
            end
        end
      else
        begin
          reg7 <= ($unsigned({reg9[(1'h1):(1'h0)], (-(wire3 >> reg8))}) ?
              $signed(wire4) : ({wire2,
                      ((reg7 == reg8) - reg11[(4'h8):(3'h5)])} ?
                  ($unsigned(((8'hb2) && wire1)) | ($signed(reg11) ?
                      (reg9 ^ wire5) : (reg10 - wire1))) : (!$signed((wire5 != reg8)))));
          if (reg6)
            begin
              reg8 <= ({(+wire3),
                      ((|$signed(wire2)) ^ $unsigned($signed(wire4)))} ?
                  ((({reg7, wire0} ?
                          (8'hb6) : (~&wire4)) >>> reg10[(5'h11):(4'he)]) ?
                      reg9 : ({reg10[(4'he):(3'h7)]} ?
                          {(reg6 ^~ reg9)} : wire1)) : reg8);
              reg9 <= reg8;
            end
          else
            begin
              reg8 <= $unsigned(wire4);
              reg9 <= reg11;
            end
          if ({{{((~|wire4) ^ (7'h40)), $signed(wire3[(5'h12):(3'h5)])}}})
            begin
              reg10 <= $signed((8'hbc));
              reg11 <= reg11;
              reg12 <= {(~(+reg10[(4'h8):(4'h8)]))};
            end
          else
            begin
              reg10 <= reg11;
              reg11 <= ($unsigned(reg9[(3'h4):(2'h2)]) ~^ ({(wire2 - reg9[(3'h5):(1'h1)]),
                      reg7} ?
                  $signed(wire5[(3'h4):(3'h4)]) : wire3));
              reg12 <= wire5[(2'h3):(2'h3)];
              reg13 <= $signed(((^wire4) ?
                  ($signed(reg9[(3'h5):(2'h3)]) & ((reg7 > reg12) > reg12[(1'h1):(1'h1)])) : (wire1 ^ ((wire0 <= wire4) != (+reg8)))));
              reg14 <= reg9;
            end
          reg15 <= reg8;
        end
      reg16 <= $signed(({(~(reg12 ? reg12 : reg8)), wire0[(4'h8):(2'h3)]} ?
          {(!wire1),
              $signed($unsigned((8'ha1)))} : (~|(&reg11[(3'h5):(3'h4)]))));
    end
  assign wire17 = $unsigned((|((wire0[(5'h15):(4'h8)] ?
                      (wire5 + reg9) : reg15) <= $unsigned(reg9[(3'h6):(3'h4)]))));
  assign wire18 = $unsigned(((wire4[(1'h0):(1'h0)] ?
                      ((reg9 < reg16) >> $unsigned(reg12)) : {{reg14},
                          $signed(wire4)}) << $signed(reg13)));
  assign wire19 = (~&((8'ha8) ?
                      (reg14[(4'h8):(1'h0)] ?
                          $signed(reg10[(5'h10):(4'h9)]) : {(|wire18)}) : $signed(($signed(reg7) ?
                          (reg10 ? reg9 : wire5) : (&wire0)))));
  assign wire20 = reg10;
  always
    @(posedge clk) begin
      reg21 <= reg14[(5'h11):(3'h4)];
    end
  assign wire22 = (8'had);
  assign wire23 = (((8'ha2) ^ $unsigned(($signed(wire0) ?
                      (~&reg13) : wire19[(2'h2):(1'h0)]))) || $unsigned(reg15[(4'hb):(3'h7)]));
  assign wire24 = reg15[(1'h1):(1'h1)];
  module25 #() modinst101 (wire100, clk, wire3, reg6, wire2, reg13);
  assign wire102 = (wire22[(3'h4):(1'h1)] >>> $unsigned(($unsigned($signed((8'ha0))) * (~|{wire17,
                       reg14}))));
  always
    @(posedge clk) begin
      if (((!{$signed(wire4), $unsigned($signed(wire19))}) | wire1))
        begin
          reg103 <= (reg21 < $signed(wire23[(1'h1):(1'h1)]));
          if (((wire5 ?
                  $signed((&{reg9, (7'h40)})) : (reg15[(1'h1):(1'h0)] ?
                      wire22 : $signed(reg9[(1'h0):(1'h0)]))) ?
              $unsigned($signed($unsigned($signed((8'ha5))))) : reg21))
            begin
              reg104 <= ((({{wire2, wire22},
                      $signed((8'h9d))} ~^ (wire17[(5'h10):(3'h5)] || $signed(reg11))) <<< wire102[(4'he):(4'hd)]) ?
                  $unsigned({{$signed(wire23),
                          (~reg13)}}) : $unsigned($unsigned($signed(wire20))));
              reg105 <= ({(~&($signed(wire17) ? (+reg21) : $signed(reg103))),
                      $signed($unsigned($unsigned(reg16)))} ?
                  reg21 : reg104);
              reg106 <= wire1;
              reg107 <= reg14[(5'h14):(1'h1)];
              reg108 <= $signed($signed($unsigned(wire102[(4'he):(4'hc)])));
            end
          else
            begin
              reg104 <= {{reg15}};
            end
          reg109 <= $unsigned(wire100[(3'h5):(3'h4)]);
        end
      else
        begin
          if (reg103[(1'h0):(1'h0)])
            begin
              reg103 <= (8'ha7);
              reg104 <= ((!reg14[(2'h3):(2'h3)]) <<< $unsigned(reg108));
              reg105 <= reg15;
            end
          else
            begin
              reg103 <= $signed(reg14[(4'h9):(1'h0)]);
            end
          if ({(~|$unsigned(({reg6, reg105} ? (+reg16) : $signed(wire18))))})
            begin
              reg106 <= (~^($signed($signed(reg107[(4'hf):(4'ha)])) * {(8'hb7),
                  reg9}));
            end
          else
            begin
              reg106 <= wire3;
              reg107 <= $unsigned(wire18);
              reg108 <= wire1[(1'h1):(1'h1)];
              reg109 <= $signed((|$signed($signed({wire100}))));
              reg110 <= $signed(wire102);
            end
          reg111 <= {({reg103[(3'h6):(1'h1)],
                  (~&wire102[(5'h10):(4'hc)])} != $signed(((~&reg104) ?
                  (~^reg110) : wire17)))};
          if ({(|$signed((~$signed(reg105)))), wire24[(4'h9):(1'h1)]})
            begin
              reg112 <= $unsigned(reg107[(5'h13):(4'ha)]);
              reg113 <= wire22[(1'h1):(1'h1)];
            end
          else
            begin
              reg112 <= (((^~{reg105[(1'h0):(1'h0)], $signed(reg103)}) ?
                  reg104[(4'h8):(4'h8)] : $unsigned({{reg111},
                      (reg7 && wire100)})) ^~ wire17[(4'hc):(3'h6)]);
            end
          if ({(-wire100[(4'h8):(2'h3)]),
              (&(((~wire0) <= (reg9 ? reg13 : wire5)) ?
                  (^~(reg13 ? wire20 : reg14)) : reg7))})
            begin
              reg114 <= ((reg15[(4'h8):(1'h0)] == $signed($signed(reg6[(3'h7):(2'h2)]))) + $signed((8'h9d)));
              reg115 <= (~reg106);
              reg116 <= (~($signed($unsigned(reg114)) >= ((7'h40) ?
                  $unsigned($unsigned(wire0)) : reg11)));
              reg117 <= {reg115,
                  $unsigned({$unsigned($unsigned(wire22)),
                      $unsigned((&wire5))})};
              reg118 <= wire2;
            end
          else
            begin
              reg114 <= reg108[(4'h8):(3'h4)];
              reg115 <= $unsigned((wire17[(4'h8):(3'h6)] >> $signed($signed(reg21[(2'h2):(2'h2)]))));
            end
        end
      reg119 <= (reg13[(4'h8):(3'h4)] ?
          ({($signed(wire20) ? reg109 : $unsigned((8'haa))),
              (reg8[(1'h0):(1'h0)] || wire19[(2'h2):(2'h2)])} >> ($signed((reg7 ?
                  (8'hb9) : wire5)) ?
              ((wire4 ? reg111 : reg9) ?
                  reg12[(4'hb):(4'ha)] : (wire2 ?
                      reg103 : reg108)) : $unsigned(wire19))) : (reg16[(4'hf):(4'ha)] ?
              {reg113} : wire23[(2'h2):(2'h2)]));
      if ((8'hbc))
        begin
          if (reg10[(5'h11):(4'he)])
            begin
              reg120 <= wire4;
              reg121 <= wire24[(1'h1):(1'h1)];
              reg122 <= (reg108[(4'he):(4'h9)] <= (8'h9e));
              reg123 <= $unsigned(reg118);
              reg124 <= (^~$unsigned(wire20[(3'h4):(1'h0)]));
            end
          else
            begin
              reg120 <= wire24[(3'h5):(3'h5)];
              reg121 <= $signed(wire23);
              reg122 <= $signed($unsigned((~&$unsigned($unsigned(reg116)))));
            end
          if ($unsigned({$signed($unsigned(((8'hbe) ? wire2 : reg21)))}))
            begin
              reg125 <= $signed(reg14[(3'h4):(2'h3)]);
              reg126 <= $signed($signed(reg116[(2'h2):(1'h1)]));
              reg127 <= $signed(reg6[(4'hc):(1'h1)]);
              reg128 <= wire18;
            end
          else
            begin
              reg125 <= (^~(-{{reg113[(3'h7):(1'h0)]}}));
              reg126 <= reg111;
              reg127 <= ($unsigned({(reg126 ?
                          reg13[(4'h9):(3'h7)] : (^reg127))}) ?
                  {{reg16[(1'h0):(1'h0)],
                          reg126[(4'he):(2'h2)]}} : ({{reg104[(4'he):(1'h1)],
                              {(8'hb5), (8'ha1)}}} ?
                      ((~&reg122[(2'h3):(1'h0)]) & reg12[(4'hb):(3'h5)]) : ($signed($unsigned(reg121)) && (+{reg16}))));
            end
          reg129 <= (~|(^~(($unsigned(wire19) > $signed(reg116)) ?
              reg110 : $signed((&wire24)))));
          if ((^~wire0))
            begin
              reg130 <= (wire19[(2'h2):(1'h1)] ?
                  reg107[(1'h0):(1'h0)] : $signed($unsigned((reg118[(3'h5):(2'h3)] * {reg126,
                      (7'h40)}))));
              reg131 <= (^~(reg120 <<< $unsigned(reg105[(2'h2):(2'h2)])));
              reg132 <= (^($unsigned($signed($signed(wire18))) >> {$signed((reg116 << wire0)),
                  reg126[(5'h11):(5'h10)]}));
            end
          else
            begin
              reg130 <= reg109;
              reg131 <= $unsigned(((^~$signed((reg15 >>> (7'h42)))) - wire1[(2'h2):(1'h1)]));
              reg132 <= ((~&reg108) * {{wire102, $signed($unsigned(reg21))},
                  $signed(reg115[(4'h9):(3'h4)])});
              reg133 <= (+$unsigned((&(reg105[(1'h0):(1'h0)] ^~ wire102))));
              reg134 <= (~|{$unsigned((-((8'hae) & wire100)))});
            end
        end
      else
        begin
          reg120 <= ($signed($unsigned(wire24[(2'h2):(1'h1)])) ?
              (!((8'haa) ?
                  $signed((-reg133)) : $unsigned(reg16))) : (reg108[(4'h9):(3'h6)] & $signed((((8'ha6) ?
                      (8'h9d) : (8'hae)) ?
                  (reg105 >= reg116) : (~|reg111)))));
          if (wire18)
            begin
              reg121 <= {$signed(reg109), (&(reg109 <<< (~$signed(reg117))))};
              reg122 <= ($signed(((wire0[(5'h14):(4'hd)] ?
                  (reg131 ?
                      reg126 : reg13) : ((8'hb2) <= reg121)) + (8'hb4))) >>> wire3[(4'hf):(4'hb)]);
            end
          else
            begin
              reg121 <= reg6;
              reg122 <= {(($signed($unsigned(wire20)) == $signed(reg120[(2'h2):(1'h1)])) ?
                      reg116 : {((reg9 ? reg121 : reg114) == (-reg109)),
                          ($unsigned(wire102) ?
                              (wire22 ? reg8 : reg129) : (wire0 & reg15))})};
            end
          reg123 <= ($signed(($signed((reg113 ?
                  reg130 : reg111)) >>> $unsigned(reg115))) ?
              reg130[(2'h3):(1'h1)] : (reg106 ^~ (|reg107)));
          reg124 <= reg103;
        end
      reg135 <= reg104;
      if ({$unsigned(reg125[(2'h3):(2'h2)])})
        begin
          reg136 <= wire100;
          reg137 <= {{reg124[(4'h8):(3'h6)], (~|$unsigned($signed(reg118)))},
              $unsigned((^$signed(wire2[(2'h2):(1'h1)])))};
        end
      else
        begin
          reg136 <= $signed((wire19 ?
              $signed(reg134[(2'h2):(2'h2)]) : $unsigned({$unsigned((8'hb9)),
                  (reg112 == reg106)})));
          if ((reg119[(1'h1):(1'h1)] >>> (8'h9d)))
            begin
              reg137 <= $signed((reg130 || $signed(reg137)));
              reg138 <= $unsigned(($signed((((8'hb6) >>> reg21) == (8'h9e))) <= reg123[(2'h2):(2'h2)]));
              reg139 <= (reg117 | (wire22[(3'h6):(3'h4)] ?
                  ((^(reg14 ?
                      reg132 : reg134)) | $signed(reg10[(1'h0):(1'h0)])) : $signed(reg104[(4'ha):(4'h8)])));
              reg140 <= reg110[(5'h12):(3'h6)];
              reg141 <= $signed($signed($unsigned($unsigned((wire5 ?
                  (8'ha8) : reg119)))));
            end
          else
            begin
              reg137 <= $unsigned((reg15[(3'h5):(3'h5)] & $unsigned(reg127)));
              reg138 <= reg105;
              reg139 <= reg115;
            end
          if (reg105)
            begin
              reg142 <= (~|($unsigned({reg111[(4'h8):(2'h3)],
                  wire20[(1'h1):(1'h1)]}) >= $signed(reg115[(4'h9):(1'h0)])));
              reg143 <= wire102;
              reg144 <= ($signed(($signed(reg137) + (reg9 ?
                      (reg110 * reg139) : (wire18 >= reg6)))) ?
                  reg135 : $unsigned(reg111[(4'h8):(2'h3)]));
            end
          else
            begin
              reg142 <= ((^reg103) && (~reg105[(1'h0):(1'h0)]));
              reg143 <= reg140;
              reg144 <= $signed(reg110);
              reg145 <= $signed((~|(!$unsigned($unsigned(reg107)))));
              reg146 <= (&(&(&reg143)));
            end
        end
    end
  assign wire147 = ($unsigned(reg106) ?
                       (~$unsigned((7'h40))) : ({$signed(reg140[(3'h4):(3'h4)]),
                               reg129} ?
                           (((!wire5) << $signed(wire5)) ?
                               $signed((reg121 >>> reg121)) : reg107) : ($signed((reg138 ?
                                   reg103 : reg141)) ?
                               $unsigned(reg6[(3'h5):(3'h4)]) : reg12[(4'ha):(3'h7)])));
  assign wire148 = ((~&$signed(reg106)) >> $signed(wire100[(4'h8):(2'h2)]));
endmodule

module module25  (y, clk, wire26, wire27, wire28, wire29);
  output wire [(32'h14d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire26;
  input wire signed [(5'h11):(1'h0)] wire27;
  input wire [(3'h4):(1'h0)] wire28;
  input wire signed [(5'h10):(1'h0)] wire29;
  wire signed [(5'h10):(1'h0)] wire98;
  wire signed [(4'h9):(1'h0)] wire97;
  wire [(4'hb):(1'h0)] wire30;
  wire [(4'h9):(1'h0)] wire31;
  wire [(3'h4):(1'h0)] wire48;
  wire signed [(4'hd):(1'h0)] wire49;
  wire [(3'h5):(1'h0)] wire50;
  wire signed [(4'hc):(1'h0)] wire95;
  reg signed [(4'hb):(1'h0)] reg99 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg33 = (1'h0);
  reg [(5'h14):(1'h0)] reg34 = (1'h0);
  reg [(4'hd):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg36 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg37 = (1'h0);
  reg [(5'h11):(1'h0)] reg38 = (1'h0);
  reg [(3'h4):(1'h0)] reg39 = (1'h0);
  reg [(4'hc):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg41 = (1'h0);
  reg [(4'ha):(1'h0)] reg42 = (1'h0);
  reg [(5'h15):(1'h0)] reg43 = (1'h0);
  reg [(4'ha):(1'h0)] reg44 = (1'h0);
  reg [(4'hb):(1'h0)] reg45 = (1'h0);
  reg [(5'h12):(1'h0)] reg46 = (1'h0);
  reg [(5'h15):(1'h0)] reg47 = (1'h0);
  assign y = {wire98,
                 wire97,
                 wire30,
                 wire31,
                 wire48,
                 wire49,
                 wire50,
                 wire95,
                 reg99,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg40,
                 reg41,
                 reg42,
                 reg43,
                 reg44,
                 reg45,
                 reg46,
                 reg47,
                 (1'h0)};
  assign wire30 = wire29;
  assign wire31 = (8'hbe);
  always
    @(posedge clk) begin
      reg32 <= (8'hb7);
      reg33 <= $signed((^~($signed(wire29[(4'h8):(3'h7)]) >> (~&wire26))));
      reg34 <= (wire30 > (&$signed(($unsigned(wire29) >= {wire30, (8'ha6)}))));
    end
  always
    @(posedge clk) begin
      reg35 <= ((+wire26[(2'h3):(1'h1)]) ?
          ((-(7'h44)) < ($signed((8'ha8)) ?
              wire31 : $unsigned($unsigned((8'hbc))))) : $signed((wire31[(1'h0):(1'h0)] ?
              wire29 : ((^wire30) ?
                  (wire28 <<< wire29) : wire31[(3'h4):(3'h4)]))));
      if ((^(~$signed((+reg35[(1'h1):(1'h0)])))))
        begin
          reg36 <= (wire29[(4'h8):(4'h8)] + (8'ha3));
        end
      else
        begin
          reg36 <= reg32[(5'h12):(1'h0)];
          reg37 <= reg35[(2'h2):(1'h0)];
        end
      if ($unsigned({$unsigned(($signed(wire26) ~^ reg32)),
          $unsigned(((^reg35) ? (wire29 + (7'h43)) : wire28))}))
        begin
          reg38 <= wire30;
        end
      else
        begin
          if ($signed(wire31))
            begin
              reg38 <= reg35;
              reg39 <= ((&reg36[(4'he):(4'hc)]) ~^ reg33);
              reg40 <= reg37[(1'h0):(1'h0)];
              reg41 <= (($unsigned($signed(reg37[(3'h4):(1'h1)])) + $signed(reg35)) ?
                  $unsigned({{(+reg35)}}) : (reg38 ?
                      (~$signed($signed(reg35))) : {reg40,
                          {{wire28}, (~^wire26)}}));
              reg42 <= (~^$unsigned($unsigned((reg40 ?
                  (^wire28) : (^~reg37)))));
            end
          else
            begin
              reg38 <= $unsigned(($signed(reg33[(1'h0):(1'h0)]) ?
                  (~^$unsigned((-wire27))) : ((~|$signed(reg39)) ?
                      wire31[(2'h3):(1'h0)] : $signed(reg33))));
              reg39 <= (^~(|$unsigned(wire27[(3'h7):(1'h1)])));
              reg40 <= $unsigned(((8'h9c) ?
                  {((|reg33) >>> $unsigned(reg41))} : $signed(reg34[(4'ha):(2'h3)])));
              reg41 <= ($unsigned(reg33) ?
                  ({($unsigned(wire26) == (reg34 ? reg36 : wire31)),
                      (~^$unsigned(reg32))} >>> $signed(((reg38 ?
                      reg40 : wire26) ~^ $signed(reg34)))) : reg33);
            end
          reg43 <= ($unsigned(reg37[(1'h1):(1'h1)]) ?
              $unsigned(reg41) : wire28[(1'h1):(1'h0)]);
          reg44 <= ((~&(wire31 != {(reg40 ?
                  (8'hb1) : (8'ha8))})) - ((wire29[(3'h6):(1'h0)] ?
                  $signed($signed(reg34)) : wire28[(2'h3):(2'h2)]) ?
              ((^(reg41 == wire28)) ?
                  ($signed((8'hb5)) || $signed(reg37)) : (^~(wire27 ?
                      reg43 : wire26))) : (((~&wire29) >>> {wire27}) << reg38[(5'h10):(1'h0)])));
          if (wire26)
            begin
              reg45 <= $unsigned(reg42);
              reg46 <= $unsigned((~^wire28[(1'h1):(1'h0)]));
              reg47 <= $signed((wire30[(2'h2):(1'h0)] <= (&wire28[(1'h1):(1'h0)])));
            end
          else
            begin
              reg45 <= (reg35[(3'h5):(2'h2)] ?
                  ((|($unsigned(reg41) ? (~wire31) : (~reg38))) ?
                      (-(~^((7'h42) << reg41))) : (reg36 || (~|reg37[(1'h1):(1'h1)]))) : reg32[(3'h4):(2'h3)]);
              reg46 <= (~reg35[(4'ha):(3'h7)]);
            end
        end
    end
  assign wire48 = (~^reg39[(2'h3):(2'h3)]);
  assign wire49 = $signed($signed((+$unsigned(reg36[(4'hf):(2'h2)]))));
  assign wire50 = $signed({{$signed(wire27)}, reg45[(2'h3):(1'h1)]});
  module51 #() modinst96 (wire95, clk, reg33, wire29, reg36, reg41);
  assign wire97 = $signed($signed(wire48));
  assign wire98 = wire28;
  always
    @(posedge clk) begin
      reg99 <= ($unsigned(((8'ha6) << $signed(wire49[(3'h4):(1'h0)]))) ^~ {(|(^(wire28 + wire31)))});
    end
endmodule

module module51
#(parameter param93 = ({{(((8'hb5) ? (8'hbb) : (8'ha5)) ? (!(8'h9d)) : {(8'haf)})}} + ((-{((8'hae) >= (7'h41))}) * (+(&(8'hb1))))), 
parameter param94 = ((-(((param93 & param93) ? (param93 ? param93 : param93) : ((8'h9c) ? param93 : param93)) ? {(^param93), {(8'hb9)}} : (~&param93))) ? param93 : (~^(({(8'hb0)} ? (param93 ? param93 : param93) : (|param93)) == param93))))
(y, clk, wire55, wire54, wire53, wire52);
  output wire [(32'h16e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h15):(1'h0)] wire55;
  input wire [(2'h3):(1'h0)] wire54;
  input wire signed [(5'h12):(1'h0)] wire53;
  input wire signed [(3'h6):(1'h0)] wire52;
  wire signed [(5'h10):(1'h0)] wire92;
  wire signed [(2'h3):(1'h0)] wire91;
  wire signed [(4'hc):(1'h0)] wire90;
  wire signed [(4'h9):(1'h0)] wire89;
  wire signed [(3'h7):(1'h0)] wire79;
  wire [(5'h12):(1'h0)] wire78;
  wire [(3'h5):(1'h0)] wire63;
  wire [(4'ha):(1'h0)] wire62;
  wire [(2'h2):(1'h0)] wire61;
  wire signed [(4'hc):(1'h0)] wire60;
  wire signed [(5'h15):(1'h0)] wire59;
  wire [(3'h7):(1'h0)] wire58;
  wire [(5'h13):(1'h0)] wire57;
  wire signed [(5'h10):(1'h0)] wire56;
  reg signed [(3'h7):(1'h0)] reg88 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg87 = (1'h0);
  reg [(3'h7):(1'h0)] reg86 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg85 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg84 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg83 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg82 = (1'h0);
  reg [(3'h5):(1'h0)] reg81 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg80 = (1'h0);
  reg [(5'h15):(1'h0)] reg77 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg76 = (1'h0);
  reg [(4'hb):(1'h0)] reg75 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg74 = (1'h0);
  reg [(4'ha):(1'h0)] reg73 = (1'h0);
  reg [(3'h5):(1'h0)] reg72 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg71 = (1'h0);
  reg [(3'h4):(1'h0)] reg70 = (1'h0);
  reg [(3'h7):(1'h0)] reg69 = (1'h0);
  reg [(4'h9):(1'h0)] reg68 = (1'h0);
  reg [(4'he):(1'h0)] reg67 = (1'h0);
  reg [(3'h5):(1'h0)] reg66 = (1'h0);
  reg [(4'h9):(1'h0)] reg65 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg64 = (1'h0);
  assign y = {wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire79,
                 wire78,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 (1'h0)};
  assign wire56 = (((^~wire54) ?
                          $signed($unsigned((wire55 ?
                              wire54 : wire54))) : wire53) ?
                      ((~^(~$unsigned(wire53))) ?
                          $unsigned(($signed(wire54) >> $unsigned(wire52))) : wire54[(1'h1):(1'h1)]) : wire53);
  assign wire57 = {(wire53 ?
                          ({wire52[(3'h6):(3'h6)], $signed(wire54)} ?
                              wire53 : ((^wire54) ?
                                  (|(8'hb6)) : {wire53,
                                      wire54})) : {(~|$unsigned((8'hba))),
                              ($unsigned(wire55) + wire52[(3'h6):(3'h6)])}),
                      $unsigned(((wire56 | $unsigned(wire53)) ?
                          (^~$signed(wire54)) : (^~(wire55 & wire52))))};
  assign wire58 = $unsigned(wire52);
  assign wire59 = wire55;
  assign wire60 = $unsigned((wire59 ?
                      ($unsigned(wire53) == (^wire59[(4'hf):(4'hf)])) : $signed(wire56)));
  assign wire61 = (&$unsigned(((~&(+wire52)) || {(+wire55),
                      wire59[(4'h8):(3'h4)]})));
  assign wire62 = wire55[(5'h14):(3'h4)];
  assign wire63 = $unsigned({wire58[(1'h1):(1'h1)],
                      (wire60[(3'h7):(1'h0)] ?
                          (wire58[(3'h7):(3'h6)] && wire58[(3'h6):(1'h0)]) : (|(wire59 ?
                              wire53 : wire53)))});
  always
    @(posedge clk) begin
      if ($unsigned({{(+wire59)}}))
        begin
          reg64 <= wire56;
          reg65 <= (~&(~(((wire62 <<< wire60) ?
                  (wire59 >= (8'ha7)) : wire60[(1'h1):(1'h0)]) ?
              wire55[(2'h2):(1'h0)] : $signed($unsigned(wire53)))));
          reg66 <= (8'haf);
        end
      else
        begin
          reg64 <= wire53;
          if ((wire54[(1'h1):(1'h0)] << reg65[(3'h5):(3'h5)]))
            begin
              reg65 <= wire62;
              reg66 <= $unsigned($signed(reg64[(4'h8):(3'h4)]));
            end
          else
            begin
              reg65 <= wire58;
              reg66 <= wire57[(4'hf):(1'h0)];
              reg67 <= {($signed(reg66) ^ wire61),
                  (($signed((wire61 ?
                          wire62 : wire52)) & wire55[(5'h13):(4'hb)]) ?
                      {$signed(wire55[(1'h1):(1'h1)]),
                          wire60} : $unsigned(wire62))};
              reg68 <= wire59;
            end
          if ((+{({reg66} ~^ reg67[(4'hc):(3'h6)]), (~|reg68)}))
            begin
              reg69 <= (&((reg66[(3'h5):(1'h1)] < (8'hb3)) < ($signed(wire53) ?
                  {{reg64}, wire60[(3'h7):(2'h2)]} : (|(reg65 ^~ reg68)))));
            end
          else
            begin
              reg69 <= wire63;
            end
          reg70 <= ($signed(wire52[(3'h4):(1'h1)]) ?
              ($unsigned(wire60[(2'h2):(1'h0)]) <<< $signed(wire59[(5'h14):(4'hf)])) : $signed($signed((~^(reg65 ?
                  reg69 : reg69)))));
          reg71 <= $signed(wire62);
        end
      if ($unsigned((((8'haf) ?
          ($unsigned(reg67) ~^ wire58) : $unsigned((reg69 ?
              reg68 : reg69))) || ((reg69[(1'h0):(1'h0)] ?
              $unsigned(wire59) : $unsigned(wire57)) ?
          $signed($unsigned(wire56)) : $signed(reg70)))))
        begin
          reg72 <= (|(wire52 >= (~|{$signed(wire52)})));
          reg73 <= (reg71[(2'h2):(1'h1)] ? wire57 : (~wire59[(5'h15):(5'h12)]));
          reg74 <= {(((~(&wire61)) ?
                      $signed($unsigned(reg67)) : $unsigned((wire56 ?
                          wire52 : reg72))) ?
                  wire55 : {$unsigned($signed(wire54)),
                      ((wire58 > wire53) ? reg70[(2'h2):(2'h2)] : (~wire61))})};
        end
      else
        begin
          reg72 <= reg73;
        end
      reg75 <= ((~reg70) ?
          $unsigned($signed(($signed(wire61) ?
              (reg64 > wire58) : $signed(wire52)))) : reg65);
      reg76 <= wire54[(1'h1):(1'h0)];
      reg77 <= (reg75 ?
          ((^~wire54[(1'h1):(1'h0)]) <= (|wire58[(3'h4):(2'h3)])) : $signed($signed(wire54[(1'h0):(1'h0)])));
    end
  assign wire78 = (8'hab);
  assign wire79 = ($unsigned((reg71 ?
                      (~reg72) : $unsigned($signed(wire56)))) | wire55[(4'hd):(3'h5)]);
  always
    @(posedge clk) begin
      reg80 <= reg73[(2'h3):(2'h3)];
      if ((wire57 ~^ ({{reg66, $signed(wire60)}} ?
          {reg72[(2'h3):(2'h2)],
              (((8'hb9) << reg69) ?
                  $unsigned(reg66) : wire56[(4'h9):(3'h4)])} : (($signed(reg76) ?
                  reg77 : (^~reg68)) ?
              reg77 : (8'haf)))))
        begin
          reg81 <= (7'h41);
        end
      else
        begin
          if ({reg74[(2'h2):(1'h1)]})
            begin
              reg81 <= reg73[(3'h4):(2'h3)];
              reg82 <= (8'ha2);
              reg83 <= $signed($unsigned($unsigned($signed(reg65[(2'h3):(2'h3)]))));
              reg84 <= {(({{reg80}, (+reg65)} ?
                          (reg80 != (reg68 ?
                              reg67 : reg77)) : $signed(reg68[(3'h5):(1'h1)])) ?
                      ((8'hb6) << ($unsigned(wire62) ?
                          reg68 : (-(8'hba)))) : (^~$unsigned((~|wire52)))),
                  reg68};
              reg85 <= $signed({(wire62[(4'ha):(3'h5)] ?
                      wire79[(3'h5):(3'h4)] : (^(~wire54)))});
            end
          else
            begin
              reg81 <= (wire62[(2'h3):(2'h2)] ?
                  $signed($signed(reg85)) : ($unsigned(wire52) >> (((reg68 ?
                      reg71 : reg68) != (reg67 ^ (7'h42))) ^ (~|reg83[(2'h2):(2'h2)]))));
              reg82 <= (~&$unsigned(reg77));
              reg83 <= wire62[(4'h9):(2'h2)];
              reg84 <= (reg80[(2'h2):(2'h2)] & reg83[(1'h0):(1'h0)]);
              reg85 <= reg68[(3'h4):(2'h2)];
            end
          reg86 <= wire55[(5'h14):(4'hc)];
          reg87 <= wire56[(1'h1):(1'h1)];
        end
      reg88 <= {(^~(~|wire61)), reg81};
    end
  assign wire89 = (reg69 ?
                      ((~^reg74[(1'h1):(1'h1)]) ?
                          (&wire57[(5'h13):(3'h4)]) : $unsigned($unsigned(reg69))) : (reg73[(3'h6):(3'h4)] ?
                          reg83 : reg73));
  assign wire90 = wire63;
  assign wire91 = (|wire79);
  assign wire92 = (reg77 ?
                      $unsigned((wire90 - wire60)) : $signed(wire91[(1'h0):(1'h0)]));
endmodule
