<profile>

<section name = "Vivado HLS Report for 'karastuba_mul'" level="0">
<item name = "Date">Fri Jun  5 20:14:34 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">bigtest</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexu</item>
<item name = "Target device">xcvu095-ffva2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.474 ns, 0.38 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2394, 2550, 7.182 us, 7.650 us, 2394, 2550, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_karastuba_mul_templa_3_fu_168">karastuba_mul_templa_3, 2130, 2286, 6.390 us, 6.858 us, 2130, 2286, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">64, 64, 1, 1, 1, 64, yes</column>
<column name="- Loop 2">64, 64, 2, 1, 1, 64, yes</column>
<column name="- Loop 3">129, 129, 3, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 117, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">288, 27, 117532, 113933, 0</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 239, -</column>
<column name="Register">-, -, 112, -, -</column>
<specialColumn name="Available">3456, 768, 1075200, 537600, 0</specialColumn>
<specialColumn name="Utilization (%)">8, 3, 10, 21, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="karastuba_mul_AXILiteS_s_axi_U">karastuba_mul_AXILiteS_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_karastuba_mul_templa_3_fu_168">karastuba_mul_templa_3, 288, 27, 117496, 113893, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="res_digits_data_V_U">karastuba_mul_resXh4, 4, 0, 0, 0, 128, 64, 1, 8192</column>
<column name="lhs_digits_data_V_U">karastuba_mul_temThq, 2, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="rhs_digits_data_V_U">karastuba_mul_temThq, 2, 0, 0, 0, 64, 64, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln334_fu_198_p2">+, 0, 0, 15, 8, 8</column>
<column name="i_24_fu_204_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_25_fu_220_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_fu_181_p2">+, 0, 0, 15, 7, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp1_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln326_fu_175_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln331_fu_192_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="icmp_ln340_fu_214_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="ap_block_pp2_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="hs_input_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i1_0_reg_146">9, 2, 8, 16</column>
<column name="i2_0_reg_157">9, 2, 8, 16</column>
<column name="i_0_reg_135">9, 2, 7, 14</column>
<column name="lhs_digits_data_V_address0">15, 3, 6, 18</column>
<column name="lhs_digits_data_V_ce0">15, 3, 1, 3</column>
<column name="res_digits_data_V_address0">15, 3, 7, 21</column>
<column name="res_digits_data_V_ce0">15, 3, 1, 3</column>
<column name="res_digits_data_V_ce1">9, 2, 1, 2</column>
<column name="res_digits_data_V_we0">9, 2, 1, 2</column>
<column name="res_digits_data_V_we1">9, 2, 1, 2</column>
<column name="res_output_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="rhs_digits_data_V_address0">15, 3, 6, 18</column>
<column name="rhs_digits_data_V_ce0">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln334_reg_243">8, 0, 8, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="grp_karastuba_mul_templa_3_fu_168_ap_start_reg">1, 0, 1, 0</column>
<column name="hs_input_V_read_1_reg_248">64, 0, 64, 0</column>
<column name="i1_0_reg_146">8, 0, 8, 0</column>
<column name="i2_0_reg_157">8, 0, 8, 0</column>
<column name="i_0_reg_135">7, 0, 7, 0</column>
<column name="icmp_ln331_reg_239">1, 0, 1, 0</column>
<column name="icmp_ln340_reg_258">1, 0, 1, 0</column>
<column name="icmp_ln340_reg_258_pp2_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, karastuba_mul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, karastuba_mul, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, karastuba_mul, return value</column>
<column name="hs_input_V_TDATA">in, 64, axis, hs_input_V, pointer</column>
<column name="hs_input_V_TVALID">in, 1, axis, hs_input_V, pointer</column>
<column name="hs_input_V_TREADY">out, 1, axis, hs_input_V, pointer</column>
<column name="res_output_V_TDATA">out, 64, axis, res_output_V, pointer</column>
<column name="res_output_V_TVALID">out, 1, axis, res_output_V, pointer</column>
<column name="res_output_V_TREADY">in, 1, axis, res_output_V, pointer</column>
</table>
</item>
</section>
</profile>
