.include "macros.inc"


.section .text, "ax"  # 0x800055E0 - 0x802C0EE0

.global effCoinFukidashiDisp
effCoinFukidashiDisp:
/* 801FBBC0 001F8BC0  94 21 FE C0 */	stwu r1, -0x140(r1)
/* 801FBBC4 001F8BC4  7C 08 02 A6 */	mflr r0
/* 801FBBC8 001F8BC8  90 01 01 44 */	stw r0, 0x144(r1)
/* 801FBBCC 001F8BCC  DB E1 01 30 */	stfd f31, 0x130(r1)
/* 801FBBD0 001F8BD0  F3 E1 01 38 */	psq_st f31, 312(r1), 0, qr0
/* 801FBBD4 001F8BD4  93 E1 01 2C */	stw r31, 0x12c(r1)
/* 801FBBD8 001F8BD8  93 C1 01 28 */	stw r30, 0x128(r1)
/* 801FBBDC 001F8BDC  93 A1 01 24 */	stw r29, 0x124(r1)
/* 801FBBE0 001F8BE0  93 81 01 20 */	stw r28, 0x120(r1)
/* 801FBBE4 001F8BE4  7C 7D 1B 78 */	mr r29, r3
/* 801FBBE8 001F8BE8  7C 9C 23 78 */	mr r28, r4
/* 801FBBEC 001F8BEC  4B E1 35 65 */	bl camGetPtr
/* 801FBBF0 001F8BF0  83 FC 00 0C */	lwz r31, 0xc(r28)
/* 801FBBF4 001F8BF4  7C 7C 1B 78 */	mr r28, r3
/* 801FBBF8 001F8BF8  38 60 00 01 */	li r3, 1
/* 801FBBFC 001F8BFC  83 DF 00 1C */	lwz r30, 0x1c(r31)
/* 801FBC00 001F8C00  48 0B 36 81 */	bl GXSetNumTexGens
/* 801FBC04 001F8C04  38 60 00 00 */	li r3, 0
/* 801FBC08 001F8C08  38 80 00 01 */	li r4, 1
/* 801FBC0C 001F8C0C  38 A0 00 04 */	li r5, 4
/* 801FBC10 001F8C10  38 C0 00 3C */	li r6, 0x3c
/* 801FBC14 001F8C14  38 E0 00 00 */	li r7, 0
/* 801FBC18 001F8C18  39 00 00 7D */	li r8, 0x7d
/* 801FBC1C 001F8C1C  48 0B 33 E5 */	bl GXSetTexCoordGen2
/* 801FBC20 001F8C20  38 81 00 10 */	addi r4, r1, 0x10
/* 801FBC24 001F8C24  38 60 00 25 */	li r3, 0x25
/* 801FBC28 001F8C28  4B E6 22 85 */	bl effGetTexObj
/* 801FBC2C 001F8C2C  38 61 00 10 */	addi r3, r1, 0x10
/* 801FBC30 001F8C30  38 80 00 00 */	li r4, 0
/* 801FBC34 001F8C34  48 0B 5E 49 */	bl GXLoadTexObj
/* 801FBC38 001F8C38  38 60 00 01 */	li r3, 1
/* 801FBC3C 001F8C3C  48 0B 54 FD */	bl GXSetNumChans
/* 801FBC40 001F8C40  38 60 00 04 */	li r3, 4
/* 801FBC44 001F8C44  38 80 00 00 */	li r4, 0
/* 801FBC48 001F8C48  38 A0 00 00 */	li r5, 0
/* 801FBC4C 001F8C4C  38 C0 00 00 */	li r6, 0
/* 801FBC50 001F8C50  38 E0 00 00 */	li r7, 0
/* 801FBC54 001F8C54  39 00 00 02 */	li r8, 2
/* 801FBC58 001F8C58  39 20 00 02 */	li r9, 2
/* 801FBC5C 001F8C5C  48 0B 55 19 */	bl GXSetChanCtrl
/* 801FBC60 001F8C60  38 60 00 01 */	li r3, 1
/* 801FBC64 001F8C64  48 0B 75 65 */	bl GXSetNumTevStages
/* 801FBC68 001F8C68  38 60 00 00 */	li r3, 0
/* 801FBC6C 001F8C6C  38 80 00 00 */	li r4, 0
/* 801FBC70 001F8C70  38 A0 00 00 */	li r5, 0
/* 801FBC74 001F8C74  38 C0 00 04 */	li r6, 4
/* 801FBC78 001F8C78  48 0B 73 B5 */	bl GXSetTevOrder
/* 801FBC7C 001F8C7C  38 60 00 00 */	li r3, 0
/* 801FBC80 001F8C80  38 80 00 00 */	li r4, 0
/* 801FBC84 001F8C84  48 0B 6E 4D */	bl GXSetTevOp
/* 801FBC88 001F8C88  80 02 F0 E8 */	lwz r0, lbl_80420468@sda21(r2)
/* 801FBC8C 001F8C8C  38 81 00 0C */	addi r4, r1, 0xc
/* 801FBC90 001F8C90  38 60 00 04 */	li r3, 4
/* 801FBC94 001F8C94  90 01 00 08 */	stw r0, 8(r1)
/* 801FBC98 001F8C98  9B C1 00 0B */	stb r30, 0xb(r1)
/* 801FBC9C 001F8C9C  80 01 00 08 */	lwz r0, 8(r1)
/* 801FBCA0 001F8CA0  90 01 00 0C */	stw r0, 0xc(r1)
/* 801FBCA4 001F8CA4  48 0B 53 AD */	bl GXSetChanMatColor
/* 801FBCA8 001F8CA8  C0 5F 00 08 */	lfs f2, 8(r31)
/* 801FBCAC 001F8CAC  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBCB0 001F8CB0  C0 1F 00 10 */	lfs f0, 0x10(r31)
/* 801FBCB4 001F8CB4  C0 3F 00 04 */	lfs f1, 4(r31)
/* 801FBCB8 001F8CB8  EC 42 00 2A */	fadds f2, f2, f0
/* 801FBCBC 001F8CBC  C0 7F 00 0C */	lfs f3, 0xc(r31)
/* 801FBCC0 001F8CC0  48 09 C7 6D */	bl PSMTXTrans
/* 801FBCC4 001F8CC4  C0 3F 00 18 */	lfs f1, 0x18(r31)
/* 801FBCC8 001F8CC8  38 61 00 A0 */	addi r3, r1, 0xa0
/* 801FBCCC 001F8CCC  FC 40 08 90 */	fmr f2, f1
/* 801FBCD0 001F8CD0  FC 60 08 90 */	fmr f3, f1
/* 801FBCD4 001F8CD4  48 09 C7 D9 */	bl PSMTXScale
/* 801FBCD8 001F8CD8  7F A3 EB 78 */	mr r3, r29
/* 801FBCDC 001F8CDC  4B E1 34 75 */	bl camGetPtr
/* 801FBCE0 001F8CE0  C0 23 01 14 */	lfs f1, 0x114(r3)
/* 801FBCE4 001F8CE4  38 61 00 70 */	addi r3, r1, 0x70
/* 801FBCE8 001F8CE8  C0 02 F0 EC */	lfs f0, lbl_8042046C@sda21(r2)
/* 801FBCEC 001F8CEC  38 80 00 79 */	li r4, 0x79
/* 801FBCF0 001F8CF0  FC 20 08 50 */	fneg f1, f1
/* 801FBCF4 001F8CF4  EC 20 00 72 */	fmuls f1, f0, f1
/* 801FBCF8 001F8CF8  48 09 C4 F5 */	bl PSMTXRotRad
/* 801FBCFC 001F8CFC  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBD00 001F8D00  38 81 00 A0 */	addi r4, r1, 0xa0
/* 801FBD04 001F8D04  7C 65 1B 78 */	mr r5, r3
/* 801FBD08 001F8D08  48 09 C2 59 */	bl PSMTXConcat
/* 801FBD0C 001F8D0C  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBD10 001F8D10  38 81 00 70 */	addi r4, r1, 0x70
/* 801FBD14 001F8D14  7C 65 1B 78 */	mr r5, r3
/* 801FBD18 001F8D18  48 09 C2 49 */	bl PSMTXConcat
/* 801FBD1C 001F8D1C  38 81 00 D0 */	addi r4, r1, 0xd0
/* 801FBD20 001F8D20  38 7C 01 1C */	addi r3, r28, 0x11c
/* 801FBD24 001F8D24  7C 85 23 78 */	mr r5, r4
/* 801FBD28 001F8D28  48 09 C2 39 */	bl PSMTXConcat
/* 801FBD2C 001F8D2C  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBD30 001F8D30  38 80 00 00 */	li r4, 0
/* 801FBD34 001F8D34  48 0B 87 C5 */	bl GXLoadPosMtxImm
/* 801FBD38 001F8D38  38 60 00 00 */	li r3, 0
/* 801FBD3C 001F8D3C  48 0B 88 5D */	bl GXSetCurrentMtx
/* 801FBD40 001F8D40  38 60 00 00 */	li r3, 0
/* 801FBD44 001F8D44  48 0B 41 45 */	bl GXSetCullMode
/* 801FBD48 001F8D48  48 0B 29 D5 */	bl GXClearVtxDesc
/* 801FBD4C 001F8D4C  38 60 00 09 */	li r3, 9
/* 801FBD50 001F8D50  38 80 00 01 */	li r4, 1
/* 801FBD54 001F8D54  48 0B 20 B1 */	bl GXSetVtxDesc
/* 801FBD58 001F8D58  38 60 00 0D */	li r3, 0xd
/* 801FBD5C 001F8D5C  38 80 00 01 */	li r4, 1
/* 801FBD60 001F8D60  48 0B 20 A5 */	bl GXSetVtxDesc
/* 801FBD64 001F8D64  38 60 00 00 */	li r3, 0
/* 801FBD68 001F8D68  38 80 00 09 */	li r4, 9
/* 801FBD6C 001F8D6C  38 A0 00 01 */	li r5, 1
/* 801FBD70 001F8D70  38 C0 00 04 */	li r6, 4
/* 801FBD74 001F8D74  38 E0 00 00 */	li r7, 0
/* 801FBD78 001F8D78  48 0B 29 DD */	bl GXSetVtxAttrFmt
/* 801FBD7C 001F8D7C  38 60 00 00 */	li r3, 0
/* 801FBD80 001F8D80  38 80 00 0D */	li r4, 0xd
/* 801FBD84 001F8D84  38 A0 00 01 */	li r5, 1
/* 801FBD88 001F8D88  38 C0 00 04 */	li r6, 4
/* 801FBD8C 001F8D8C  38 E0 00 00 */	li r7, 0
/* 801FBD90 001F8D90  48 0B 29 C5 */	bl GXSetVtxAttrFmt
/* 801FBD94 001F8D94  38 60 00 80 */	li r3, 0x80
/* 801FBD98 001F8D98  38 80 00 00 */	li r4, 0
/* 801FBD9C 001F8D9C  38 A0 00 04 */	li r5, 4
/* 801FBDA0 001F8DA0  48 0B 3E C9 */	bl GXBegin
/* 801FBDA4 001F8DA4  38 61 00 10 */	addi r3, r1, 0x10
/* 801FBDA8 001F8DA8  48 0B 5B 19 */	bl GXGetTexObjWidth
/* 801FBDAC 001F8DAC  54 64 04 3E */	clrlwi r4, r3, 0x10
/* 801FBDB0 001F8DB0  3C 00 43 30 */	lis r0, 0x4330
/* 801FBDB4 001F8DB4  3C 60 80 30 */	lis r3, lbl_802FD4A8@ha
/* 801FBDB8 001F8DB8  90 81 01 04 */	stw r4, 0x104(r1)
/* 801FBDBC 001F8DBC  38 83 D4 A8 */	addi r4, r3, lbl_802FD4A8@l
/* 801FBDC0 001F8DC0  C0 02 F0 F0 */	lfs f0, lbl_80420470@sda21(r2)
/* 801FBDC4 001F8DC4  90 01 01 00 */	stw r0, 0x100(r1)
/* 801FBDC8 001F8DC8  38 61 00 10 */	addi r3, r1, 0x10
/* 801FBDCC 001F8DCC  C8 44 00 00 */	lfd f2, 0(r4)
/* 801FBDD0 001F8DD0  C8 21 01 00 */	lfd f1, 0x100(r1)
/* 801FBDD4 001F8DD4  EC 21 10 28 */	fsubs f1, f1, f2
/* 801FBDD8 001F8DD8  EF E0 00 72 */	fmuls f31, f0, f1
/* 801FBDDC 001F8DDC  48 0B 5A F5 */	bl GXGetTexObjHeight
/* 801FBDE0 001F8DE0  54 64 04 3E */	clrlwi r4, r3, 0x10
/* 801FBDE4 001F8DE4  3C 00 43 30 */	lis r0, 0x4330
/* 801FBDE8 001F8DE8  90 81 01 0C */	stw r4, 0x10c(r1)
/* 801FBDEC 001F8DEC  3C 60 80 30 */	lis r3, lbl_802FD4A8@ha
/* 801FBDF0 001F8DF0  FC 20 F8 50 */	fneg f1, f31
/* 801FBDF4 001F8DF4  C0 02 F0 F4 */	lfs f0, lbl_80420474@sda21(r2)
/* 801FBDF8 001F8DF8  90 01 01 08 */	stw r0, 0x108(r1)
/* 801FBDFC 001F8DFC  3C A0 CC 01 */	lis r5, 0xCC008000@ha
/* 801FBE00 001F8E00  C8 63 D4 A8 */	lfd f3, lbl_802FD4A8@l(r3)
/* 801FBE04 001F8E04  EC 9F 00 32 */	fmuls f4, f31, f0
/* 801FBE08 001F8E08  EC A1 00 32 */	fmuls f5, f1, f0
/* 801FBE0C 001F8E0C  C8 41 01 08 */	lfd f2, 0x108(r1)
/* 801FBE10 001F8E10  C0 02 F0 F0 */	lfs f0, lbl_80420470@sda21(r2)
/* 801FBE14 001F8E14  38 61 00 30 */	addi r3, r1, 0x30
/* 801FBE18 001F8E18  EC 22 18 28 */	fsubs f1, f2, f3
/* 801FBE1C 001F8E1C  38 82 F1 00 */	addi r4, r2, lbl_80420480@sda21
/* 801FBE20 001F8E20  D0 A5 80 00 */	stfs f5, 0xCC008000@l(r5)
/* 801FBE24 001F8E24  EC 20 00 72 */	fmuls f1, f0, f1
/* 801FBE28 001F8E28  D0 25 80 00 */	stfs f1, -0x8000(r5)
/* 801FBE2C 001F8E2C  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBE30 001F8E30  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE34 001F8E34  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBE38 001F8E38  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE3C 001F8E3C  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBE40 001F8E40  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE44 001F8E44  D0 85 80 00 */	stfs f4, -0x8000(r5)
/* 801FBE48 001F8E48  D0 25 80 00 */	stfs f1, -0x8000(r5)
/* 801FBE4C 001F8E4C  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBE50 001F8E50  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE54 001F8E54  C0 02 F0 FC */	lfs f0, lbl_8042047C@sda21(r2)
/* 801FBE58 001F8E58  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE5C 001F8E5C  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBE60 001F8E60  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE64 001F8E64  D0 85 80 00 */	stfs f4, -0x8000(r5)
/* 801FBE68 001F8E68  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBE6C 001F8E6C  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE70 001F8E70  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBE74 001F8E74  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE78 001F8E78  C0 02 F0 FC */	lfs f0, lbl_8042047C@sda21(r2)
/* 801FBE7C 001F8E7C  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE80 001F8E80  C0 02 F0 FC */	lfs f0, lbl_8042047C@sda21(r2)
/* 801FBE84 001F8E84  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE88 001F8E88  D0 A5 80 00 */	stfs f5, -0x8000(r5)
/* 801FBE8C 001F8E8C  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBE90 001F8E90  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE94 001F8E94  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBE98 001F8E98  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBE9C 001F8E9C  C0 02 F0 F8 */	lfs f0, lbl_80420478@sda21(r2)
/* 801FBEA0 001F8EA0  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBEA4 001F8EA4  C0 02 F0 FC */	lfs f0, lbl_8042047C@sda21(r2)
/* 801FBEA8 001F8EA8  D0 05 80 00 */	stfs f0, -0x8000(r5)
/* 801FBEAC 001F8EAC  80 BF 00 14 */	lwz r5, 0x14(r31)
/* 801FBEB0 001F8EB0  4C C6 31 82 */	crclr 6
/* 801FBEB4 001F8EB4  48 06 82 55 */	bl sprintf
/* 801FBEB8 001F8EB8  38 61 00 30 */	addi r3, r1, 0x30
/* 801FBEBC 001F8EBC  4B E7 83 A5 */	bl func_80074260
/* 801FBEC0 001F8EC0  54 64 04 3E */	clrlwi r4, r3, 0x10
/* 801FBEC4 001F8EC4  3C 00 43 30 */	lis r0, 0x4330
/* 801FBEC8 001F8EC8  3C 60 80 30 */	lis r3, lbl_802FD4A8@ha
/* 801FBECC 001F8ECC  90 81 01 14 */	stw r4, 0x114(r1)
/* 801FBED0 001F8ED0  38 83 D4 A8 */	addi r4, r3, lbl_802FD4A8@l
/* 801FBED4 001F8ED4  C0 9F 00 18 */	lfs f4, 0x18(r31)
/* 801FBED8 001F8ED8  90 01 01 10 */	stw r0, 0x110(r1)
/* 801FBEDC 001F8EDC  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBEE0 001F8EE0  C8 44 00 00 */	lfd f2, 0(r4)
/* 801FBEE4 001F8EE4  C8 01 01 10 */	lfd f0, 0x110(r1)
/* 801FBEE8 001F8EE8  C0 22 F1 04 */	lfs f1, lbl_80420484@sda21(r2)
/* 801FBEEC 001F8EEC  EC A0 10 28 */	fsubs f5, f0, f2
/* 801FBEF0 001F8EF0  C0 02 F0 F4 */	lfs f0, lbl_80420474@sda21(r2)
/* 801FBEF4 001F8EF4  C0 42 F1 08 */	lfs f2, lbl_80420488@sda21(r2)
/* 801FBEF8 001F8EF8  C0 62 F0 F8 */	lfs f3, lbl_80420478@sda21(r2)
/* 801FBEFC 001F8EFC  EC 84 01 72 */	fmuls f4, f4, f5
/* 801FBF00 001F8F00  EF E4 08 24 */	fdivs f31, f4, f1
/* 801FBF04 001F8F04  FC 20 F8 50 */	fneg f1, f31
/* 801FBF08 001F8F08  EC 21 00 32 */	fmuls f1, f1, f0
/* 801FBF0C 001F8F0C  48 09 C5 21 */	bl PSMTXTrans
/* 801FBF10 001F8F10  C0 3F 00 18 */	lfs f1, 0x18(r31)
/* 801FBF14 001F8F14  38 61 00 A0 */	addi r3, r1, 0xa0
/* 801FBF18 001F8F18  C0 02 F1 04 */	lfs f0, lbl_80420484@sda21(r2)
/* 801FBF1C 001F8F1C  EC 21 00 24 */	fdivs f1, f1, f0
/* 801FBF20 001F8F20  FC 40 08 90 */	fmr f2, f1
/* 801FBF24 001F8F24  FC 60 08 90 */	fmr f3, f1
/* 801FBF28 001F8F28  48 09 C5 85 */	bl PSMTXScale
/* 801FBF2C 001F8F2C  38 81 00 A0 */	addi r4, r1, 0xa0
/* 801FBF30 001F8F30  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBF34 001F8F34  7C 85 23 78 */	mr r5, r4
/* 801FBF38 001F8F38  48 09 C0 29 */	bl PSMTXConcat
/* 801FBF3C 001F8F3C  C0 02 F0 F4 */	lfs f0, lbl_80420474@sda21(r2)
/* 801FBF40 001F8F40  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBF44 001F8F44  C0 42 F1 0C */	lfs f2, lbl_8042048C@sda21(r2)
/* 801FBF48 001F8F48  EC 3F 00 32 */	fmuls f1, f31, f0
/* 801FBF4C 001F8F4C  C0 62 F0 F8 */	lfs f3, lbl_80420478@sda21(r2)
/* 801FBF50 001F8F50  48 09 C4 DD */	bl PSMTXTrans
/* 801FBF54 001F8F54  38 61 00 A0 */	addi r3, r1, 0xa0
/* 801FBF58 001F8F58  38 81 00 D0 */	addi r4, r1, 0xd0
/* 801FBF5C 001F8F5C  7C 65 1B 78 */	mr r5, r3
/* 801FBF60 001F8F60  48 09 C0 01 */	bl PSMTXConcat
/* 801FBF64 001F8F64  C0 3F 00 04 */	lfs f1, 4(r31)
/* 801FBF68 001F8F68  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBF6C 001F8F6C  C0 5F 00 08 */	lfs f2, 8(r31)
/* 801FBF70 001F8F70  C0 7F 00 0C */	lfs f3, 0xc(r31)
/* 801FBF74 001F8F74  48 09 C4 B9 */	bl PSMTXTrans
/* 801FBF78 001F8F78  7F A3 EB 78 */	mr r3, r29
/* 801FBF7C 001F8F7C  4B E1 31 D5 */	bl camGetPtr
/* 801FBF80 001F8F80  C0 23 01 14 */	lfs f1, 0x114(r3)
/* 801FBF84 001F8F84  38 61 00 70 */	addi r3, r1, 0x70
/* 801FBF88 001F8F88  C0 02 F0 EC */	lfs f0, lbl_8042046C@sda21(r2)
/* 801FBF8C 001F8F8C  38 80 00 79 */	li r4, 0x79
/* 801FBF90 001F8F90  FC 20 08 50 */	fneg f1, f1
/* 801FBF94 001F8F94  EC 20 00 72 */	fmuls f1, f0, f1
/* 801FBF98 001F8F98  48 09 C2 55 */	bl PSMTXRotRad
/* 801FBF9C 001F8F9C  38 81 00 70 */	addi r4, r1, 0x70
/* 801FBFA0 001F8FA0  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBFA4 001F8FA4  7C 85 23 78 */	mr r5, r4
/* 801FBFA8 001F8FA8  48 09 BF B9 */	bl PSMTXConcat
/* 801FBFAC 001F8FAC  C0 42 F1 10 */	lfs f2, lbl_80420490@sda21(r2)
/* 801FBFB0 001F8FB0  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBFB4 001F8FB4  C0 1F 00 10 */	lfs f0, 0x10(r31)
/* 801FBFB8 001F8FB8  C0 22 F1 04 */	lfs f1, lbl_80420484@sda21(r2)
/* 801FBFBC 001F8FBC  EC 42 00 2A */	fadds f2, f2, f0
/* 801FBFC0 001F8FC0  C0 62 F0 F8 */	lfs f3, lbl_80420478@sda21(r2)
/* 801FBFC4 001F8FC4  48 09 C4 69 */	bl PSMTXTrans
/* 801FBFC8 001F8FC8  38 81 00 D0 */	addi r4, r1, 0xd0
/* 801FBFCC 001F8FCC  38 61 00 70 */	addi r3, r1, 0x70
/* 801FBFD0 001F8FD0  7C 85 23 78 */	mr r5, r4
/* 801FBFD4 001F8FD4  48 09 BF 8D */	bl PSMTXConcat
/* 801FBFD8 001F8FD8  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FBFDC 001F8FDC  38 81 00 A0 */	addi r4, r1, 0xa0
/* 801FBFE0 001F8FE0  7C 65 1B 78 */	mr r5, r3
/* 801FBFE4 001F8FE4  48 09 BF 7D */	bl PSMTXConcat
/* 801FBFE8 001F8FE8  57 C3 06 3E */	clrlwi r3, r30, 0x18
/* 801FBFEC 001F8FEC  4B E7 AD 91 */	bl FontDrawStart_alpha
/* 801FBFF0 001F8FF0  38 60 00 01 */	li r3, 1
/* 801FBFF4 001F8FF4  38 80 00 03 */	li r4, 3
/* 801FBFF8 001F8FF8  38 A0 00 00 */	li r5, 0
/* 801FBFFC 001F8FFC  48 0B 75 D9 */	bl GXSetZMode
/* 801FC000 001F9000  38 61 00 D0 */	addi r3, r1, 0xd0
/* 801FC004 001F9004  38 81 00 30 */	addi r4, r1, 0x30
/* 801FC008 001F9008  4B E7 9A 21 */	bl FontDrawStringMtx
/* 801FC00C 001F900C  E3 E1 01 38 */	psq_l f31, 312(r1), 0, qr0
/* 801FC010 001F9010  80 01 01 44 */	lwz r0, 0x144(r1)
/* 801FC014 001F9014  CB E1 01 30 */	lfd f31, 0x130(r1)
/* 801FC018 001F9018  83 E1 01 2C */	lwz r31, 0x12c(r1)
/* 801FC01C 001F901C  83 C1 01 28 */	lwz r30, 0x128(r1)
/* 801FC020 001F9020  83 A1 01 24 */	lwz r29, 0x124(r1)
/* 801FC024 001F9024  83 81 01 20 */	lwz r28, 0x120(r1)
/* 801FC028 001F9028  7C 08 03 A6 */	mtlr r0
/* 801FC02C 001F902C  38 21 01 40 */	addi r1, r1, 0x140
/* 801FC030 001F9030  4E 80 00 20 */	blr 
effCoinFukidashiMain:
/* 801FC034 001F9034  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801FC038 001F9038  7C 08 02 A6 */	mflr r0
/* 801FC03C 001F903C  3C 80 80 30 */	lis r4, lbl_802FD498@ha
/* 801FC040 001F9040  90 01 00 34 */	stw r0, 0x34(r1)
/* 801FC044 001F9044  38 C4 D4 98 */	addi r6, r4, lbl_802FD498@l
/* 801FC048 001F9048  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 801FC04C 001F904C  7C 7F 1B 78 */	mr r31, r3
/* 801FC050 001F9050  80 63 00 0C */	lwz r3, 0xc(r3)
/* 801FC054 001F9054  80 A6 00 00 */	lwz r5, 0(r6)
/* 801FC058 001F9058  80 86 00 04 */	lwz r4, 4(r6)
/* 801FC05C 001F905C  80 06 00 08 */	lwz r0, 8(r6)
/* 801FC060 001F9060  90 A1 00 08 */	stw r5, 8(r1)
/* 801FC064 001F9064  C0 03 00 04 */	lfs f0, 4(r3)
/* 801FC068 001F9068  90 81 00 0C */	stw r4, 0xc(r1)
/* 801FC06C 001F906C  C0 23 00 08 */	lfs f1, 8(r3)
/* 801FC070 001F9070  D0 01 00 08 */	stfs f0, 8(r1)
/* 801FC074 001F9074  C0 03 00 0C */	lfs f0, 0xc(r3)
/* 801FC078 001F9078  90 01 00 10 */	stw r0, 0x10(r1)
/* 801FC07C 001F907C  80 A1 00 08 */	lwz r5, 8(r1)
/* 801FC080 001F9080  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 801FC084 001F9084  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 801FC088 001F9088  80 81 00 0C */	lwz r4, 0xc(r1)
/* 801FC08C 001F908C  80 01 00 10 */	lwz r0, 0x10(r1)
/* 801FC090 001F9090  90 A1 00 14 */	stw r5, 0x14(r1)
/* 801FC094 001F9094  90 81 00 18 */	stw r4, 0x18(r1)
/* 801FC098 001F9098  90 01 00 1C */	stw r0, 0x1c(r1)
/* 801FC09C 001F909C  80 9F 00 00 */	lwz r4, 0(r31)
/* 801FC0A0 001F90A0  54 80 07 7B */	rlwinm. r0, r4, 0, 0x1d, 0x1d
/* 801FC0A4 001F90A4  41 82 00 14 */	beq .L_801FC0B8
/* 801FC0A8 001F90A8  54 84 07 B8 */	rlwinm r4, r4, 0, 0x1e, 0x1c
/* 801FC0AC 001F90AC  38 00 00 10 */	li r0, 0x10
/* 801FC0B0 001F90B0  90 9F 00 00 */	stw r4, 0(r31)
/* 801FC0B4 001F90B4  90 03 00 20 */	stw r0, 0x20(r3)
.L_801FC0B8:
/* 801FC0B8 001F90B8  80 83 00 20 */	lwz r4, 0x20(r3)
/* 801FC0BC 001F90BC  2C 04 03 E8 */	cmpwi r4, 0x3e8
/* 801FC0C0 001F90C0  40 80 00 0C */	bge .L_801FC0CC
/* 801FC0C4 001F90C4  38 04 FF FF */	addi r0, r4, -1
/* 801FC0C8 001F90C8  90 03 00 20 */	stw r0, 0x20(r3)
.L_801FC0CC:
/* 801FC0CC 001F90CC  80 03 00 20 */	lwz r0, 0x20(r3)
/* 801FC0D0 001F90D0  2C 00 00 10 */	cmpwi r0, 0x10
/* 801FC0D4 001F90D4  40 80 00 10 */	bge .L_801FC0E4
/* 801FC0D8 001F90D8  54 00 20 36 */	slwi r0, r0, 4
/* 801FC0DC 001F90DC  90 03 00 1C */	stw r0, 0x1c(r3)
/* 801FC0E0 001F90E0  48 00 00 24 */	b .L_801FC104
.L_801FC0E4:
/* 801FC0E4 001F90E4  80 83 00 1C */	lwz r4, 0x1c(r3)
/* 801FC0E8 001F90E8  38 04 00 10 */	addi r0, r4, 0x10
/* 801FC0EC 001F90EC  90 03 00 1C */	stw r0, 0x1c(r3)
/* 801FC0F0 001F90F0  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 801FC0F4 001F90F4  2C 00 00 FF */	cmpwi r0, 0xff
/* 801FC0F8 001F90F8  40 81 00 0C */	ble .L_801FC104
/* 801FC0FC 001F90FC  38 00 00 FF */	li r0, 0xff
/* 801FC100 001F9100  90 03 00 1C */	stw r0, 0x1c(r3)
.L_801FC104:
/* 801FC104 001F9104  80 03 00 20 */	lwz r0, 0x20(r3)
/* 801FC108 001F9108  2C 00 00 00 */	cmpwi r0, 0
/* 801FC10C 001F910C  40 80 00 10 */	bge .L_801FC11C
/* 801FC110 001F9110  7F E3 FB 78 */	mr r3, r31
/* 801FC114 001F9114  4B E6 1A 71 */	bl effDelete
/* 801FC118 001F9118  48 00 00 7C */	b .L_801FC194
.L_801FC11C:
/* 801FC11C 001F911C  3C 80 80 3B */	lis r4, lbl_803AAF48@ha
/* 801FC120 001F9120  80 A3 00 24 */	lwz r5, 0x24(r3)
/* 801FC124 001F9124  38 84 AF 48 */	addi r4, r4, lbl_803AAF48@l
/* 801FC128 001F9128  3C 00 43 30 */	lis r0, 0x4330
/* 801FC12C 001F912C  7C A4 28 AE */	lbzx r5, r4, r5
/* 801FC130 001F9130  3C 80 80 30 */	lis r4, lbl_802FD4A8@ha
/* 801FC134 001F9134  90 01 00 20 */	stw r0, 0x20(r1)
/* 801FC138 001F9138  C8 44 D4 A8 */	lfd f2, lbl_802FD4A8@l(r4)
/* 801FC13C 001F913C  90 A1 00 24 */	stw r5, 0x24(r1)
/* 801FC140 001F9140  C0 02 F1 14 */	lfs f0, lbl_80420494@sda21(r2)
/* 801FC144 001F9144  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 801FC148 001F9148  EC 21 10 28 */	fsubs f1, f1, f2
/* 801FC14C 001F914C  EC 01 00 24 */	fdivs f0, f1, f0
/* 801FC150 001F9150  D0 03 00 10 */	stfs f0, 0x10(r3)
/* 801FC154 001F9154  80 83 00 24 */	lwz r4, 0x24(r3)
/* 801FC158 001F9158  38 04 00 01 */	addi r0, r4, 1
/* 801FC15C 001F915C  90 03 00 24 */	stw r0, 0x24(r3)
/* 801FC160 001F9160  80 03 00 24 */	lwz r0, 0x24(r3)
/* 801FC164 001F9164  28 00 00 3D */	cmplwi r0, 0x3d
/* 801FC168 001F9168  41 80 00 0C */	blt .L_801FC174
/* 801FC16C 001F916C  38 00 00 00 */	li r0, 0
/* 801FC170 001F9170  90 03 00 24 */	stw r0, 0x24(r3)
.L_801FC174:
/* 801FC174 001F9174  38 61 00 14 */	addi r3, r1, 0x14
/* 801FC178 001F9178  4B E1 45 49 */	bl dispCalcZ
/* 801FC17C 001F917C  3C 60 80 20 */	lis r3, effCoinFukidashiDisp@ha
/* 801FC180 001F9180  7F E6 FB 78 */	mr r6, r31
/* 801FC184 001F9184  38 A3 BB C0 */	addi r5, r3, effCoinFukidashiDisp@l
/* 801FC188 001F9188  38 80 00 02 */	li r4, 2
/* 801FC18C 001F918C  38 60 00 04 */	li r3, 4
/* 801FC190 001F9190  4B E1 48 89 */	bl dispEntry
.L_801FC194:
/* 801FC194 001F9194  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801FC198 001F9198  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 801FC19C 001F919C  7C 08 03 A6 */	mtlr r0
/* 801FC1A0 001F91A0  38 21 00 30 */	addi r1, r1, 0x30
/* 801FC1A4 001F91A4  4E 80 00 20 */	blr 

.global effCoinFukidashiEntry
effCoinFukidashiEntry:
/* 801FC1A8 001F91A8  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 801FC1AC 001F91AC  7C 08 02 A6 */	mflr r0
/* 801FC1B0 001F91B0  90 01 00 54 */	stw r0, 0x54(r1)
/* 801FC1B4 001F91B4  DB E1 00 40 */	stfd f31, 0x40(r1)
/* 801FC1B8 001F91B8  F3 E1 00 48 */	psq_st f31, 72(r1), 0, qr0
/* 801FC1BC 001F91BC  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 801FC1C0 001F91C0  F3 C1 00 38 */	psq_st f30, 56(r1), 0, qr0
/* 801FC1C4 001F91C4  DB A1 00 20 */	stfd f29, 0x20(r1)
/* 801FC1C8 001F91C8  F3 A1 00 28 */	psq_st f29, 40(r1), 0, qr0
/* 801FC1CC 001F91CC  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801FC1D0 001F91D0  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801FC1D4 001F91D4  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801FC1D8 001F91D8  93 81 00 10 */	stw r28, 0x10(r1)
/* 801FC1DC 001F91DC  FF A0 08 90 */	fmr f29, f1
/* 801FC1E0 001F91E0  7C 7C 1B 78 */	mr r28, r3
/* 801FC1E4 001F91E4  FF C0 10 90 */	fmr f30, f2
/* 801FC1E8 001F91E8  7C 9D 23 78 */	mr r29, r4
/* 801FC1EC 001F91EC  FF E0 18 90 */	fmr f31, f3
/* 801FC1F0 001F91F0  7C BE 2B 78 */	mr r30, r5
/* 801FC1F4 001F91F4  4B E6 1B C9 */	bl effEntry
/* 801FC1F8 001F91F8  3C 80 80 30 */	lis r4, lbl_802FD4B0@ha
/* 801FC1FC 001F91FC  7C 7F 1B 78 */	mr r31, r3
/* 801FC200 001F9200  38 84 D4 B0 */	addi r4, r4, lbl_802FD4B0@l
/* 801FC204 001F9204  38 00 00 01 */	li r0, 1
/* 801FC208 001F9208  90 9F 00 14 */	stw r4, 0x14(r31)
/* 801FC20C 001F920C  38 60 00 03 */	li r3, 3
/* 801FC210 001F9210  90 1F 00 08 */	stw r0, 8(r31)
/* 801FC214 001F9214  80 1F 00 08 */	lwz r0, 8(r31)
/* 801FC218 001F9218  1C 80 00 28 */	mulli r4, r0, 0x28
/* 801FC21C 001F921C  4B E3 38 71 */	bl __memAlloc
/* 801FC220 001F9220  3C 80 80 20 */	lis r4, effCoinFukidashiMain@ha
/* 801FC224 001F9224  90 7F 00 0C */	stw r3, 0xc(r31)
/* 801FC228 001F9228  38 04 C0 34 */	addi r0, r4, effCoinFukidashiMain@l
/* 801FC22C 001F922C  C0 22 F0 F8 */	lfs f1, lbl_80420478@sda21(r2)
/* 801FC230 001F9230  90 1F 00 10 */	stw r0, 0x10(r31)
/* 801FC234 001F9234  2C 1E 00 00 */	cmpwi r30, 0
/* 801FC238 001F9238  C0 02 F0 FC */	lfs f0, lbl_8042047C@sda21(r2)
/* 801FC23C 001F923C  80 1F 00 00 */	lwz r0, 0(r31)
/* 801FC240 001F9240  60 00 00 02 */	ori r0, r0, 2
/* 801FC244 001F9244  90 1F 00 00 */	stw r0, 0(r31)
/* 801FC248 001F9248  93 83 00 00 */	stw r28, 0(r3)
/* 801FC24C 001F924C  D3 A3 00 04 */	stfs f29, 4(r3)
/* 801FC250 001F9250  D3 C3 00 08 */	stfs f30, 8(r3)
/* 801FC254 001F9254  D3 E3 00 0C */	stfs f31, 0xc(r3)
/* 801FC258 001F9258  D0 23 00 10 */	stfs f1, 0x10(r3)
/* 801FC25C 001F925C  D0 03 00 18 */	stfs f0, 0x18(r3)
/* 801FC260 001F9260  93 A3 00 14 */	stw r29, 0x14(r3)
/* 801FC264 001F9264  41 81 00 10 */	bgt .L_801FC274
/* 801FC268 001F9268  38 00 03 E8 */	li r0, 0x3e8
/* 801FC26C 001F926C  90 03 00 20 */	stw r0, 0x20(r3)
/* 801FC270 001F9270  48 00 00 08 */	b .L_801FC278
.L_801FC274:
/* 801FC274 001F9274  93 C3 00 20 */	stw r30, 0x20(r3)
.L_801FC278:
/* 801FC278 001F9278  38 00 00 00 */	li r0, 0
/* 801FC27C 001F927C  90 03 00 24 */	stw r0, 0x24(r3)
/* 801FC280 001F9280  90 03 00 1C */	stw r0, 0x1c(r3)
/* 801FC284 001F9284  7F E3 FB 78 */	mr r3, r31
/* 801FC288 001F9288  E3 E1 00 48 */	psq_l f31, 72(r1), 0, qr0
/* 801FC28C 001F928C  CB E1 00 40 */	lfd f31, 0x40(r1)
/* 801FC290 001F9290  E3 C1 00 38 */	psq_l f30, 56(r1), 0, qr0
/* 801FC294 001F9294  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 801FC298 001F9298  E3 A1 00 28 */	psq_l f29, 40(r1), 0, qr0
/* 801FC29C 001F929C  CB A1 00 20 */	lfd f29, 0x20(r1)
/* 801FC2A0 001F92A0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801FC2A4 001F92A4  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801FC2A8 001F92A8  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801FC2AC 001F92AC  80 01 00 54 */	lwz r0, 0x54(r1)
/* 801FC2B0 001F92B0  83 81 00 10 */	lwz r28, 0x10(r1)
/* 801FC2B4 001F92B4  7C 08 03 A6 */	mtlr r0
/* 801FC2B8 001F92B8  38 21 00 50 */	addi r1, r1, 0x50
/* 801FC2BC 001F92BC  4E 80 00 20 */	blr 
