-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111111011100101111011111000100", 
    1 => "10111110110100110111100010000011", 
    2 => "00111111100001011101110101011100", 
    3 => "10111111000110000111100100101111", 
    4 => "00111101111101001010111101001110", 
    5 => "00111110011110011010101101111010", 
    6 => "10111111001000101000000001110001", 
    7 => "00111111000001010001011100101100", 
    8 => "10111111011001100100111100111110", 
    9 => "10111111011100111011101010000000", 
    10 => "00111101001001010100110111011101", 
    11 => "10111100001111001100100110111000", 
    12 => "10111111100010010110000101010011", 
    13 => "10111111011101110110011001011011", 
    14 => "10111110010100110010111110111110", 
    15 => "00111101011100111111111101000111", 
    16 => "10111101111100001111111011110110", 
    17 => "10111111010110011110010111101001", 
    18 => "00111101010110011000110000010111", 
    19 => "10111111010001011011001011111111", 
    20 => "00111111100101111100110000010011", 
    21 => "10111110100000000001100001100001", 
    22 => "10111111100001100110000010100010", 
    23 => "10111111000111100101111101100111", 
    24 => "00111111000000110000001000000001", 
    25 => "00111111000101011000111001101000", 
    26 => "10111111001100010110011000010100", 
    27 => "10111111000010101011001110010100", 
    28 => "00111110100000000101100111110010", 
    29 => "10111110100010111100111110111000", 
    30 => "10111111010100010111111011011000", 
    31 => "10111110001110001100010001101110", 
    32 => "00111101011010000111011110010100", 
    33 => "10111111000010011000010110100010", 
    34 => "00111110110100110010111111000101", 
    35 => "00111110000111100001000101011111", 
    36 => "10111111000100111011100000100010", 
    37 => "00111110111001000101000001101110", 
    38 => "00111100010100011010101010001010", 
    39 => "10111111000101101001001111000100", 
    40 => "00111110101110110000111001010010", 
    41 => "10111111000111111010111010011011", 
    42 => "10111101100001100001010010110011", 
    43 => "00111101000000010100001011100111", 
    44 => "00111100101000111100110100001010", 
    45 => "10111100101011110110111010001010", 
    46 => "10111110110100100010011000100100", 
    47 => "10111101110110110100110000100110", 
    48 => "10111101101001100011001101001110", 
    49 => "10111110100011100001001001110001", 
    50 => "00111110101000110001110110011011", 
    51 => "10111111000001010010101000001000", 
    52 => "10111110000100011110111000001011", 
    53 => "00111101000001100000101010111101", 
    54 => "00111101111011101010100000101001", 
    55 => "10111110010110001001001010110011", 
    56 => "10111110001000000101011101001001", 
    57 => "00111101001100101010110001011111", 
    58 => "10111110001100111011001000011111", 
    59 => "00111111100100010101000001101000", 
    60 => "10111101101000110101011101011101", 
    61 => "00111110010011101000011001001110", 
    62 => "00111111000010011001100011011111", 
    63 => "00111110110000101110001101111010", 
    64 => "00111110000101001010001110110001", 
    65 => "00111110100000100110110101100111", 
    66 => "00111110101010011000111110001010", 
    67 => "00111110101100010010010110011111", 
    68 => "00111110100111001101110110001001", 
    69 => "00111110011110001000010100001110", 
    70 => "00111101111101010011011001111101", 
    71 => "00111111000010101111111010111110", 
    72 => "00111110010100001110000010010010", 
    73 => "00111110101011110000101100010101", 
    74 => "00111101100010111011110010111001", 
    75 => "00111101001001100001011010010100", 
    76 => "00111110110101111000111011100111", 
    77 => "00111110111000010100100010000110", 
    78 => "10111110110010001000001110111010", 
    79 => "00111111010001110001110111000010", 
    80 => "00111111000001000111000100011100", 
    81 => "00111111000101011011110011101011", 
    82 => "00111110011111010110010111101001", 
    83 => "00111110110111101011101000110000", 
    84 => "00111110000001111101111000100001", 
    85 => "00111101100010100001111011101110", 
    86 => "10111110111111111101011101101001", 
    87 => "10111111011010110001100011110001", 
    88 => "10111111000001110011011100101010", 
    89 => "00111011001000000101000010110001", 
    90 => "10111111101100101000101110110111", 
    91 => "10111111101010110001101100111011", 
    92 => "10111111001010011001100100100011", 
    93 => "10111100100111010111111110011101", 
    94 => "10111111100011011111110000101101", 
    95 => "11000000000101111100000010100101", 
    96 => "10111111110111110100100011001010", 
    97 => "10111111111110010010100110100010", 
    98 => "00111111011101011110110100100001", 
    99 => "00111111100000110000101011110101" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

