
<html><head><title>Usage of Port Expressions when Connecting to Analog Blocks</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668916" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Usage of Port Expressions when Connecting to Analog Blocks" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Analog Mixed-Signal,Spectre AMS Designer,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Verilog-AMS,SPICE, Verilog-AMS, SPICE," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668916" />
<meta name="NextFile" content="SPICE_Nets_inside_a_Verilog_Design.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="-keepcase4use5x.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Usage of Port Expressions when Connecting to Analog Blocks" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="-keepcase4use5x.html" title="-keepcase4use5x">-keepcase4use5x</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SPICE_Nets_inside_a_Verilog_Design.html" title="SPICE_Nets_inside_a_Verilog_Design">SPICE_Nets_inside_a_Verilog_De ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Usage of Port Expressions when Connecting to Analog Blocks</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="UsageofPortExpressionswhenConnectingtoAnalogBlocks-1033606"></span></p>

<p>You can use port expressions when connecting Verilog to SPICE or an analog block in your design when using the AMS Designer simulator. Port expressions can contain any of the following:</p>
<ul><li>Register or constant expression<code> <br /><br />electrical gnd;<br />reg reg1 = 1&#39;b1; // register driver connecting a SPICE primitive<br /> my_res r1(reg1, gnd); // SPICE subcircuit specified in prog.cfg file<br /><br /> </code></li><li>Digital concatenation<br /><br /><code> reg [0:2] reg_3 = 3&#39;b101;<br />reg [0:1] reg_2 = 2&#39;b01;<br />reg reg_1 = 1&#39;b1;<br />logic logic_1 ;<br />logic [0:2] bus_3;<br />logic [0:1] bus_2;<br /><br />assign logic_1 = reg_1;<br /><br />analog_child child1({3&#39;b101, reg_1});<br />analog_child child2({1&#39;b1, reg_3});<br />analog_child child1({2&#39;b01, bus_2});<br />analog_child child2({bus_3, 1&#39;b1});<br />analog_child child1({reg_3[0:1], bus_3[2], reg_3[2]});<br />analog_child child2({reg_3[1:2], bus_2[0:1]});<br /> </code></li><li>Operator expression<br /><br /><code> reg r1 = 1&#39;b0;<br />reg r2 = 1&#39;b1;<br /><br />analog_child a1 ( r1|r2 );<br /> </code></li><li>Analog nets and digital expressions inside a digital concatenation<br /><br /><code> electrical ana_1;<br />wire w1;<br />analog_child child1({1&#39;b1, ana_1});<br /> analog_child child2({1&#39;b1, w1});<br /> </code></li><li>Multiple or complex concatenation<br /><br /><code> logic [0:1] a;<br />reg [0:1] b;<br />electrical ana;<br /><br />{2{2&#39;b10, a, b, ana}} <br />{{2&#39;b10, a, b, ana}, {2&#39;b10, a, b, ana}}<br /> {{2{2&#39;b10, a, b, ana}}, a, ana, {b, a, 2&#39;b01}}<br />{2{{2&#39;b10, a, b, ana}, ana, {2&#39;b10, a, b}}}<br /> </code></li><li>Parameter expressions<br /><br /><code> parameter real c=1.0;<br />spice_block i1(c, top.I1.c);<br /> </code></li><li>Out-of-module reference<br /><br /><code> parameter p=2`b10;<br />reg [2:3] r;<br /><br /> spice_block s1(top.d1.r, top.d1.l, top.d1.p);<br /><br /> </code></li></ul>
<p>Port expressions must contain neither any multiply-recursive concatenation constructs nor any concatenations with real parameter parts (such as<code> parameter in_real = 5.0; analog_child&#160;child1( {2&#39;b01, in_real} ); </code>).</p>

<p>When you have a digital expression (constant expression, register, or operator expression) that connects to an analog port, the elaborator automatically changes the port direction to<code> input </code>and inserts a logic-to-electrical (<code> l2e </code>) interface element.</p>

<p>When you have digital behavior in a port expression that connects to an analog port, the elaborator forces the operand to be logic (digital domain). For example:</p>

<p><code> wire w1,w2;  // Elaborator forces w1 and w2 to be digital nets analog_child a1 ( w1|w2 );</code></p>
<h4 id="UsageofPortExpressionswhenConnectingtoAnalogBlocks-RelatedTopics">Related Topics</h4>
<ul><li><a href="Guidelines_for_Binding_Ports_by_Name_or_Order.html">Guidelines for Binding Ports by Name or Order</a></li><li><a href="Port_Bindings_between_Verilog_and_SPICE.html">Port Bindings between Verilog and SPICE</a></li></ul>
<p><code> </code></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="-keepcase4use5x.html" id="prev" title="-keepcase4use5x">-keepcase4use5x</a></em></b><b><em><a href="SPICE_Nets_inside_a_Verilog_Design.html" id="nex" title="SPICE_Nets_inside_a_Verilog_Design">SPICE_Nets_inside_a_Verilog_De ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>