

================================================================
== Vitis HLS Report for 'calculateLayer4_1'
================================================================
* Date:           Thu Jan 15 17:49:28 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  3.400 us|  3.400 us|  170|  170|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_200  |generic_tanh_double_s  |       38|       38|  0.760 us|  0.760 us|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1  |      164|      164|        66|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     176|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |     1024|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     105|    -|
|Register         |        -|     -|     982|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |     1024|     0|     982|     409|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       49|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |fpext_32ns_64_1_no_dsp_1_U68  |fpext_32ns_64_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |Total                         |                          |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+--------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |        Memory        |                Module                | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Layer3_Weights_CPU_U  |calculateLayer4_1_Layer3_Weights_CPU  |     1024|  0|   0|    0|  125100|   32|     1|      4003200|
    +----------------------+--------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                 |                                      |     1024|  0|   0|    0|  125100|   32|     1|      4003200|
    +----------------------+--------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln81_fu_289_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln88_1_fu_318_p2       |         +|   0|  0|  24|          17|          11|
    |add_ln88_2_fu_339_p2       |         +|   0|  0|  24|          17|          11|
    |add_ln88_3_fu_350_p2       |         +|   0|  0|  24|          17|          11|
    |add_ln88_4_fu_356_p2       |         +|   0|  0|  24|          17|          11|
    |add_ln88_5_fu_301_p2       |         +|   0|  0|  24|          17|          11|
    |add_ln88_fu_307_p2         |         +|   0|  0|  24|          17|          11|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state67_io        |       and|   0|  0|   2|           1|           1|
    |icmp_ln81_fu_295_p2        |      icmp|   0|  0|  10|           7|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 176|         121|          78|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          8|    1|          8|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter65          |   9|          2|    1|          2|
    |ap_phi_mux_phi_mul_phi_fu_192_p4  |   9|          2|   17|         34|
    |gmem1_blk_n_AW                    |   9|          2|    1|          2|
    |gmem1_blk_n_B                     |   9|          2|    1|          2|
    |gmem1_blk_n_W                     |   9|          2|    1|          2|
    |i_reg_177                         |   9|          2|    7|         14|
    |phi_mul_reg_188                   |   9|          2|   17|         34|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 105|         24|   47|        100|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add23_le_le_reg_479                            |  32|   0|   32|          0|
    |add25_le_le_reg_504                            |  32|   0|   32|          0|
    |add27_le_le_reg_529                            |  32|   0|   32|          0|
    |add29_le_le_reg_534                            |  32|   0|   32|          0|
    |add_ln88_3_reg_454                             |  17|   0|   17|          0|
    |add_ln88_4_reg_459                             |  17|   0|   17|          0|
    |add_ln88_5_reg_404                             |  17|   0|   17|          0|
    |ap_CS_fsm                                      |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |   1|   0|    1|          0|
    |conv1_reg_559                                  |  32|   0|   32|          0|
    |conv_reg_539                                   |  64|   0|   64|          0|
    |grp_generic_tanh_double_s_fu_200_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_177                                      |   7|   0|    7|          0|
    |icmp_ln81_reg_400                              |   1|   0|    1|          0|
    |mul1_49_4_1_reg_444                            |  32|   0|   32|          0|
    |mul1_49_4_2_reg_474                            |  32|   0|   32|          0|
    |mul1_49_4_3_reg_499                            |  32|   0|   32|          0|
    |mul1_49_4_4_reg_524                            |  32|   0|   32|          0|
    |mul1_49_4_reg_439                              |  32|   0|   32|          0|
    |mul_reg_554                                    |  64|   0|   64|          0|
    |phi_mul_reg_188                                |  17|   0|   17|          0|
    |tmp_reg_549                                    |  64|   0|   64|          0|
    |x_assign_reg_544                               |  64|   0|   64|          0|
    |add_ln88_3_reg_454                             |  64|  32|   17|          0|
    |add_ln88_4_reg_459                             |  64|  32|   17|          0|
    |icmp_ln81_reg_400                              |  64|  32|    1|          0|
    |phi_mul_reg_188                                |  64|  32|   17|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 982| 128|  778|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+--------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_generic_tanh_double_s_fu_147_p_din1   |  out|   64|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_generic_tanh_double_s_fu_147_p_dout0  |   in|   64|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_generic_tanh_double_s_fu_147_p_ce     |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_generic_tanh_double_s_fu_147_p_start  |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_generic_tanh_double_s_fu_147_p_ready  |   in|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_generic_tanh_double_s_fu_147_p_done   |   in|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_generic_tanh_double_s_fu_147_p_idle   |   in|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_154_p_din0                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_154_p_din1                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_154_p_opcode                       |  out|    2|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_154_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_154_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_169_p_din0                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_169_p_din1                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_169_p_opcode                       |  out|    2|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_169_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_169_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_173_p_din0                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_173_p_din1                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_173_p_opcode                       |  out|    2|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_173_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_173_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_177_p_din0                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_177_p_din1                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_177_p_opcode                       |  out|    2|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_177_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_177_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_158_p_din0                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_158_p_din1                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_158_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_158_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_181_p_din0                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_181_p_din1                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_181_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_181_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_185_p_din0                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_185_p_din1                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_185_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_185_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_189_p_din0                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_189_p_din1                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_189_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_189_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_193_p_din0                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_193_p_din1                         |  out|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_193_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_193_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_162_p_din0                         |  out|   64|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_162_p_dout0                        |   in|   32|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_162_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_165_p_din0                         |  out|   64|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_165_p_din1                         |  out|   64|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_165_p_dout0                        |   in|   64|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_165_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_197_p_din0                         |  out|   64|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_197_p_din1                         |  out|   64|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_197_p_dout0                        |   in|   64|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|grp_fu_197_p_ce                           |  out|    1|  ap_ctrl_hs|         calculateLayer4.1|  return value|
|m_axi_gmem1_AWVALID                       |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWREADY                       |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWADDR                        |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWID                          |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWLEN                         |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWSIZE                        |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWBURST                       |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWLOCK                        |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWCACHE                       |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWPROT                        |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWQOS                         |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWREGION                      |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWUSER                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WVALID                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WREADY                        |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WDATA                         |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WSTRB                         |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WLAST                         |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WID                           |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WUSER                         |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARVALID                       |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARREADY                       |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARADDR                        |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARID                          |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARLEN                         |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARSIZE                        |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARBURST                       |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARLOCK                        |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARCACHE                       |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARPROT                        |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARQOS                         |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARREGION                      |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARUSER                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RVALID                        |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RREADY                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RDATA                         |   in|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RLAST                         |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RID                           |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RUSER                         |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RRESP                         |   in|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BVALID                        |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BREADY                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BRESP                         |   in|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BID                           |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BUSER                         |   in|    1|       m_axi|                     gmem1|       pointer|
|Layer4_Neurons_CPU                        |   in|   64|     ap_none|        Layer4_Neurons_CPU|        scalar|
|Layer3_Neurons_CPU_622_1                  |   in|   32|     ap_none|  Layer3_Neurons_CPU_622_1|       pointer|
|Layer3_Neurons_CPU_623_0                  |   in|   32|     ap_none|  Layer3_Neurons_CPU_623_0|       pointer|
|Layer3_Neurons_CPU_623_1                  |   in|   32|     ap_none|  Layer3_Neurons_CPU_623_1|       pointer|
|Layer3_Neurons_CPU_624_0                  |   in|   32|     ap_none|  Layer3_Neurons_CPU_624_0|       pointer|
|Layer3_Neurons_CPU_624_1                  |   in|   32|     ap_none|  Layer3_Neurons_CPU_624_1|       pointer|
+------------------------------------------+-----+-----+------------+--------------------------+--------------+

