

================================================================
== Vivado HLS Report for 'copy_mat'
================================================================
* Date:           Sun Dec 16 18:08:39 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mat_mul
* Solution:       mat_mul
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20201|  20201|  20201|  20201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  20200|  20200|       202|          -|          -|   100|    no    |
        | + Loop 1.1  |    200|    200|         2|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     146|     70|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|      74|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     220|    124|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |i_2_fu_90_p2        |     +    |      0|  26|  12|           7|           1|
    |j_2_fu_118_p2       |     +    |      0|  26|  12|           7|           1|
    |next_mul_fu_78_p2   |     +    |      0|  47|  19|          14|           7|
    |tmp_5_fu_100_p2     |     +    |      0|  47|  19|          14|          14|
    |exitcond1_fu_84_p2  |   icmp   |      0|   0|   4|           7|           6|
    |exitcond_fu_112_p2  |   icmp   |      0|   0|   4|           7|           6|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0| 146|  70|          56|          35|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |i_reg_44        |   9|          2|    7|         14|
    |j_reg_67        |   9|          2|    7|         14|
    |phi_mul_reg_55  |   9|          2|   14|         28|
    +----------------+----+-----------+-----+-----------+
    |Total           |  54|         11|   29|         61|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   4|   0|    4|          0|
    |dest_addr_reg_142  |  14|   0|   14|          0|
    |i_2_reg_132        |   7|   0|    7|          0|
    |i_reg_44           |   7|   0|    7|          0|
    |j_2_reg_150        |   7|   0|    7|          0|
    |j_reg_67           |   7|   0|    7|          0|
    |next_mul_reg_124   |  14|   0|   14|          0|
    |phi_mul_reg_55     |  14|   0|   14|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  74|   0|   74|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_done        | out |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   copy_mat   | return value |
|src_address0   | out |   14|  ap_memory |      src     |     array    |
|src_ce0        | out |    1|  ap_memory |      src     |     array    |
|src_q0         |  in |   32|  ap_memory |      src     |     array    |
|dest_address0  | out |   14|  ap_memory |     dest     |     array    |
|dest_ce0       | out |    1|  ap_memory |     dest     |     array    |
|dest_we0       | out |    1|  ap_memory |     dest     |     array    |
|dest_d0        | out |   32|  ap_memory |     dest     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_5 (3)  [1/1] 1.59ns  loc: mat_mul/mat_mul.c:5
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: i (5)  [1/1] 0.00ns
.loopexit:0  %i = phi i7 [ 0, %0 ], [ %i_2, %.loopexit.loopexit ]

ST_2: phi_mul (6)  [1/1] 0.00ns
.loopexit:1  %phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

ST_2: next_mul (7)  [1/1] 2.34ns
.loopexit:2  %next_mul = add i14 %phi_mul, 100

ST_2: exitcond1 (8)  [1/1] 2.91ns  loc: mat_mul/mat_mul.c:5
.loopexit:3  %exitcond1 = icmp eq i7 %i, -28

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_2: i_2 (10)  [1/1] 2.32ns  loc: mat_mul/mat_mul.c:5
.loopexit:5  %i_2 = add i7 %i, 1

ST_2: StgValue_12 (11)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:5
.loopexit:6  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: StgValue_13 (13)  [1/1] 1.59ns  loc: mat_mul/mat_mul.c:7
.preheader.preheader:0  br label %.preheader

ST_2: StgValue_14 (32)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:10
:0  ret void


 <State 3>: 5.60ns
ST_3: j (15)  [1/1] 0.00ns
.preheader:0  %j = phi i7 [ %j_2, %1 ], [ 0, %.preheader.preheader ]

ST_3: j_cast1_cast (16)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:7
.preheader:1  %j_cast1_cast = zext i7 %j to i14

ST_3: tmp_5 (17)  [1/1] 2.34ns  loc: mat_mul/mat_mul.c:7
.preheader:2  %tmp_5 = add i14 %phi_mul, %j_cast1_cast

ST_3: tmp_5_cast (18)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:7
.preheader:3  %tmp_5_cast = zext i14 %tmp_5 to i32

ST_3: src_addr (19)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:7
.preheader:4  %src_addr = getelementptr [10000 x float]* %src, i32 0, i32 %tmp_5_cast

ST_3: dest_addr (20)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:7
.preheader:5  %dest_addr = getelementptr [10000 x float]* %dest, i32 0, i32 %tmp_5_cast

ST_3: exitcond (21)  [1/1] 2.91ns  loc: mat_mul/mat_mul.c:6
.preheader:6  %exitcond = icmp eq i7 %j, -28

ST_3: empty_5 (22)  [1/1] 0.00ns
.preheader:7  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_3: j_2 (23)  [1/1] 2.32ns  loc: mat_mul/mat_mul.c:6
.preheader:8  %j_2 = add i7 %j, 1

ST_3: StgValue_24 (24)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:6
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %1

ST_3: src_load (26)  [2/2] 3.25ns  loc: mat_mul/mat_mul.c:7
:0  %src_load = load float* %src_addr, align 4

ST_3: StgValue_26 (30)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 6.51ns
ST_4: src_load (26)  [1/2] 3.25ns  loc: mat_mul/mat_mul.c:7
:0  %src_load = load float* %src_addr, align 4

ST_4: StgValue_28 (27)  [1/1] 3.25ns  loc: mat_mul/mat_mul.c:7
:1  store float %src_load, float* %dest_addr, align 4

ST_4: StgValue_29 (28)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:6
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dest]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5   (br               ) [ 01111]
i            (phi              ) [ 00100]
phi_mul      (phi              ) [ 00111]
next_mul     (add              ) [ 01111]
exitcond1    (icmp             ) [ 00111]
empty        (speclooptripcount) [ 00000]
i_2          (add              ) [ 01111]
StgValue_12  (br               ) [ 00000]
StgValue_13  (br               ) [ 00111]
StgValue_14  (ret              ) [ 00000]
j            (phi              ) [ 00010]
j_cast1_cast (zext             ) [ 00000]
tmp_5        (add              ) [ 00000]
tmp_5_cast   (zext             ) [ 00000]
src_addr     (getelementptr    ) [ 00001]
dest_addr    (getelementptr    ) [ 00001]
exitcond     (icmp             ) [ 00111]
empty_5      (speclooptripcount) [ 00000]
j_2          (add              ) [ 00111]
StgValue_24  (br               ) [ 00000]
StgValue_26  (br               ) [ 01111]
src_load     (load             ) [ 00000]
StgValue_28  (store            ) [ 00000]
StgValue_29  (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dest">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="src_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="14" slack="0"/>
<pin id="24" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="27" class="1004" name="dest_addr_gep_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="32" slack="0"/>
<pin id="29" dir="0" index="1" bw="1" slack="0"/>
<pin id="30" dir="0" index="2" bw="14" slack="0"/>
<pin id="31" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dest_addr/3 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_access_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="14" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/3 "/>
</bind>
</comp>

<comp id="39" class="1004" name="StgValue_28_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="14" slack="1"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/4 "/>
</bind>
</comp>

<comp id="44" class="1005" name="i_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="7" slack="1"/>
<pin id="46" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="1"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="7" slack="0"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="55" class="1005" name="phi_mul_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="14" slack="1"/>
<pin id="57" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="59" class="1004" name="phi_mul_phi_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="1"/>
<pin id="61" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="14" slack="0"/>
<pin id="63" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="j_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="1"/>
<pin id="69" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="j_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="1" slack="1"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="next_mul_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="exitcond1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_cast1_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1_cast/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_5_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="1"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_5_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="exitcond_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="next_mul_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_2_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="src_addr_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="1"/>
<pin id="139" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="dest_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="1"/>
<pin id="144" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dest_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_2_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="18" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="32"><net_src comp="2" pin="0"/><net_sink comp="27" pin=0"/></net>

<net id="33"><net_src comp="18" pin="0"/><net_sink comp="27" pin=1"/></net>

<net id="38"><net_src comp="20" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="34" pin="2"/><net_sink comp="39" pin=1"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="55" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="59" pin="4"/><net_sink comp="55" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="82"><net_src comp="59" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="48" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="48" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="71" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="55" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="96" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="27" pin=2"/></net>

<net id="116"><net_src comp="71" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="71" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="78" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="135"><net_src comp="90" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="140"><net_src comp="20" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="145"><net_src comp="27" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="153"><net_src comp="118" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: dest | {4 }
 - Input state : 
	Port: copy_mat : src | {3 4 }
	Port: copy_mat : dest | {}
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond1 : 1
		i_2 : 1
		StgValue_12 : 2
	State 3
		j_cast1_cast : 1
		tmp_5 : 2
		tmp_5_cast : 3
		src_addr : 4
		dest_addr : 4
		exitcond : 1
		j_2 : 1
		StgValue_24 : 2
		src_load : 5
	State 4
		StgValue_28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   next_mul_fu_78   |    47   |    19   |
|    add   |      i_2_fu_90     |    26   |    12   |
|          |    tmp_5_fu_100    |    47   |    19   |
|          |     j_2_fu_118     |    26   |    12   |
|----------|--------------------|---------|---------|
|   icmp   |   exitcond1_fu_84  |    0    |    4    |
|          |   exitcond_fu_112  |    0    |    4    |
|----------|--------------------|---------|---------|
|   zext   | j_cast1_cast_fu_96 |    0    |    0    |
|          |  tmp_5_cast_fu_106 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   146   |    70   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|dest_addr_reg_142|   14   |
|   i_2_reg_132   |    7   |
|     i_reg_44    |    7   |
|   j_2_reg_150   |    7   |
|     j_reg_67    |    7   |
| next_mul_reg_124|   14   |
|  phi_mul_reg_55 |   14   |
| src_addr_reg_137|   14   |
+-----------------+--------+
|      Total      |   84   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_34 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_55  |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   146  |   70   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   84   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   230  |   88   |
+-----------+--------+--------+--------+
