# These Instructions are a subset of all the Instructions of RV32I https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html

    #   Instruction Encoding       ______________________________________________________________________________________________________
                                # | 31 30 29 28 27 | 26 25 | 24 23 22 21 20 | 19 18 17 16 15 | 14 13 12 | 11 10 9 8 7  | 6 5 4 3 2 | 1 0 |
                                # |                |       |                |                |          |              |           |     |
# ________________________________|________________|_______|________________|________________|__________|______________|___________|_____|
                                # |                                                                     |              |           |     |
LUI rd, imm                     # |                               imm[31:12]                            |   rd[4:0]    | 0 1 1 0 1 | 1 1 |
# ________________________________|_____________________________________________________________________|______________|___________|_____|
                                # |                                                                     |              |           |     |
AUIPC rd, imm                   # |                               imm[31:12]                            |   rd[4:0]    | 0 0 1 0 1 | 1 1 |
# ________________________________|_____________________________________________________________________|______________|___________|_____|
                                # |                                         |                |          |              |           |     |
ADDI rd, rs1, imm               # |                  imm[11:0]              |     rs1[4:0]   | 0  0  0  |   rd[4:0]    | 0 0 1 0 0 | 1 1 |
SLTI rd, rs1, imm               # |                  imm[11:0]              |     rs1[4:0]   | 0  1  0  |   rd[4:0]    | 0 0 1 0 0 | 1 1 |
SLTIU rd, rs1, imm              # |                  imm[11:0]              |     rs1[4:0]   | 0  1  1  |   rd[4:0]    | 0 0 1 0 0 | 1 1 |
XORI rd, rs1, imm               # |                  imm[11:0]              |     rs1[4:0]   | 1  0  0  |   rd[4:0]    | 0 0 1 0 0 | 1 1 |
ORI rd, rs1, imm                # |                  imm[11:0]              |     rs1[4:0]   | 1  1  0  |   rd[4:0]    | 0 0 1 0 0 | 1 1 |
ANDI rd, rs1, imm               # |                  imm[11:0]              |     rs1[4:0]   | 1  1  1  |   rd[4:0]    | 0 0 1 0 0 | 1 1 |
SLLI rd, rs1, imm               # | 0  0  0  0  0  |  0  X  |   imm[4:0]    |     rs1[4:0]   | 0  0  1  |   rd[4:0]    | 0 0 1 0 0 | 1 1 |
SRLI rd, rs1, imm               # | 0  0  0  0  0  |  0  X  |   imm[4:0]    |     rs1[4:0]   | 1  0  1  |   rd[4:0]    | 0 0 1 0 0 | 1 1 |
SRAI rd, rs1, imm               # | 0  1  0  0  0  |  0  X  |   imm[4:0]    |     rs1[4:0]   | 1  0  1  |   rd[4:0]    | 0 0 1 0 0 | 1 1 |
# ________________________________|________________|________|_______________|________________|__________|______________|___________|_____|
                                # |                |        |               |                |          |              |           |     |
ADD rd, rs1, rs2                # | 0  0  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 0  0  0  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
SUB rd, rs1, rs2                # | 0  1  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 0  0  0  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
SLT rd, rs1, rs2                # | 0  0  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 0  1  0  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
SLTU rd, rs1, rs2               # | 0  0  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 0  1  1  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
XOR rd, rs1, rs2                # | 0  0  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 1  0  0  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
OR rd, rs1, rs2                 # | 0  0  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 1  1  0  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
AND rd, rs1, rs2                # | 0  0  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 1  1  1  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
SLL rd, rs1, rs2                # | 0  0  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 0  0  1  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
SRL rd, rs1, rs2                # | 0  0  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 1  0  1  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
SRA rd, rs1, rs2                # | 0  1  0  0  0  |  0  0  |   rs2[4:0]    |     rs1[4:0]   | 1  0  1  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
MUL rd, rs1, rs2                # | 0  0  0  0  0  |  0  1  |   rs2[4:0]    |     rs1[4:0]   | 0  0  0  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
MULH rd, rs1, rs2               # | 0  0  0  0  0  |  0  1  |   rs2[4:0]    |     rs1[4:0]   | 0  0  1  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
MULHSU rd, rs1, rs2             # | 0  0  0  0  0  |  0  1  |   rs2[4:0]    |     rs1[4:0]   | 0  1  0  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
MULHU rd, rs1, rs2              # | 0  0  0  0  0  |  0  1  |   rs2[4:0]    |     rs1[4:0]   | 0  1  1  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
DIV rd, rs1, rs2                # | 0  0  0  0  0  |  0  1  |   rs2[4:0]    |     rs1[4:0]   | 1  0  0  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
DIVU rd, rs1, rs2               # | 0  0  0  0  0  |  0  1  |   rs2[4:0]    |     rs1[4:0]   | 1  0  1  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
REM rd, rs1, rs2                # | 0  0  0  0  0  |  0  1  |   rs2[4:0]    |     rs1[4:0]   | 1  1  0  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
REMU rd, rs1, rs2               # | 0  0  0  0  0  |  0  1  |   rs2[4:0]    |     rs1[4:0]   | 1  1  1  |   rd[4:0]    | 0 1 1 0 0 | 1 1 |
# ________________________________|________________|________|_______________|________________|__________|______________|___________|_____|
                                # |                                         |                |          |              |           |     |
LB rd, offset(rs1)              # |                offset[11:0]             |     rs1[4:0]   | 0  0  0  |   rd[4:0]    | 0 0 0 0 0 | 1 1 |
LH rd, offset(rs1)              # |                offset[11:0]             |     rs1[4:0]   | 0  0  1  |   rd[4:0]    | 0 0 0 0 0 | 1 1 |
LW rd, offset(rs1)              # |                offset[11:0]             |     rs1[4:0]   | 0  1  0  |   rd[4:0]    | 0 0 0 0 0 | 1 1 |
LBU rd, offset(rs1)             # |                offset[11:0]             |     rs1[4:0]   | 1  0  0  |   rd[4:0]    | 0 0 0 0 0 | 1 1 |
LHU rd, offset(rs1)             # |                offset[11:0]             |     rs1[4:0]   | 1  0  1  |   rd[4:0]    | 0 0 0 0 0 | 1 1 |
# ________________________________|_________________________________________|________________|__________|______________|___________|_____|
                                # |                         |               |                |          |              |           |     |
SB rs2, offset(rs1)             # |       offset[11:5]      |    rs2[4:0]   |     rs1[4:0]   | 0  0  0  | offset[4:0]  | 0 1 0 0 0 | 1 1 |
SH rs2, offset(rs1)             # |       offset[11:5]      |    rs2[4:0]   |     rs1[4:0]   | 0  0  1  | offset[4:0]  | 0 1 0 0 0 | 1 1 |
SW rs2, offset(rs1)             # |       offset[11:5]      |    rs2[4:0]   |     rs1[4:0]   | 0  1  0  | offset[4:0]  | 0 1 0 0 0 | 1 1 |
# ________________________________|_________________________|_______________|________________|__________|______________|___________|_____|
                                # |                                         |                           |              |           |     |
JAL rd, offset                  # |             offset[20|10:1|11]          |       offset[19:12]       |   rd[4:0]    | 1 1 0 1 1 | 1 1 |
# ________________________________|_________________________________________|___________________________|______________|___________|_____|
                                # |                                         |                |          |              |           |     |
JALR rd, rs1, offset            # |                offset[11:0]             |    rs1[4:0]    | 0  0  0  |   rd[4:0]    | 1 1 0 0 1 | 1 1 |
# ________________________________|_________________________________________|________________|__________|______________|___________|_____|
                                # |                         |               |                |          |              |           |     |
BEQ rs1, rs2, offset            # |     offset[12|10:5]     |    rs2[4:0]   |     rs1[4:0]   | 0  0  0  |offset[4:1|11]| 1 1 0 0 0 | 1 1 |
BNE rs1, rs2, offset            # |     offset[12|10:5]     |    rs2[4:0]   |     rs1[4:0]   | 0  0  1  |offset[4:1|11]| 1 1 0 0 0 | 1 1 |
BLT rs1, rs2, offset            # |     offset[12|10:5]     |    rs2[4:0]   |     rs1[4:0]   | 1  0  0  |offset[4:1|11]| 1 1 0 0 0 | 1 1 |
BGE rs1, rs2, offset            # |     offset[12|10:5]     |    rs2[4:0]   |     rs1[4:0]   | 1  0  1  |offset[4:1|11]| 1 1 0 0 0 | 1 1 |
BLTU rs1, rs2, offset           # |     offset[12|10:5]     |    rs2[4:0]   |     rs1[4:0]   | 1  1  0  |offset[4:1|11]| 1 1 0 0 0 | 1 1 |
BGEU rs1, rs2, offset           # |     offset[12|10:5]     |    rs2[4:0]   |     rs1[4:0]   | 1  1  1  |offset[4:1|11]| 1 1 0 0 0 | 1 1 |
# ________________________________|_________________________|_______________|________________|__________|______________|___________|_____|


                                