Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 2fa978aba957410a83e2dc745b075b77 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot bf_fixpt_tb_behav xil_defaultlib.bf_fixpt_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.bf_fixpt_pkg
Compiling package xil_defaultlib.bf_fixpt_tb_pkg
Compiling architecture rtl of entity xil_defaultlib.bf_fixpt [bf_fixpt_default]
Compiling architecture rtl of entity xil_defaultlib.bf_fixpt_tb
Built simulation snapshot bf_fixpt_tb_behav
