0.6
2019.2
Nov  6 2019
21:57:16
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.sim/sim_1/synth/func/xsim/tb_ConvLayer_func_synth.v,1608646028,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ActivePipeline.v,,ActivePipeline_109;ActivePipeline_110;ActivePipeline_111;ActivePipeline_116;ActivePipeline_117;ActivePipeline_137;ActivePipeline_138;ActivePipeline_139;ActivePipeline_144;ActivePipeline_145;ActivePipeline_165;ActivePipeline_166;ActivePipeline_167;ActivePipeline_172;ActivePipeline_173;ActivePipeline_193;ActivePipeline_194;ActivePipeline_195;ActivePipeline_200;ActivePipeline_201;ActivePipeline_24;ActivePipeline_25;ActivePipeline_26;ActivePipeline_3;ActivePipeline_31;ActivePipeline_32;ActivePipeline_4;ActivePipeline_52;ActivePipeline_53;ActivePipeline_54;ActivePipeline_59;ActivePipeline_6;ActivePipeline_60;ActivePipeline_7;ActivePipeline_80;ActivePipeline_81;ActivePipeline_82;ActivePipeline_87;ActivePipeline_88;ActivePipeline__parameterized0;ActivePipeline__parameterized0_0;ActivePipeline__parameterized0_106;ActivePipeline__parameterized0_2;ActivePipeline__parameterized0_219;ActivePipeline__parameterized0_220;ActivePipeline__parameterized0_221;ActivePipeline__parameterized0_222;ActivePipeline__parameterized0_223;ActivePipeline__parameterized0_224;ActivePipeline__parameterized0_225;ActivePipeline__parameterized0_226;ControlPipeline_1;ControlPipeline_112;ControlPipeline_140;ControlPipeline_168;ControlPipeline_196;ControlPipeline_27;ControlPipeline_5;ControlPipeline_55;ControlPipeline_83;ConvUnit_v2_107;ConvUnit_v2_135;ConvUnit_v2_163;ConvUnit_v2_191;ConvUnit_v2_22;ConvUnit_v2_50;ConvUnit_v2_78;IncreaseBuf__xdcDup__1;IncreaseBuf__xdcDup__2;IncreaseBuf__xdcDup__3;IncreaseBuf__xdcDup__4;IncreaseBuf__xdcDup__5;IncreaseBuf__xdcDup__6;IncreaseBuf__xdcDup__7;LayerTop_v2;LoadBlock_118;LoadBlock_146;LoadBlock_174;LoadBlock_202;LoadBlock_33;LoadBlock_61;LoadBlock_89;MemoryGate__xdcDup__1;MemoryGate__xdcDup__2;MemoryGate__xdcDup__3;MemoryGate__xdcDup__4;MemoryGate__xdcDup__5;MemoryGate__xdcDup__6;MemoryGate__xdcDup__7;PaddingArray_108;PaddingArray_136;PaddingArray_164;PaddingArray_192;PaddingArray_23;PaddingArray_51;PaddingArray_79;ReluQuantization_113;ReluQuantization_141;ReluQuantization_169;ReluQuantization_197;ReluQuantization_28;ReluQuantization_56;ReluQuantization_84;ShiftArray_10;ShiftArray_100;ShiftArray_101;ShiftArray_102;ShiftArray_103;ShiftArray_104;ShiftArray_105;ShiftArray_11;ShiftArray_12;ShiftArray_120;ShiftArray_121;ShiftArray_122;ShiftArray_123;ShiftArray_124;ShiftArray_125;ShiftArray_126;ShiftArray_127;ShiftArray_128;ShiftArray_129;ShiftArray_13;ShiftArray_130;ShiftArray_131;ShiftArray_132;ShiftArray_133;ShiftArray_134;ShiftArray_14;ShiftArray_148;ShiftArray_149;ShiftArray_15;ShiftArray_150;ShiftArray_151;ShiftArray_152;ShiftArray_153;ShiftArray_154;ShiftArray_155;ShiftArray_156;ShiftArray_157;ShiftArray_158;ShiftArray_159;ShiftArray_16;ShiftArray_160;ShiftArray_161;ShiftArray_162;ShiftArray_17;ShiftArray_176;ShiftArray_177;ShiftArray_178;ShiftArray_179;ShiftArray_18;ShiftArray_180;ShiftArray_181;ShiftArray_182;ShiftArray_183;ShiftArray_184;ShiftArray_185;ShiftArray_186;ShiftArray_187;ShiftArray_188;ShiftArray_189;ShiftArray_19;ShiftArray_190;ShiftArray_20;ShiftArray_204;ShiftArray_205;ShiftArray_206;ShiftArray_207;ShiftArray_208;ShiftArray_209;ShiftArray_21;ShiftArray_210;ShiftArray_211;ShiftArray_212;ShiftArray_213;ShiftArray_214;ShiftArray_215;ShiftArray_216;ShiftArray_217;ShiftArray_218;ShiftArray_35;ShiftArray_36;ShiftArray_37;ShiftArray_38;ShiftArray_39;ShiftArray_40;ShiftArray_41;ShiftArray_42;ShiftArray_43;ShiftArray_44;ShiftArray_45;ShiftArray_46;ShiftArray_47;ShiftArray_48;ShiftArray_49;ShiftArray_63;ShiftArray_64;ShiftArray_65;ShiftArray_66;ShiftArray_67;ShiftArray_68;ShiftArray_69;ShiftArray_70;ShiftArray_71;ShiftArray_72;ShiftArray_73;ShiftArray_74;ShiftArray_75;ShiftArray_76;ShiftArray_77;ShiftArray_8;ShiftArray_9;ShiftArray_91;ShiftArray_92;ShiftArray_93;ShiftArray_94;ShiftArray_95;ShiftArray_96;ShiftArray_97;ShiftArray_98;ShiftArray_99;ShiftMatrix_114;ShiftMatrix_142;ShiftMatrix_170;ShiftMatrix_198;ShiftMatrix_29;ShiftMatrix_57;ShiftMatrix_85;add_unit_115;add_unit_143;add_unit_171;add_unit_199;add_unit_30;add_unit_58;add_unit_86;blk_mem_act;blk_mem_act_blk_mem_gen_generic_cstr;blk_mem_act_blk_mem_gen_prim_width;blk_mem_act_blk_mem_gen_prim_width__parameterized0;blk_mem_act_blk_mem_gen_prim_width__parameterized1;blk_mem_act_blk_mem_gen_prim_width__parameterized2;blk_mem_act_blk_mem_gen_prim_width__parameterized3;blk_mem_act_blk_mem_gen_prim_width__parameterized4;blk_mem_act_blk_mem_gen_prim_width__parameterized5;blk_mem_act_blk_mem_gen_prim_width__parameterized6;blk_mem_act_blk_mem_gen_prim_wrapper_init;blk_mem_act_blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_act_blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_act_blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_act_blk_mem_gen_prim_wrapper_init__parameterized3;blk_mem_act_blk_mem_gen_prim_wrapper_init__parameterized4;blk_mem_act_blk_mem_gen_prim_wrapper_init__parameterized5;blk_mem_act_blk_mem_gen_prim_wrapper_init__parameterized6;blk_mem_act_blk_mem_gen_top;blk_mem_act_blk_mem_gen_v8_4_4;blk_mem_act_blk_mem_gen_v8_4_4_synth;blk_mem_cl_act_buf;blk_mem_cl_act_buf_blk_mem_gen_generic_cstr;blk_mem_cl_act_buf_blk_mem_gen_prim_width;blk_mem_cl_act_buf_blk_mem_gen_prim_wrapper;blk_mem_cl_act_buf_blk_mem_gen_top;blk_mem_cl_act_buf_blk_mem_gen_v8_4_4;blk_mem_cl_act_buf_blk_mem_gen_v8_4_4_synth;blk_mem_cl_kernel_buf;blk_mem_cl_kernel_buf_blk_mem_gen_generic_cstr;blk_mem_cl_kernel_buf_blk_mem_gen_prim_width;blk_mem_cl_kernel_buf_blk_mem_gen_prim_wrapper;blk_mem_cl_kernel_buf_blk_mem_gen_top;blk_mem_cl_kernel_buf_blk_mem_gen_v8_4_4;blk_mem_cl_kernel_buf_blk_mem_gen_v8_4_4_synth;blk_mem_increase_buf;blk_mem_increase_buf_blk_mem_gen_generic_cstr;blk_mem_increase_buf_blk_mem_gen_prim_width;blk_mem_increase_buf_blk_mem_gen_prim_width__parameterized0;blk_mem_increase_buf_blk_mem_gen_prim_wrapper;blk_mem_increase_buf_blk_mem_gen_prim_wrapper__parameterized0;blk_mem_increase_buf_blk_mem_gen_top;blk_mem_increase_buf_blk_mem_gen_v8_4_4;blk_mem_increase_buf_blk_mem_gen_v8_4_4_synth;blk_mem_input_buffer;blk_mem_input_buffer_blk_mem_gen_generic_cstr;blk_mem_input_buffer_blk_mem_gen_prim_width;blk_mem_input_buffer_blk_mem_gen_prim_wrapper;blk_mem_input_buffer_blk_mem_gen_top;blk_mem_input_buffer_blk_mem_gen_v8_4_4;blk_mem_input_buffer_blk_mem_gen_v8_4_4_synth;blk_mem_kernel;blk_mem_kernel_blk_mem_gen_generic_cstr;blk_mem_kernel_blk_mem_gen_prim_width;blk_mem_kernel_blk_mem_gen_prim_wrapper_init;blk_mem_kernel_blk_mem_gen_top;blk_mem_kernel_blk_mem_gen_v8_4_4;blk_mem_kernel_blk_mem_gen_v8_4_4_synth;glbl;mult_unit_v2_119;mult_unit_v2_147;mult_unit_v2_175;mult_unit_v2_203;mult_unit_v2_34;mult_unit_v2_62;mult_unit_v2_90,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v,1608564620,verilog,,,,tb_ConvLayer,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ActivePipeline.v,1606821844,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ControlPipeline.v,,ActivePipeline,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ControlPipeline.v,1606892299,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v,,ControlPipeline,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v,1608636162,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v,,ConvLayer,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v,1608296668,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v,,ConvUnit_v2,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v,1608479966,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v,,IncreaseBuf,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v,1606908829,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PaddingArray.v,,LoadBlock,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PaddingArray.v,1607585833,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v,,PaddingArray,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v,1608545762,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ReluQuantization.v,,MemoryGate,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ReluQuantization.v,1607348294,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftArray.v,,ReluQuantization,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftArray.v,1606911148,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v,,ShiftArray,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v,1606911098,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/add_unit.v,,ShiftMatrix,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/add_unit.v,1607345203,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/mult_unit_v2.v,,add_unit,,,,,,,,
E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/mult_unit_v2.v,1607667722,verilog,,E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v,,mult_unit_v2,,,,,,,,
