// Seed: 2699456048
module module_0 (
    input tri1 id_0
    , id_13,
    input uwire id_1,
    output supply1 id_2
    , id_14,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    output supply1 id_6,
    output tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    input uwire id_10
    , id_15,
    output tri id_11
);
  parameter id_16 = -1 ? -1 : 1;
  assign module_1.id_7 = 0;
  logic id_17;
  ;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    output tri id_2,
    output supply0 id_3
    , id_15,
    output tri0 id_4,
    output tri1 id_5
    , id_16,
    output tri0 id_6,
    input supply0 id_7
    , id_17,
    output uwire id_8,
    input supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wor id_12
    , id_18,
    output supply0 id_13
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_6,
      id_2,
      id_2,
      id_12,
      id_4,
      id_5,
      id_11,
      id_10,
      id_10,
      id_4
  );
endmodule
